INFO-FLOW: Workspace F:/FPGA/project/HLS/Hough_Circle/Hough/solution1 opened at Tue Dec 04 09:49:32 +0800 2018
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.201 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute   source ./Hough/solution1/directives.tcl 
Execute     set_directive_loop_flatten -off HoughLinesProbabilistic/init_accun_n 
INFO-FLOW: Setting directive 'LOOP_FLATTEN' flatten=positionBooleanCmd off=positionBoolean1 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 1.638 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/useless.bc
Command       clang done; 2.681 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_FLATTEN' flatten=positionBooleanCmd off=positionBoolean1 
INFO-FLOW: Setting directive 'LOOP_FLATTEN' flatten=positionBooleanCmd off=positionBoolean1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.866 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.932 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 0.834 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./hough.h:82:2
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.867 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.882 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.821 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.bc
Command       clang done; 2.672 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize HoughCircles_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.766 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.191 ; gain = 47.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.191 ; gain = 47.020
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.267 sec.
Execute         llvm-ld F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.569 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top HoughCircles_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<3, 100, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<3, 100, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 3>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 3>::write(hls::Scalar<1, short>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::init' into 'hls::Mat<240, 320, 3>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<3, 100, 2>::init' into 'hls::Mat<3, 100, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::Threshold<240, 320, 3, 0>' (./hough.h:67).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::Duplicate<240, 320, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::Duplicate<240, 320, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Duplicate<240, 320, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array2D<240, 320, 0, unsigned char>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::getval' into 'hls::Window<1, 3, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2565).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2565).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::getval' into 'hls::Window<3, 1, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2567).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2567).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::getval' into 'hls::Window<3, 3, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:422).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:432).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, short, ap_int<8>, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 16, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, short, ap_int<8>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::read' into 'hls::Mat<240, 320, 3>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator>>' into 'hls::Threshold<240, 320, 3, 0>' (./hough.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator>>' into 'hls::Gradient_Add<240, 320, 3>' (./hough.h:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator>>' into 'hls::Gradient_Add<240, 320, 3>' (./hough.h:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator>>' into 'hls::Duplicate<240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator>>' into 'hls::Mat2Array2D<240, 320, 3, short>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::write' into 'hls::Mat<240, 320, 3>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator<<' into 'hls::Gradient_Add<240, 320, 3>' (./hough.h:37).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator<<' into 'hls::Duplicate<240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 3>::operator<<' into 'hls::Duplicate<240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<3, 100, unsigned short>::SetValue' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:509).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<3, 100, 2>::write' into 'hls::Mat<3, 100, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<3, 100, 2>::operator<<' into 'hls::Array2D2Mat<3, 100, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<3, 100, 2>::read' into 'hls::Mat<3, 100, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<3, 100, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 3, 100, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 3, 100, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 2.442 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 232.113 ; gain = 174.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<16> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::assert_cn' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1274) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 3, 240, 320, 240, 320>' into 'hls::Sobel<1, 0, 3, 0, 3, 240, 320, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 3, 240, 320, 240, 320>' into 'hls::Sobel<0, 1, 3, 0, 3, 240, 320, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::Gradient_Add<240, 320, 3>' (./hough.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<16>' into 'hls::abs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::Threshold<240, 320, 3, 0>' (./hough.h:64) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed84' into '_ZN9fp_structIdEC1Ed82' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed82' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed82' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:495) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:535) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<76800, hls::Point_<int> >::push' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:557) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<77924, int>::push' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:572) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:636) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:636) automatically.
Command         transform done; 1.189 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.472 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 318.813 ; gain = 261.641
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'edge.data_stream.V' (image_core.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dxy.data_stream.V' (./hough.h:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dy.data_stream.V' (image_core.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dx.data_stream.V' (image_core.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dy1.data_stream.V' (./hough.h:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dx1.data_stream.V' (./hough.h:95).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_x.data_stream.V' (./hough.h:92).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_y.data_stream.V' (./hough.h:93).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:454) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:467) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:476) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:477) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:485) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.5.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:499) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:283) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:284) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dxy.data_stream.V' (./hough.h:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'edge.data_stream.V' (image_core.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src_x.data_stream.V' (./hough.h:92) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dx0.data_stream.V' (./hough.h:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src_y.data_stream.V' (./hough.h:93) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dy0.data_stream.V' (./hough.h:96) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dy.data_stream.V' (image_core.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (image_core.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dx1.data_stream.V' (./hough.h:95) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dy1.data_stream.V' (./hough.h:97) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dx.data_stream.V' (image_core.cpp:30) .
INFO: [XFORM 203-101] Partitioning array 's1.val' (./hough.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (./hough.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V137'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's1.val' (./hough.h:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (./hough.h:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's3.val' (./hough.h:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dxy.data_stream.V' (./hough.h:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge.data_stream.V' (image_core.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_x.data_stream.V' (./hough.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx0.data_stream.V' (./hough.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_y.data_stream.V' (./hough.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dy0.data_stream.V' (./hough.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dy.data_stream.V' (image_core.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (image_core.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx1.data_stream.V' (./hough.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dy1.data_stream.V' (./hough.h:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx.data_stream.V' (image_core.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V137'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<16> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 3, 240, 320, 240, 320>' into 'hls::Sobel<1, 0, 3, 0, 3, 240, 320, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 3, 240, 320, 240, 320>' into 'hls::Sobel<0, 1, 3, 0, 3, 240, 320, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::Gradient_Add<240, 320, 3>' (./hough.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<16>' into 'hls::abs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::Threshold<240, 320, 3, 0>' (./hough.h:64) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed84' into '_ZN9fp_structIdEC1Ed82' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed82' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed82' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_round<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'hls::round' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:495) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:535) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<76800, hls::Point_<int> >::push' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:557) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<77924, int>::push' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:572) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:636) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:636) automatically.
WARNING: [XFORM 203-713] All the elements of global array '_edge.val' should be updated in process function 'hls::Mat2Array2D<240, 320, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array '_dx.val' should be updated in process function 'hls::Mat2Array2D<240, 320, 3, short>166', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array '_dy.val' should be updated in process function 'hls::Mat2Array2D<240, 320, 3, short>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'circles.val' should be updated in process function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::Edge<240, 320, 0, 0, 3>', detected/extracted 8 process function(s): 
	 'hls::Edge<240, 320, 0, 0, 3>_Block_._crit_edge181_proc200'
	 'hls::Duplicate<240, 320, 0, 0>'
	 'hls::Sobel<1, 0, 3, 0, 3, 240, 320, 240, 320>'
	 'hls::Sobel<0, 1, 3, 0, 3, 240, 320, 240, 320>'
	 'hls::Duplicate<240, 320, 3, 3>165'
	 'hls::Duplicate<240, 320, 3, 3>'
	 'hls::Gradient_Add<240, 320, 3>'
	 'hls::Threshold<240, 320, 3, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'HoughCircles_Core', detected/extracted 9 process function(s): 
	 'Block_Mat.exit414_proc208'
	 'hls::AXIvideo2Mat<8, 240, 320, 0>'
	 'hls::Edge<240, 320, 0, 0, 3>'
	 'hls::Mat2Array2D<240, 320, 0, unsigned char>'
	 'hls::Mat2Array2D<240, 320, 3, short>166'
	 'hls::Mat2Array2D<240, 320, 3, short>'
	 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>'
	 'hls::Array2D2Mat<3, 100, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 3, 100, 2>'.
Command         transform done; 4.161 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:1) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./hough.h:636:22) to (./hough.h:637:9) in function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442:57) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:295:51) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' (./hough.h:476)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1269)...4 expression(s) balanced.
Command         transform done; 2.559 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 443.605 ; gain = 386.434
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./hough.h:151:13) in function 'hls::HoughSortDescent<77924>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4.1.1' (./hough.h:541:24) in function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (./hough.h:585:16) in function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<240, 320, 3, 0>' to 'Threshold' (./hough.h:52:24)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<1, 0, 3, 0, 3, 240, 320, 240, 320>' to 'Sobel' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<0, 1, 3, 0, 3, 240, 320, 240, 320>' to 'Sobel.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<240, 320, 3, short>166' to 'Mat2Array2D166' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<240, 320, 3, short>' to 'Mat2Array2D' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<240, 320, 0, unsigned char>' to 'Mat2Array2D.1' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 3, 100, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::HoughSortDescent<77924>' to 'HoughSortDescent' (./hough.h:151:3)
WARNING: [XFORM 203-631] Renaming function 'hls::HoughCircles<1, 99, 240, 320, unsigned char, short>' to 'HoughCircles' (./hough.h:14:13)
WARNING: [XFORM 203-631] Renaming function 'hls::Gradient_Add<240, 320, 3>' to 'Gradient_Add' (./hough.h:19:24)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 240, 320, 3, 3>' to 'Filter2D' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Edge<240, 320, 0, 0, 3>_Block_._crit_edge181_proc200' to 'Edge_Block_._crit_ed' (./hough.h:92)
WARNING: [XFORM 203-631] Renaming function 'hls::Edge<240, 320, 0, 0, 3>' to 'Edge' (./hough.h:81:2)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<240, 320, 3, 3>165' to 'Duplicate165' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<240, 320, 3, 3>' to 'Duplicate' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<240, 320, 0, 0>' to 'Duplicate.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<3, 100, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 240, 320, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit414_proc208' to 'Block_Mat.exit414_pr' (image_core.cpp:28)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
Command         transform done; 3.943 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 668.793 ; gain = 611.621
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.638 sec.
Command     elaborate done; 33.539 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'HoughCircles_Core' ...
Execute       ap_set_top_model HoughCircles_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit414_pr' to 'Block_Mat_exit414_pr'.
WARNING: [SYN 201-103] Legalizing function name 'Edge_Block_._crit_ed' to 'Edge_Block_crit_ed'.
WARNING: [SYN 201-103] Legalizing function name 'Duplicate.1' to 'Duplicate_1'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'Edge' to 'Edge_r'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Array2D.1' to 'Mat2Array2D_1'.
Execute       get_model_list HoughCircles_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model HoughCircles_Core 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Array2D2Mat 
Execute       preproc_iomode -model HoughCircles 
Execute       preproc_iomode -model HoughSortDescent 
Execute       preproc_iomode -model Mat2Array2D 
Execute       preproc_iomode -model Mat2Array2D166 
Execute       preproc_iomode -model Mat2Array2D.1 
Execute       preproc_iomode -model Edge 
Execute       preproc_iomode -model Threshold 
Execute       preproc_iomode -model Gradient_Add 
Execute       preproc_iomode -model sqrt_fixed<32, 32> 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model Duplicate165 
Execute       preproc_iomode -model Sobel.1 
Execute       preproc_iomode -model Sobel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Duplicate.1 
Execute       preproc_iomode -model Edge_Block_._crit_ed 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit414_pr 
Execute       get_model_list HoughCircles_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO-FLOW: Configuring Module : Block_Mat.exit414_pr ...
Execute       set_default_model Block_Mat.exit414_pr 
Execute       apply_spec_resource_limit Block_Mat.exit414_pr 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Edge_Block_._crit_ed ...
Execute       set_default_model Edge_Block_._crit_ed 
Execute       apply_spec_resource_limit Edge_Block_._crit_ed 
INFO-FLOW: Configuring Module : Duplicate.1 ...
Execute       set_default_model Duplicate.1 
Execute       apply_spec_resource_limit Duplicate.1 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Sobel ...
Execute       set_default_model Sobel 
Execute       apply_spec_resource_limit Sobel 
INFO-FLOW: Configuring Module : Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       apply_spec_resource_limit Sobel.1 
INFO-FLOW: Configuring Module : Duplicate165 ...
Execute       set_default_model Duplicate165 
Execute       apply_spec_resource_limit Duplicate165 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 32> 
INFO-FLOW: Configuring Module : Gradient_Add ...
Execute       set_default_model Gradient_Add 
Execute       apply_spec_resource_limit Gradient_Add 
INFO-FLOW: Configuring Module : Threshold ...
Execute       set_default_model Threshold 
Execute       apply_spec_resource_limit Threshold 
INFO-FLOW: Configuring Module : Edge ...
Execute       set_default_model Edge 
Execute       apply_spec_resource_limit Edge 
INFO-FLOW: Configuring Module : Mat2Array2D.1 ...
Execute       set_default_model Mat2Array2D.1 
Execute       apply_spec_resource_limit Mat2Array2D.1 
INFO-FLOW: Configuring Module : Mat2Array2D166 ...
Execute       set_default_model Mat2Array2D166 
Execute       apply_spec_resource_limit Mat2Array2D166 
INFO-FLOW: Configuring Module : Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       apply_spec_resource_limit Mat2Array2D 
INFO-FLOW: Configuring Module : HoughSortDescent ...
Execute       set_default_model HoughSortDescent 
Execute       apply_spec_resource_limit HoughSortDescent 
INFO-FLOW: Configuring Module : HoughCircles ...
Execute       set_default_model HoughCircles 
Execute       apply_spec_resource_limit HoughCircles 
INFO-FLOW: Configuring Module : Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       apply_spec_resource_limit Array2D2Mat 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : HoughCircles_Core ...
Execute       set_default_model HoughCircles_Core 
Execute       apply_spec_resource_limit HoughCircles_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit414_pr ...
Execute       set_default_model Block_Mat.exit414_pr 
Execute       cdfg_preprocess -model Block_Mat.exit414_pr 
Execute       rtl_gen_preprocess Block_Mat.exit414_pr 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Edge_Block_._crit_ed ...
Execute       set_default_model Edge_Block_._crit_ed 
Execute       cdfg_preprocess -model Edge_Block_._crit_ed 
Execute       rtl_gen_preprocess Edge_Block_._crit_ed 
INFO-FLOW: Preprocessing Module: Duplicate.1 ...
Execute       set_default_model Duplicate.1 
Execute       cdfg_preprocess -model Duplicate.1 
Execute       rtl_gen_preprocess Duplicate.1 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Sobel ...
Execute       set_default_model Sobel 
Execute       cdfg_preprocess -model Sobel 
Execute       rtl_gen_preprocess Sobel 
INFO-FLOW: Preprocessing Module: Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       cdfg_preprocess -model Sobel.1 
Execute       rtl_gen_preprocess Sobel.1 
INFO-FLOW: Preprocessing Module: Duplicate165 ...
Execute       set_default_model Duplicate165 
Execute       cdfg_preprocess -model Duplicate165 
Execute       rtl_gen_preprocess Duplicate165 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
INFO-FLOW: Preprocessing Module: Gradient_Add ...
Execute       set_default_model Gradient_Add 
Execute       cdfg_preprocess -model Gradient_Add 
Execute       rtl_gen_preprocess Gradient_Add 
INFO-FLOW: Preprocessing Module: Threshold ...
Execute       set_default_model Threshold 
Execute       cdfg_preprocess -model Threshold 
Execute       rtl_gen_preprocess Threshold 
INFO-FLOW: Preprocessing Module: Edge ...
Execute       set_default_model Edge 
Execute       cdfg_preprocess -model Edge 
Execute       rtl_gen_preprocess Edge 
INFO-FLOW: Preprocessing Module: Mat2Array2D.1 ...
Execute       set_default_model Mat2Array2D.1 
Execute       cdfg_preprocess -model Mat2Array2D.1 
Execute       rtl_gen_preprocess Mat2Array2D.1 
INFO-FLOW: Preprocessing Module: Mat2Array2D166 ...
Execute       set_default_model Mat2Array2D166 
Execute       cdfg_preprocess -model Mat2Array2D166 
Execute       rtl_gen_preprocess Mat2Array2D166 
INFO-FLOW: Preprocessing Module: Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       cdfg_preprocess -model Mat2Array2D 
Execute       rtl_gen_preprocess Mat2Array2D 
INFO-FLOW: Preprocessing Module: HoughSortDescent ...
Execute       set_default_model HoughSortDescent 
Execute       cdfg_preprocess -model HoughSortDescent 
Execute       rtl_gen_preprocess HoughSortDescent 
INFO-FLOW: Preprocessing Module: HoughCircles ...
Execute       set_default_model HoughCircles 
Execute       cdfg_preprocess -model HoughCircles 
Execute       rtl_gen_preprocess HoughCircles 
INFO-FLOW: Preprocessing Module: Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       cdfg_preprocess -model Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: HoughCircles_Core ...
Execute       set_default_model HoughCircles_Core 
Execute       cdfg_preprocess -model HoughCircles_Core 
Execute       rtl_gen_preprocess HoughCircles_Core 
INFO-FLOW: Model list for synthesis: Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit414_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit414_pr 
Execute       schedule -model Block_Mat.exit414_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.447 sec.
INFO: [HLS 200-111]  Elapsed time: 35.007 seconds; current allocated memory: 597.315 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit414_pr.
Execute       set_default_model Block_Mat.exit414_pr 
Execute       bind -model Block_Mat.exit414_pr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit414_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 597.503 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit414_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 597.801 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 598.125 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Edge_Block_crit_ed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Edge_Block_._crit_ed 
Execute       schedule -model Edge_Block_._crit_ed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.493 sec.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 598.259 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.sched.adb -f 
INFO-FLOW: Finish scheduling Edge_Block_._crit_ed.
Execute       set_default_model Edge_Block_._crit_ed 
Execute       bind -model Edge_Block_._crit_ed 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Edge_Block_._crit_ed
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 598.496 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.verbose.bind.rpt -verbose -f 
Command       report done; 0.229 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.bind.adb -f 
INFO-FLOW: Finish binding Edge_Block_._crit_ed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate.1 
Execute       schedule -model Duplicate.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 598.608 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.1.
Execute       set_default_model Duplicate.1 
Execute       bind -model Duplicate.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 598.722 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 599.588 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 600.230 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.134 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel 
Execute       schedule -model Sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 600.383 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.
Execute       set_default_model Sobel 
Execute       bind -model Sobel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 600.453 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.bind.adb -f 
INFO-FLOW: Finish binding Sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel.1 
Execute       schedule -model Sobel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 600.562 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.1.
Execute       set_default_model Sobel.1 
Execute       bind -model Sobel.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 600.668 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.bind.adb -f 
INFO-FLOW: Finish binding Sobel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate165 
Execute       schedule -model Duplicate165 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 600.865 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate165.
Execute       set_default_model Duplicate165 
Execute       bind -model Duplicate165 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate165
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 600.989 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.bind.adb -f 
INFO-FLOW: Finish binding Duplicate165.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 601.118 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 601.242 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       schedule -model sqrt_fixed<32, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 601.860 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_fixed<32, 32>.
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       bind -model sqrt_fixed<32, 32> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sqrt_fixed<32, 32>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 602.438 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.bind.adb -f 
INFO-FLOW: Finish binding sqrt_fixed<32, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gradient_Add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Gradient_Add 
Execute       schedule -model Gradient_Add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 602.702 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.sched.adb -f 
INFO-FLOW: Finish scheduling Gradient_Add.
Execute       set_default_model Gradient_Add 
Execute       bind -model Gradient_Add 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Gradient_Add
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 602.887 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.bind.adb -f 
INFO-FLOW: Finish binding Gradient_Add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Threshold 
Execute       schedule -model Threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 603.129 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.sched.adb -f 
INFO-FLOW: Finish scheduling Threshold.
Execute       set_default_model Threshold 
Execute       bind -model Threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 603.274 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.bind.adb -f 
INFO-FLOW: Finish binding Threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Edge_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Edge 
Execute       schedule -model Edge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 603.467 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.sched.adb -f 
INFO-FLOW: Finish scheduling Edge.
Execute       set_default_model Edge 
Execute       bind -model Edge 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Edge
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.609 sec.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 604.451 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.verbose.bind.rpt -verbose -f 
Command       report done; 0.238 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.bind.adb -f 
INFO-FLOW: Finish binding Edge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D.1 
Execute       schedule -model Mat2Array2D.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 604.841 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.1.
Execute       set_default_model Mat2Array2D.1 
Execute       bind -model Mat2Array2D.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 604.987 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D166 
Execute       schedule -model Mat2Array2D166 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 605.115 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D166.
Execute       set_default_model Mat2Array2D166 
Execute       bind -model Mat2Array2D166 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D166
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 605.243 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D166.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D 
Execute       schedule -model Mat2Array2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 605.408 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.
Execute       set_default_model Mat2Array2D 
Execute       bind -model Mat2Array2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 605.535 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HoughSortDescent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HoughSortDescent 
Execute       schedule -model HoughSortDescent 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 605.694 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.sched.adb -f 
INFO-FLOW: Finish scheduling HoughSortDescent.
Execute       set_default_model HoughSortDescent 
Execute       bind -model HoughSortDescent 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HoughSortDescent
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 605.839 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.bind.adb -f 
INFO-FLOW: Finish binding HoughSortDescent.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HoughCircles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HoughCircles 
Execute       schedule -model HoughCircles 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.726 sec.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 607.770 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 4.1.1.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 6.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 6.3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.35 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling HoughCircles.
Execute       set_default_model HoughCircles 
Execute       bind -model HoughCircles 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HoughCircles
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 609.527 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 4.1.1.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 6.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 6.3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.481 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.bind.adb -f 
Command       db_write done; 0.192 sec.
INFO-FLOW: Finish binding HoughCircles.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat 
Execute       schedule -model Array2D2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 609.915 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.
Execute       set_default_model Array2D2Mat 
Execute       bind -model Array2D2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 610.061 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 610.244 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 610.456 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HoughCircles_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HoughCircles_Core 
Execute       schedule -model HoughCircles_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 610.696 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.sched.adb -f 
INFO-FLOW: Finish scheduling HoughCircles_Core.
Execute       set_default_model HoughCircles_Core 
Execute       bind -model HoughCircles_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HoughCircles_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.296 sec.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 612.360 MB.
Execute       report -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.59 sec.
Execute       db_write -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.bind.adb -f 
INFO-FLOW: Finish binding HoughCircles_Core.
Execute       get_model_list HoughCircles_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit414_pr 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Edge_Block_._crit_ed 
Execute       rtl_gen_preprocess Duplicate.1 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Sobel 
Execute       rtl_gen_preprocess Sobel.1 
Execute       rtl_gen_preprocess Duplicate165 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess Gradient_Add 
Execute       rtl_gen_preprocess Threshold 
Execute       rtl_gen_preprocess Edge 
Execute       rtl_gen_preprocess Mat2Array2D.1 
Execute       rtl_gen_preprocess Mat2Array2D166 
Execute       rtl_gen_preprocess Mat2Array2D 
Execute       rtl_gen_preprocess HoughSortDescent 
Execute       rtl_gen_preprocess HoughCircles 
Execute       rtl_gen_preprocess Array2D2Mat 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess HoughCircles_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit414_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit414_pr -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit414_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 613.122 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit414_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Block_Mat_exit414_pr -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Block_Mat.exit414_pr -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Block_Mat_exit414_pr 
Execute       gen_rtl Block_Mat.exit414_pr -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Block_Mat_exit414_pr 
Execute       gen_tb_info Block_Mat.exit414_pr -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit414_pr -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Block_Mat_exit414_pr_csynth.rpt -f 
Execute       report -model Block_Mat.exit414_pr -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Block_Mat_exit414_pr_csynth.xml -f -x 
Execute       report -model Block_Mat.exit414_pr -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit414_pr -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 614.164 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Edge_Block_crit_ed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Edge_Block_._crit_ed -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Edge_Block_crit_ed'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 614.502 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Edge_Block_._crit_ed -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Edge_Block_crit_ed -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Edge_Block_._crit_ed -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Edge_Block_crit_ed 
Execute       gen_rtl Edge_Block_._crit_ed -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Edge_Block_crit_ed 
Execute       gen_tb_info Edge_Block_._crit_ed -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Edge_Block_._crit_ed -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Edge_Block_crit_ed_csynth.rpt -f 
Execute       report -model Edge_Block_._crit_ed -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Edge_Block_crit_ed_csynth.xml -f -x 
Execute       report -model Edge_Block_._crit_ed -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.verbose.rpt -verbose -f 
Execute       db_write -model Edge_Block_._crit_ed -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate_1'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 614.817 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Duplicate_1 -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Duplicate.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Duplicate_1 
Execute       gen_rtl Duplicate.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Duplicate_1 
Execute       gen_tb_info Duplicate.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1 -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate_1_csynth.rpt -f 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate_1_csynth.xml -f -x 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mux_32_8_1_1' to 'HoughCircles_CoreeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_2s_9s_11_1_1' to 'HoughCircles_CorefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_2s_11s_11_1_1' to 'HoughCircles_Coreg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_3s_11s_12_1_1' to 'HoughCircles_Corehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_4ns_12s_12_1_1' to 'HoughCircles_Coreibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_2s_8ns_10_1_1' to 'HoughCircles_CorejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_8ns_3ns_10s_11_1_1' to 'HoughCircles_CorekbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CoreeOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CorefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Coreg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Corehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Coreibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CorejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CorekbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 616.153 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Filter2D -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.162 sec.
Execute       db_write -model Filter2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.115 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 616.714 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Sobel -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Sobel -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Sobel 
Execute       gen_tb_info Sobel -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Sobel_csynth.rpt -f 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Sobel_csynth.xml -f -x 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.verbose.rpt -verbose -f 
Execute       db_write -model Sobel -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 617.019 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Sobel_1 -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Sobel_1 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Sobel_1 
Execute       gen_tb_info Sobel.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1 -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Sobel_1_csynth.rpt -f 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Sobel_1_csynth.xml -f -x 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.verbose.rpt -verbose -f 
Execute       db_write -model Sobel.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate165 -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate165'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 617.352 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate165 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Duplicate165 -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Duplicate165 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Duplicate165 
Execute       gen_rtl Duplicate165 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Duplicate165 
Execute       gen_tb_info Duplicate165 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165 -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Duplicate165 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate165_csynth.rpt -f 
Execute       report -model Duplicate165 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate165_csynth.xml -f -x 
Execute       report -model Duplicate165 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate165 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 617.704 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Duplicate -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Duplicate 
Execute       gen_tb_info Duplicate -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate_csynth.rpt -f 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Duplicate_csynth.xml -f -x 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sqrt_fixed<32, 32> -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 618.907 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/sqrt_fixed_32_32_s -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/sqrt_fixed_32_32_s 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/sqrt_fixed_32_32_s 
Execute       gen_tb_info sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/sqrt_fixed_32_32_s_csynth.rpt -f 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/sqrt_fixed_32_32_s_csynth.xml -f -x 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.rpt -verbose -f 
Command       report done; 0.133 sec.
Execute       db_write -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.adb -f 
Command       db_write done; 0.105 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gradient_Add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Gradient_Add -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mul_mul_16s_16s_32_1_1' to 'HoughCircles_CorelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_16s_16s_32s_32_1_1' to 'HoughCircles_Coremb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CorelbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Coremb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gradient_Add'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 619.511 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Gradient_Add -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Gradient_Add -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Gradient_Add -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Gradient_Add 
Execute       gen_rtl Gradient_Add -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Gradient_Add 
Execute       gen_tb_info Gradient_Add -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Gradient_Add -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Gradient_Add_csynth.rpt -f 
Execute       report -model Gradient_Add -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Gradient_Add_csynth.xml -f -x 
Execute       report -model Gradient_Add -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.verbose.rpt -verbose -f 
Execute       db_write -model Gradient_Add -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Threshold -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 619.982 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Threshold -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Command       gen_rtl done; 0.228 sec.
Execute       gen_rtl Threshold -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Threshold 
Execute       gen_rtl Threshold -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Threshold 
Execute       gen_tb_info Threshold -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Threshold -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Threshold_csynth.rpt -f 
Execute       report -model Threshold -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Threshold_csynth.xml -f -x 
Execute       report -model Threshold -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.verbose.rpt -verbose -f 
Execute       db_write -model Threshold -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Edge_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Edge -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_1_U0' to 'start_for_Sobel_1ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate165_U0' to 'start_for_Duplicaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Gradient_Add_U0' to 'start_for_GradienqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshorcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Edge_r'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 621.299 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Edge -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Edge_r -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Edge -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Edge_r 
Execute       gen_rtl Edge -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Edge_r 
Execute       gen_tb_info Edge -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Edge -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Edge_r_csynth.rpt -f 
Execute       report -model Edge -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Edge_r_csynth.xml -f -x 
Execute       report -model Edge -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.verbose.rpt -verbose -f 
Command       report done; 0.323 sec.
Execute       db_write -model Edge -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 621.992 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Mat2Array2D_1 -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Mat2Array2D.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Mat2Array2D_1 
Execute       gen_rtl Mat2Array2D.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Mat2Array2D_1 
Execute       gen_tb_info Mat2Array2D.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1 -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Mat2Array2D.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D_1_csynth.rpt -f 
Execute       report -model Mat2Array2D.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D_1_csynth.xml -f -x 
Execute       report -model Mat2Array2D.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D.1 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D166 -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D166'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 622.372 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D166 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Mat2Array2D166 -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Mat2Array2D166 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Mat2Array2D166 
Execute       gen_rtl Mat2Array2D166 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Mat2Array2D166 
Execute       gen_tb_info Mat2Array2D166 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166 -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Mat2Array2D166 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D166_csynth.rpt -f 
Execute       report -model Mat2Array2D166 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D166_csynth.xml -f -x 
Execute       report -model Mat2Array2D166 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D166 -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 622.696 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Mat2Array2D -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Mat2Array2D 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Mat2Array2D 
Execute       gen_tb_info Mat2Array2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D_csynth.rpt -f 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2Array2D_csynth.xml -f -x 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HoughSortDescent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HoughSortDescent -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'HoughSortDescent'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 623.122 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl HoughSortDescent -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/HoughSortDescent -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Command       gen_rtl done; 0.132 sec.
Execute       gen_rtl HoughSortDescent -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/HoughSortDescent 
Execute       gen_rtl HoughSortDescent -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/HoughSortDescent 
Execute       gen_tb_info HoughSortDescent -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model HoughSortDescent -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughSortDescent_csynth.rpt -f 
Execute       report -model HoughSortDescent -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughSortDescent_csynth.xml -f -x 
Execute       report -model HoughSortDescent -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.verbose.rpt -verbose -f 
Execute       db_write -model HoughSortDescent -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HoughCircles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HoughCircles -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'HoughCircles_mask_table1' to 'HoughCircles_masksc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_one_half_table2' to 'HoughCircles_one_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_dist_accum' to 'HoughCircles_distudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_pt_buf_val_x' to 'HoughCircles_pt_bvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_pt_buf_val_y' to 'HoughCircles_pt_bwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_centers_val' to 'HoughCircles_centxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_fmul_32ns_32ns_32_1_max_dsp_1' to 'HoughCircles_Coreyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_sitofp_32s_32_1_1' to 'HoughCircles_Corezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_fpext_32ns_64_1_1' to 'HoughCircles_CoreAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_sdiv_32ns_17ns_32_36_seq_1' to 'HoughCircles_CoreBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_mac_muladd_16s_10ns_16ns_17_1_1' to 'HoughCircles_CoreCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CoreAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CoreBew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CoreCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_CorelbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Coremb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Coreyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HoughCircles_Corezec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HoughCircles'.
Command       create_rtl_model done; 0.398 sec.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 626.264 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl HoughCircles -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/HoughCircles -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl HoughCircles -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/HoughCircles 
Execute       gen_rtl HoughCircles -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/HoughCircles 
Execute       gen_tb_info HoughCircles -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model HoughCircles -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughCircles_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 4.1.1.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 6.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 6.3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.133 sec.
Execute       report -model HoughCircles -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughCircles_csynth.xml -f -x 
Execute       report -model HoughCircles -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 4.1.1.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 6.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 6.3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.6 sec.
Execute       db_write -model HoughCircles -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.adb -f 
Command       db_write done; 0.289 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 1.944 seconds; current allocated memory: 627.565 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Array2D2Mat -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Array2D2Mat 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Array2D2Mat 
Execute       gen_tb_info Array2D2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Array2D2Mat_csynth.rpt -f 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Array2D2Mat_csynth.xml -f -x 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 628.407 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HoughCircles_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HoughCircles_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/gray_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/acc_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/min_dist' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/min_radius' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HoughCircles_Core/max_radius' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HoughCircles_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'gray_thresh', 'acc_thresh', 'min_dist', 'min_radius' and 'max_radius' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_p_dx_val' to 'HoughCircles_CoreDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_p_dy_val' to 'HoughCircles_CoreEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_p_edge_val' to 'HoughCircles_CoreFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HoughCircles_Core_circles_val' to 'HoughCircles_CoreGfk' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_A' is changed to 'fifo_w32_d4_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_A' is changed to 'fifo_w32_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_A' is changed to 'fifo_w32_d5_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_1_U0' to 'start_for_Mat2ArrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D166_U0' to 'start_for_Mat2ArrIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HoughCircles_Core'.
Command       create_rtl_model done; 0.494 sec.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 630.390 MB.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl HoughCircles_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/systemc/HoughCircles_Core -synmodules Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core 
Execute       gen_rtl HoughCircles_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/vhdl/HoughCircles_Core 
Execute       gen_rtl HoughCircles_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/verilog/HoughCircles_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl -f -tool general 
Execute       report -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.design.xml -verbose -f -dv 
Command       report done; 0.538 sec.
Execute       report -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.131 sec.
Execute       gen_tb_info HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core -p F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db 
Execute       report -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughCircles_Core_csynth.rpt -f 
Execute       report -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/syn/report/HoughCircles_Core_csynth.xml -f -x 
Execute       report -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.verbose.rpt -verbose -f 
Command       report done; 0.634 sec.
Execute       db_write -model HoughCircles_Core -o F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.adb -f 
Command       db_write done; 0.151 sec.
Execute       sc_get_clocks HoughCircles_Core 
Execute       sc_get_portdomain HoughCircles_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit414_pr AXIvideo2Mat Edge_Block_._crit_ed Duplicate.1 Filter2D Sobel Sobel.1 Duplicate165 Duplicate {sqrt_fixed<32, 32>} Gradient_Add Threshold Edge Mat2Array2D.1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO-FLOW: Handling components in module [Block_Mat_exit414_pr] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Edge_Block_crit_ed] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate_1] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component HoughCircles_CoreeOg.
INFO-FLOW: Append model HoughCircles_CoreeOg
INFO-FLOW: Found component HoughCircles_CorefYi.
INFO-FLOW: Append model HoughCircles_CorefYi
INFO-FLOW: Found component HoughCircles_Coreg8j.
INFO-FLOW: Append model HoughCircles_Coreg8j
INFO-FLOW: Found component HoughCircles_Corehbi.
INFO-FLOW: Append model HoughCircles_Corehbi
INFO-FLOW: Found component HoughCircles_Coreibs.
INFO-FLOW: Append model HoughCircles_Coreibs
INFO-FLOW: Found component HoughCircles_CorejbC.
INFO-FLOW: Append model HoughCircles_CorejbC
INFO-FLOW: Found component HoughCircles_CorekbM.
INFO-FLOW: Append model HoughCircles_CorekbM
INFO-FLOW: Found component Filter2D_k_buf_0_bkb.
INFO-FLOW: Append model Filter2D_k_buf_0_bkb
INFO-FLOW: Handling components in module [Sobel] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO-FLOW: Handling components in module [Sobel_1] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate165] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [sqrt_fixed_32_32_s] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [Gradient_Add] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
INFO-FLOW: Found component HoughCircles_CorelbW.
INFO-FLOW: Append model HoughCircles_CorelbW
INFO-FLOW: Found component HoughCircles_Coremb6.
INFO-FLOW: Append model HoughCircles_Coremb6
INFO-FLOW: Handling components in module [Threshold] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
INFO-FLOW: Handling components in module [Edge_r] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_Sobel_U0.
INFO-FLOW: Append model start_for_Sobel_U0
INFO-FLOW: Found component start_for_Sobel_1ncg.
INFO-FLOW: Append model start_for_Sobel_1ncg
INFO-FLOW: Found component start_for_Duplicaocq.
INFO-FLOW: Append model start_for_Duplicaocq
INFO-FLOW: Found component start_for_DuplicapcA.
INFO-FLOW: Append model start_for_DuplicapcA
INFO-FLOW: Found component start_for_GradienqcK.
INFO-FLOW: Append model start_for_GradienqcK
INFO-FLOW: Found component start_for_ThreshorcU.
INFO-FLOW: Append model start_for_ThreshorcU
INFO-FLOW: Handling components in module [Mat2Array2D_1] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D166] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO-FLOW: Handling components in module [HoughSortDescent] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
INFO-FLOW: Handling components in module [HoughCircles] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
INFO-FLOW: Found component HoughCircles_Coreyd2.
INFO-FLOW: Append model HoughCircles_Coreyd2
INFO-FLOW: Found component HoughCircles_Corezec.
INFO-FLOW: Append model HoughCircles_Corezec
INFO-FLOW: Found component HoughCircles_CoreAem.
INFO-FLOW: Append model HoughCircles_CoreAem
INFO-FLOW: Found component HoughCircles_CoreBew.
INFO-FLOW: Append model HoughCircles_CoreBew
INFO-FLOW: Found component HoughCircles_CoreCeG.
INFO-FLOW: Append model HoughCircles_CoreCeG
INFO-FLOW: Found component HoughCircles_masksc4.
INFO-FLOW: Append model HoughCircles_masksc4
INFO-FLOW: Found component HoughCircles_one_tde.
INFO-FLOW: Append model HoughCircles_one_tde
INFO-FLOW: Found component HoughCircles_accum.
INFO-FLOW: Append model HoughCircles_accum
INFO-FLOW: Found component HoughCircles_distudo.
INFO-FLOW: Append model HoughCircles_distudo
INFO-FLOW: Found component HoughCircles_pt_bvdy.
INFO-FLOW: Append model HoughCircles_pt_bvdy
INFO-FLOW: Found component HoughCircles_centxdS.
INFO-FLOW: Append model HoughCircles_centxdS
INFO-FLOW: Handling components in module [Array2D2Mat] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [HoughCircles_Core] ... 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w32_d4_A_x.
INFO-FLOW: Append model fifo_w32_d4_A_x
INFO-FLOW: Found component fifo_w3_d5_A.
INFO-FLOW: Append model fifo_w3_d5_A
INFO-FLOW: Found component fifo_w8_d5_A.
INFO-FLOW: Append model fifo_w8_d5_A
INFO-FLOW: Found component fifo_w32_d3_A_x.
INFO-FLOW: Append model fifo_w32_d3_A_x
INFO-FLOW: Found component fifo_w32_d5_A_x.
INFO-FLOW: Append model fifo_w32_d5_A_x
INFO-FLOW: Found component fifo_w32_d5_A_x.
INFO-FLOW: Append model fifo_w32_d5_A_x
INFO-FLOW: Found component fifo_w32_d5_A_x.
INFO-FLOW: Append model fifo_w32_d5_A_x
INFO-FLOW: Found component fifo_w32_d5_A_x.
INFO-FLOW: Append model fifo_w32_d5_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component start_for_Edge_U0.
INFO-FLOW: Append model start_for_Edge_U0
INFO-FLOW: Found component start_for_Mat2ArrHfu.
INFO-FLOW: Append model start_for_Mat2ArrHfu
INFO-FLOW: Found component start_for_Mat2ArrIfE.
INFO-FLOW: Append model start_for_Mat2ArrIfE
INFO-FLOW: Found component start_for_Mat2ArrJfO.
INFO-FLOW: Append model start_for_Mat2ArrJfO
INFO-FLOW: Found component start_for_Mat2AXIKfY.
INFO-FLOW: Append model start_for_Mat2AXIKfY
INFO-FLOW: Found component HoughCircles_Core_ctrl_s_axi.
INFO-FLOW: Append model HoughCircles_Core_ctrl_s_axi
INFO-FLOW: Append model Block_Mat_exit414_pr
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Edge_Block_crit_ed
INFO-FLOW: Append model Duplicate_1
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Sobel
INFO-FLOW: Append model Sobel_1
INFO-FLOW: Append model Duplicate165
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model sqrt_fixed_32_32_s
INFO-FLOW: Append model Gradient_Add
INFO-FLOW: Append model Threshold
INFO-FLOW: Append model Edge_r
INFO-FLOW: Append model Mat2Array2D_1
INFO-FLOW: Append model Mat2Array2D166
INFO-FLOW: Append model Mat2Array2D
INFO-FLOW: Append model HoughSortDescent
INFO-FLOW: Append model HoughCircles
INFO-FLOW: Append model Array2D2Mat
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model HoughCircles_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: HoughCircles_CoreeOg HoughCircles_CorefYi HoughCircles_Coreg8j HoughCircles_Corehbi HoughCircles_Coreibs HoughCircles_CorejbC HoughCircles_CorekbM Filter2D_k_buf_0_bkb HoughCircles_CorelbW HoughCircles_Coremb6 fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_Sobel_U0 start_for_Sobel_1ncg start_for_Duplicaocq start_for_DuplicapcA start_for_GradienqcK start_for_ThreshorcU HoughCircles_Coreyd2 HoughCircles_Corezec HoughCircles_CoreAem HoughCircles_CoreBew HoughCircles_CoreCeG HoughCircles_masksc4 HoughCircles_one_tde HoughCircles_accum HoughCircles_distudo HoughCircles_pt_bvdy HoughCircles_centxdS fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d4_A_x fifo_w32_d4_A_x fifo_w32_d4_A_x fifo_w32_d4_A_x fifo_w32_d4_A_x fifo_w32_d4_A_x fifo_w3_d5_A fifo_w8_d5_A fifo_w32_d3_A_x fifo_w32_d5_A_x fifo_w32_d5_A_x fifo_w32_d5_A_x fifo_w32_d5_A_x fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w8_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w3_d2_A fifo_w8_d2_A_x fifo_w16_d2_A_x fifo_w3_d2_A fifo_w8_d2_A_x start_for_Edge_U0 start_for_Mat2ArrHfu start_for_Mat2ArrIfE start_for_Mat2ArrJfO start_for_Mat2AXIKfY HoughCircles_Core_ctrl_s_axi Block_Mat_exit414_pr AXIvideo2Mat Edge_Block_crit_ed Duplicate_1 Filter2D Sobel Sobel_1 Duplicate165 Duplicate sqrt_fixed_32_32_s Gradient_Add Threshold Edge_r Mat2Array2D_1 Mat2Array2D166 Mat2Array2D HoughSortDescent HoughCircles Array2D2Mat Mat2AXIvideo HoughCircles_Core
INFO-FLOW: To file: write model HoughCircles_CoreeOg
INFO-FLOW: To file: write model HoughCircles_CorefYi
INFO-FLOW: To file: write model HoughCircles_Coreg8j
INFO-FLOW: To file: write model HoughCircles_Corehbi
INFO-FLOW: To file: write model HoughCircles_Coreibs
INFO-FLOW: To file: write model HoughCircles_CorejbC
INFO-FLOW: To file: write model HoughCircles_CorekbM
INFO-FLOW: To file: write model Filter2D_k_buf_0_bkb
INFO-FLOW: To file: write model HoughCircles_CorelbW
INFO-FLOW: To file: write model HoughCircles_Coremb6
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_Sobel_U0
INFO-FLOW: To file: write model start_for_Sobel_1ncg
INFO-FLOW: To file: write model start_for_Duplicaocq
INFO-FLOW: To file: write model start_for_DuplicapcA
INFO-FLOW: To file: write model start_for_GradienqcK
INFO-FLOW: To file: write model start_for_ThreshorcU
INFO-FLOW: To file: write model HoughCircles_Coreyd2
INFO-FLOW: To file: write model HoughCircles_Corezec
INFO-FLOW: To file: write model HoughCircles_CoreAem
INFO-FLOW: To file: write model HoughCircles_CoreBew
INFO-FLOW: To file: write model HoughCircles_CoreCeG
INFO-FLOW: To file: write model HoughCircles_masksc4
INFO-FLOW: To file: write model HoughCircles_one_tde
INFO-FLOW: To file: write model HoughCircles_accum
INFO-FLOW: To file: write model HoughCircles_distudo
INFO-FLOW: To file: write model HoughCircles_pt_bvdy
INFO-FLOW: To file: write model HoughCircles_centxdS
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A_x
INFO-FLOW: To file: write model fifo_w3_d5_A
INFO-FLOW: To file: write model fifo_w8_d5_A
INFO-FLOW: To file: write model fifo_w32_d3_A_x
INFO-FLOW: To file: write model fifo_w32_d5_A_x
INFO-FLOW: To file: write model fifo_w32_d5_A_x
INFO-FLOW: To file: write model fifo_w32_d5_A_x
INFO-FLOW: To file: write model fifo_w32_d5_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model start_for_Edge_U0
INFO-FLOW: To file: write model start_for_Mat2ArrHfu
INFO-FLOW: To file: write model start_for_Mat2ArrIfE
INFO-FLOW: To file: write model start_for_Mat2ArrJfO
INFO-FLOW: To file: write model start_for_Mat2AXIKfY
INFO-FLOW: To file: write model HoughCircles_Core_ctrl_s_axi
INFO-FLOW: To file: write model Block_Mat_exit414_pr
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Edge_Block_crit_ed
INFO-FLOW: To file: write model Duplicate_1
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Sobel
INFO-FLOW: To file: write model Sobel_1
INFO-FLOW: To file: write model Duplicate165
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model sqrt_fixed_32_32_s
INFO-FLOW: To file: write model Gradient_Add
INFO-FLOW: To file: write model Threshold
INFO-FLOW: To file: write model Edge_r
INFO-FLOW: To file: write model Mat2Array2D_1
INFO-FLOW: To file: write model Mat2Array2D166
INFO-FLOW: To file: write model Mat2Array2D
INFO-FLOW: To file: write model HoughSortDescent
INFO-FLOW: To file: write model HoughCircles
INFO-FLOW: To file: write model Array2D2Mat
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model HoughCircles_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.107 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.108 sec.
Command       ap_source done; 0.108 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_bkb_ram (RAM)' using block RAMs.
Command       ap_source done; 0.181 sec.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'src_x_rows_V_c_i_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_x_cols_V_c_i_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_y_rows_V_c_i_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_y_cols_V_c_i_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx0_rows_V_c_i_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx0_cols_V_c_i_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx1_rows_V_c_i_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx1_cols_V_c_i_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy0_rows_V_c_i_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy0_cols_V_c_i_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dxy_rows_V_c_i_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dxy_cols_V_c_i_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_i_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_loc_i_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_loc_i_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_x_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_y_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx0_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy0_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx1_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy1_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dxy_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_U0_U(start_for_Sobel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_1ncg_U(start_for_Sobel_1ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplicaocq_U(start_for_Duplicaocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicapcA_U(start_for_DuplicapcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GradienqcK_U(start_for_GradienqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshorcU_U(start_for_ThreshorcU)' using Shift Registers.
Command       ap_source done; 0.672 sec.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'HoughCircles_CoreBew_div'
INFO: [RTMG 210-279] Implementing memory 'HoughCircles_masksc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'HoughCircles_one_tde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_accum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_distudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_pt_bvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_centxdS_ram (RAM)' using block RAMs.
Command       ap_source done; 0.356 sec.
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_CoreDeQ_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_CoreFfa_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HoughCircles_CoreGfk_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'edge_rows_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'edge_cols_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx_rows_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx_cols_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy_rows_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy_cols_V_c_U(fifo_w32_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'circles_rows_c_U(fifo_w3_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'circles_cols_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_thresh_c_U(fifo_w32_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_thresh_c_U(fifo_w32_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_dist_c_U(fifo_w32_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_radius_c_U(fifo_w32_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_radius_c_U(fifo_w32_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c32_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c33_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'edge_data_stream_0_s_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dx_data_stream_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dy_data_stream_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_edge_rows_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_edge_cols_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'circles_rows_c34_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'circles_cols_c35_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Edge_U0_U(start_for_Edge_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrHfu_U(start_for_Mat2ArrHfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrIfE_U(start_for_Mat2ArrIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrJfO_U(start_for_Mat2ArrJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIKfY_U(start_for_Mat2AXIKfY)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.086 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.117 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute       sc_get_clocks HoughCircles_Core 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/impl/misc/HoughCircles_Core_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/impl/misc/HoughCircles_Core_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/impl/misc/HoughCircles_Core_ap_sitofp_0_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 729.840 ; gain = 672.668
INFO: [SYSC 207-301] Generating SystemC RTL for HoughCircles_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for HoughCircles_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for HoughCircles_Core.
Command     autosyn done; 33.792 sec.
Command   csynth_design done; 67.336 sec.
Command ap_source done; 67.601 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/FPGA/project/HLS/Hough_Circle/Hough/solution1 opened at Tue Dec 04 09:51:20 +0800 2018
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.202 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.124 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Block_Mat_exit414_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_Block_crit_ed.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate165.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Gradient_Add.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Edge_r.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D166.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughSortDescent.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/HoughCircles_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Hough_Circle/Hough/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.107 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 40.244 sec.
Command ap_source done; 40.449 sec.
Execute cleanup_all 
