

================================================================
== Vivado HLS Report for 'l1_calc'
================================================================
* Date:           Fri Dec 13 03:49:51 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        simgnn_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.342|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  120|  120|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------+-------+-----+-----+-----+-----+----------+
        |                        |       |  Latency  |  Interval | Pipeline |
        |        Instance        | Module| min | max | min | max |   Type   |
        +------------------------+-------+-----+-----+-----+-----+----------+
        |tmp_s_fmax_fu_1222      |fmax   |    0|    0|    1|    1| function |
        |tmp_1_253_fmax_fu_1227  |fmax   |    0|    0|    1|    1| function |
        |tmp_2_254_fmax_fu_1232  |fmax   |    0|    0|    1|    1| function |
        |tmp_3_255_fmax_fu_1237  |fmax   |    0|    0|    1|    1| function |
        |tmp_4_256_fmax_fu_1242  |fmax   |    0|    0|    1|    1| function |
        |tmp_5_257_fmax_fu_1247  |fmax   |    0|    0|    1|    1| function |
        |tmp_6_258_fmax_fu_1252  |fmax   |    0|    0|    1|    1| function |
        |tmp_7_259_fmax_fu_1257  |fmax   |    0|    0|    1|    1| function |
        +------------------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|    640|    60832|    38192|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        0|      -|    22785|     9832|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|    640|    83617|    48096|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|     28|       10|       12|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      9|        3|        4|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |                      Instance                      |                    Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |tmp_s_fmax_fu_1222                                  |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_1_253_fmax_fu_1227                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_2_254_fmax_fu_1232                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_3_255_fmax_fu_1237                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_4_256_fmax_fu_1242                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_5_257_fmax_fu_1247                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_6_258_fmax_fu_1252                              |fmax                                          |        0|      0|    0|  312|    0|
    |tmp_7_259_fmax_fu_1257                              |fmax                                          |        0|      0|    0|  312|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2560  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2561  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2562  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2563  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2564  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2565  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2566  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2567  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2568  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2569  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2570  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2571  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2572  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2573  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2574  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2575  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2576  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2577  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2578  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2579  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2580  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2581  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2582  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2583  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2584  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2585  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2586  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2587  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2588  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2589  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2590  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2591  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2592  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2593  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2594  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2595  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2596  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2597  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2598  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2599  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2600  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2601  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2602  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2603  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2604  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2605  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2606  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2607  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2608  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2609  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2610  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2611  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2612  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2613  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2614  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2615  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2616  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2617  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2618  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2619  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2620  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2621  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2622  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2623  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2624  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2625  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2626  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2627  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2628  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2629  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2630  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2631  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2632  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2633  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2634  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2635  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2636  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2637  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2638  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2639  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2640  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2641  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2642  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2643  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2644  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2645  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2646  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2647  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2648  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2649  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2650  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2651  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2652  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2653  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2654  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2655  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2656  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2657  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2658  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2659  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2660  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2661  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2662  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2663  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2664  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2665  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2666  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2667  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2668  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2669  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2670  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2671  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2672  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2673  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2674  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2675  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2676  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2677  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2678  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2679  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2680  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2681  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2682  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2683  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2684  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2685  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2686  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1_U2687  |simgnn_kernel_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2688   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2689   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2690   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2691   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2692   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2693   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2694   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2695   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2696   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2697   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2698   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2699   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2700   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2701   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2702   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2703   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2704   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2705   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2706   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2707   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2708   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2709   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2710   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2711   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2712   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2713   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2714   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2715   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2716   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2717   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2718   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2719   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2720   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2721   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2722   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2723   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2724   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2725   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2726   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2727   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2728   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2729   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2730   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2731   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2732   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2733   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2734   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2735   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2736   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2737   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2738   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2739   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2740   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2741   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2742   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2743   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2744   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2745   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2746   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2747   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2748   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2749   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2750   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2751   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2752   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2753   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2754   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2755   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2756   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2757   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2758   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2759   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2760   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2761   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2762   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2763   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2764   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2765   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2766   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2767   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2768   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2769   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2770   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2771   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2772   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2773   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2774   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2775   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2776   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2777   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2778   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2779   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2780   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2781   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2782   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2783   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2784   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2785   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2786   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2787   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2788   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2789   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2790   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2791   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2792   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2793   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2794   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2795   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2796   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2797   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2798   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2799   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2800   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2801   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2802   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2803   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2804   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2805   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2806   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2807   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2808   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2809   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2810   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2811   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2812   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2813   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2814   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1_U2815   |simgnn_kernel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2824               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2825               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2826               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2827               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2828               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2829               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2830               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fpext_32ns_64_2_0_U2831               |simgnn_kernel_fpext_32ns_64_2_0               |        0|      0|  100|   18|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2816             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2817             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2818             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2819             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2820             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2821             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2822             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    |simgnn_kernel_fptrunc_64ns_32_2_0_U2823             |simgnn_kernel_fptrunc_64ns_32_2_0             |        0|      0|  128|   28|    0|
    +----------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                               |                                              |        0|    640|60832|38192|    0|
    +----------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    |ap_return_4  |   9|          2|   32|         64|
    |ap_return_5  |   9|          2|   32|         64|
    |ap_return_6  |   9|          2|   32|         64|
    |ap_return_7  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  256|        512|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+-----+-----+-----------+
    |          Name          |  FF | LUT | Bits| Const Bits|
    +------------------------+-----+-----+-----+-----------+
    |W_0_0_read_int_reg      |   32|    0|   32|          0|
    |W_0_10_read_int_reg     |   32|    0|   32|          0|
    |W_0_11_read_int_reg     |   32|    0|   32|          0|
    |W_0_12_read_int_reg     |   32|    0|   32|          0|
    |W_0_13_read_int_reg     |   32|    0|   32|          0|
    |W_0_14_read_int_reg     |   32|    0|   32|          0|
    |W_0_15_read_int_reg     |   32|    0|   32|          0|
    |W_0_1_read_int_reg      |   32|    0|   32|          0|
    |W_0_2_read_int_reg      |   32|    0|   32|          0|
    |W_0_3_read_int_reg      |   32|    0|   32|          0|
    |W_0_4_read_int_reg      |   32|    0|   32|          0|
    |W_0_5_read_int_reg      |   32|    0|   32|          0|
    |W_0_6_read_int_reg      |   32|    0|   32|          0|
    |W_0_7_read_int_reg      |   32|    0|   32|          0|
    |W_0_8_read_int_reg      |   32|    0|   32|          0|
    |W_0_9_read_int_reg      |   32|    0|   32|          0|
    |W_1_0_read_int_reg      |   32|    0|   32|          0|
    |W_1_10_read_int_reg     |   32|    0|   32|          0|
    |W_1_11_read_int_reg     |   32|    0|   32|          0|
    |W_1_12_read_int_reg     |   32|    0|   32|          0|
    |W_1_13_read_int_reg     |   32|    0|   32|          0|
    |W_1_14_read_int_reg     |   32|    0|   32|          0|
    |W_1_15_read_int_reg     |   32|    0|   32|          0|
    |W_1_1_read_int_reg      |   32|    0|   32|          0|
    |W_1_2_read_int_reg      |   32|    0|   32|          0|
    |W_1_3_read_int_reg      |   32|    0|   32|          0|
    |W_1_4_read_int_reg      |   32|    0|   32|          0|
    |W_1_5_read_int_reg      |   32|    0|   32|          0|
    |W_1_6_read_int_reg      |   32|    0|   32|          0|
    |W_1_7_read_int_reg      |   32|    0|   32|          0|
    |W_1_8_read_int_reg      |   32|    0|   32|          0|
    |W_1_9_read_int_reg      |   32|    0|   32|          0|
    |W_2_0_read_int_reg      |   32|    0|   32|          0|
    |W_2_10_read_int_reg     |   32|    0|   32|          0|
    |W_2_11_read_int_reg     |   32|    0|   32|          0|
    |W_2_12_read_int_reg     |   32|    0|   32|          0|
    |W_2_13_read_int_reg     |   32|    0|   32|          0|
    |W_2_14_read_int_reg     |   32|    0|   32|          0|
    |W_2_15_read_int_reg     |   32|    0|   32|          0|
    |W_2_1_read_int_reg      |   32|    0|   32|          0|
    |W_2_2_read_int_reg      |   32|    0|   32|          0|
    |W_2_3_read_int_reg      |   32|    0|   32|          0|
    |W_2_4_read_int_reg      |   32|    0|   32|          0|
    |W_2_5_read_int_reg      |   32|    0|   32|          0|
    |W_2_6_read_int_reg      |   32|    0|   32|          0|
    |W_2_7_read_int_reg      |   32|    0|   32|          0|
    |W_2_8_read_int_reg      |   32|    0|   32|          0|
    |W_2_9_read_int_reg      |   32|    0|   32|          0|
    |W_3_0_read_int_reg      |   32|    0|   32|          0|
    |W_3_10_read_int_reg     |   32|    0|   32|          0|
    |W_3_11_read_int_reg     |   32|    0|   32|          0|
    |W_3_12_read_int_reg     |   32|    0|   32|          0|
    |W_3_13_read_int_reg     |   32|    0|   32|          0|
    |W_3_14_read_int_reg     |   32|    0|   32|          0|
    |W_3_15_read_int_reg     |   32|    0|   32|          0|
    |W_3_1_read_int_reg      |   32|    0|   32|          0|
    |W_3_2_read_int_reg      |   32|    0|   32|          0|
    |W_3_3_read_int_reg      |   32|    0|   32|          0|
    |W_3_4_read_int_reg      |   32|    0|   32|          0|
    |W_3_5_read_int_reg      |   32|    0|   32|          0|
    |W_3_6_read_int_reg      |   32|    0|   32|          0|
    |W_3_7_read_int_reg      |   32|    0|   32|          0|
    |W_3_8_read_int_reg      |   32|    0|   32|          0|
    |W_3_9_read_int_reg      |   32|    0|   32|          0|
    |W_4_0_read_int_reg      |   32|    0|   32|          0|
    |W_4_10_read_int_reg     |   32|    0|   32|          0|
    |W_4_11_read_int_reg     |   32|    0|   32|          0|
    |W_4_12_read_int_reg     |   32|    0|   32|          0|
    |W_4_13_read_int_reg     |   32|    0|   32|          0|
    |W_4_14_read_int_reg     |   32|    0|   32|          0|
    |W_4_15_read_int_reg     |   32|    0|   32|          0|
    |W_4_1_read_int_reg      |   32|    0|   32|          0|
    |W_4_2_read_int_reg      |   32|    0|   32|          0|
    |W_4_3_read_int_reg      |   32|    0|   32|          0|
    |W_4_4_read_int_reg      |   32|    0|   32|          0|
    |W_4_5_read_int_reg      |   32|    0|   32|          0|
    |W_4_6_read_int_reg      |   32|    0|   32|          0|
    |W_4_7_read_int_reg      |   32|    0|   32|          0|
    |W_4_8_read_int_reg      |   32|    0|   32|          0|
    |W_4_9_read_int_reg      |   32|    0|   32|          0|
    |W_5_0_read_int_reg      |   32|    0|   32|          0|
    |W_5_10_read_int_reg     |   32|    0|   32|          0|
    |W_5_11_read_int_reg     |   32|    0|   32|          0|
    |W_5_12_read_int_reg     |   32|    0|   32|          0|
    |W_5_13_read_int_reg     |   32|    0|   32|          0|
    |W_5_14_read_int_reg     |   32|    0|   32|          0|
    |W_5_15_read_int_reg     |   32|    0|   32|          0|
    |W_5_1_read_int_reg      |   32|    0|   32|          0|
    |W_5_2_read_int_reg      |   32|    0|   32|          0|
    |W_5_3_read_int_reg      |   32|    0|   32|          0|
    |W_5_4_read_int_reg      |   32|    0|   32|          0|
    |W_5_5_read_int_reg      |   32|    0|   32|          0|
    |W_5_6_read_int_reg      |   32|    0|   32|          0|
    |W_5_7_read_int_reg      |   32|    0|   32|          0|
    |W_5_8_read_int_reg      |   32|    0|   32|          0|
    |W_5_9_read_int_reg      |   32|    0|   32|          0|
    |W_6_0_read_int_reg      |   32|    0|   32|          0|
    |W_6_10_read_int_reg     |   32|    0|   32|          0|
    |W_6_11_read_int_reg     |   32|    0|   32|          0|
    |W_6_12_read_int_reg     |   32|    0|   32|          0|
    |W_6_13_read_int_reg     |   32|    0|   32|          0|
    |W_6_14_read_int_reg     |   32|    0|   32|          0|
    |W_6_15_read_int_reg     |   32|    0|   32|          0|
    |W_6_1_read_int_reg      |   32|    0|   32|          0|
    |W_6_2_read_int_reg      |   32|    0|   32|          0|
    |W_6_3_read_int_reg      |   32|    0|   32|          0|
    |W_6_4_read_int_reg      |   32|    0|   32|          0|
    |W_6_5_read_int_reg      |   32|    0|   32|          0|
    |W_6_6_read_int_reg      |   32|    0|   32|          0|
    |W_6_7_read_int_reg      |   32|    0|   32|          0|
    |W_6_8_read_int_reg      |   32|    0|   32|          0|
    |W_6_9_read_int_reg      |   32|    0|   32|          0|
    |W_7_0_read_int_reg      |   32|    0|   32|          0|
    |W_7_10_read_int_reg     |   32|    0|   32|          0|
    |W_7_11_read_int_reg     |   32|    0|   32|          0|
    |W_7_12_read_int_reg     |   32|    0|   32|          0|
    |W_7_13_read_int_reg     |   32|    0|   32|          0|
    |W_7_14_read_int_reg     |   32|    0|   32|          0|
    |W_7_15_read_int_reg     |   32|    0|   32|          0|
    |W_7_1_read_int_reg      |   32|    0|   32|          0|
    |W_7_2_read_int_reg      |   32|    0|   32|          0|
    |W_7_3_read_int_reg      |   32|    0|   32|          0|
    |W_7_4_read_int_reg      |   32|    0|   32|          0|
    |W_7_5_read_int_reg      |   32|    0|   32|          0|
    |W_7_6_read_int_reg      |   32|    0|   32|          0|
    |W_7_7_read_int_reg      |   32|    0|   32|          0|
    |W_7_8_read_int_reg      |   32|    0|   32|          0|
    |W_7_9_read_int_reg      |   32|    0|   32|          0|
    |ap_ce_reg               |    1|    0|    1|          0|
    |ap_return_0_int_reg     |   32|    0|   32|          0|
    |ap_return_1_int_reg     |   32|    0|   32|          0|
    |ap_return_2_int_reg     |   32|    0|   32|          0|
    |ap_return_3_int_reg     |   32|    0|   32|          0|
    |ap_return_4_int_reg     |   32|    0|   32|          0|
    |ap_return_5_int_reg     |   32|    0|   32|          0|
    |ap_return_6_int_reg     |   32|    0|   32|          0|
    |ap_return_7_int_reg     |   32|    0|   32|          0|
    |bias_0_read_2_reg_2865  |   32|    0|   32|          0|
    |bias_0_read_int_reg     |   32|    0|   32|          0|
    |bias_1_read_2_reg_2860  |   32|    0|   32|          0|
    |bias_1_read_int_reg     |   32|    0|   32|          0|
    |bias_2_read_2_reg_2855  |   32|    0|   32|          0|
    |bias_2_read_int_reg     |   32|    0|   32|          0|
    |bias_3_read_2_reg_2850  |   32|    0|   32|          0|
    |bias_3_read_int_reg     |   32|    0|   32|          0|
    |bias_4_read_2_reg_2845  |   32|    0|   32|          0|
    |bias_4_read_int_reg     |   32|    0|   32|          0|
    |bias_5_read_2_reg_2840  |   32|    0|   32|          0|
    |bias_5_read_int_reg     |   32|    0|   32|          0|
    |bias_6_read_2_reg_2835  |   32|    0|   32|          0|
    |bias_6_read_int_reg     |   32|    0|   32|          0|
    |bias_7_read_2_reg_2830  |   32|    0|   32|          0|
    |bias_7_read_int_reg     |   32|    0|   32|          0|
    |din_0_read_int_reg      |   32|    0|   32|          0|
    |din_10_read_int_reg     |   32|    0|   32|          0|
    |din_11_read_int_reg     |   32|    0|   32|          0|
    |din_12_read_int_reg     |   32|    0|   32|          0|
    |din_13_read_int_reg     |   32|    0|   32|          0|
    |din_14_read_int_reg     |   32|    0|   32|          0|
    |din_15_read_int_reg     |   32|    0|   32|          0|
    |din_1_read_int_reg      |   32|    0|   32|          0|
    |din_2_read_int_reg      |   32|    0|   32|          0|
    |din_3_read_int_reg      |   32|    0|   32|          0|
    |din_4_read_int_reg      |   32|    0|   32|          0|
    |din_5_read_int_reg      |   32|    0|   32|          0|
    |din_6_read_int_reg      |   32|    0|   32|          0|
    |din_7_read_int_reg      |   32|    0|   32|          0|
    |din_8_read_int_reg      |   32|    0|   32|          0|
    |din_9_read_int_reg      |   32|    0|   32|          0|
    |tmp_1_253_reg_4835      |   64|    0|   64|          0|
    |tmp_1_reg_4795          |   64|    0|   64|          0|
    |tmp_2_254_reg_4840      |   64|    0|   64|          0|
    |tmp_2_reg_4800          |   64|    0|   64|          0|
    |tmp_37_0_1_reg_3515     |   32|    0|   32|          0|
    |tmp_37_0_2_reg_3520     |   32|    0|   32|          0|
    |tmp_37_0_3_reg_3525     |   32|    0|   32|          0|
    |tmp_37_0_4_reg_3530     |   32|    0|   32|          0|
    |tmp_37_0_5_reg_3535     |   32|    0|   32|          0|
    |tmp_37_0_6_reg_3540     |   32|    0|   32|          0|
    |tmp_37_0_7_reg_3545     |   32|    0|   32|          0|
    |tmp_37_10_1_reg_3915    |   32|    0|   32|          0|
    |tmp_37_10_2_reg_3920    |   32|    0|   32|          0|
    |tmp_37_10_3_reg_3925    |   32|    0|   32|          0|
    |tmp_37_10_4_reg_3930    |   32|    0|   32|          0|
    |tmp_37_10_5_reg_3935    |   32|    0|   32|          0|
    |tmp_37_10_6_reg_3940    |   32|    0|   32|          0|
    |tmp_37_10_7_reg_3945    |   32|    0|   32|          0|
    |tmp_37_10_reg_3950      |   32|    0|   32|          0|
    |tmp_37_11_1_reg_3955    |   32|    0|   32|          0|
    |tmp_37_11_2_reg_3960    |   32|    0|   32|          0|
    |tmp_37_11_3_reg_3965    |   32|    0|   32|          0|
    |tmp_37_11_4_reg_3970    |   32|    0|   32|          0|
    |tmp_37_11_5_reg_3975    |   32|    0|   32|          0|
    |tmp_37_11_6_reg_3980    |   32|    0|   32|          0|
    |tmp_37_11_7_reg_3985    |   32|    0|   32|          0|
    |tmp_37_11_reg_3990      |   32|    0|   32|          0|
    |tmp_37_12_1_reg_3995    |   32|    0|   32|          0|
    |tmp_37_12_2_reg_4000    |   32|    0|   32|          0|
    |tmp_37_12_3_reg_4005    |   32|    0|   32|          0|
    |tmp_37_12_4_reg_4010    |   32|    0|   32|          0|
    |tmp_37_12_5_reg_4015    |   32|    0|   32|          0|
    |tmp_37_12_6_reg_4020    |   32|    0|   32|          0|
    |tmp_37_12_7_reg_4025    |   32|    0|   32|          0|
    |tmp_37_12_reg_4030      |   32|    0|   32|          0|
    |tmp_37_13_1_reg_4035    |   32|    0|   32|          0|
    |tmp_37_13_2_reg_4040    |   32|    0|   32|          0|
    |tmp_37_13_3_reg_4045    |   32|    0|   32|          0|
    |tmp_37_13_4_reg_4050    |   32|    0|   32|          0|
    |tmp_37_13_5_reg_4055    |   32|    0|   32|          0|
    |tmp_37_13_6_reg_4060    |   32|    0|   32|          0|
    |tmp_37_13_7_reg_4065    |   32|    0|   32|          0|
    |tmp_37_13_reg_4070      |   32|    0|   32|          0|
    |tmp_37_14_1_reg_4075    |   32|    0|   32|          0|
    |tmp_37_14_2_reg_4080    |   32|    0|   32|          0|
    |tmp_37_14_3_reg_4085    |   32|    0|   32|          0|
    |tmp_37_14_4_reg_4090    |   32|    0|   32|          0|
    |tmp_37_14_5_reg_4095    |   32|    0|   32|          0|
    |tmp_37_14_6_reg_4100    |   32|    0|   32|          0|
    |tmp_37_14_7_reg_4105    |   32|    0|   32|          0|
    |tmp_37_14_reg_4110      |   32|    0|   32|          0|
    |tmp_37_15_1_reg_4115    |   32|    0|   32|          0|
    |tmp_37_15_2_reg_4120    |   32|    0|   32|          0|
    |tmp_37_15_3_reg_4125    |   32|    0|   32|          0|
    |tmp_37_15_4_reg_4130    |   32|    0|   32|          0|
    |tmp_37_15_5_reg_4135    |   32|    0|   32|          0|
    |tmp_37_15_6_reg_4140    |   32|    0|   32|          0|
    |tmp_37_15_7_reg_4145    |   32|    0|   32|          0|
    |tmp_37_1_1_reg_3555     |   32|    0|   32|          0|
    |tmp_37_1_2_reg_3560     |   32|    0|   32|          0|
    |tmp_37_1_3_reg_3565     |   32|    0|   32|          0|
    |tmp_37_1_4_reg_3570     |   32|    0|   32|          0|
    |tmp_37_1_5_reg_3575     |   32|    0|   32|          0|
    |tmp_37_1_6_reg_3580     |   32|    0|   32|          0|
    |tmp_37_1_7_reg_3585     |   32|    0|   32|          0|
    |tmp_37_1_reg_3550       |   32|    0|   32|          0|
    |tmp_37_2_1_reg_3595     |   32|    0|   32|          0|
    |tmp_37_2_2_reg_3600     |   32|    0|   32|          0|
    |tmp_37_2_3_reg_3605     |   32|    0|   32|          0|
    |tmp_37_2_4_reg_3610     |   32|    0|   32|          0|
    |tmp_37_2_5_reg_3615     |   32|    0|   32|          0|
    |tmp_37_2_6_reg_3620     |   32|    0|   32|          0|
    |tmp_37_2_7_reg_3625     |   32|    0|   32|          0|
    |tmp_37_2_reg_3590       |   32|    0|   32|          0|
    |tmp_37_3_1_reg_3635     |   32|    0|   32|          0|
    |tmp_37_3_2_reg_3640     |   32|    0|   32|          0|
    |tmp_37_3_3_reg_3645     |   32|    0|   32|          0|
    |tmp_37_3_4_reg_3650     |   32|    0|   32|          0|
    |tmp_37_3_5_reg_3655     |   32|    0|   32|          0|
    |tmp_37_3_6_reg_3660     |   32|    0|   32|          0|
    |tmp_37_3_7_reg_3665     |   32|    0|   32|          0|
    |tmp_37_3_reg_3630       |   32|    0|   32|          0|
    |tmp_37_4_1_reg_3675     |   32|    0|   32|          0|
    |tmp_37_4_2_reg_3680     |   32|    0|   32|          0|
    |tmp_37_4_3_reg_3685     |   32|    0|   32|          0|
    |tmp_37_4_4_reg_3690     |   32|    0|   32|          0|
    |tmp_37_4_5_reg_3695     |   32|    0|   32|          0|
    |tmp_37_4_6_reg_3700     |   32|    0|   32|          0|
    |tmp_37_4_7_reg_3705     |   32|    0|   32|          0|
    |tmp_37_4_reg_3670       |   32|    0|   32|          0|
    |tmp_37_5_1_reg_3715     |   32|    0|   32|          0|
    |tmp_37_5_2_reg_3720     |   32|    0|   32|          0|
    |tmp_37_5_3_reg_3725     |   32|    0|   32|          0|
    |tmp_37_5_4_reg_3730     |   32|    0|   32|          0|
    |tmp_37_5_5_reg_3735     |   32|    0|   32|          0|
    |tmp_37_5_6_reg_3740     |   32|    0|   32|          0|
    |tmp_37_5_7_reg_3745     |   32|    0|   32|          0|
    |tmp_37_5_reg_3710       |   32|    0|   32|          0|
    |tmp_37_6_1_reg_3755     |   32|    0|   32|          0|
    |tmp_37_6_2_reg_3760     |   32|    0|   32|          0|
    |tmp_37_6_3_reg_3765     |   32|    0|   32|          0|
    |tmp_37_6_4_reg_3770     |   32|    0|   32|          0|
    |tmp_37_6_5_reg_3775     |   32|    0|   32|          0|
    |tmp_37_6_6_reg_3780     |   32|    0|   32|          0|
    |tmp_37_6_7_reg_3785     |   32|    0|   32|          0|
    |tmp_37_6_reg_3750       |   32|    0|   32|          0|
    |tmp_37_7_1_reg_3795     |   32|    0|   32|          0|
    |tmp_37_7_2_reg_3800     |   32|    0|   32|          0|
    |tmp_37_7_3_reg_3805     |   32|    0|   32|          0|
    |tmp_37_7_4_reg_3810     |   32|    0|   32|          0|
    |tmp_37_7_5_reg_3815     |   32|    0|   32|          0|
    |tmp_37_7_6_reg_3820     |   32|    0|   32|          0|
    |tmp_37_7_7_reg_3825     |   32|    0|   32|          0|
    |tmp_37_7_reg_3790       |   32|    0|   32|          0|
    |tmp_37_8_1_reg_3835     |   32|    0|   32|          0|
    |tmp_37_8_2_reg_3840     |   32|    0|   32|          0|
    |tmp_37_8_3_reg_3845     |   32|    0|   32|          0|
    |tmp_37_8_4_reg_3850     |   32|    0|   32|          0|
    |tmp_37_8_5_reg_3855     |   32|    0|   32|          0|
    |tmp_37_8_6_reg_3860     |   32|    0|   32|          0|
    |tmp_37_8_7_reg_3865     |   32|    0|   32|          0|
    |tmp_37_8_reg_3830       |   32|    0|   32|          0|
    |tmp_37_9_1_reg_3875     |   32|    0|   32|          0|
    |tmp_37_9_2_reg_3880     |   32|    0|   32|          0|
    |tmp_37_9_3_reg_3885     |   32|    0|   32|          0|
    |tmp_37_9_4_reg_3890     |   32|    0|   32|          0|
    |tmp_37_9_5_reg_3895     |   32|    0|   32|          0|
    |tmp_37_9_6_reg_3900     |   32|    0|   32|          0|
    |tmp_37_9_7_reg_3905     |   32|    0|   32|          0|
    |tmp_37_9_reg_3870       |   32|    0|   32|          0|
    |tmp_37_reg_3510         |   32|    0|   32|          0|
    |tmp_37_s_reg_3910       |   32|    0|   32|          0|
    |tmp_38_0_1_reg_4155     |   32|    0|   32|          0|
    |tmp_38_0_2_reg_4160     |   32|    0|   32|          0|
    |tmp_38_0_3_reg_4165     |   32|    0|   32|          0|
    |tmp_38_0_4_reg_4170     |   32|    0|   32|          0|
    |tmp_38_0_5_reg_4175     |   32|    0|   32|          0|
    |tmp_38_0_6_reg_4180     |   32|    0|   32|          0|
    |tmp_38_0_7_reg_4185     |   32|    0|   32|          0|
    |tmp_38_10_1_reg_4555    |   32|    0|   32|          0|
    |tmp_38_10_2_reg_4560    |   32|    0|   32|          0|
    |tmp_38_10_3_reg_4565    |   32|    0|   32|          0|
    |tmp_38_10_4_reg_4570    |   32|    0|   32|          0|
    |tmp_38_10_5_reg_4575    |   32|    0|   32|          0|
    |tmp_38_10_6_reg_4580    |   32|    0|   32|          0|
    |tmp_38_10_7_reg_4585    |   32|    0|   32|          0|
    |tmp_38_10_reg_4590      |   32|    0|   32|          0|
    |tmp_38_11_1_reg_4595    |   32|    0|   32|          0|
    |tmp_38_11_2_reg_4600    |   32|    0|   32|          0|
    |tmp_38_11_3_reg_4605    |   32|    0|   32|          0|
    |tmp_38_11_4_reg_4610    |   32|    0|   32|          0|
    |tmp_38_11_5_reg_4615    |   32|    0|   32|          0|
    |tmp_38_11_6_reg_4620    |   32|    0|   32|          0|
    |tmp_38_11_7_reg_4625    |   32|    0|   32|          0|
    |tmp_38_11_reg_4630      |   32|    0|   32|          0|
    |tmp_38_12_1_reg_4635    |   32|    0|   32|          0|
    |tmp_38_12_2_reg_4640    |   32|    0|   32|          0|
    |tmp_38_12_3_reg_4645    |   32|    0|   32|          0|
    |tmp_38_12_4_reg_4650    |   32|    0|   32|          0|
    |tmp_38_12_5_reg_4655    |   32|    0|   32|          0|
    |tmp_38_12_6_reg_4660    |   32|    0|   32|          0|
    |tmp_38_12_7_reg_4665    |   32|    0|   32|          0|
    |tmp_38_12_reg_4670      |   32|    0|   32|          0|
    |tmp_38_13_1_reg_4675    |   32|    0|   32|          0|
    |tmp_38_13_2_reg_4680    |   32|    0|   32|          0|
    |tmp_38_13_3_reg_4685    |   32|    0|   32|          0|
    |tmp_38_13_4_reg_4690    |   32|    0|   32|          0|
    |tmp_38_13_5_reg_4695    |   32|    0|   32|          0|
    |tmp_38_13_6_reg_4700    |   32|    0|   32|          0|
    |tmp_38_13_7_reg_4705    |   32|    0|   32|          0|
    |tmp_38_13_reg_4710      |   32|    0|   32|          0|
    |tmp_38_14_1_reg_4715    |   32|    0|   32|          0|
    |tmp_38_14_2_reg_4720    |   32|    0|   32|          0|
    |tmp_38_14_3_reg_4725    |   32|    0|   32|          0|
    |tmp_38_14_4_reg_4730    |   32|    0|   32|          0|
    |tmp_38_14_5_reg_4735    |   32|    0|   32|          0|
    |tmp_38_14_6_reg_4740    |   32|    0|   32|          0|
    |tmp_38_14_7_reg_4745    |   32|    0|   32|          0|
    |tmp_38_14_reg_4750      |   32|    0|   32|          0|
    |tmp_38_15_1_reg_4755    |   32|    0|   32|          0|
    |tmp_38_15_2_reg_4760    |   32|    0|   32|          0|
    |tmp_38_15_3_reg_4765    |   32|    0|   32|          0|
    |tmp_38_15_4_reg_4770    |   32|    0|   32|          0|
    |tmp_38_15_5_reg_4775    |   32|    0|   32|          0|
    |tmp_38_15_6_reg_4780    |   32|    0|   32|          0|
    |tmp_38_15_7_reg_4785    |   32|    0|   32|          0|
    |tmp_38_1_1_reg_4195     |   32|    0|   32|          0|
    |tmp_38_1_2_reg_4200     |   32|    0|   32|          0|
    |tmp_38_1_3_reg_4205     |   32|    0|   32|          0|
    |tmp_38_1_4_reg_4210     |   32|    0|   32|          0|
    |tmp_38_1_5_reg_4215     |   32|    0|   32|          0|
    |tmp_38_1_6_reg_4220     |   32|    0|   32|          0|
    |tmp_38_1_7_reg_4225     |   32|    0|   32|          0|
    |tmp_38_1_reg_4190       |   32|    0|   32|          0|
    |tmp_38_2_1_reg_4235     |   32|    0|   32|          0|
    |tmp_38_2_2_reg_4240     |   32|    0|   32|          0|
    |tmp_38_2_3_reg_4245     |   32|    0|   32|          0|
    |tmp_38_2_4_reg_4250     |   32|    0|   32|          0|
    |tmp_38_2_5_reg_4255     |   32|    0|   32|          0|
    |tmp_38_2_6_reg_4260     |   32|    0|   32|          0|
    |tmp_38_2_7_reg_4265     |   32|    0|   32|          0|
    |tmp_38_2_reg_4230       |   32|    0|   32|          0|
    |tmp_38_3_1_reg_4275     |   32|    0|   32|          0|
    |tmp_38_3_2_reg_4280     |   32|    0|   32|          0|
    |tmp_38_3_3_reg_4285     |   32|    0|   32|          0|
    |tmp_38_3_4_reg_4290     |   32|    0|   32|          0|
    |tmp_38_3_5_reg_4295     |   32|    0|   32|          0|
    |tmp_38_3_6_reg_4300     |   32|    0|   32|          0|
    |tmp_38_3_7_reg_4305     |   32|    0|   32|          0|
    |tmp_38_3_reg_4270       |   32|    0|   32|          0|
    |tmp_38_4_1_reg_4315     |   32|    0|   32|          0|
    |tmp_38_4_2_reg_4320     |   32|    0|   32|          0|
    |tmp_38_4_3_reg_4325     |   32|    0|   32|          0|
    |tmp_38_4_4_reg_4330     |   32|    0|   32|          0|
    |tmp_38_4_5_reg_4335     |   32|    0|   32|          0|
    |tmp_38_4_6_reg_4340     |   32|    0|   32|          0|
    |tmp_38_4_7_reg_4345     |   32|    0|   32|          0|
    |tmp_38_4_reg_4310       |   32|    0|   32|          0|
    |tmp_38_5_1_reg_4355     |   32|    0|   32|          0|
    |tmp_38_5_2_reg_4360     |   32|    0|   32|          0|
    |tmp_38_5_3_reg_4365     |   32|    0|   32|          0|
    |tmp_38_5_4_reg_4370     |   32|    0|   32|          0|
    |tmp_38_5_5_reg_4375     |   32|    0|   32|          0|
    |tmp_38_5_6_reg_4380     |   32|    0|   32|          0|
    |tmp_38_5_7_reg_4385     |   32|    0|   32|          0|
    |tmp_38_5_reg_4350       |   32|    0|   32|          0|
    |tmp_38_6_1_reg_4395     |   32|    0|   32|          0|
    |tmp_38_6_2_reg_4400     |   32|    0|   32|          0|
    |tmp_38_6_3_reg_4405     |   32|    0|   32|          0|
    |tmp_38_6_4_reg_4410     |   32|    0|   32|          0|
    |tmp_38_6_5_reg_4415     |   32|    0|   32|          0|
    |tmp_38_6_6_reg_4420     |   32|    0|   32|          0|
    |tmp_38_6_7_reg_4425     |   32|    0|   32|          0|
    |tmp_38_6_reg_4390       |   32|    0|   32|          0|
    |tmp_38_7_1_reg_4435     |   32|    0|   32|          0|
    |tmp_38_7_2_reg_4440     |   32|    0|   32|          0|
    |tmp_38_7_3_reg_4445     |   32|    0|   32|          0|
    |tmp_38_7_4_reg_4450     |   32|    0|   32|          0|
    |tmp_38_7_5_reg_4455     |   32|    0|   32|          0|
    |tmp_38_7_6_reg_4460     |   32|    0|   32|          0|
    |tmp_38_7_7_reg_4465     |   32|    0|   32|          0|
    |tmp_38_7_reg_4430       |   32|    0|   32|          0|
    |tmp_38_8_1_reg_4475     |   32|    0|   32|          0|
    |tmp_38_8_2_reg_4480     |   32|    0|   32|          0|
    |tmp_38_8_3_reg_4485     |   32|    0|   32|          0|
    |tmp_38_8_4_reg_4490     |   32|    0|   32|          0|
    |tmp_38_8_5_reg_4495     |   32|    0|   32|          0|
    |tmp_38_8_6_reg_4500     |   32|    0|   32|          0|
    |tmp_38_8_7_reg_4505     |   32|    0|   32|          0|
    |tmp_38_8_reg_4470       |   32|    0|   32|          0|
    |tmp_38_9_1_reg_4515     |   32|    0|   32|          0|
    |tmp_38_9_2_reg_4520     |   32|    0|   32|          0|
    |tmp_38_9_3_reg_4525     |   32|    0|   32|          0|
    |tmp_38_9_4_reg_4530     |   32|    0|   32|          0|
    |tmp_38_9_5_reg_4535     |   32|    0|   32|          0|
    |tmp_38_9_6_reg_4540     |   32|    0|   32|          0|
    |tmp_38_9_7_reg_4545     |   32|    0|   32|          0|
    |tmp_38_9_reg_4510       |   32|    0|   32|          0|
    |tmp_38_reg_4150         |   32|    0|   32|          0|
    |tmp_38_s_reg_4550       |   32|    0|   32|          0|
    |tmp_3_255_reg_4845      |   64|    0|   64|          0|
    |tmp_3_reg_4805          |   64|    0|   64|          0|
    |tmp_4_256_reg_4850      |   64|    0|   64|          0|
    |tmp_4_reg_4810          |   64|    0|   64|          0|
    |tmp_5_257_reg_4855      |   64|    0|   64|          0|
    |tmp_5_reg_4815          |   64|    0|   64|          0|
    |tmp_6_258_reg_4860      |   64|    0|   64|          0|
    |tmp_6_reg_4820          |   64|    0|   64|          0|
    |tmp_7_259_reg_4865      |   64|    0|   64|          0|
    |tmp_7_reg_4825          |   64|    0|   64|          0|
    |tmp_reg_4790            |   64|    0|   64|          0|
    |tmp_s_reg_4830          |   64|    0|   64|          0|
    |bias_0_read_2_reg_2865  |   64|   32|   32|          0|
    |bias_1_read_2_reg_2860  |   64|   32|   32|          0|
    |bias_2_read_2_reg_2855  |   64|   32|   32|          0|
    |bias_3_read_2_reg_2850  |   64|   32|   32|          0|
    |bias_4_read_2_reg_2845  |   64|   32|   32|          0|
    |bias_5_read_2_reg_2840  |   64|   32|   32|          0|
    |bias_6_read_2_reg_2835  |   64|   32|   32|          0|
    |bias_7_read_2_reg_2830  |   64|   32|   32|          0|
    |tmp_37_10_1_reg_3915    |   64|   96|   32|          0|
    |tmp_37_10_2_reg_3920    |   64|   96|   32|          0|
    |tmp_37_10_3_reg_3925    |   64|   96|   32|          0|
    |tmp_37_10_4_reg_3930    |   64|   96|   32|          0|
    |tmp_37_10_5_reg_3935    |   64|   96|   32|          0|
    |tmp_37_10_6_reg_3940    |   64|   96|   32|          0|
    |tmp_37_10_7_reg_3945    |   64|   96|   32|          0|
    |tmp_37_10_reg_3950      |   64|  111|   32|          0|
    |tmp_37_11_1_reg_3955    |   64|  111|   32|          0|
    |tmp_37_11_2_reg_3960    |   64|  111|   32|          0|
    |tmp_37_11_3_reg_3965    |   64|  111|   32|          0|
    |tmp_37_11_4_reg_3970    |   64|  111|   32|          0|
    |tmp_37_11_5_reg_3975    |   64|  111|   32|          0|
    |tmp_37_11_6_reg_3980    |   64|  111|   32|          0|
    |tmp_37_11_7_reg_3985    |   64|  111|   32|          0|
    |tmp_37_11_reg_3990      |   64|  118|   32|          0|
    |tmp_37_12_1_reg_3995    |   64|  118|   32|          0|
    |tmp_37_12_2_reg_4000    |   64|  118|   32|          0|
    |tmp_37_12_3_reg_4005    |   64|  118|   32|          0|
    |tmp_37_12_4_reg_4010    |   64|  118|   32|          0|
    |tmp_37_12_5_reg_4015    |   64|  118|   32|          0|
    |tmp_37_12_6_reg_4020    |   64|  118|   32|          0|
    |tmp_37_12_7_reg_4025    |   64|  118|   32|          0|
    |tmp_37_12_reg_4030      |   64|  125|   32|          0|
    |tmp_37_13_1_reg_4035    |   64|  125|   32|          0|
    |tmp_37_13_2_reg_4040    |   64|  125|   32|          0|
    |tmp_37_13_3_reg_4045    |   64|  125|   32|          0|
    |tmp_37_13_4_reg_4050    |   64|  125|   32|          0|
    |tmp_37_13_5_reg_4055    |   64|  125|   32|          0|
    |tmp_37_13_6_reg_4060    |   64|  125|   32|          0|
    |tmp_37_13_7_reg_4065    |   64|  125|   32|          0|
    |tmp_37_13_reg_4070      |   64|  128|   32|          0|
    |tmp_37_14_1_reg_4075    |   64|  128|   32|          0|
    |tmp_37_14_2_reg_4080    |   64|  128|   32|          0|
    |tmp_37_14_3_reg_4085    |   64|  128|   32|          0|
    |tmp_37_14_4_reg_4090    |   64|  128|   32|          0|
    |tmp_37_14_5_reg_4095    |   64|  128|   32|          0|
    |tmp_37_14_6_reg_4100    |   64|  128|   32|          0|
    |tmp_37_14_7_reg_4105    |   64|  128|   32|          0|
    |tmp_37_14_reg_4110      |   64|  128|   32|          0|
    |tmp_37_15_1_reg_4115    |   64|  128|   32|          0|
    |tmp_37_15_2_reg_4120    |   64|  128|   32|          0|
    |tmp_37_15_3_reg_4125    |   64|  128|   32|          0|
    |tmp_37_15_4_reg_4130    |   64|  128|   32|          0|
    |tmp_37_15_5_reg_4135    |   64|  128|   32|          0|
    |tmp_37_15_6_reg_4140    |   64|  128|   32|          0|
    |tmp_37_15_7_reg_4145    |   64|  128|   32|          0|
    |tmp_37_1_1_reg_3555     |   64|   32|   32|          0|
    |tmp_37_1_2_reg_3560     |   64|   32|   32|          0|
    |tmp_37_1_3_reg_3565     |   64|   32|   32|          0|
    |tmp_37_1_4_reg_3570     |   64|   32|   32|          0|
    |tmp_37_1_5_reg_3575     |   64|   32|   32|          0|
    |tmp_37_1_6_reg_3580     |   64|   32|   32|          0|
    |tmp_37_1_7_reg_3585     |   64|   32|   32|          0|
    |tmp_37_1_reg_3550       |   64|   32|   32|          0|
    |tmp_37_2_1_reg_3595     |   64|   32|   32|          0|
    |tmp_37_2_2_reg_3600     |   64|   32|   32|          0|
    |tmp_37_2_3_reg_3605     |   64|   32|   32|          0|
    |tmp_37_2_4_reg_3610     |   64|   32|   32|          0|
    |tmp_37_2_5_reg_3615     |   64|   32|   32|          0|
    |tmp_37_2_6_reg_3620     |   64|   32|   32|          0|
    |tmp_37_2_7_reg_3625     |   64|   32|   32|          0|
    |tmp_37_2_reg_3590       |   64|   32|   32|          0|
    |tmp_37_3_1_reg_3635     |   64|   32|   32|          0|
    |tmp_37_3_2_reg_3640     |   64|   32|   32|          0|
    |tmp_37_3_3_reg_3645     |   64|   32|   32|          0|
    |tmp_37_3_4_reg_3650     |   64|   32|   32|          0|
    |tmp_37_3_5_reg_3655     |   64|   32|   32|          0|
    |tmp_37_3_6_reg_3660     |   64|   32|   32|          0|
    |tmp_37_3_7_reg_3665     |   64|   32|   32|          0|
    |tmp_37_3_reg_3630       |   64|   32|   32|          0|
    |tmp_37_4_1_reg_3675     |   64|   48|   32|          0|
    |tmp_37_4_2_reg_3680     |   64|   48|   32|          0|
    |tmp_37_4_3_reg_3685     |   64|   48|   32|          0|
    |tmp_37_4_4_reg_3690     |   64|   48|   32|          0|
    |tmp_37_4_5_reg_3695     |   64|   48|   32|          0|
    |tmp_37_4_6_reg_3700     |   64|   48|   32|          0|
    |tmp_37_4_7_reg_3705     |   64|   48|   32|          0|
    |tmp_37_4_reg_3670       |   64|   48|   32|          0|
    |tmp_37_5_1_reg_3715     |   64|   64|   32|          0|
    |tmp_37_5_2_reg_3720     |   64|   64|   32|          0|
    |tmp_37_5_3_reg_3725     |   64|   64|   32|          0|
    |tmp_37_5_4_reg_3730     |   64|   64|   32|          0|
    |tmp_37_5_5_reg_3735     |   64|   64|   32|          0|
    |tmp_37_5_6_reg_3740     |   64|   64|   32|          0|
    |tmp_37_5_7_reg_3745     |   64|   64|   32|          0|
    |tmp_37_5_reg_3710       |   64|   64|   32|          0|
    |tmp_37_6_1_reg_3755     |   64|   64|   32|          0|
    |tmp_37_6_2_reg_3760     |   64|   64|   32|          0|
    |tmp_37_6_3_reg_3765     |   64|   64|   32|          0|
    |tmp_37_6_4_reg_3770     |   64|   64|   32|          0|
    |tmp_37_6_5_reg_3775     |   64|   64|   32|          0|
    |tmp_37_6_6_reg_3780     |   64|   64|   32|          0|
    |tmp_37_6_7_reg_3785     |   64|   64|   32|          0|
    |tmp_37_6_reg_3750       |   64|   64|   32|          0|
    |tmp_37_7_1_reg_3795     |   64|   64|   32|          0|
    |tmp_37_7_2_reg_3800     |   64|   64|   32|          0|
    |tmp_37_7_3_reg_3805     |   64|   64|   32|          0|
    |tmp_37_7_4_reg_3810     |   64|   64|   32|          0|
    |tmp_37_7_5_reg_3815     |   64|   64|   32|          0|
    |tmp_37_7_6_reg_3820     |   64|   64|   32|          0|
    |tmp_37_7_7_reg_3825     |   64|   64|   32|          0|
    |tmp_37_7_reg_3790       |   64|   64|   32|          0|
    |tmp_37_8_1_reg_3835     |   64|   64|   32|          0|
    |tmp_37_8_2_reg_3840     |   64|   64|   32|          0|
    |tmp_37_8_3_reg_3845     |   64|   64|   32|          0|
    |tmp_37_8_4_reg_3850     |   64|   64|   32|          0|
    |tmp_37_8_5_reg_3855     |   64|   64|   32|          0|
    |tmp_37_8_6_reg_3860     |   64|   64|   32|          0|
    |tmp_37_8_7_reg_3865     |   64|   64|   32|          0|
    |tmp_37_8_reg_3830       |   64|   64|   32|          0|
    |tmp_37_9_1_reg_3875     |   64|   91|   32|          0|
    |tmp_37_9_2_reg_3880     |   64|   91|   32|          0|
    |tmp_37_9_3_reg_3885     |   64|   91|   32|          0|
    |tmp_37_9_4_reg_3890     |   64|   91|   32|          0|
    |tmp_37_9_5_reg_3895     |   64|   91|   32|          0|
    |tmp_37_9_6_reg_3900     |   64|   91|   32|          0|
    |tmp_37_9_7_reg_3905     |   64|   91|   32|          0|
    |tmp_37_9_reg_3870       |   64|   91|   32|          0|
    |tmp_37_s_reg_3910       |   64|   96|   32|          0|
    +------------------------+-----+-----+-----+-----------+
    |Total                   |22785| 9832|18689|          0|
    +------------------------+-----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    l1_calc   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_3  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_4  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_5  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_6  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_return_7  | out |   32| ap_ctrl_hs |    l1_calc   | return value |
|ap_ce        |  in |    1| ap_ctrl_hs |    l1_calc   | return value |
|W_0_0_read   |  in |   32|   ap_none  |  W_0_0_read  |    scalar    |
|W_0_1_read   |  in |   32|   ap_none  |  W_0_1_read  |    scalar    |
|W_0_2_read   |  in |   32|   ap_none  |  W_0_2_read  |    scalar    |
|W_0_3_read   |  in |   32|   ap_none  |  W_0_3_read  |    scalar    |
|W_0_4_read   |  in |   32|   ap_none  |  W_0_4_read  |    scalar    |
|W_0_5_read   |  in |   32|   ap_none  |  W_0_5_read  |    scalar    |
|W_0_6_read   |  in |   32|   ap_none  |  W_0_6_read  |    scalar    |
|W_0_7_read   |  in |   32|   ap_none  |  W_0_7_read  |    scalar    |
|W_0_8_read   |  in |   32|   ap_none  |  W_0_8_read  |    scalar    |
|W_0_9_read   |  in |   32|   ap_none  |  W_0_9_read  |    scalar    |
|W_0_10_read  |  in |   32|   ap_none  |  W_0_10_read |    scalar    |
|W_0_11_read  |  in |   32|   ap_none  |  W_0_11_read |    scalar    |
|W_0_12_read  |  in |   32|   ap_none  |  W_0_12_read |    scalar    |
|W_0_13_read  |  in |   32|   ap_none  |  W_0_13_read |    scalar    |
|W_0_14_read  |  in |   32|   ap_none  |  W_0_14_read |    scalar    |
|W_0_15_read  |  in |   32|   ap_none  |  W_0_15_read |    scalar    |
|W_1_0_read   |  in |   32|   ap_none  |  W_1_0_read  |    scalar    |
|W_1_1_read   |  in |   32|   ap_none  |  W_1_1_read  |    scalar    |
|W_1_2_read   |  in |   32|   ap_none  |  W_1_2_read  |    scalar    |
|W_1_3_read   |  in |   32|   ap_none  |  W_1_3_read  |    scalar    |
|W_1_4_read   |  in |   32|   ap_none  |  W_1_4_read  |    scalar    |
|W_1_5_read   |  in |   32|   ap_none  |  W_1_5_read  |    scalar    |
|W_1_6_read   |  in |   32|   ap_none  |  W_1_6_read  |    scalar    |
|W_1_7_read   |  in |   32|   ap_none  |  W_1_7_read  |    scalar    |
|W_1_8_read   |  in |   32|   ap_none  |  W_1_8_read  |    scalar    |
|W_1_9_read   |  in |   32|   ap_none  |  W_1_9_read  |    scalar    |
|W_1_10_read  |  in |   32|   ap_none  |  W_1_10_read |    scalar    |
|W_1_11_read  |  in |   32|   ap_none  |  W_1_11_read |    scalar    |
|W_1_12_read  |  in |   32|   ap_none  |  W_1_12_read |    scalar    |
|W_1_13_read  |  in |   32|   ap_none  |  W_1_13_read |    scalar    |
|W_1_14_read  |  in |   32|   ap_none  |  W_1_14_read |    scalar    |
|W_1_15_read  |  in |   32|   ap_none  |  W_1_15_read |    scalar    |
|W_2_0_read   |  in |   32|   ap_none  |  W_2_0_read  |    scalar    |
|W_2_1_read   |  in |   32|   ap_none  |  W_2_1_read  |    scalar    |
|W_2_2_read   |  in |   32|   ap_none  |  W_2_2_read  |    scalar    |
|W_2_3_read   |  in |   32|   ap_none  |  W_2_3_read  |    scalar    |
|W_2_4_read   |  in |   32|   ap_none  |  W_2_4_read  |    scalar    |
|W_2_5_read   |  in |   32|   ap_none  |  W_2_5_read  |    scalar    |
|W_2_6_read   |  in |   32|   ap_none  |  W_2_6_read  |    scalar    |
|W_2_7_read   |  in |   32|   ap_none  |  W_2_7_read  |    scalar    |
|W_2_8_read   |  in |   32|   ap_none  |  W_2_8_read  |    scalar    |
|W_2_9_read   |  in |   32|   ap_none  |  W_2_9_read  |    scalar    |
|W_2_10_read  |  in |   32|   ap_none  |  W_2_10_read |    scalar    |
|W_2_11_read  |  in |   32|   ap_none  |  W_2_11_read |    scalar    |
|W_2_12_read  |  in |   32|   ap_none  |  W_2_12_read |    scalar    |
|W_2_13_read  |  in |   32|   ap_none  |  W_2_13_read |    scalar    |
|W_2_14_read  |  in |   32|   ap_none  |  W_2_14_read |    scalar    |
|W_2_15_read  |  in |   32|   ap_none  |  W_2_15_read |    scalar    |
|W_3_0_read   |  in |   32|   ap_none  |  W_3_0_read  |    scalar    |
|W_3_1_read   |  in |   32|   ap_none  |  W_3_1_read  |    scalar    |
|W_3_2_read   |  in |   32|   ap_none  |  W_3_2_read  |    scalar    |
|W_3_3_read   |  in |   32|   ap_none  |  W_3_3_read  |    scalar    |
|W_3_4_read   |  in |   32|   ap_none  |  W_3_4_read  |    scalar    |
|W_3_5_read   |  in |   32|   ap_none  |  W_3_5_read  |    scalar    |
|W_3_6_read   |  in |   32|   ap_none  |  W_3_6_read  |    scalar    |
|W_3_7_read   |  in |   32|   ap_none  |  W_3_7_read  |    scalar    |
|W_3_8_read   |  in |   32|   ap_none  |  W_3_8_read  |    scalar    |
|W_3_9_read   |  in |   32|   ap_none  |  W_3_9_read  |    scalar    |
|W_3_10_read  |  in |   32|   ap_none  |  W_3_10_read |    scalar    |
|W_3_11_read  |  in |   32|   ap_none  |  W_3_11_read |    scalar    |
|W_3_12_read  |  in |   32|   ap_none  |  W_3_12_read |    scalar    |
|W_3_13_read  |  in |   32|   ap_none  |  W_3_13_read |    scalar    |
|W_3_14_read  |  in |   32|   ap_none  |  W_3_14_read |    scalar    |
|W_3_15_read  |  in |   32|   ap_none  |  W_3_15_read |    scalar    |
|W_4_0_read   |  in |   32|   ap_none  |  W_4_0_read  |    scalar    |
|W_4_1_read   |  in |   32|   ap_none  |  W_4_1_read  |    scalar    |
|W_4_2_read   |  in |   32|   ap_none  |  W_4_2_read  |    scalar    |
|W_4_3_read   |  in |   32|   ap_none  |  W_4_3_read  |    scalar    |
|W_4_4_read   |  in |   32|   ap_none  |  W_4_4_read  |    scalar    |
|W_4_5_read   |  in |   32|   ap_none  |  W_4_5_read  |    scalar    |
|W_4_6_read   |  in |   32|   ap_none  |  W_4_6_read  |    scalar    |
|W_4_7_read   |  in |   32|   ap_none  |  W_4_7_read  |    scalar    |
|W_4_8_read   |  in |   32|   ap_none  |  W_4_8_read  |    scalar    |
|W_4_9_read   |  in |   32|   ap_none  |  W_4_9_read  |    scalar    |
|W_4_10_read  |  in |   32|   ap_none  |  W_4_10_read |    scalar    |
|W_4_11_read  |  in |   32|   ap_none  |  W_4_11_read |    scalar    |
|W_4_12_read  |  in |   32|   ap_none  |  W_4_12_read |    scalar    |
|W_4_13_read  |  in |   32|   ap_none  |  W_4_13_read |    scalar    |
|W_4_14_read  |  in |   32|   ap_none  |  W_4_14_read |    scalar    |
|W_4_15_read  |  in |   32|   ap_none  |  W_4_15_read |    scalar    |
|W_5_0_read   |  in |   32|   ap_none  |  W_5_0_read  |    scalar    |
|W_5_1_read   |  in |   32|   ap_none  |  W_5_1_read  |    scalar    |
|W_5_2_read   |  in |   32|   ap_none  |  W_5_2_read  |    scalar    |
|W_5_3_read   |  in |   32|   ap_none  |  W_5_3_read  |    scalar    |
|W_5_4_read   |  in |   32|   ap_none  |  W_5_4_read  |    scalar    |
|W_5_5_read   |  in |   32|   ap_none  |  W_5_5_read  |    scalar    |
|W_5_6_read   |  in |   32|   ap_none  |  W_5_6_read  |    scalar    |
|W_5_7_read   |  in |   32|   ap_none  |  W_5_7_read  |    scalar    |
|W_5_8_read   |  in |   32|   ap_none  |  W_5_8_read  |    scalar    |
|W_5_9_read   |  in |   32|   ap_none  |  W_5_9_read  |    scalar    |
|W_5_10_read  |  in |   32|   ap_none  |  W_5_10_read |    scalar    |
|W_5_11_read  |  in |   32|   ap_none  |  W_5_11_read |    scalar    |
|W_5_12_read  |  in |   32|   ap_none  |  W_5_12_read |    scalar    |
|W_5_13_read  |  in |   32|   ap_none  |  W_5_13_read |    scalar    |
|W_5_14_read  |  in |   32|   ap_none  |  W_5_14_read |    scalar    |
|W_5_15_read  |  in |   32|   ap_none  |  W_5_15_read |    scalar    |
|W_6_0_read   |  in |   32|   ap_none  |  W_6_0_read  |    scalar    |
|W_6_1_read   |  in |   32|   ap_none  |  W_6_1_read  |    scalar    |
|W_6_2_read   |  in |   32|   ap_none  |  W_6_2_read  |    scalar    |
|W_6_3_read   |  in |   32|   ap_none  |  W_6_3_read  |    scalar    |
|W_6_4_read   |  in |   32|   ap_none  |  W_6_4_read  |    scalar    |
|W_6_5_read   |  in |   32|   ap_none  |  W_6_5_read  |    scalar    |
|W_6_6_read   |  in |   32|   ap_none  |  W_6_6_read  |    scalar    |
|W_6_7_read   |  in |   32|   ap_none  |  W_6_7_read  |    scalar    |
|W_6_8_read   |  in |   32|   ap_none  |  W_6_8_read  |    scalar    |
|W_6_9_read   |  in |   32|   ap_none  |  W_6_9_read  |    scalar    |
|W_6_10_read  |  in |   32|   ap_none  |  W_6_10_read |    scalar    |
|W_6_11_read  |  in |   32|   ap_none  |  W_6_11_read |    scalar    |
|W_6_12_read  |  in |   32|   ap_none  |  W_6_12_read |    scalar    |
|W_6_13_read  |  in |   32|   ap_none  |  W_6_13_read |    scalar    |
|W_6_14_read  |  in |   32|   ap_none  |  W_6_14_read |    scalar    |
|W_6_15_read  |  in |   32|   ap_none  |  W_6_15_read |    scalar    |
|W_7_0_read   |  in |   32|   ap_none  |  W_7_0_read  |    scalar    |
|W_7_1_read   |  in |   32|   ap_none  |  W_7_1_read  |    scalar    |
|W_7_2_read   |  in |   32|   ap_none  |  W_7_2_read  |    scalar    |
|W_7_3_read   |  in |   32|   ap_none  |  W_7_3_read  |    scalar    |
|W_7_4_read   |  in |   32|   ap_none  |  W_7_4_read  |    scalar    |
|W_7_5_read   |  in |   32|   ap_none  |  W_7_5_read  |    scalar    |
|W_7_6_read   |  in |   32|   ap_none  |  W_7_6_read  |    scalar    |
|W_7_7_read   |  in |   32|   ap_none  |  W_7_7_read  |    scalar    |
|W_7_8_read   |  in |   32|   ap_none  |  W_7_8_read  |    scalar    |
|W_7_9_read   |  in |   32|   ap_none  |  W_7_9_read  |    scalar    |
|W_7_10_read  |  in |   32|   ap_none  |  W_7_10_read |    scalar    |
|W_7_11_read  |  in |   32|   ap_none  |  W_7_11_read |    scalar    |
|W_7_12_read  |  in |   32|   ap_none  |  W_7_12_read |    scalar    |
|W_7_13_read  |  in |   32|   ap_none  |  W_7_13_read |    scalar    |
|W_7_14_read  |  in |   32|   ap_none  |  W_7_14_read |    scalar    |
|W_7_15_read  |  in |   32|   ap_none  |  W_7_15_read |    scalar    |
|bias_0_read  |  in |   32|   ap_none  |  bias_0_read |    scalar    |
|bias_1_read  |  in |   32|   ap_none  |  bias_1_read |    scalar    |
|bias_2_read  |  in |   32|   ap_none  |  bias_2_read |    scalar    |
|bias_3_read  |  in |   32|   ap_none  |  bias_3_read |    scalar    |
|bias_4_read  |  in |   32|   ap_none  |  bias_4_read |    scalar    |
|bias_5_read  |  in |   32|   ap_none  |  bias_5_read |    scalar    |
|bias_6_read  |  in |   32|   ap_none  |  bias_6_read |    scalar    |
|bias_7_read  |  in |   32|   ap_none  |  bias_7_read |    scalar    |
|din_0_read   |  in |   32|   ap_none  |  din_0_read  |    scalar    |
|din_1_read   |  in |   32|   ap_none  |  din_1_read  |    scalar    |
|din_2_read   |  in |   32|   ap_none  |  din_2_read  |    scalar    |
|din_3_read   |  in |   32|   ap_none  |  din_3_read  |    scalar    |
|din_4_read   |  in |   32|   ap_none  |  din_4_read  |    scalar    |
|din_5_read   |  in |   32|   ap_none  |  din_5_read  |    scalar    |
|din_6_read   |  in |   32|   ap_none  |  din_6_read  |    scalar    |
|din_7_read   |  in |   32|   ap_none  |  din_7_read  |    scalar    |
|din_8_read   |  in |   32|   ap_none  |  din_8_read  |    scalar    |
|din_9_read   |  in |   32|   ap_none  |  din_9_read  |    scalar    |
|din_10_read  |  in |   32|   ap_none  |  din_10_read |    scalar    |
|din_11_read  |  in |   32|   ap_none  |  din_11_read |    scalar    |
|din_12_read  |  in |   32|   ap_none  |  din_12_read |    scalar    |
|din_13_read  |  in |   32|   ap_none  |  din_13_read |    scalar    |
|din_14_read  |  in |   32|   ap_none  |  din_14_read |    scalar    |
|din_15_read  |  in |   32|   ap_none  |  din_15_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

