# UART Receiver
 An UART Receiver that runs with a clock frequency of 125 MHz. The possible baudrates are 9600 bits per second and 115200 bits per second. It supports the parity bit. The received bytes are stored in a FIFO buffer with variable size. 

The elaborated design in Vivado:
![Elaborated design in Vivado](https://github.com/Florin623/UART-Receiver/assets/160400264/1f0f7388-ec10-45ae-94e6-33212ad9f0dd)
