Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'time_step' is not declared under prefix 'CP' [C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
