# analog-hardware
* [High Speed University](https://training.ti.com/high-speed-signal-chain-university)
* [Education Library | Education | Analog Devices](http://www.analog.com/en/education/education-library.html)
* [Product Training Modules (PTMs) - DigiKey Electronics](https://www.digikey.com/en/ptm)
* [Technical Documents - Maxim](https://www.maximintegrated.com/en/design/technical-documents.html)
* [Douglas Brooks Articles](http://www.ultracad.com/article_outline.htm)
* [monostable/awesome-electronics: A curated list of awesome resources for electronic engineers and hobbyists](https://github.com/monostable/awesome-electronics)
* [Xilinx WP411 Simulating FPGA Power Integrity Using S-Parameter Models, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp411_Sim_Power_Integrity.pdf)
* [IPC-2221A](http://www.sphere.bc.ca/class/downloads/ipc_2221a-pcb%20standards.pdf)
* [Fractional/Integer-N PLL Basics](http://www.ti.com/lit/an/swra029/swra029.pdf)
* [Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs](http://www.ti.com/lit/an/slva485/slva485.pdf)
* [Slow Blow vs Fast Acting Fuse - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/25055/slow-blow-vs-fast-acting-fuse)
* [Evaluation of Ferrite Chip Beads as Surge Current Limiters in Circuits with Tantalum Capacitors](https://nepp.nasa.gov/files/26464/2015-562-Teverovsky-Ferrite-Final-Pres-NEPPWeb-TN19011.pdf)
* [Front.PM6](https://www.murata.com/~/media/webrenewal/products/emc/emifil/knowhow/26to30.ashx)
* [AN47 - High Speed Amplifier Techniques](http://cds.linear.com/docs/en/application-note/an47fa.pdf)
* [Designing Type III Compensation for Current Mode Step-Down Converters (Rev. A)](http://www.ti.com/lit/an/slva352a/slva352a.pdf)
* [Parasitc.pdf](https://www.avx.com/docs/techinfo/CeramicCapacitors/parasitc.pdf)
* [Stackup_Planning_Pt1_PCBD-June2015.pdf](http://www.icd.com.au/articles/Surface_Roughness_PCBD-Feb2015.pdf)
* [Micron DD4 Networking Design Guide](https://www.micron.com/~/media/documents/products/technical-note/dram/tn_4003_ddr4_network_design_guide.pdf)
* [Designing a modern power supply for RF sampling converters](http://www.ti.com/lit/an/slyt720/slyt720.pdf)
* [Principles of Semiconductor Devices](http://ecee.colorado.edu/~bart/book/book/contents.htm)
* [Dissipation Factor/ ESR](https://www.illinoiscapacitor.com/pdf/Papers/impendance_dissipation_factor_ESR.pdf)
* [Design Tools | AVX](http://www.avx.com/design-tools/)
* [Easiest way to extend a pulse - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/30689/easiest-way-to-extend-a-pulse)
* [Qucs-S: Qucs with SPICE](https://ra3xdh.github.io/)
* [The Antenna Theory Website](http://www.antenna-theory.com/)
* [On this infinite grid of resistors, what&#39;s the equivalent resistance? - Physics Stack Exchange](https://physics.stackexchange.com/questions/2072/on-this-infinite-grid-of-resistors-whats-the-equivalent-resistance)
* [Saturn PCB Toolkit - Saturn PCB Design | PCB Design Service | Electronic Engineering | PCB Manufacturing - Saturn PCB Design](http://www.saturnpcb.com/pcb_toolkit/)
* [Care and Feeding of FPGA Power Supplies: A How and Why Guide to Success | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/care-and-feeding-of-fpga-power-supplies-a-how-and-why-guide-to-success.html)
* [Multiphase Buck Design from Start to Finish, Part 1 (Rev. A)](http://www.ti.com/lit/an/slva882a/slva882a.pdf)
* [AND9093 - Using MOSFETs in Load Switch Applications](https://www.onsemi.com/pub/Collateral/AND9093-D.PDF)
* [Ferrite Beads Demystified | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/ferrite-beads-demystified.html)
* [Application Note 140](https://www.analog.com/media/en/technical-documentation/application-notes/AN140.pdf)
* [AN-835 (Rev. B)](https://www.analog.com/media/en/technical-documentation/application-notes/AN-835.pdf)
* [Bogatin&#39;s Rules of Thumb | EDN](https://www.edn.com/collections/4435129/Bogatin-s-Rules-of-Thumb)
* [Teledyne LeCroy SI Academy](https://www.bethesignal.com/bogatin/)
* [LearnEMC - EMC Tutorials](https://learnemc.com/emc-tutorials)
* [Tech Tips](http://www.hottconsultants.com/tips.html)
* [Guard Traces: Hit or Myth? | Altium](https://resources.altium.com/pcb-design-blog/guard-traces-hit-or-myth)
* [MT-203 Bainter Notch Filters](https://blackboard.jhu.edu/courses/1/EN.525.732.3VL.FA19/db/_9008086_1/embedded/Bainter%20Filter.pdf)
* [Time to Digital converters](http://www.ko4bb.com/~bruce/TDC.html)
* [Mutual Coupling in Phased Arrays: A Review](https://www.hindawi.com/journals/ijap/2013/348123/)
* [MUTUAL COUPLING IN ARRAY ANTENNAS](https://apps.dtic.mil/docs/citations/AD0648153)
* [Design of Compact Vivaldi Antenna Arrays for UWB See Through Wall Applications](https://pdfs.semanticscholar.org/870b/1c328d35d7a3c49d771c909abb3cf55ce89f.pdf)
* [A Dual-Polarized 2–18-GHz Vivaldi Array for Airborne Radar Measurements of Snow | Semantic Scholar](https://www.semanticscholar.org/paper/A-Dual-Polarized-2%E2%80%9318-GHz-Vivaldi-Array-for-Radar-Yan-Gogineni/25ff5c4dbd4e9a705b9dc9f0c233715a9f122058)
* [PCBs Layout Guidelines for RF &amp; Mixed-Signal | Maxim Integrated](https://www.maximintegrated.com/en/design/technical-documents/tutorials/5/5100.html)
* [Optimize High-Current Sensing Accuracy by Improving Pad Layout of Low-Value Shunt Resistors | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/optimize-high-current-sensing-accuracy.html)
* [Working With A Manufacturer - What Are Fiducials and Why Are They Useful? — Worthington Assembly Inc.](https://www.worthingtonassembly.com/blog/2014/12/29/what-are-fiducials-and-why-are-they-useful)
* [GitHub - KiCad/kicad-templates: KiCad project templates](https://github.com/KiCad/kicad-templates)
* [PCB Mounting Holes « Tom Hausherr&#39;s Blog](https://blogs.mentor.com/tom-hausherr/blog/tag/pcb-mounting-holes/)
* [GitHub - xesscorp/kicad-3rd-party-tools: Tools made by others to augment the KiCad PCB EDA suite.](https://github.com/xesscorp/kicad-3rd-party-tools)
* [Creating KiCad Parts From A PDF Automagically | Hackaday](https://hackaday.com/2018/10/05/creating-kicad-parts-from-a-pdf-automagically/)
* [The Essential Collection of DC/DC Buck Switching Regulator Tech Documentation](http://www.ti.com/lit/sg/slyt746/slyt746.pdf)
* [11 Ways to Protect Your Power Path white paper](http://www.ti.com/lit/ml/slyy168/slyy168.pdf)
* [How the NVIDIA Ruler Measures Up](https://blogs.nvidia.com/blog/2017/12/22/nvidia-ruler/)
* [OSH Stencils](https://www.oshstencils.com/#)
* [SchrodingersGat/KiBoM: Configurable BoM generation tool for KiCad EDA (http://kicad-pcb.org/)](https://github.com/SchrodingersGat/KiBoM)
* [TTM Technologies, Inc.](https://www.ttmtech.com/Default.aspx)
* [Technical Tips for PCBs - Copper Thickness, Controlled Impedance, and more! | PCB Universe](https://www.pcbuniverse.com/pcbu-tech-tips.php?a=5)
* [rf - What is wrong with my 50 Ω grounded coplanar waveguide? - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/347852/what-is-wrong-with-my-50-%CE%A9-grounded-coplanar-waveguide)
* [https://www.infineon.com/dgdl/Application_Note_Resonant+LLC+Converter+Operation+and+Design_Infineon.pdf?fileId=db3a30433a047ba0013a4a60e3be64a1](https://www.infineon.com/dgdl/Application_Note_Resonant+LLC+Converter+Operation+and+Design_Infineon.pdf?fileId=db3a30433a047ba0013a4a60e3be64a1)
* [TSP \#100 - Tektronix RSA607A Real-Time Spectrum Analyzer Review, Teardown &amp; Experiments - YouTube](https://www.youtube.com/watch?v=CFQxqZcWGHg)
* [pointhi/kicad-footprint-generator: creating kicad footprints using python scripts](https://github.com/pointhi/kicad-footprint-generator)
* [Managing Inrush Current (Rev. A)](http://www.ti.com/lit/an/slva670a/slva670a.pdf)
* [Understanding How NTC &amp; PTC Inrush Current Limiters Work - YouTube](https://www.youtube.com/watch?v=WedSFlNCI)
* [EEVblog \#486 - Does Current Flow Through A Capacitor? - YouTube](https://www.youtube.com/watch?v=ppWBwZS4e7A&t=625s)
* [Overview | Analog Circuits | Design Tools &amp; Simulation | TI.com](http://www.ti.com/design-resources/design-tools-simulation/analog-circuits/overview.html)
* [horizon-eda.org](https://horizon-eda.org/)
* [LibrePCB](https://librepcb.org/)
* [GitHub - emard/ulx3s: PCB for ULX3S FPGA R&amp;D board](https://github.com/emard/ulx3s)
* [nanosheet transistor - Google Search](https://www.google.com/search?q=nanosheet+transistor&oq=nanosheet&aqs=chrome.1.69i57j0l5.2656j0j4&sourceid=chrome&ie=UTF-8)
* [RHSResearchLLC/PicoEVB: Public repository for PicoEVB (Xilinx Artix XC7A50T based)](https://github.com/RHSResearchLLC/PicoEVB)
* [sharebrained/portapack-hackrf: Portability Add-On for the HackRF Software-Defined Radio.](https://github.com/sharebrained/portapack-hackrf)
* [Tutorial Examples of Bad Circuit Design at CMOSedu.com](http://cmosedu.com/cmos1/bad_design/bad_design.htm)
* [jonasblixt/jiffy: IMX6UL Development board](https://github.com/jonasblixt/jiffy)
* [Do-it-Yourself ASICs | Analog Devices](https://www.analog.com/en/analog-dialogue/raqs/raq-issue-95.html#)
* [Power Consumption at 45nm (WP298)](https://www.xilinx.com/support/documentation/white_papers/wp298.pdf)
* [Analog Design Journal | Analog | TI.com](https://www.ti.com/analog-circuit/analog-design-journal.html)
* [Courses](https://contextualelectronics.com/course-types/)
* [So you want to build an embedded Linux system? - Jay Carlson](https://jaycarlson.net/embedded-linux/)
* [Open Source Hardware Association](https://www.oshwa.org/)
* [gregdavill/OrangeCrab: ECP5 breakout board in a feather physical format](https://github.com/gregdavill/OrangeCrab)
* [Dr Howard Johnson Articles](http://www.sigcon.com/Pubs/edn/)
* [Transistor count - Wikipedia](https://en.wikipedia.org/wiki/Transistor_count)
* [matthewlai/JLCKicadTools: Tool for using JLCPCB assembly service with KiCad](https://github.com/matthewlai/JLCKicadTools)
* [PINE64](https://wiki.pine64.org/index.php/Main_Page)
* [Bogatin&#39;s Rules of Thumb - EDN](https://www.edn.com/bogatins-rules-of-thumb/)
* [diimdeep/awesome-split-keyboards: A collection of ergonomic split keyboards ⌨](https://github.com/diimdeep/awesome-split-keyboards)
* [Robert Feranec PCB Layout](https://home.fedevel.com/other/about-robert)
* [Practical RF Hardware and PCB Design Tips - YouTube](https://www.youtube.com/watch?v=_Hfzq1QES-Q&feature=emb_logo)
* [KiCad STM32 + USB + Buck Converter PCB Design and JLCPCB Assembly (Update) - YouTube](https://www.youtube.com/watch?v=C7-8nUU6e3E&feature=emb_logo)
* [KiCad STM32 + RF + USB Hardware Design - YouTube](https://www.youtube.com/watch?v=14_jh3nLSsU&feature=emb_logo)
* [CircuitHub: Turnkey PCB Assembly](https://circuithub.com/)
* [Capacitor types - Wikipedia](https://en.wikipedia.org/wiki/Capacitor_types)
* [hardenedlinux/cheap-pcb: Cheap PCB: Better understanding the current status of hardware supply chain](https://github.com/hardenedlinux/cheap-pcb)
* [Flight Control System Design: Hardware and PCB Design with KiCAD - YouTube](https://www.youtube.com/watch?v=rLDqQ2L_mUQ&feature=emb_logo)
* [Michael Ossmann: Simple RF Circuit Design - YouTube](https://www.youtube.com/watch?v=TnRn3Kn_aXg)
* [High Speed and RF Design Considerations - YouTube](https://www.youtube.com/watch?v=6jrVZu7eqiw&feature=emb_logo)
* [How to simplify I2C tree when connecting multiple slaves to an I2C master - Analog - Technical articles - TI E2E support forums](https://e2e.ti.com/blogs_/b/analogwire/posts/how-to-simplify-i2c-tree-when-connecting-multiple-slaves-to-an-i2c-master)
* [Understanding the I2C Bus](https://www.ti.com/lit/an/slva704/slva704.pdf?ts=1615815820589&ref_url=https%253A%252F%252Fwww.google.com%252F)
* [Welcome · Open Hardware Repository](https://ohwr.org/welcome)
* [How To Improve Your PCB Designs (Common Mistakes) - YouTube](https://www.youtube.com/watch?v=IclJ9nbtYgI)
* [GitHub - cariboulabs/cariboulite: CariboutLite tu…](https://github.com/cariboulabs/cariboulite)
* [Multichannel RF Transceiver Reference Design for Radar and Electronic Warfare](https://www.ti.com/lit/ug/tiduei5/tiduei5.pdf)
* [GitHub - tinypico/tinypico-hardware: Hardware design files for TinyPICO and Shields](https://github.com/tinypico/tinypico-hardware)
* [GitHub - icebreaker-fpga/icebreaker: Small and lo…](https://github.com/icebreaker-fpga/icebreaker)
* [Hackster.io - The community dedicated to learning hardware.](https://www.hackster.io/)
* [List of Papers](https://www.ti.com.cn/cn/lit/ml/snaa106c/snaa106c.pdf)
* [thomaslepoix/Qucs-RFlayout: Export Qucs RF schematics to KiCad layouts &amp; OpenEMS scripts](https://github.com/thomaslepoix/Qucs-RFlayout)
* [kicad rf simulation - Google Search](https://www.google.com/search?q=kicad+rf+simulation&rlz=1C5GCEM_enUS963US963&oq=kicad+rf+simulation&aqs=chrome..69i57.2369j0j4&sourceid=chrome&ie=UTF-8)
* [Synchronizing Sample Clocks of a Data Converter Array | Analog Devices](https://www.analog.com/en/technical-articles/synchronizing-sample-clocks-of-a-data-converter-array.html)
* [Ken Shirriff&#39;s blog](https://www.righto.com/)
* [Mechanical and Thermal Design Guidelines for Lidless Flip-Chip Packages Application Note](https://www.xilinx.com/support/documentation/application_notes/xapp1301-mechanical-thermal-design-guidelines.pdf)
* [pcb design - Should SMD footprints be rounded? - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/284506/should-smd-footprints-be-rounded)
* [kelu124/awesome-latticeFPGAs: List of FPGA Lattice boards using open tools](https://github.com/kelu124/awesome-latticeFPGAs)
* [Tomu - A ARM microprocessor which fits in your USB port. | I’m Tomu - A tiny ARM microprocessor which fits in your USB port.](https://tomu.im/tomu.html)
* [JESD204C Primer: What’s New and in It for You—Part 1 | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/jesd204c-primer-part1.html)
* [CONFORMAL COATING AND STAKING (BONDING)&lt;br&gt;ADHESIVE BONDING/STAKING](https://workmanship.nasa.gov/lib/insp/2%20books/links/sections/802%20adhesive%20bonding%5Estaking.html)
* [Video | How to Use a Staking Compound | MasterBond.com](https://www.masterbond.com/video/how-do-you-use-staking-compound-circuit-board)
* [High-Speed PCB Design Tips - YouTube](https://www.youtube.com/watch?v=VRJI0X-6yTg)
* [Xilinx XAPP623 Power Distribution System (PDS) Design: Using Bypass/Decoupling Capacitors, Application Note](https://www.xilinx.com/support/documentation/application_notes/xapp623.pdf)
* [Xilinx XAPP689 Managing Ground Bounce in Large FPGAs, application note](https://www.xilinx.com/support/documentation/application_notes/xapp689.pdf)
* [Xilinx WP323 Signal Integrity: Tips and Tricks](https://www.xilinx.com/support/documentation/white_papers/wp323.pdf)
* [General Port Protection - Littelfuse](https://www.littelfuse.com/technical-resources/application-designs/general-port-protection/general-port-protection.aspx)
* [Practical RF Hardware and PCB Design Tips - YouTube](https://www.youtube.com/watch?v=_Hfzq1QES-Q)
* [Ground in PCB Layout - Separate or Not Separate? (with Rick Hartley) - YouTube](https://www.youtube.com/watch?v=vALt6Sd9vlY)
* [Secrets of PCB Optimization - Rick Hartley - AltiumLive 2020 - YouTube](https://www.youtube.com/watch?v=0RyBCnowLsI)
* [Step up your captures with a scope trigger pedal](http://pedror.com/trigger-pedal/)
* [BSIM4 – BSIM Group](https://bsim.berkeley.edu/models/bsim4/)
* [CADLAB.io | Visual collaboration and version control platform for your PCB](https://cadlab.io/)
* [Adafruit Learning System](https://learn.adafruit.com/)


## RF
* [SDR Integrated Transceiver Design Resources | Analog Devices](https://www.analog.com/en/design-center/landing-pages/001/integrated-rf-agile-transceiver-design-resources.html)
* [ADIsimRF | Analog Devices](https://www.analog.com/en/design-center/adisimrf.html)
* [Optimizing Power Systems for the Signal Chain—Part 1: How Much Power Supply Noise Is Tolerable? | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/optimizing-power-systems-for-the-signal-chain-part-1.html)
* [TSP #181 - Starlink Dish Phased Array Design, Architecture &amp; RF In-depth Analysis - YouTube](https://www.youtube.com/watch?v=h6MfM8EFkGg)
* [Understanding Key Parameters for RF-Sampling Data Converters White Paper (WP509)](https://www.xilinx.com/support/documentation/white_papers/wp509-rfsampling-data-converters.pdf)
* [Direct RF conversion - TI](https://www.ti.com/lit/wp/slyy068/slyy068.pdf)
* [NanoVNA V2 Official Site](https://nanorfe.com/nanovna-v2.html)
* [CubeSat Antenna Design | Wiley](https://www.wiley.com/en-us/CubeSat+Antenna+Design-p-9781119692713)
* [Low-cost and free tools fit for an engineer’s personal budget | 2021-02-02 | Signal Integrity Journal](https://www.signalintegrityjournal.com/articles/2026-low-cost-and-free-tools-fit-for-an-engineers-personal-budget)
* [Index — scikit-rf](https://scikit-rf.org/)

# dsp-math-ml

## DSP-RF

* [DSP Online Conference](https://dsponlineconference.com/)
* [AllenDowney/ThinkDSP: Think DSP: Digital Signal Processing in Python, by Allen B. Downey.](https://github.com/AllenDowney/ThinkDSP)
* [18-792 Advanced Digital Signal Processing](http://course.ece.cmu.edu/~ece792/)
* [DESCANSO - Deep Space Communications and Navigation Systems - Home](https://descanso.jpl.nasa.gov/)
* [The Scientist and Engineer&#39;s Guide to Digital Signal Processing](https://www.dspguide.com/)
* [Particle filter - Wikipedia](https://en.wikipedia.org/wiki/Particle_filter)
* [Compressed sensing - Wikipedia](https://en.wikipedia.org/wiki/Compressed_sensing)
* [Hilbert transform - Wikipedia](https://en.wikipedia.org/wiki/Hilbert_transform)
* [Phasor - Wikipedia](https://en.wikipedia.org/wiki/Phasor#cite_note-12)
* [MIMO - Wikipedia](https://en.wikipedia.org/wiki/MIMO)
* [Orthogonal frequency-division multiplexing - Wikipedia](https://en.wikipedia.org/wiki/Orthogonal_frequency-division_multiplexing)
* [Wigner distribution function - Wikipedia](https://en.wikipedia.org/wiki/Wigner_distribution_function)
* [Cognitive radio - Wikipedia](https://en.m.wikipedia.org/wiki/Cognitive_radio)
* [Circular convolution - Wikipedia](https://en.m.wikipedia.org/wiki/Circular_convolution)
* [b1971adaptivefilters.pdf](http://www-isl.stanford.edu/~widrow/papers/b1971adaptivefilters.pdf)
* [photonlines/Intuitive-Guide-to-Maxwells-Equations: An intuitive and visual guide to understanding Maxwell&#39;s equations.](https://github.com/photonlines/Intuitive-Guide-to-Maxwells-Equations)
* [Signal Processing Notes](https://web.ece.ucsb.edu/~yoga/courses/Signals.html)
* [Adaptive Filtering - File Exchange - MATLAB Central](https://www.mathworks.com/matlabcentral/fileexchange/3582-adaptive-filtering)
* [Introduction to matched filters](https://crewes.org/ForOurSponsors/ResearchReports/2002/2002-46.pdf)
* [What Every Computer Scientist Should Know about Floating-Point](https://www.itu.dk/~sestoft/bachelor/IEEE754_article.pdf)
* [Complex Division -- from Wolfram MathWorld](http://mathworld.wolfram.com/ComplexDivision.html)
* [DSPRelated.com - All About Digital Signal Processing](https://www.dsprelated.com/)
* [Adaptive filter - Wikipedia](https://en.wikipedia.org/wiki/Adaptive_filter)
* [Complex system - Wikipedia](https://en.wikipedia.org/wiki/Complex_system)
* [Generalizing the inverse FFT off the unit circle | Scientific Reports](https://www.nature.com/articles/s41598-019-50234-9)
* [Second Edition - FBSwiki](http://www.cds.caltech.edu/~murray/amwiki/index.php/Main_Page)
* [Properties of Z-Transform](http://fourier.eng.hmc.edu/e102/lectures/Z_Transform/node6.html)
* [Fourier transform - Wikipedia](https://en.wikipedia.org/wiki/Fourier_transform)
* [Group delay and phase delay - Wikipedia](https://en.wikipedia.org/wiki/Group_delay_and_phase_delay)
* [Phase Response](https://www.dspguide.com/ch19/4.htm)
* [Window function - Wikipedia](https://en.wikipedia.org/wiki/Window_function)
* [DSP Central - dspGuru](https://dspguru.com/)
* [Single tone detection with the Goertzel algorithm - Embedded.com](https://www.embedded.com/single-tone-detection-with-the-goertzel-algorithm/)
* [Z-transform - Wikipedia](https://en.wikipedia.org/wiki/Z-transform#Properties)
* [Discrete-time Fourier transform - Wikipedia](https://en.wikipedia.org/wiki/Discrete-time_Fourier_transform)
* [A new Live Fourier Transform demonstration - YouTube](https://www.youtube.com/watch?v=aiKrrGR57aI)
* [FFT Breakdown - CMU](https://users.ece.cmu.edu/~franzf/papers/fft-enc11.pdf)
* [Franz Franchetti - Publications](https://users.ece.cmu.edu/~franzf/publications.htm)
* [EE381K-14 Multidimensional Digital Signal Processing](http://users.ece.utexas.edu/~bevans/courses/ee381k/)
* [EE382C Embedded Software Systems](http://users.ece.utexas.edu/~bevans/courses/ee382c/index.html)
* [Multidimensional digital signal processing](http://www.dip.ee.uct.ac.za/~nicolls/lectures/eee401f/01_mdsp_slides.pdf)
* [Concepts of Orthogonal Frequency Division Multiplexing (OFDM) and 802.11 WLAN](http://rfmw.em.keysight.com/wireless/helpfiles/89600B/WebHelp/Subsystems/wlan-ofdm/content/ofdm_basicprinciplesoverview.htm)
* [Error vector magnitude - Wikipedia](https://en.wikipedia.org/wiki/Error_vector_magnitude)
* [E161 Computer Image Processing and Analysis](http://fourier.eng.hmc.edu/e161/)
* [Python for Signal Processing](https://nbviewer.jupyter.org/github/unpingco/Python-for-Signal-Processing/tree/master/)
* [What Is SLAM (Simultaneous Localization and Mappi…](https://www.mathworks.com/discovery/slam.html)
* [Think DSP: Digital Signal Processing in Python - Open Textbook Library](https://open.umn.edu/opentextbooks/textbooks/290)
* [Ditherpunk — The article I wish I had about monochrome image dithering — surma.dev](https://surma.dev/things/ditherpunk/)
* [websdr.org](http://www.websdr.org/)
* [Wide-band WebSDR in Enschede, the Netherlands](http://websdr.ewi.utwente.nl:8901/)
* [Fast Fourier transform - Wikipedia](https://en.wikipedia.org/wiki/Fast_Fourier_transform)
* [Discrete cosine transform - Wikipedia](https://en.wikipedia.org/wiki/Discrete_cosine_transform)
* [jackschaedler/circles-sines-signals: A Compact Primer on Digital Signal Processing](https://github.com/jackschaedler/circles-sines-signals)
* [Welch&#39;s method - Wikipedia](https://en.wikipedia.org/wiki/Welch%27s_method)
* [AUV Navigation and Localization](https://nrr.mit.edu/sites/default/files/documents/localization_2017.pdf)
* [Lab 11 - AUV Localization](https://nrr.mit.edu/sites/default/files/documents/Lab_11_Localization.html)
* [University of Strathclyde - Software Defined Radio Research Laboratory](https://github.com/strath-sdr)
* [X-Microwave CASCADE](https://cascade.xmicrowave.com/)
* [RickLyons DSP Aritcles online](https://www.dsprelated.com/blogimages/RickLyons/)
* [DSP Documents](https://www.dsprelated.com/documents.php)
* [Xilinx/PYNQ_RFSOC_Workshop: Open-sourcing the PYNQ &amp; RFSoC workshop materials](https://github.com/Xilinx/PYNQ_RFSOC_Workshop)
* [A Flexible Framework for Parallel Multi-Dimensional DFTs](https://arxiv.org/pdf/1904.10119.pdf)
* [olilarkin/awesome-musicdsp: A curated list of my favourite music DSP and audio programming resources](https://github.com/olilarkin/awesome-musicdsp)
* [Digital Signal Processing (ECSE-4530) Lectures, Fall 2014 - YouTube](https://www.youtube.com/playlist?list=PLuh62Q4Sv7BUSzx5Jr8Wrxxn-U10qG1et)
* [Intro to Digital Image Processing (ECSE-4540) Lectures, Spring 2015 - YouTube](https://www.youtube.com/playlist?list=PLuh62Q4Sv7BUf60vkjePfcOQc8sHxmnDX)
* [GRCon17 - Symbol Clock Recovery and Improved Symbol Synchronization Blocks - Andy Walls - YouTube](https://www.youtube.com/watch?v=uMEfx_l5Oxk)
* [GRCon16 - Why Doesn&#39;t My Signal Look Like the Textbook?, Matt Ettus - YouTube](https://www.youtube.com/watch?v=PNMOwhEHE6w&t=449s)
* [Henrik's Blog - SAR, radar and FPGA blog](https://hforsten.com/)
* [Index — scikit-rf](https://scikit-rf-web.readthedocs.io/)
* [hahnpv/SoftGNSS: My working copy of SoftGNSS with sundry modifications](https://github.com/hahnpv/SoftGNSS)
* [Interpreting Constellation Diagrams - YouTube](https://www.youtube.com/watch?v=aQd_zBytid8)
* [Understanding APSK and QAM - YouTube](https://www.youtube.com/watch?v=1xGncBvWv6U&t=460s)
* [Modulation - Wikipedia](https://en.wikipedia.org/wiki/Modulation)
* [Inside Music Recognition Algorithms: How Does Shazam Work? | Toptal](https://www.toptal.com/algorithms/shazam-it-music-processing-fingerprinting-and-recognition)
* [Modelling an antenna array](https://scipython.com/book2/chapter-7-matplotlib/examples/modelling-an-antenna-array/)
* [PyNEC · PyPI](https://pypi.org/project/PyNEC/)
* [GitHub - tmolteno/necpp: NEC2++ is a C++ rewrite of the Numerical Electromagnetics Code (NEC-2) with many new features like automatic error detection when you specify the structure incorrectly and much faster execution. Nec2++ can analyse radiating as well as scattering properties of structures. The simulation engine in Nec2++ is compiled into a library for easy integration into automatic antenna design systems or GUI tools. Examples are included for using Nec2++ from C/C++, Ruby and Python.](https://github.com/tmolteno/necpp)
* [Getting Started — gprMax User Guide](http://docs.gprmax.com/en/latest/include_readme.html#what-is-gprmax)
* [Antenna Arrays And Python - Introduction | by John Grant | Medium](https://johngrant.medium.com/antenna-arrays-and-python-introduction-8e3b612ecdfb)
* [deepbeam | M. Polese, F. Restuccia, and T. Melodia, “DeepBeam: Deep Waveform Learning for Coordination-Free Beam Management in mmWave Networks”, Proc. of ACM Intl. Symp. on Theory, Algorithmic Foundations, and Protocol Design for Mobile Networks and Mobile Computing (ACM MobiHoc), October 2021.](https://deepbeam.net/)
* [Direct-sequence spread spectrum - Wikipedia](https://en.wikipedia.org/wiki/Direct-sequence_spread_spectrum)
* [Frequency-hopping spread spectrum - Wikipedia](https://en.wikipedia.org/wiki/Frequency-hopping_spread_spectrum)
* [Signal Processing Stack Exchange](https://dsp.stackexchange.com/)
* [chipmuenk/pyfda: Python Filter Design Analysis Tool](https://github.com/chipmuenk/pyfda)
* [Best Readings | IEEE Communications Society](https://www.comsoc.org/publications/best-readings)
* [Foundations of Signal Processing :: Book Site](https://foundationsofsignalprocessing.org/)
* [Spatial Audio - DSP Lecture - Jupyter Notebook](https://nbviewer.org/github/spatialaudio/digital-signal-processing-lecture/blob/master/index.ipynb)
* [Lossless Image Compression O(n) - PhobosLab](https://phoboslab.org/log/2021/11/qoi-fast-lossless-image-compression)
* [Ocean waves simulation with Fast Fourier transfor…](https://m.youtube.com/watch?v=kGEqaX4Y4bQ&feature=youtu.be)
* [Rick Lyons&#39;s DSP Blog](https://www.dsprelated.com/blogs-1/nf/Rick_Lyons.php#tabs1-popularat)
* [Overview | How to Fuse Motion Sensor Data into AHRS Orientation (Euler/Quaternions) | Adafruit Learning System](https://learn.adafruit.com/how-to-fuse-motion-sensor-data-into-ahrs-orientation-euler-quaternions)
* [AHRS: Attitude and Heading Reference Systems — AHRS 0.3.0-rc1 documentation](https://ahrs.readthedocs.io/en/latest/index.html)
* [bjohnsonfl/Madgwick_Filter: A quaternion based sensor fusion algorithm that fuses accelerometers and gyroscopes and optionally magnetometers](https://github.com/bjohnsonfl/Madgwick_Filter)
* [arduino-libraries/MadgwickAHRS: Arduino implementation of the MadgwickAHRS algorithm](https://github.com/arduino-libraries/MadgwickAHRS)
* [filtering - Implementing Madgwick IMU algorithm - Stack Overflow](https://stackoverflow.com/questions/23599256/implementing-madgwick-imu-algorithm)
* [Chip (CDMA) - Wikipedia](https://en.wikipedia.org/wiki/Chip_(CDMA))
* [Wave Walker DSP](https://www.wavewalkerdsp.com/)
* [Xampling: Analog to Digital at Sub‐Nyquist Rates](https://arxiv.org/pdf/0912.2495.pdf)
* [H.264 is magic: a technical walkthrough of a remarkable technology.](https://sidbala.com/h-264-is-magic/)
* [IEEE Xplore: IEEE Transactions on Signal Processing](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=78)
* [GRCon16 - Exploring Distributed Sensor Synchronization with GNU Radio and RTL-SDRs, Wilbur Myrick - YouTube](https://www.youtube.com/watch?v=lhZ2uMJNdjw)
* [Rtl Power: Basic scripting.](http://kmkeen.com/rtl-power/)
* [Compressive Sensing - YouTube](https://www.youtube.com/watch?v=rt5mMEmZHfs)
* [Compressive Sensing - YouTube](https://www.youtube.com/watch?v=zytez36XlCU)
* [SciPy Cookbook — SciPy Cookbook documentation](https://scipy-cookbook.readthedocs.io/index.html)
* [VAFilterDesign_2.1.0.pdf](https://www.native-instruments.com/fileadmin/ni_media/downloads/pdf/VAFilterDesign_2.1.0.pdf)
* [List of window functions - Wikipedia](https://en.wikipedia.org/wiki/List_of_window_functions)
* [Sinc filter - Wikipedia](https://en.wikipedia.org/wiki/Sinc_filter#Brick-wall_filters)
* [Costas loop - Wikipedia](https://en.wikipedia.org/wiki/Costas_loop)
* [SPECTRAL AUDIO SIGNAL PROCESSING](https://www.dsprelated.com/freebooks/sasp/)
* [PA3FWM&#39;s Amateur Radio homepage](https://pa3fwm.nl/)
* [https://www.rtl-sdr.com](https://www.rtl-sdr.com/)
* [SDRSharp Guide V4.2 Released [The Big Book]](https://www.rtl-sdr.com/sdrsharp-guide-v4-2-released/)
* [GitHub - polarch/Spherical-Array-Processing: A collection of MATLAB routines for acoustical array processing on spherical harmonic signals, commonly captured with a spherical microphone array.](https://github.com/polarch/Spherical-Array-Processing)
* [Acoular – Acoustic testing and source mapping software — Acoular 22.3 documentation](http://acoular.org/)
* [DSPIllustrations.com](https://dspillustrations.com/pages/index.html)
* [Tutorials on Digital Communications Engineering – Complex To Real](http://complextoreal.com/tutorials/)
* [Eb/N0 - Wikipedia](https://en.wikipedia.org/wiki/Eb/N0)
* [I/Q Data for Dummies](http://whiteboard.ping.se/SDR/IQ)
* [Digital Dynamic Range Compressor Design - A Tutorial and Analysis](https://www.eecs.qmul.ac.uk/~josh/documents/2012/GiannoulisMassbergReiss-dynamicrangecompression-JAES2012.pdf)
* [Think DSP – Green Tea Press](https://greenteapress.com/wp/think-dsp/)
* [FAQs - dspGuru](https://dspguru.com/dsp/faqs/)
* [DSP | HardwareTeams.com](https://hardwareteams.com/docs/dsp/)
* [User Dan Boschen - Signal Processing Stack Exchange](https://dsp.stackexchange.com/users/21048/dan-boschen)
* [www.signal-processing.net](http://signal-processing.net/)
* [strath-sdr/RFSoC-Book: Companion Jupyter Notebooks for the RFSoC-Book.](https://github.com/strath-sdr/RFSoC-Book)
* [Statistical Signal Processing | Rice Lectures | ELEC 531](http://elec531.rice.edu/Lectures/)
* [Adaptive Noise Cancellation - CMU CS](http://www.cs.cmu.edu/~aarti/pubs/ANC.pdf)
* [gnuradio/gr-digital/lib at master · gnuradio/gnuradio · GitHub](https://github.com/gnuradio/gnuradio/tree/master/gr-digital/lib)
* [pothosware/PothosComms - communications blocks and support libraries](https://github.com/pothosware/PothosComms)
* [GitHub - catkira/fem_course: A fast FEM solver entirely written in Python](https://github.com/catkira/fem_course)
* [Research | Wireless Communication and Sensornets Laboratory](https://wcsl.ece.ucsb.edu/research)
* [RF Challenge | RF Challenge - AI Accelerator](https://rfchallenge.mit.edu/)

### Comms
* [Amplitude and phase-shift keying - Wikipedia](https://en.wikipedia.org/wiki/Amplitude_and_phase-shift_keying)
* [Quadrature amplitude modulation - Wikipedia](https://en.wikipedia.org/wiki/Quadrature_amplitude_modulation)
* [IPN Progress Report](https://ipnpr.jpl.nasa.gov/)
* [How does Starlink Satellite Internet Work?📡☄🖥 - YouTube](https://www.youtube.com/watch?v=qs2QcycggWU)
* [Symbol rate - Wikipedia](https://en.wikipedia.org/wiki/Symbol_rate)
* [ucsdsysnet/sparsdr](https://github.com/ucsdsysnet/sparsdr)
* [GaussianWaves - Signal Processing for Communication Systems](https://www.gaussianwaves.com/)
* [PySDR: A Guide to SDR and DSP using Python — PySDR: A Guide to SDR and DSP using Python](https://pysdr.org/)
* [Daniel Estevez Repos](https://github.com/daniestevez)
* [Software Defined Radio with HackRF - Great Scott Gadgets](https://greatscottgadgets.com/sdr/)
* [CCSDS.org - Publications](https://public.ccsds.org/Publications/default.aspx)
* [estimation - How does this FLL work? - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/42239/how-does-this-fll-work/)
* [GitHub - jontio/JAERO: Demodulate and decode Aero signals. These signals contain SatCom ACARS messages as used by planes beyond VHF ACARS range](https://github.com/jontio/JAERO)
* [Real Time Digital Signal Processing — Real Time Digital Signal Processing B Term 2021 documentation](https://schaumont.dyn.wpi.edu/ece4703b21/index.html)
* [GEL7014 - YouTube](https://www.youtube.com/playlist?list=PLhuyL7rSIf-iObU-kjZbSyyWPy77nY2X_)
* [Tutorials on Digital Communications Engineering – Complex To Real](https://complextoreal.com/tutorials/)
* [Principles of Modern CDMA/ MIMO/ OFDM Wireless Communications - YouTube](https://www.youtube.com/playlist?list=PLTgNKd4RxFTY_rhPBYyFJ-qVwMHNgebJe)
* [OFDM YouTube Playlist](https://www.youtube.com/watch?v=F6B4Kyj2rLw&list=PLx7-Q20A1VYIvtMUWX3yd_sQGbQx1qPGP)
* [OTFS - Orthogonal Time Frequency Space](https://arxiv.org/pdf/1608.02993)
* [An introduction to Orthogonal Time Frequency Space (OTFS) modulation for high mobility communications](https://users.monash.edu/~gfarr/research/slides/Viterbo_Nov_2019___OTFS_modulation.pdf)
* [ha7ilm/csdr: A simple DSP library and command-line tool for Software Defined Radio.](https://github.com/ha7ilm/csdr)
* [Machine Learning for Wireless Comm | Prof. Paulo Diniz | Carleton Wireless Seminars | 24 Aug 2023 - YouTube](https://www.youtube.com/watch?v=k7qxiOB5HMA)
* [LoRa - Wikipedia](https://en.wikipedia.org/wiki/LoRa)
* [DVB-T - Wikipedia](https://en.wikipedia.org/wiki/DVB-T)
* [Mobile Networked MIMO Technology | Innovative Communications](https://silvustechnologies.com/why-silvus/technology/)
* [SatDump/SatDump: A generic satellite data processing software.](https://github.com/SatDump/SatDump/tree/master)

### DPD
* [Multidimensional Digital Pre-distortion - Wikipedia](https://en.wikipedia.org/wiki/Multidimensional_Digital_Pre-distortion)
* [https://www.analog.com/en/analog-dialogue/articles/ultrawideband-digital-predistortion-rewards-and-challenge-of-implementation-in-cable-system.html](https://www.analog.com/en/analog-dialogue/articles/ultrawideband-digital-predistortion-rewards-and-challenge-of-implementation-in-cable-system.html)
* [How to Make a Digital Predistortion Solution Practical and Relevant | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/how-to-make-a-digital-predistortion-solution-practical-and-relevant.html)
* [Digital Pre-Distortion (DPD)](https://www.xilinx.com/products/intellectual-property/ef-di-dpd.html#documentation)
* [Peak Cancellation Crest Factor Reduction (PC-CFR)](https://www.xilinx.com/products/intellectual-property/ef-di-pc-cfr.html)
* [Digital Predistortion for RF Communications: From Equations to Implementation | Analog Devices](https://www.analog.com/en/analog-dialogue/articles/digital-predistortion-for-rf-communication.html)
* [Crest Factor Reduction - NI](https://www.ni.com/docs/en-US/bundle/rfmx-specan/page/rfmxspecan/crest_factor_reduction.html)
* [Co-location Deployment Considerations for Direct RF Sampling Transceivers](https://www.xilinx.com/content/dam/xilinx/support/documents/white_papers/wp541-coloc-direct-rf.pdf)
* [Crest Factor Reduction (CFR) Concept](https://rfmw.em.keysight.com/wireless/helpfiles/n7614/Content/Main/Crest_Factor_Reduction_Concept.htm)

### Radar
* [NASA ARSET: Basics of Synthetic Aperture Radar (SAR), Session 1/4 - YouTube](https://www.youtube.com/watch?v=Xemo2ZpduHA)
* [Introduction to Radar Systems Online MIT LL - YouTube](https://www.youtube.com/playlist?list=PLUJAYadtuizA8RC2Qk8LfmiWA56HZsk9y)
* [radarsimx/radarsimpy - GitHub](https://github.com/radarsimx/radarsimpy)
* [Radar: Introduction to Radar Systems — Online Course | MIT Lincoln Laboratory](http://www.ll.mit.edu/outreach/radar-introduction-radar-systems-online-course)
* [Adaptive Antennas and Phased Arrays — Online Course | MIT Lincoln Laboratory](http://www.ll.mit.edu/outreach/adaptive-antennas-and-phased-arrays-online-course)
* [Over-the-horizon radar - Wikipedia](https://en.wikipedia.org/wiki/Over-the-horizon_radar)
* [MATLAB Simulations for Radar Systems Design - File Exchange - MATLAB Central](https://www.mathworks.com/matlabcentral/fileexchange/3948-matlab-simulations-for-radar-systems-design)
* [Space-time adaptive processing - Wikipedia](https://en.wikipedia.org/wiki/Space-time_adaptive_processing)
* [Matched filter - Wikipedia](https://en.wikipedia.org/wiki/Matched_filter)
* [Constant false alarm rate - Wikipedia](https://en.wikipedia.org/wiki/Constant_false_alarm_rate)
* [Pulse-Doppler signal processing - Wikipedia](https://en.wikipedia.org/wiki/Pulse-Doppler_signal_processing)
* [Pulse compression - Wikipedia](https://en.wikipedia.org/wiki/Pulse_compression)
* [Build Your Own Drone Tracking Radar: Part 1 - Jon Kraft - YouTube](https://www.youtube.com/watch?v=igrN_wd_g74)
* [Chirp compression - Wikipedia](https://en.wikipedia.org/wiki/Chirp_compression)
* [HF Radar Tracking with MUSIC and Kalman filter Python](https://spenderaedsystems.blogspot.com/2024/08/high-speed-target-tracking-method-for.html)
* [FDA Jamming Against Airborne Phased-MIMO Radar-Part I: Matched Filtering and Spatial Filtering](https://spenderaedsystems.blogspot.com/2024/08/fda-jamming-against-airborne-phased_8.html?m=1)
* [Radar Basics](https://www.radartutorial.eu/index.en.html)
* [Topics in Radar Signal Processing | IntechOpen](https://www.intechopen.com/books/topics-in-radar-signal-processing)
* [Passive radar - Wikipedia](https://en.wikipedia.org/wiki/Passive_radar)
* [Pulse-Doppler radar - Wikipedia](https://en.wikipedia.org/wiki/Pulse-Doppler_radar)
* [MIMO radar - Wikipedia](https://en.wikipedia.org/wiki/MIMO_radar)
* [Radar Target Classification Using Machine Learning and Deep Learning - MATLAB &amp; Simulink](https://www.mathworks.com/help/phased/examples/radar-target-classification-using-machine-learning-and-deep-learning.html)
* [Multi-Antenna Synthetic Aperture Radar](https://learning.oreilly.com/library/view/multi-antenna-synthetic-aperture/9781466510524/)
* [10-Brian_Avenell-RF_Spurs.pdf](https://www.gnuradio.org/grcon/grcon18/presentations/Managing_RF_Spurs/10-Brian_Avenell-RF_Spurs.pdf)
* [Matched_Filter.pdf](http://nrr.mit.edu/sites/default/files/documents/Matched_Filter.pdf)
* [Sample SICDs · ngageoint/six-library Wiki · GitHub](https://github.com/ngageoint/six-library/wiki/Sample-SICDs)
* [MSTAR Overview](https://www.sdms.afrl.af.mil/index.php?collection=mstar)
* [RADARSAT-2 - eoPortal Directory - Satellite Missions](https://eoportal.org/web/eoportal/satellite-missions/r/radarsat-2)
* [High-Performance Anti-Retransmission Deception Jamming Utilizing Range Direction Multiple Input and Multiple Output (MIMO) Synthetic Aperture Radar (SAR)](https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5298696/)
* [Doppler Beam Sharpening](https://www.radartutorial.eu/20.airborne/ab05.en.html)
* [Applied Remote Sensing Training Program | NASA Ap…](https://appliedsciences.nasa.gov/what-we-do/capacity-building/arset)
* [NRL Demonstrating Advanced Distributed Radar Concepts with FlexDAR &gt; U.S. Naval Research Laboratory &gt; NRL News](https://www.nrl.navy.mil/Media/News/Article/2712331/nrl-demonstrating-advanced-distributed-radar-concepts-with-flexdar/)
* [IET Radar, Sonar &amp; Navigation Open Journal - Wiley Online Library](https://ietresearch.onlinelibrary.wiley.com/journal/17518792)
* [IEEE Xplore: IEEE Transactions on Aerospace and Electronic Systems](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=7)
* [Ground-penetrating radar - Wikipedia](https://en.wikipedia.org/wiki/Ground-penetrating_radar)
* [What is Synthetic Aperture Radar? | Earthdata](https://earthdata.nasa.gov/learn/backgrounders/what-is-sar)
* [(U) SICD Design &amp; Exploitation Desc Doc](https://gwg.nga.mil/ntb/coordinationitems/NGA.STND.0024-1_1.1_2014_09_30.pdf)
* [GitHub - dm6718/RITSAR: Synthetic Aperture Radar (SAR) Image Processing Toolbox for Python](https://github.com/dm6718/RITSAR)
* [GitHub - ngageoint/MATLAB_SAR: A basic MATLAB library to demonstrate reading, writing, display, and simple processing of complex SAR data using the NGA SICD standard.](https://github.com/ngageoint/MATLAB_SAR)
* [https://www.dhs.gov/sites/default/files/publications/FactSheet TCPED Process Analysis 2016.12.12 FINAL_1_0.pdf](https://www.dhs.gov/sites/default/files/publications/FactSheet%20TCPED%20Process%20Analysis%202016.12.12%20FINAL_1_0.pdf)
* [ngageoint/sarpy_apps](https://github.com/ngageoint/sarpy_apps)
* [isaacgerg/matlabHyperspectralToolbox: initial cut](https://github.com/isaacgerg/matlabHyperspectralToolbox)
* [eyhl/sarpy](https://github.com/eyhl/sarpy)
* [sentinelsat/sentinelsat: Search and download Copernicus Sentinel satellite images](https://github.com/sentinelsat/sentinelsat)
* [daohu527/awesome-self-driving-car: An awesome list of self-driving cars](https://github.com/daohu527/awesome-self-driving-car)
* [ApolloAuto/apollo: An open autonomous driving platform](https://github.com/ApolloAuto/apollo)
* [goruck/radar-ml: Detect (classify and localize) people, pets and objects using millimeter-wave radar.](https://github.com/goruck/radar-ml)
* [davidsosa/radar-target-generation-and-detection: Configures the FMCW waveform based on the system requirements. Then defines the range and velocity of a target and simulates its displacement. For the same simulation loop process, the transmit and receive signals are computed to determine the *beat* signal. Then it performs a Range FFT on the received signal to determine the Range Towards the end, perform the CFAR processing on the output of 2nd FFT to display the target.](https://github.com/davidsosa/radar-target-generation-and-detection)
* [FMCW Doppler Processing - Google Colab](https://colab.research.google.com/drive/1lmYojrI1X7sbctWFrS_61IRUMnzKjAsV)
* [MajedMH/Radar_Digital_Signal_Processing](https://github.com/MajedMH/Radar_Digital_Signal_Processing)
* [kit-cel/gr-radar: GNU Radio Radar Toolbox](https://github.com/kit-cel/gr-radar)
* [Barker code - Wikipedia](https://en.wikipedia.org/wiki/Barker_code)
* [Karakassiliotis_ISAR_Part_I_Introduction_31_8_09.pdf](https://cddis.nasa.gov/metsovo/docs/Karakassiliotis_ISAR_Part_I_Introduction_31_8_09.pdf)
* [SAR basic theory and practical exercises with SNAP (English Version) - Sentinel Online](https://sentinel.esa.int/web/sentinel/missions/sentinel-1/sar-basic-theory-and-practical-exercises-with-snap-english)
* [Sentinel-1 - Missions - Sentinel Online - Sentinel Online](https://sentinel.esa.int/web/sentinel/missions/sentinel-1)
* [Deception Jamming for Squint SAR Based on Multipl…](https://ieeexplore.ieee.org/document/6823090)
* [EarthBigData/openSAR: Synthetic Aperture Radar (SAR) Tools and Documents from Earth Big Data LLC](https://github.com/EarthBigData/openSAR)
* [GitHub - analogdevicesinc/gr-ofdmradar: A simple…](https://github.com/analogdevicesinc/gr-ofdmradar)
* [OFDM Radar Algorithms in Mobile Communication Net…](https://publikationen.bibliothek.kit.edu/1000038892)
* [OFDM Radar with 5G - Arxiv](https://arxiv.org/pdf/1908.03418.pdf)
* [OFDM Radar Thesis](https://openscholarship.wustl.edu/cgi/viewcontent.cgi?article=1317&=&context=etd&=&sei-redir=1&referer=https%253A%252F%252Fwww.google.com%252Fsearch%253Fq%253Dgr-ofdm%252Bradar%2526rlz%253D1C9BKJA_enUS762US762%2526oq%253Dgr-of%2526aqs%253Dchrome.1.69i57j0i512j0i30l2j0i30i457j69i65.8071j0j7%2526hl%253Den-US%2526sourceid%253Dchrome-mobile%2526ie%253DUTF-8#search=%22gr-ofdm%20radar%22)
* [gr-ofdmradar - OFDM Radar on MxFE Platforms using…](https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/radar)
* [Software defined radio based Synthetic Aperture n…](https://pubs.gnuradio.org/index.php/grcon/article/view/71)
* [SPACEBEAM – SPACEBEAM project](https://www.spacebeam-project.eu/)
* [Readings | Receivers, Antennas, and Signals | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/6-661-receivers-antennas-and-signals-spring-2003/pages/readings/)
* [Configurable Computing Solutions for Automatic Target Recognition](http://people.cs.uchicago.edu/~ftchong/250C/fccm96.pdf)
* [[2301.01454] Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA](https://arxiv.org/abs/2301.01454)
* [ApplicationsofArraySignalProcessing.pdf](http://spcomnav.uab.es/docs/chapters/ApplicationsofArraySignalProcessing.pdf)
* [Conference Catalysts, LLC’s Videos on Vimeo](https://vimeo.com/confcats/videos)
* [SAR Education Resources | Resources – NASA-ISRO SAR Mission (NISAR)](https://nisar.jpl.nasa.gov/resources/sar-education-resources/)
* [Overview | Get to Know SAR – NASA-ISRO SAR Mission (NISAR)](https://nisar.jpl.nasa.gov/mission/get-to-know-sar/overview/)
* [GUIDE: FUNDAMENTALS OF SYNTHETIC APERTURE RADAR (SAR)](https://storymaps.arcgis.com/stories/20d8cd2ce11a4d5d81a8a65711d5ec29)
* [radar.community.uaf.edu](https://radar.community.uaf.edu/)
* [isce-framework/isce2-docs: Documents and tutorials for isce2](https://github.com/isce-framework/isce2-docs)
* [jmfriedt/sentinel1_pbr: Sentinel1 passive bistatic radar measurement using an Ettus Research B210 receiver and Raspberry Pi4](https://github.com/jmfriedt/sentinel1_pbr)
* [Remote Sensing Tutorials](https://natural-resources.canada.ca/maps-tools-and-publications/satellite-imagery-and-air-photos/tutorial-fundamentals-remote-sensing/9309)

### Time-Frequency Analysis
* [Time–frequency representation - Wikipedia](https://en.wikipedia.org/wiki/Time%E2%80%93frequency_representation)
* [PySDR - Cyclostationary processing](https://pysdr.org/content/cyclostationary.html)
* [Cyclostationary Signal Processing – Understanding and Using the Statistics of Communication Signals](https://cyclostationary.blog/)
* [Cyclostationarity: Half a century of research](https://faculty.engineering.ucdavis.edu/gardner/wp-content/uploads/sites/146/2014/05/Cyclostationarity_Half_a_century_of_research.pdf)
* [Cyclostationarity Home Page and Website Overview](https://cyclostationarity.com/)
* [What You Need to Know About Real Time Spectrum Analysis | Signal Hound](https://signalhound.com/news/what-you-need-to-know-about-real-time-spectrum-analysis/)
* [Time-Frequency Gallery - MATLAB &amp; Simulink](https://www.mathworks.com/help/signal/ug/time-frequency-gallery.html#responsive_offcanvas)
* [Spectrum Painter](https://github.com/polygon/spectrum_painter)
* [Reassignment method - Wikipedia](https://en.wikipedia.org/wiki/Reassignment_method)
* [Reassigned Spectrogram](https://people.ece.cornell.edu/land/PROJECTS/ReassignFFT/index.html)
* [librosa.reassigned_spectrogram — librosa 0.9.1 documentation](https://librosa.org/doc/0.9.1/generated/librosa.reassigned_spectrogram.html)
* [GitHub - mfedoten/reasspectro: spectrogram reassignment](https://github.com/mfedoten/reasspectro)
* [Fundamentals of RTSA - Tek](https://download.tek.com/document/37W_17249_5_HR_Letter.pdf)
* [Understanding and Applying Probability of Intercept in Real-time Spectrum Analysis](https://assets.testequity.com/te1/Documents/pdf/real-time-intercept-probability-apectrum-analysis-an.pdf)
* [37W_17249_6_Fundamentals_of_Real-Time_Spectrum_Analysis (Newer?)](https://download.tek.com/document/37W_17249_6_Fundamentals_of_Real-Time_Spectrum_Analysis1.pdf)
* [RFNoC: fosphor - How to apply RFNoC to RTSA display acceleration](https://static1.squarespace.com/static/543ae9afe4b0c3b808d72acd/t/55df1335e4b0b8c9e8ed55a1/1440682805606/2-munaut_sylvain-rfnoc_fosphor-2015-08-27.pdf)
* [GitHub - luigifcruz/CyberEther](https://github.com/luigifcruz/CyberEther)
* [Tutorials/Wireless/Fosphor – COSMOS Wiki](https://wiki.cosmos-lab.org/wiki/Tutorials/Wireless/Fosphor)
* [Fosphor - SDR (Software Defined Radio) - Open Source Mobile Communications](https://projects.osmocom.org/projects/sdr/wiki/Fosphor)
* [GitHub - osmocom/gr-fosphor: GNURadio block for spectrum visualization using GPU; mirror of https://gitea.osmocom.org/sdr/gr-fosphor](https://github.com/osmocom/gr-fosphor)
* [fpga/usrp3/lib/rfnoc/fosphor at UHD-3.15.LTS · EttusResearch/fpga](https://github.com/EttusResearch/fpga/tree/UHD-3.15.LTS/usrp3/lib/rfnoc/fosphor)
* [Matrix pencil method for estimating parameters of exponentially damped/undamped sinusoids in noise - Acoustics, Speech and Signal Processing [see also IEEE Transactions on Signal Processing], IEEE Tr](https://intra.ece.ucr.edu/~yhua/MPM.pdf)
* [Using the matrix pencil method to estimate the parameters of a sum of complex exponentials - IEEE Antennas and Propagation Magazine](http://sharif.edu/~aborji/25120/files/Using%20the%20matrix%20pencil%20method%20to%20estimate%20the%20parameters%20of%20a%20sum%20of%20complex%20exponentials.pdf)
* [GitHub - jurasofish/multilateration: Multilateration in 2D: IoT/LoRaWAN Mass Surveillance](https://github.com/jurasofish/multilateration)
* [EE261 - The Fourier Transform and its Applications](https://see.stanford.edu/course/ee261)
* [Demystifying Fourier analysis | Hacker News](https://news.ycombinator.com/item?id=33636639)
* [CAF Verilog - chiranth_siddappa.pdf](https://conference.scipy.org/proceedings/scipy2019/pdfs/chiranth_siddappa.pdf)
* [chiranthsiddappa/caf_verilog](https://github.com/chiranthsiddappa/caf_verilog)
* [How I over-engineered a Fast Fourier Transform for Arduino.](https://klafyvel.me/blog/articles/fft-arduino/)
* [Discrete Hartley transform - Wikipedia](https://en.wikipedia.org/wiki/Discrete_Hartley_transform)
* [Discrete wavelet transform - Wikipedia](https://en.wikipedia.org/wiki/Discrete_wavelet_transform)
* [Wavelet transform - Wikipedia](https://en.wikipedia.org/wiki/Wavelet_transform)
* [PyWavelets/pywt](https://github.com/PyWavelets/pywt)
* [Gilles Chardon](https://gilleschardon.fr/)
* [Understanding and Implementing the Sliding DFT - Eric Jacobsen](https://www.dsprelated.com/showarticle/776.php)
* [Frequency-Domain Periodicity and the Discrete Fourier Transform - Eric Jacobsen](https://www.dsprelated.com/showarticle/175.php)
* [Time-Domain Periodicity and the Discrete Fourier Transform - Eric Jacobsen](https://www.dsprelated.com/showarticle/174.php)
* [Fast, Accurate Frequency Estimators - Eric Jacobsen](http://www.ericjacobsen.org/Files/FastFreqEstimators_SPTnT.pdf)
* [Practical Introduction to Time-Frequency Analysis - MATLAB &amp; Simulink Example](https://www.mathworks.com/help/signal/ug/practical-introduction-to-time-frequency-analysis.html)

## Information Theory
* [Erasure Coding for Distributed Systems - HN](https://news.ycombinator.com/item?id=41361281)
* [aff3ct/aff3ct: See our website: http://aff3ct.github.io](https://github.com/aff3ct/aff3ct)
* [facebook/zstd: Zstandard - Fast real-time compression algorithm](https://github.com/facebook/zstd)
* [Polar code (coding theory) - Wikipedia](https://en.wikipedia.org/wiki/Polar_code_(coding_theory))
* [Low-density parity-check code - Wikipedia](https://en.wikipedia.org/wiki/Low-density_parity-check_code)
* [Channel capacity - Wikipedia](https://en.wikipedia.org/wiki/Channel_capacity)
* [Computation of cyclic redundancy checks - Wikipedia](https://en.wikipedia.org/wiki/Computation_of_cyclic_redundancy_checks)
* [Huffman coding - Wikipedia](https://en.wikipedia.org/wiki/Huffman_coding)
* [Queueing theory - Wikipedia](https://en.wikipedia.org/wiki/Queueing_theory)
* [Information Theory for Intelligent People](http://tuvalu.santafe.edu/~simon/it.pdf)
* [Information-Theoretic Determination of Minimax Rates of Convergence](https://projecteuclid.org/download/pdf_1/euclid.aos/1017939142)
* [Error error error correcting correcting correcting codes codes codes - YouTube](https://www.youtube.com/watch?v=xE4jEKx9fTM)
* [Leaky bucket - Wikipedia](https://en.m.wikipedia.org/wiki/Leaky_bucket)
* [Computer Networks: A Systems Approach — Computer Networks: A Systems Approach Version 6.2-dev documentation](https://book.systemsapproach.org/)
* [Canonical Huffman code - Wikipedia](https://en.wikipedia.org/wiki/Canonical_Huffman_code)
* [Time-series compression algorithms, explained](https://www.timescale.com/blog/time-series-compression-algorithms-explained/)
* [QOI (image format) - Wikipedia](https://en.wikipedia.org/wiki/QOI_(image_format))
* [Turbo code - Wikipedia](https://en.wikipedia.org/wiki/Turbo_code)
* [BCH code - Wikipedia](https://en.wikipedia.org/wiki/BCH_code)
* [Finite field - Wikipedia](https://en.wikipedia.org/wiki/Finite_field)
* [Forcing a file’s CRC to any value](https://www.nayuki.io/page/forcing-a-files-crc-to-any-value)
* [Template:Compression methods - Wikipedia](https://en.wikipedia.org/wiki/Template:Compression_methods)
* [[1702.06901] Scaling Deep Learning-based Decoding of Polar Codes via Partitioning](https://arxiv.org/abs/1702.06901#)
* [Viterbi algorithm - Wikipedia](https://en.wikipedia.org/wiki/Viterbi_algorithm)
* [wordseg/core.py at master · jchook/wordseg · GitHub](https://github.com/jchook/wordseg/blob/master/wordseg/core.py)
* [Decoding Convolutional Codes: The Viterbi Algorithm Explained - YouTube](https://www.youtube.com/watch?v=IJE94FhyygM)
* [Viterbi Algorithm Explained with an Example - YouTube](https://www.youtube.com/watch?v=xxpBHCkypS4)
* [EE Distinguished Lecturer Series: 11/11/10 - Dr. Andrew J. Viterbi - YouTube](https://www.youtube.com/watch?v=UgW4p7-jpUs)
* [HARDWARE IMPLEMENTATIONS OF CCSDS DEEP SPACE LDPC CODES FOR A SATELLITE TRANSPONDER](https://engineering.usu.edu/ece/files/pdfs/student-papers/reports/2020/sorensen-dana-report.pdf)
* [Viterbi decoder - Wikipedia](https://en.wikipedia.org/wiki/Viterbi_decoder)
* [Run-length limited - Wikipedia](https://en.wikipedia.org/wiki/Run-length_limited)
* [Introduction to EECS II: Digital Communication Systems | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/6-02-introduction-to-eecs-ii-digital-communication-systems-fall-2012/)
* [PSK31:Performance investigation and LDPC code improvement.](https://jontio.zapto.org/hda1/psk31-investigation.html)
* [introduction-to-page-rank.ipynb - Colaboratory](https://colab.research.google.com/github/kastnerkyle/kastnerkyle.github.io/blob/master/posts/introduction-to-page-rank/introduction-to-page-rank.ipynb)
* [Principles of Digital Communication II | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/6-451-principles-of-digital-communication-ii-spring-2005/)
* [An FPGA Implementation of (3, 6)-Regular Low-Density Parity-Check Code Decoder](https://link.springer.com/content/pdf/10.1155/S1110865703212105.pdf)
* [rwnobrega/komm: An open-source library for Python 3 providing tools for analysis and simulation of analog and digital communication systems.](https://github.com/rwnobrega/komm)
* [CCSDS - TM SYNCHRONIZATION AND CHANNEL CODING— SUMMARY OF CONCEPT AND RATIONALE](https://public.ccsds.org/Pubs/130x1g3.pdf)

# security

* [Project Zero](https://googleprojectzero.blogspot.com/)
* [GitHub - Hack-with-Github/Awesome-Hacking: A collection of various awesome lists for hackers, pentesters and security researchers](https://github.com/Hack-with-Github/Awesome-Hacking)
* [hacker101 Learn to Hack](https://www.hacker101.com/)

## Bounty-CTF
* [Bug Bounty - Hacker Powered Security Testing | HackerOne](https://www.hackerone.com/)
* [Google CTF](https://capturetheflag.withgoogle.com/)
* [Join a Global Hacker Team | Synack Red Team](https://www.synack.com/red-team/)
* [How to Crush Bug Bounties in the first 12 Months - YouTube](https://www.youtube.com/watch?v=AbebbJ3cRLI)
* [index - hacking](https://old.reddit.com/r/hacking/wiki/index)
* [How to start hacking? The ultimate two path guide to information security. : hacking](https://www.reddit.com/r/hacking/comments/a3oicn/how_to_start_hacking_the_ultimate_two_path_guide/)

## Crypto
* [https://cr.yp.to/djb.html](https://cr.yp.to/djb.html)
* [Curve25519 - Wikipedia](https://en.wikipedia.org/wiki/Curve25519)
* [Elliptic-curve cryptography - Wikipedia](https://en.wikipedia.org/wiki/Elliptic-curve_cryptography)
* [Curve25519: high-speed elliptic-curve cryptography](https://cr.yp.to/ecdh.html)
* [Red/black concept - Wikipedia](https://en.wikipedia.org/wiki/Red/black_concept)
* [Glossary of cryptographic keys - Wikipedia](https://en.wikipedia.org/wiki/Glossary_of_cryptographic_keys)
* [A Graduate Course in Applied Cryptography](https://toc.cryptobook.us/)
* [cryptographybook](http://toc.cryptobook.us/)
* [CryptTool Book](https://www.cryptool.org/images/ctp/documents/CT-Book-en.pdf)
* [An intensive introduction to Cryptography](https://www.intensecrypto.org/public/)
* [GitHub - sodium-friends/learntocrypto: Learn to crypto workshop](https://github.com/sodium-friends/learntocrypto)
* [Crypto++ Library 8.2 | Free C++ Class Library of Cryptographic Schemes](https://www.cryptopp.com/)
* [smallstep - Everything you should know about certificates and PKI but are too afraid to ask](https://smallstep.com/blog/everything-pki.html)
* [The (Almost) Secret Algorithm Researchers Used to Break Thousands of RSA Keys – Algorithm Soup](https://algorithmsoup.wordpress.com/2019/01/15/breaking-an-unbreakable-code-part-1-the-hack/)
* [GitHub - nsacyber/simon-speck: The SIMON and SPECK families of lightweight block ciphers. \#nsacyber](https://github.com/nsacyber/simon-speck)
* [Elliptic Curve Cryptography Explained – Fang-Pen&#39;s coding note](https://fangpenlin.com/posts/2019/10/07/elliptic-curve-cryptography-explained/)
* [How Does SHA-256 Work? - YouTube](https://www.youtube.com/watch?v=f9EbD6iY9zI)
* [BLAKE3-specs/blake3.pdf at master · BLAKE3-team/BLAKE3-specs](https://github.com/BLAKE3-team/BLAKE3-specs/blob/master/blake3.pdf)
* [boazbk/crypto: Lecture notes for a course on cryptography](https://github.com/boazbk/crypto)
* [Ciphey/Ciphey: ⚡ Automatically decrypt encryptions without knowing the key or cipher, decode encodings, and crack hashes ⚡](https://github.com/Ciphey/Ciphey)
* [Papers | Evervault](https://evervault.com/papers)
* [Cracking Codes with Python](https://inventwithpython.com/cracking/)
* [GPG encryption and decryption of a folder using command line - Stack Overflow](https://stackoverflow.com/questions/35584461/gpg-encryption-and-decryption-of-a-folder-using-command-line)
* [Too Much Crypto](https://eprint.iacr.org/2019/1492.pdf)
* [Machine Learning on Encrypted data without Decrypting it – Julia Computing](https://juliacomputing.com/blog/2019/11/22/encrypted-machine-learning.html?hn)
* [GitHub - google/fully-homomorphic-encryption: Libraries and tools to perform fully homomorphic encryption operations on an encrypted data set.](https://github.com/google/fully-homomorphic-encryption)
* [A from-scratch tour of Bitcoin in Python](https://karpathy.github.io/2021/06/21/blockchain/)
* [Home | Open Source @ NSA](https://code.nsa.gov/)
* [Building a Curve25519 Hardware Accelerator « bunnie&#39;s blog](https://www.bunniestudios.com/blog/?p=6140)
* [Read Practical Cryptography With Go | Leanpub](https://leanpub.com/gocrypto/read#leanpub-auto-chapter-1-introduction)
* [A History of U.S. Communications Security (Volumes I and II); he David G. Boak lectures, National Security Agency, 1973](https://www.governmentattic.org/18docs/Hist_US_COMSEC_Boak_NSA_1973u.pdf)
* [Cryptographically-secure pseudorandom number generator - Wikipedia](https://en.wikipedia.org/wiki/Cryptographically-secure_pseudorandom_number_generator)
* [Handbook of Applied Cryptography](https://cacr.uwaterloo.ca/hac/)
* [48 Dirty Little Secrets Cryptographers Don’t Want You To Know - YouTube](https://www.youtube.com/watch?v=iZa_XKpj9X4)
* [Camellia Symmetric Cipher | Cryptography | Crypto-IT](http://www.crypto-it.net/eng/symmetric/camellia.html)
* [rfc3713](https://datatracker.ietf.org/doc/html/rfc3713)
* [Best Readings in Physical-Layer Security | IEEE Communications Society](https://www.comsoc.org/publications/best-readings/physical-layer-security)
* [PALISADE · GitLab](https://gitlab.com/palisade)
* [Introduction to Cryptography by Christof Paar - YouTube](https://www.youtube.com/channel/UC1usFRN4LCMcfIV7UjHNuQg)
* [Simon (cipher) - Wikipedia](https://en.wikipedia.org/wiki/Simon_(cipher))
* [The Joy of Cryptography](https://joyofcryptography.com/)
* [veorq/cryptocoding: Guidelines for low-level cryptography software](https://github.com/veorq/cryptocoding)
* [BLAKE3-team/BLAKE3: the official Rust and C implementations of the BLAKE3 cryptographic hash function](https://github.com/BLAKE3-team/BLAKE3)
* [How to zero a buffer](https://www.daemonology.net/blog/2014-09-04-how-to-zero-a-buffer.html)
* [Crypto Museum](https://www.cryptomuseum.com/)
* [Explanation of Bitcoin’s Elliptic Curve Digital Signature Algorithm | by Suhail Saqan | Feb, 2022 | Medium](https://suhailsaqan.medium.com/explanation-of-bitcoins-elliptic-curve-digital-signature-algorithm-6603f951863a)
* [Samsung Phone AES-GCM Flaw](https://eprint.iacr.org/2022/208.pdf)
* [GitHub - oconnor663/sha256_project: developed for…](https://github.com/oconnor663/sha256_project)
* [cr.yp.to](https://cr.yp.to/)
* [AES Encryption Algorithm - Sam Trenholme&#39;s webpage](https://www.samiam.org/rijndael.html)
* [CRYSTALS - Cryptographic Suite for Algebraic Lattices](https://pq-crystals.org/)
* [CRYSTALS – Kyber: a CCA-secure module-lattice-based KEM](https://eprint.iacr.org/2017/634.pdf)
* [The Design of Rijndael AES — The Advanced Encryption Standard](https://cs.ru.nl/~joan/papers/JDA_VRI_Rijndael_2002.pdf)
* [The Rijndael Block Cipher](https://csrc.nist.gov/csrc/media/projects/cryptographic-standards-and-guidelines/documents/aes-development/rijndael-ammended.pdf)
* [Chapter 5: Propagation and Correlation](https://csrc.nist.gov/CSRC/media/Projects/Cryptographic-Standards-and-Guidelines/documents/aes-development/PropCorr.pdf)
* [NIST 800-90A Recommendation for Random Number Generation Using Deterministic Random Bit Generators](https://nvlpubs.nist.gov/nistpubs/SpecialPublications/NIST.SP.800-90Ar1.pdf)
* [githublog/rolling-your-own-crypto-aes.md at main · francisrstokes/githublog](https://github.com/francisrstokes/githublog/blob/main/2022/6/15/rolling-your-own-crypto-aes.md)
* [embeddedsw/CompactAES.c at master · Xilinx/embeddedsw](https://github.com/Xilinx/embeddedsw/blob/master/XilinxProcessorIPLib/drivers/trngpsv/src/CompactAES.c)
* [Welcome - Practical Cryptography for Developers](https://cryptobook.nakov.com/)
* [NSA Codebreaker Challenge](https://nsa-codebreaker.org/home)
* [How Not to Protect Your IP – An Industry-Wide Break of IEEE 1735 Implementations](https://arxiv.org/pdf/2112.04838.pdf)
* [Online Cryptography Course by Dan Boneh](https://crypto.stanford.edu/~dabo/courses/OnlineCrypto/)
* [IACR Transactions on Cryptographic Hardware and Embedded Systems](https://tches.iacr.org/)

## Defense-netsec
* [How NAT traversal works- Tailscale](https://tailscale.com/blog/how-nat-traversal-works)
* [imthenachoman/How-To-Secure-A-Linux-Server: An evolving how-to guide for securing a Linux server.](https://github.com/imthenachoman/How-To-Secure-A-Linux-Server)
* [trimstray/the-practical-linux-hardening-guide: This guide details the planning and the tools involved in creating a secure Linux production systems - work in progress.](https://github.com/trimstray/the-practical-linux-hardening-guide)
* [skeeto/endlessh: SSH tarpit that slowly sends an endless banner](https://github.com/skeeto/endlessh)
* [Fail2ban](https://www.fail2ban.org/wiki/index.php/Main_Page)
* [Moving your SSH port isn’t security by obscurity | Hacker News](https://news.ycombinator.com/item?id=24542104)
* [Tor (anonymity network) - Wikipedia](https://en.wikipedia.org/wiki/Tor_(anonymity_network))
* [Mix network - Wikipedia](https://en.wikipedia.org/wiki/Mix_network)
* [The Bro Network Security Monitor](https://www.bro.org/)
* [Visual guide to SSH tunnels](https://robotmoon.com/ssh-tunnels/)
* [DeHashed — \#FreeThePassword](https://www.dehashed.com/)
* [Have I Been Pwned: Check if your email has been compromised in a data breach](https://haveibeenpwned.com/)
* [Cloud Security – Amazon Web Services (AWS)](https://aws.amazon.com/security/)
* [DoD Approved 8570 Baseline Certifications – DoD Cyber Exchange](https://public.cyber.mil/cw/cwmp/dod-approved-8570-baseline-certifications/)
* [High Performance Browser Networking (O&#39;Reilly)](https://hpbn.co/)
* [Beej&#39;s Guide to Network Programming](https://beej.us/guide/bgnet/)
* [robertdavidgraham/masscan: TCP port scanner, spews SYN packets asynchronously, scanning entire Internet in under 5 minutes.](https://github.com/robertdavidgraham/masscan)
* [CTR_KUBERNETES HARDENING GUIDANCE.PDF](https://media.defense.gov/2021/Aug/03/2002820425/-1/-1/0/CTR_KUBERNETES%20HARDENING%20GUIDANCE.PDF)
* [Yawning/obfs4: The obfourscator (Courtesy mirror)](https://github.com/Yawning/obfs4)
* [Circumventing Deep Packet Inspection with Socat and rot13](https://gist.github.com/gmurdocca/88857b58dc4668d88b0d0fae6ebf8b64)
* [Pi-hole – Network-wide protection](https://pi-hole.net/)
* [GitHub - pirate/wireguard-docs: The Missing WireGuard Documentation: Setup, Usage, Configuration, and a full example for server-to-server VPN with roaming clients &amp; public peers.](https://github.com/pirate/wireguard-docs)
* [WireGuard: fast, modern, secure VPN tunnel](https://www.wireguard.com/)
* [samyk (samy kamkar)](https://github.com/samyk)
* [Learning Center Home | Cloudflare](https://www.cloudflare.com/learning/)
* [Welcome to the SIMP documentation! — SIMP 6.6.0-Alpha documentation](https://simp.readthedocs.io/en/master/index.html)
* [D3FEND Matrix | MITRE D3FEND™](https://d3fend.mitre.org/)
* [acantril/learn-cantrill-io-labs: Standard and Advanced Demos for learn.cantrill.io courses](https://github.com/acantril/learn-cantrill-io-labs)
* [What is PKI? A Public Key Infrastructure Definitive Guide – Keyfactor](https://www.keyfactor.com/resources/what-is-pki/)
* [Introduction to strongSwan :: strongSwan Documentation](https://docs.strongswan.org/docs/5.9/howtos/introduction.html)
* [Home · Wiki · Kali Linux / kali-purple / Documentation · GitLab](https://gitlab.com/kalilinux/kali-purple/documentation/-/wikis/home)
* [cisagov/Malcolm: Malcolm is a powerful, easily deployable network traffic analysis tool suite for full packet capture artifacts (PCAP files), Zeek logs and Suricata alerts.](https://github.com/cisagov/Malcolm)
* [Supported Protocols | Malcolm](https://cisagov.github.io/Malcolm/docs/protocols.html)
* [Security-Onion-Solutions/securityonion: Security Onion is a free and open platform for threat hunting, enterprise security monitoring, and log management. It includes our own interfaces for alerting, dashboards, hunting, PCAP, and case management. It also includes other tools such as Playbook, osquery, CyberChef, Elasticsearch, Logstash, Kibana, Suricata, and Zeek.](https://github.com/Security-Onion-Solutions/securityonion)
* [facebook/watchman: Watches files and records, or triggers actions, when they change.](https://github.com/facebook/watchman)
* [OWASP Annotated Application Security Verification Standard — OWASP Annotated Application Security Verification Standard 3.0.0 documentation](https://owasp-aasvs.readthedocs.io/en/latest/index.html)
* [Snort - Network Intrusion Detection &amp; Prevention System](https://www.snort.org/)
* [CS253 - Web Security](https://web.stanford.edu/class/cs253/)

## Hardware-Embedded

* [GitHub - axi0mX/ipwndfu: open-source jailbreaking tool for many iOS devices](https://github.com/axi0mX/ipwndfu)
* [Intro to FW reversing ](https://m.youtube.com/watch?v=GIU4yJn2-2A&feature=youtu.be)
* [xairy/linux-kernel-exploitation](https://github.com/xairy/linux-kernel-exploitation)
* [Writing userspace USB drivers for abandoned devices](https://blog.benjojo.co.uk/post/userspace-usb-drivers)
* [Intro to Hardware Reversing: Finding a UART and getting a shell - YouTube](https://m.youtube.com/watch?feature=youtu.be&v=ZmZuKA-Rst0)
* [Pwn the ESP32 Forever: Flash Encryption and Sec. Boot Keys Extraction – LimitedResults](https://limitedresults.com/2019/11/pwn-the-esp32-forever-flash-encryption-and-sec-boot-keys-extraction/)
* [Side-channel attack - Wikipedia](https://en.wikipedia.org/wiki/Side-channel_attack)
* [CacheOut](https://cacheoutattack.com/)
* [Physical unclonable function - Wikipedia](https://en.wikipedia.org/wiki/Physical_unclonable_function)
* [Reverse engineering my router&#39;s firmware with binwalk - \#embeddedbits](https://embeddedbits.org/reverse-engineering-router-firmware-with-binwalk/)
* [PCILeech | Hacker News](https://news.ycombinator.com/item?id=22413235)
* [The Unpatchable Silicon: A Full Break of the Bitstream Encryption of Xilinx 7-Series FPGAs | USENIX](https://www.usenix.org/conference/usenixsecurity20/presentation/ender)
* [Designing Secure Systems on Reconfigurable Hardware](https://sites.cs.ucsb.edu/~sherwood/pubs/TODAES-08-securerecon.pdf)
* [Hardware Security ECE4451 &amp; CSE5451](https://scl.engr.uconn.edu/courses/ece4451/hs.php)
* [FPGA Design Security](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0082-fpga-security-hub.html)
* [Xilinx XAPP780 FPGA IFF Copy Protection Using Dallas Semiconductor/Maxim DS2432 Secure EEPROMs, Application Note](https://www.xilinx.com/support/documentation/application_notes/xapp780.pdf)
* [How to Break Secure Boot on FPGA SoCs through Malicious Hardware](https://eprint.iacr.org/2017/625.pdf)
* [[1912.11523] JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms](https://arxiv.org/abs/1912.11523)
* [Xilinx WP365 Solving Today’s Design Security Concerns, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp365_Solving_Security_Concerns.pdf)
* [daveshah1/prjoxide: Documenting Lattice&#39;s 28nm FPGA parts](https://github.com/daveshah1/prjoxide)
* [How to reverse engineer &amp; patch a Game Boy ROM - YouTube](https://www.youtube.com/watch?v=dQLp5i8oS3Y&feature=emb_logo)
* [Dissecting Pokemon Red Savegame - GameBoy Hax - YouTube](https://www.youtube.com/watch?v=VVbRe7wr3G4&feature=emb_logo)
* [Reading Silicon: How to Reverse Engineer Integrated Circuits - YouTube](https://www.youtube.com/watch?v=aHx-XUA6f9g)
* [Samy Kamkar&#39;s Crash Course in How to Be a Hardware Hacker - YouTube](https://www.youtube.com/watch?v=tlwXmNnXeSY&feature=emb_logo)
* [Hack All The Things: 20 Devices in 45 Minutes - YouTube](https://www.youtube.com/watch?time_continue=1618&v=h5PRvBpLuJs&feature=emb_logo)
* [Row hammer - Wikipedia](https://en.wikipedia.org/wiki/Row_hammer)
* [RAMBleed](https://rambleed.com/docs/20190603-rambleed-web.pdf)
* [How I hacked the Apple AirTags - YouTube](https://m.youtube.com/watch?v=_E0PWQvW-14&feature=youtu.be)
* [Reverse Engineering an Unknown Microcontroller | Hacker News](https://news.ycombinator.com/item?id=27128531)
* [GitHub - emsec/hal: HAL – The Hardware Analyzer](https://github.com/emsec/hal)
* [Clipper chip - Wikipedia](https://en.m.wikipedia.org/wiki/Clipper_chip)
* [Trusted Platform Module - Wikipedia](https://en.wikipedia.org/wiki/Trusted_Platform_Module)
* [O.MG Cable - * to USB-A - Hak5](https://shop.hak5.org/products/o-mg-cable-usb-a)
* [[2105.12266] Wireless Charging Power Side-Channel Attacks](https://arxiv.org/abs/2105.12266)
* [Samy Kamkar - FPGA Glitching &amp; Side Channel Attac…](https://m.youtube.com/watch?v=oGndiX5tvEk&feature=youtu.be)
* [DEF CON 23 - Colin Flynn - Dont Whisper my Chips:…](https://m.youtube.com/watch?v=BHqrA8lzz2o&feature=youtu.be)
* [Hardware Hacking with FPGAs - Day 1 with Dmitry N…](https://m.youtube.com/watch?v=IXuNdWiKR-Y&feature=youtu.be)
* [reblog/0000-defeating-a-laptops-bios-password at master · skysafe/reblog](https://github.com/skysafe/reblog/tree/master/0000-defeating-a-laptops-bios-password)
* [Where to Find the Statement of Volatility for Intel® Core Processors](https://www.intel.com/content/www/us/en/support/articles/000032743/processors/intel-core-processors.html)
* [Hardware Security - Debdeep Mukhopadhyay - IIT KGP - YouTube](https://www.youtube.com/playlist?list=PLQBbcgo55TX-7vygatpMHOOtgflvYtkeZ)
* [Hardware Security: Design, Threats, and Safeguards 1, Mukhopadhyay, Debdeep, Chakraborty, Rajat Subhra, eBook - Amazon.com](https://www.amazon.com/Hardware-Security-Design-Threats-Safeguards-ebook/dp/B00OGLE866)
* [Key Extraction Using Thermal Laser Stimulation](https://d-nb.info/1205121595/34)
* [Key Extraction Using Thermal Laser Stimulation A Case Study on Xilinx Ultrascale FPGAs - YouTube](https://www.youtube.com/watch?v=ZQsruihXc)
* [Sideline SCA](https://eprint.iacr.org/2020/1127.pdf)
* [CPAmap: On the Complexity of Secure FPGA Virtualization, Multi-Tenancy, and Physical Design | IACR Transactions on Cryptographic Hardware and Embedded Systems](https://tches.iacr.org/index.php/TCHES/article/view/8585)
* [platypus SW based SCA on x86](https://platypusattack.com/platypus.pdf)
* [PLATYPUS: With Great Power comes Great Leakage](https://platypusattack.com/)
* [JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms | IACR Transactions on Cryptographic Hardware and Embedded Systems](https://tches.iacr.org/index.php/TCHES/article/view/8587)
* [GitHub - google/hammer-kit](https://github.com/google/hammer-kit)
* [[2108.04575] One Glitch to Rule Them All: Fault Injection Attacks Against AMD&#39;s Secure Encrypted Virtualization](https://arxiv.org/abs/2108.04575)
* [BAM BAM EMFI on Automotive ECU](https://eprint.iacr.org/2020/937.pdf)
* [BAM BAM!! On Reliability of EMFI for in-situ Automotive ECU Attacks – Colin O&#39;Flynn](https://colinoflynn.com/2020/11/bam-bam-on-reliability-of-emfi-for-in-situ-automotive-ecu-attacks/)
* [Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine | IACR Transactions on Cryptographic Hardware and Embedded Systems](https://tches.iacr.org/index.php/TCHES/article/view/8735)
* [CWE - Common Weakness Enumeration](https://cwe.mitre.org/index.html)
* [Learn the architecture: Providing protection for complex software](https://developer.arm.com/documentation/102433/0100/Stack-smashing-and-execution-permissions)
* [A Full Break of Bitstream Encryption of Xilinx 7-Series FPGAs | Maik Ender | Hardwear.io Virtual Con - YouTube](https://www.youtube.com/watch?v=ta_sIolWLmc)
* [Hardware security evaluation of Intel MAX 10 FPGAs | Dr. Sergei Skorobogatov | hardwear.io NL 2019 - YouTube](https://www.youtube.com/watch?v=Ev28MXJdjHE)
* [JackHammer: Rowhammer and Cache Attacks on Heterogeneous FPGA-CPU Platforms | Daniel | Thore | Zane - YouTube](https://www.youtube.com/watch?v=BpocgiNuJKY)
* [Hardwear.io Webinars | Hardware / Embedded Systems Security](https://hardwear.io/webinar/)
* [Starbleed Full break of bitstream encryption on Xilinx 7-series FPGAs](https://www.usenix.org/system/files/sec20-ender.pdf)
* [Zynq Part 4: CVE-2021-44850 // ropcha.in //](https://blog.ropcha.in/part-4-zynq-cve-2021-44850.html)
* [veeral-patel/how-to-secure-anything: How to systematically secure anything: a repository about security engineering](https://github.com/veeral-patel/how-to-secure-anything)
* [Flipper Zero — Portable Multi-tool Device for Geeks](https://flipperzero.one/)
* [FPGAhammer: Remote Voltage Fault Attacks on Shared FPGAs](https://d-nb.info/1205093664/34)
* [Fault Attacks on Embedded Software](https://vtechworks.lib.vt.edu/bitstream/handle/10919/81824/Yuce_B_D_2018.pdf?sequence=1)
* [Analyzing the Fault Injection Sensitivity of Secure Embedded Software](https://dl.acm.org/doi/pdf/10.1145/3063311)
* [Exploring Side-Channel Analysis Targeting FPGA Based RISC-V Architecture](https://kth.diva-portal.org/smash/get/diva2:1633639/FULLTEXT01.pdf)
* [Efficient Elliptic-Curve Cryptography using Curve25519 on Reconfigurable Devices](https://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.711.4078&rep=rep1&type=pdf)
* [Fast, Small, and Area-Time Efficient Architectures for Key-Exchange on Curve25519](https://eprint.iacr.org/2020/797.pdf)
* [xapp1267-encryp-efuse-program.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/xapp1267-encryp-efuse-program)
* [xapp1098-tamper-resist-designs.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/xapp1098-tamper-resist-designs)
* [What is All the FaaS About? - Remote Exploitation of FPGA-as-a-Service Platforms](https://eprint.iacr.org/2021/746.pdf)
* [[2009.13914] SoK: On the Security Challenges and Risks of Multi-Tenant FPGAs in the Cloud](https://arxiv.org/abs/2009.13914)
* [Recent Attacks and Defenses on FPGA-based Systems](http://hardwaresecurity.cn/FPGAsecurity.pdf)
* [ropcha.in // Zynq](https://blog.ropcha.in/)
* [Hertzbleed Attack](https://www.hertzbleed.com/)
* [An Inside Job: Remote Power Analysis Attacks on FPGAs](https://eprint.iacr.org/2018/012.pdf)
* [KULeuven-COSIC/Starlink-FI](https://github.com/KULeuven-COSIC/Starlink-FI)
* [USB Rubber Ducky - Hak5](https://hak5.org/products/usb-rubber-ducky)
* [NSA Releases Series on Protecting DoD Microelectronics From Adversary Influence &gt; National Security Agency/Central Security Service &gt; Press Release View](https://www.nsa.gov/Press-Room/Press-Releases-Statements/Press-Release-View/Article/3239938/nsa-releases-series-on-protecting-dod-microelectronics-from-adversary-influence/)
* [Hardware random number generator - Wikipedia](https://en.wikipedia.org/wiki/Hardware_random_number_generator)
* [Ring oscillator - Wikipedia](https://en.wikipedia.org/wiki/Ring_oscillator)
* [Fast Digital TRNG Based on Metastable Ring Oscillator](https://iacr.org/archive/ches2008/51540162/51540162.pdf)
* [The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators | SpringerLink](https://link.springer.com/chapter/10.1007/978-3-642-04138-9_23)
* [The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators](https://www.cl.cam.ac.uk/~atm26/papers/markettos-ches2009-inject-trng.pdf)
* [wp395-Mitigating-SEUs.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/wp395-Mitigating-SEUs)
* [Hardware Trojans Under a Microscope | by Ryan Cornateanu | Medium](https://ryancor.medium.com/hardware-trojans-under-a-microscope-bf542acbcc29)
* [VoidStar Security LLC](https://voidstarsec.com/)

### RF-SDR-SigInt

* [git-artes/gr-tempest: An implementation of TEMPEST en GNU Radio](https://github.com/git-artes/gr-tempest)
* [Modular Multi-Signal Tracking Pulse Descriptor Word (PDW) Generator with Field Programmable Gate Array (FPGA) Implementation](https://corescholar.libraries.wright.edu/etd_all/1561/)
* [Airpwn](http://airpwn.sourceforge.net/Airpwn.html)
* [Open Source Mobile Communications](https://osmocom.org/)
* [miek/inspectrum: Offline radio signal analyser](https://github.com/miek/inspectrum)
* [jopohl/urh: Universal Radio Hacker: Investigate Wireless Protocols Like A Boss](https://github.com/jopohl/urh)
* [notpike/SDR-Notes: Notes and resorce&#39;s for SDR/Wireless tech](https://github.com/notpike/SDR-Notes)
* [RF Hackers Sanctuary | @wctf](https://rfhackers.com/blog/wireless-basics-class/)
* [Signal Identification Wiki](https://www.sigidwiki.com/wiki/Signal_Identification_Guide)
* [AeroSpace Village – Securing the Skies and beyond](https://aerospacevillage.org/)
* [DEF CON 23 - Wireless Village - Balint Seeber - SIGINT &amp; Blind Signal Analysis w/ GNU Radio &amp; SDR - YouTube](https://www.youtube.com/watch?v=drsgh_PZmJ8)
* [GitHub - fulldecent/system-bus-radio: Transmits A…](https://github.com/fulldecent/system-bus-radio)
* [GitHub - mlaaks/coherent-rtlsdr](https://github.com/mlaaks/coherent-rtlsdr)
* [FragAttacks: Security flaws in all Wi-Fi devices](https://www.fragattacks.com/)
* [Digital radio frequency memory - Wikipedia](https://en.wikipedia.org/wiki/Digital_radio_frequency_memory)
* [Hacking the Wireless World with Software Defined Radio - 2.0 - YouTube](https://www.youtube.com/watch?v=N0p3_ES2dBU)
* [Defcon 21 - All Your RFz Are Belong to Me - Hacking the Wireless World with Software Defined Radio](https://www.youtube.com/watch?v=ZuNOD3XWp4A)
* [Journal of Electromagnetic Dominance (JEDM) - Issue Library](https://www.jed-digital.com/jedm/library/)
* [Software Development | 3dB Labs, Inc.](http://www.3db-labs.com/software-development)
* [Home :: REDHAWK](https://redhawksdr.org/)
* [gnuradio/SigMF: The Signal Metadata Format Specification](https://github.com/gnuradio/SigMF)
* [GRCon16 - Reversing and Implementing the LoRA PHY with SDR, Matt Knight - YouTube](https://www.youtube.com/watch?v=-YNMRZC6v1s)
* [Rapid Radio Reversing - YouTube](https://www.youtube.com/watch?v=8kIxlMIGctc)
* [GRCon16 - Low-Cost SDR Hardware, Mike Ossmann - YouTube](https://www.youtube.com/watch?v=bneYDd6sXYg)
* [GRCon16 - Whole Packet Clock Recovery, Michael Ossmann - YouTube](https://www.youtube.com/watch?v=rQkBDMeODHc&t=1550s)
* [AlexandreRouma/SDRPlusPlus: Cross-Platform SDR Software](https://github.com/AlexandreRouma/SDRPlusPlus)
* [cn0xroot/RFSec-ToolKit: RFSec-ToolKit is a collection of Radio Frequency Communication Protocol Hacktools.无线通信协议相关的工具集，可借助SDR硬件+相关工具对无线通信进行研究。Collect with ♥ by HackSmith](https://github.com/cn0xroot/RFSec-ToolKit)
* [W00t3k/Awesome-Cellular-Hacking: Awesome-Cellular-Hacking](https://github.com/W00t3k/Awesome-Cellular-Hacking)
* [GitHub - ainfosec/FISSURE: The RF and reverse engineering framework for everyone](https://github.com/ainfosec/FISSURE)
* [3dB Labs – SCEPTRE Signal Processing Software](https://3db-labs.com/rf-products/sceptre-signal-processing-software/)
* [Practical Geolocation for Electronic Warfare Using MATLAB 1-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/1-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 1-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/1-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 2-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/2-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 2-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/2-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 2-3](https://us.artechhouse.com/Assets/bkvdo/odo_888/2-3.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 3-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/3-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 3-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/3-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 4-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/4-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 4-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/4-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 5-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/5-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 5-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/5-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 6-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/6-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 6-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/6-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 7-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/7-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 7-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/7-2.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 8-1](https://us.artechhouse.com/Assets/bkvdo/odo_888/8-1.html)
* [Practical Geolocation for Electronic Warfare Using MATLAB 8-2](https://us.artechhouse.com/Assets/bkvdo/odo_888/8-2.html)

#### Hack-a-Sat

* [deptofdefense/hack-a-sat-library: Public library of space documents and tutorials](https://github.com/deptofdefense/hack-a-sat-library)
* [Learn – HAS3](https://hackasat.com/learn/)
* [Players’ Corner – HAS3 – HAS3](https://hackasat.com/players-corner/)
* [deptofdefense/HAS-Qualifier-Challenges: Hack A Sat 2020 Qualifier Challenges](https://github.com/deptofdefense/HAS-Qualifier-Challenges)
* [GitHub - ADDVulcan/ADDVulcan: ADDVulcan satellite hacking solutions for for Hack-A-Sat 2020](https://github.com/ADDVulcan/ADDVulcan)
* [GitHub - solar-wine/writeups: Hack-A-Sat Qualifiers Writeups](https://github.com/solar-wine/writeups)
* [GitHub - cromulencellc/hackasat-final-2020: Open source release of challenges and other code used in the 2020 Hack-a-Sat Final.](https://github.com/cromulencellc/hackasat-final-2020/)
* [GitHub - cromulencellc/hackasat-qualifier-2020: Open source release of challenges and other code used in the 2020 Hack-a-Sat Qualifier.](https://github.com/cromulencellc/hackasat-qualifier-2020/)
* [cromulencellc/hackasat-qualifier-2021: Open source release of challenges and other code used in the Hack-A-Sat 2 Qualifier in 2021.](https://github.com/cromulencellc/hackasat-qualifier-2021)
* [cromulencellc/hackasat-qualifier-2021-techpapers](https://github.com/cromulencellc/hackasat-qualifier-2021-techpapers)
* [Satellite Hacking - DEF CON Forums](https://forum.defcon.org/node/231910)
* [GitHub - daniestevez/gr-satellites: GNU Radio dec…](https://github.com/daniestevez/gr-satellites)
* [AMSAT – The Radio Amateur Satellite Corporation](https://www.amsat.org/)
* [Two-line element set - Wikipedia](https://en.wikipedia.org/wiki/Two-line_element_set)
* [Orbital mechanics - Wikipedia](https://en.wikipedia.org/wiki/Orbital_mechanics)
* [SATELLITE CHASERS](https://www.stinergy.com/satellite-chasers)
* [Space-Track.Org](https://www.space-track.org/documentation)
* [Microsoft Word - Space-Track Handbook for Operators 20200828-draft (1)](https://www.space-track.org/documents/Spacetrack_Handbook_for_Operators.pdf)
* [Ground System Architectures Workshop](https://gsaw.org/)
* [Space Parts Working Group (SPWG) | The Aerospace Corporation](https://aerospace.org/events/spwg)
* [Microelectronics Reliability and Qualification Workshop (MRQW) | The Aerospace Corporation](https://aerospace.org/MRQW)
* [ESA - The use of reprogrammable FPGAs in space](https://www.esa.int/Enabling_Support/Space_Engineering_Technology/Microelectronics/The_use_of_reprogrammable_FPGAs_in_space)
* [BSIDES CPT 2019 - Hacking satellites with Softwar…](https://m.youtube.com/watch?v=gMwciWchQ&feature=youtu.be)
* [How to Pull Images from Satellites in Orbit (NOAA 15,18,19 and METEOR M2) - YouTube](https://www.youtube.com/watch?v=cjClTnZ4Xh4)
* [Home - DIFI Consortium](https://dificonsortium.org/)
* [| ](https://h3geo.org/)
* [Capture the Signal (CTS)](https://github.com/capturethesignal)
* [General Mission Analysis Tool (GMAT) v.R2016a(GSC-17177-1) | NASA Software Catalog](https://software.nasa.gov/software/GSC-17177-1)
* [Daniel Estévez – Scientific &amp; Technical Amateur Radio — Home of EA4GPZ / M0HXM](https://destevez.net/)
* [altillimity/SatDump: A generic satellite data processing software.](https://github.com/altillimity/SatDump)
* [kscottz/PythonFromSpace: Python Examples for Remote Sensing](https://github.com/kscottz/PythonFromSpace)
* [Satpy’s Documentation](https://satpy.readthedocs.io/en/latest/)
* [csete/gpredict: Gpredict satellite tracking application](https://github.com/csete/gpredict)
* [Geostationary, Molniya, Tundra, Polar &amp; Sun Synch…](https://m.youtube.com/watch?v=PZAkiXNJIqc&feature=youtu.be)
* [chrieke/awesome-satellite-imagery-datasets: 🛰️ List of satellite image training datasets with annotations for computer vision and deep learning](https://github.com/chrieke/awesome-satellite-imagery-datasets)
* [Hacking Iridium Satellites With Iridium Toolkit -…](https://m.youtube.com/watch?v=usCJtuvXfPg&feature=youtu.be)
* [GitHub - muccc/gr-iridium: Iridium burst detector…](https://github.com/muccc/gr-iridium)
* [GitHub - muccc/iridium-toolkit: A set of tools to…](https://github.com/muccc/iridium-toolkit)
* [DEF CON Safe Mode - James Pavur - Whispers Among…](https://m.youtube.com/watch?v=ku0Q_Wey4K0&feature=youtu.be)
* [cbassa/strf: Radio Frequency Satellite Tracking](https://github.com/cbassa/strf)
* [Hack-a-Sat: Kepler 2 GEO, Solving for Propulsion w/Python - YouTube](https://www.youtube.com/watch?v=EVfChDSxP6Y)
* [Hack-a-Sat: Fiddlin&#39; John Carson (Orbital Principles) - YouTube](https://www.youtube.com/watch?v=pCVMD9igU)
* [deptofdefense/hack-aviation-library: A collection of learning resources for budding aviation security researchers](https://github.com/deptofdefense/hack-aviation-library)
* [AGI: Systems Tool Kit (STK)](https://www.agi.com/products/stk)
* [NASA 42 Spacecraft Simulator download | SourceForge.net](https://sourceforge.net/projects/fortytwospacecraftsimulation/)
* [SatNOGS Network - Home](https://network.satnogs.org/)
* [AcubeSAT · GitLab](https://gitlab.com/acubesat)
* [SatBeams - Home](https://www.satbeams.com/)
* [DEF CON 23 - Colby Moore - Spread Spectrum Satcom Hacking - YouTube](https://www.youtube.com/watch?v=2aBXpho5b7w)
* [My Other Camera is in Space | GOES-15,16,17 and H…](https://m.youtube.com/watch?v=jGWFg7EDnyY&feature=youtu.be)
* [Nyan Sat - Satellite Communications Challenge - Chapter 0](https://nyan-sat.com/chapter0.html)
* [Select Textbooks on my Shelf \#1 - Astrodynamics Edition](https://gereshes.com/2022/07/24/select-textbooks-on-my-shelf-1-astrodynamics-edition/)
* [orbitalindex/awesome-space: 🛰️🚀A list of awesome space-related packages and resources maintained by The Orbital Index](https://github.com/orbitalindex/awesome-space)
* [PyCubed](https://pycubed.org/)
* [altillimity/X-Band-Decoders: A few projects aimed at decoding various X-Band satellites](https://github.com/altillimity/X-Band-Decoders)
* [GitHub - deptofdefense/dc30-space-jam: Resources and demos from the DEFCON 30 Brief &quot;Space Jam: Exploring Radio Frequency Attacks in Outer Space&quot; by James Pavur](https://github.com/deptofdefense/dc30-space-jam)
* [GitHub - deptofdefense/satellite-jamming-simulator: A simple simulator for modeling earth-to-space RFI attacks. Demonstrated at DEFCON 30.](https://github.com/deptofdefense/satellite-jamming-simulator)
* [GitHub - shashwatak/satellite-js: Modular set of functions for SGP4 and SDP4 propagation of TLEs.](https://github.com/shashwatak/satellite-js)
* [GitHub - deptofdefense/dds-at-HTC5.0: Public database of DDS events at Hack The Capitol](https://github.com/deptofdefense/dds-at-HTC5.0)
* [SatNOGS – Open Source global network of satellite ground-stations](https://satnogs.org/)
* [CubeSatShop.com - One-stop webshop for CubeSats &amp; Nanosats](https://www.cubesatshop.com/)
* [NASA Small Spacecraft Systems Virtual Institute](https://www.nasa.gov/smallsat-institute)
* [GitHub - giswqs/python-geospatial: A collection of Python packages for geospatial analysis with binder-ready notebook examples](https://github.com/giswqs/python-geospatial)
* [Detecting Changes in Sentinel-1 Imagery (Part 1)  |  Google Earth Engine  |  Google Developers](https://developers.google.com/earth-engine/tutorials/community/detecting-changes-in-sentinel-1-imagery-pt-1)
* [SkyFi: Explore](https://app.skyfi.com/explore)
* [SpyMeSat Web](https://www.spymesat.com/web/#/Home)
* [SatDump](https://www.satdump.org/)

## Pentest

* [Metasploit | Penetration Testing Software, Pen Testing Security | Metasploit](https://www.metasploit.com/)
* [Metasploit Unleashed - Free Online Ethical Hacking Course](https://www.offensive-security.com/metasploit-unleashed/)
* [Kali Linux | Penetration Testing and Ethical Hacking Linux Distribution](https://www.kali.org/)
* [Kali Linux :: Pearson VUE](https://home.pearsonvue.com/kali)
* [Introduction to Kali Linux Revealed](https://kali.training/lessons/introduction/)
* [https://kali.training/downloads/Kali-Linux-Revealed-1st-edition.pdf](https://kali.training/downloads/Kali-Linux-Revealed-1st-edition.pdf)
* [cloudflare/flan: A pretty sweet vulnerability scanner](https://github.com/cloudflare/flan)
* [vulhub/vulhub: Pre-Built Vulnerable Environments Based on Docker-Compose](https://github.com/vulhub/vulhub)
* [Home Page | Pentoo](https://www.pentoo.ch/)
* [Scapy](https://scapy.net/)
* [OverTheWire: Wargames](https://overthewire.org/wargames/)
* [GitHub - Grazfather/pwndock: A pwning environment, now on docker!](https://github.com/Grazfather/pwndock)
* [The Art of Linux Kernel Rootkits - tmpout](https://tmpout.sh/4/10.html)
* [Linux Rootkits Part 1: Introduction and Workflow :: TheXcellerator](https://xcellerator.github.io/posts/linux_rootkits_01/)
* [rmusser01/Infosec_Reference: An Information Security Reference That Doesn&#39;t Suck; https://rmusser.net/git/admin-2/Infosec_Reference for non-MS Git hosted version.](https://github.com/rmusser01/Infosec_Reference)
* [.:: Phrack Magazine ::.](http://phrack.org/)
* [Magazine Files ≈ Packet Storm](https://packetstormsecurity.com/files/tags/magazine)
* [T E X T F I L E S D O T C O M](http://www.textfiles.com/)
* [International Journal of PoC‖GTFO](https://www.sultanik.com/pocorgtfo/)
* [GitHub - skerkour/black-hat-rust: Applied offensi…](https://github.com/skerkour/black-hat-rust)
* [brannondorsey/wifi-cracking: Crack WPA/WPA2 Wi-Fi Routers with Airodump-ng and Aircrack-ng/Hashcat](https://github.com/brannondorsey/wifi-cracking)
* [yaoyumeng/adore-ng: linux rootkit adapted for 2.6 and 3.x](https://github.com/yaoyumeng/adore-ng)
* [Infosec Training &amp; Penetration Testing | Offensive Security](https://www.offensive-security.com/)
* [danielmiessler/SecLists: SecLists is the security tester&#39;s companion. It&#39;s a collection of multiple types of lists used during security assessments, collected in one place. List types include usernames, passwords, URLs, sensitive data patterns, fuzzing payloads, web shells, and many more.](https://github.com/danielmiessler/SecLists)
* [apsdehal/awesome-ctf: A curated list of CTF frameworks, libraries, resources and softwares](https://github.com/apsdehal/awesome-ctf)
* [Hack The Box: Hacking Training For The Best | Individuals &amp; Companies](https://www.hackthebox.com/)
* [The Art of Mac Malware - TAOMM: Volume I: Analysis](https://taomm.org/vol1/read.html)
* [README - Pentester&#39;s Promiscuous Notebook](https://ppn.snovvcrash.rocks/)
* [GitHub - kyleavery/AceLdr: Cobalt Strike UDRL for memory scanner evasion.](https://github.com/kyleavery/AceLdr)
* [GitHub - ytisf/theZoo: A repository of LIVE malwares for your own joy and pleasure. theZoo is a project created to make the possibility of malware analysis open and available to the public.](https://github.com/ytisf/theZoo)
* [GitHub - ncorbuk/Python-Ransomware: Python Ransomware Tutorial - YouTube tutorial explaining code + showcasing the ransomware with victim/target roles](https://github.com/ncorbuk/Python-Ransomware)
* [GitHub - Patriklop/malware_showcase: Understand the nature of malicious software with practical examples in Python.](https://github.com/Patriklop/malware_showcase)
* [Z4nzu/hackingtool: ALL IN ONE Hacking Tool For Hackers](https://github.com/Z4nzu/hackingtool)
* [MITRE ATT&amp;CK®](https://attack.mitre.org/)
* [CWE - Common Weakness Enumeration](https://cwe.mitre.org/)
* [CAPEC - Common Attack Pattern Enumeration and Classification (CAPEC™)](https://capec.mitre.org/)
* [Kali Tools | Kali Linux Tools](https://www.kali.org/tools/)
* [minimaxir/big-list-of-naughty-strings: The Big List of Naughty Strings is a list of strings which have a high probability of causing issues when used as user-input data.](https://github.com/minimaxir/big-list-of-naughty-strings)
* [Getting Started with Exploit Development](https://dayzerosec.com/blog/2021/02/02/getting-started.html)
* [pwn.college](https://pwn.college/)
* [ROP Emporium](https://ropemporium.com/)
* [Exploit Education :: Andrew Griffiths&#39; Exploit Education](https://exploit.education/)
* [Exploit Database - Exploits for Penetration Testers, Researchers, and Ethical Hackers](https://www.exploit-db.com/)

## Reversing

* [Reverse Engineering for Everyone](https://0xinfection.github.io/reversing/)
* [OpenSecurityTraining2 - Learning Paths](https://ost2.fyi/Learning%20Paths.html)
* [CS6038/CS5138 Malware Analysis, UC by ckane](https://class.malware.re/)
* [GitHub - 0xZ0F/Z0FCourse_ReverseEngineering: Reverse engineering course by Z0F. Focuses on x64 Windows.](https://github.com/0xZ0F/Z0FCourse_ReverseEngineering)
* [crackmes.one](https://crackmes.one)
* [NationalSecurityAgency/ghidra: Ghidra is a software reverse engineering (SRE) framework](https://github.com/NationalSecurityAgency/ghidra)
* [Reverse engineering with \#Ghidra: Breaking an embedded firmware encryption scheme - YouTube](https://www.youtube.com/watch?v=4urMITJKQQs&feature=emb_logo)
* [Ghidra](https://ghidra-sre.org/)
* [Ghidra quickstart &amp; tutorial: Solving a simple crackme - YouTube](https://www.youtube.com/watch?v=fTGTnrgjuGA)
* [GitHub - zackelia/ghidra-dark: Dark theme installer for Ghidra](https://github.com/zackelia/ghidra-dark)
* [tmpout/awesome-elf](https://github.com/tmpout/awesome-elf)
* [G-3PO: A Protocol Droid for Ghidra | by Olivia Lucca Fraser | Tenable TechBlog | Dec, 2022 | Medium](https://medium.com/tenable-techblog/g-3po-a-protocol-droid-for-ghidra-4b46fa72f1ff)
* [ghidra/GhidraDocs/GhidraClass/Debugger at master · NationalSecurityAgency/ghidra · GitHub](https://github.com/NationalSecurityAgency/ghidra/tree/master/GhidraDocs/GhidraClass/Debugger)
* [Fuzzing - Wikipedia](https://en.wikipedia.org/wiki/Fuzzing)
* [google/oss-fuzz: OSS-Fuzz - continuous fuzzing of open source software.](https://github.com/google/oss-fuzz)
* [GitHub - WerWolv/ImHex: A Hex Editor for Reverse…](https://github.com/WerWolv/ImHex)
* [Nightmare - Nightmare](https://guyinatuxedo.github.io/)
* [Kayzaks/HackingNeuralNetworks: A small course on exploiting and defending neural networks](https://github.com/Kayzaks/HackingNeuralNetworks)
* [GOT and PLT for pwning. · System Overlord](https://systemoverlord.com/2017/03/19/got-and-plt-for-pwning.html)
* [0x00 - Introduction to Windows Kernel Exploitation](https://wetw0rk.github.io/posts/0x00-introduction-to-windows-kernel-exploitation/)
* [huettenhain/dhrake: The Delphi Hand Rake](https://github.com/huettenhain/dhrake)
* [xoreaxeaxeax (domas)](https://github.com/xoreaxeaxeax)
* [Introduction - Rust Fuzz Book](https://rust-fuzz.github.io/book/)
* [googleprojectzero/weggli: weggli is a fast and robust semantic search tool for C and C++ codebases. It is designed to help security researchers identify interesting functionality in large codebases.](https://github.com/googleprojectzero/weggli)
* [Cutter](https://cutter.re/)
* [Rizin](https://rizin.re/)
* [An opinionated guide on how to reverse engineer software, part 1 | Margin Research](https://margin.re/media/an-opinionated-guide-on-how-to-reverse-engineer-software-part-1.aspx)
* [www.textfiles.com/piracy/CRACKING/howtocrk.txt](http://www.textfiles.com/piracy/CRACKING/howtocrk.txt)
* [aca400.htm: +HCU Academy: Reverse engineering Essays (300-400)](https://www.darkridge.com/~jpr5/mirror/fravia.org/aca400.htm)
* [Becoming a full-stack reverse-engineer - YouTube](https://www.youtube.com/watch?v=9vKG8-TnawY)
* [LiveOverflow - YouTube](https://www.youtube.com/channel/UClcE-kVhqyiHCcjYwcpfj9w)
* [stacksmashing - YouTube](https://www.youtube.com/channel/UC3S8vxwRfqLBdIhgRlDRVzw)
* [Guided Hacking - YouTube](https://www.youtube.com/c/GuidedHacking)
* [Stephen Chapman - YouTube](https://www.youtube.com/c/StephenChapman/featured)
* [gamehackingacademy](https://gamehacking.academy/GameHackingAcademy.pdf)
* [The Fuzzing Book](https://www.fuzzingbook.org/)
* [ReFirmLabs/binwalk: Firmware Analysis Tool](https://github.com/ReFirmLabs/binwalk)
* [BinaryAnalysisPlatform/bap: Binary Analysis Platform](https://github.com/BinaryAnalysisPlatform/bap)
* [angr](https://angr.io/)
* [Low-Level Software Security for Compiler Developers](https://llsoftsec.github.io/llsoftsecbook/)

# study

* [watson/awesome-computer-history: An Awesome List of computer history videos, documentaries and related folklore](https://github.com/watson/awesome-computer-history)
* [Productivity Isn’t About Time Management. It’s About Attention Management. - The New York Times](https://www.nytimes.com/2019/03/28/smarter-living/productivity-isnt-about-time-management-its-about-attention-management.html)
* [Philip Guo - Research Design Patterns](http://www.pgbovine.net/research-design-patterns.htm)
* [How To Ask Questions The Smart Way](http://www.catb.org/esr/faqs/smart-questions.html)
* [How to Remember Anything You Really Want to Remember, Backed by Science | Inc.com](https://www.inc.com/jeff-haden/how-to-remember-anything-you-really-want-to-remember-backed-by-science.html)
* [Open-source tool that uses simple textual descriptions to draw beautiful UML diagrams.](http://plantuml.com/)
* [The Simple Genius of Checklists, from B-17 to the Apollo Missions | Inside Nuclino](https://blog.nuclino.com/the-simple-genius-of-checklists-from-b-17-to-the-apollo-missions)
* [Learn How to Type Faster. 20 Touch Typing Tips and Techniques — Ratatype](https://www.ratatype.com/learn/)
* [What is Inbox Zero? - Definition from WhatIs.com](https://whatis.techtarget.com/definition/inbox-zero)
* [John Locke’s Method for Common-Place Books (1685) – The Public Domain Review](https://publicdomainreview.org/collections/john-lockes-method-for-common-place-books-1685/)
* [What nobody tells you about documentation - Blog - Divio](https://www.divio.com/blog/documentation/)
* [The ‘law’ that explains why you can&#39;t get anything done - BBC Worklife](https://www.bbc.com/worklife/article/20191107-the-law-that-explains-why-you-cant-get-anything-done)
* [How can I extract the values of data plotted in a graph which is available in pdf form?](https://www.google.com/amp/s/www.researchgate.net/post/How_can_I_extract_the_values_of_data_plotted_in_a_graph_which_is_available_in_pdf_form/amp)
* [reveal.js – The HTML Presentation Framework](https://revealjs.com/#/)
* [Anki - powerful, intelligent flashcards](https://apps.ankiweb.net/)
* [Box breathing: How to do it, benefits, and tips](https://www.medicalnewstoday.com/articles/321805.php#the-box-breathing-method)
* [Why I Keep a Research Blog](http://gregorygundersen.com/blog/2020/01/12/why-research-blog/)
* [3 tricks to start working despite not feeling like it](https://www.deprocrastination.co/blog/3-tricks-to-start-working-despite-not-feeling-like-it)
* [SMART Goals - Time Management Training From MindTools.com](https://www.mindtools.com/pages/article/smart-goals.htm)
* [Why procrastination is about managing emotions, not time - BBC Worklife](https://www.bbc.com/worklife/article/20200121-why-procrastination-is-about-managing-emotions-not-time)
* [InvisibleUp - Articles - Why I Procrastinate](https://invisibleup.com/articles/27/)
* [How To Take Smart Notes: 10 Principles to Revolutionize Your Note-Taking and Writing | Praxis](https://praxis.fortelabs.co/how-to-take-smart-notes/)
* [Spaced Repetition for Efficient Learning - Gwern.net](https://www.gwern.net/Spaced-repetition)
* [Cultivate the Skill of Undivided Attention, or “Deep Work” – Letters To A New Developer](https://letterstoanewdeveloper.com/2019/12/19/cultivate-the-skill-of-undivided-attention-or-deep-work/)
* [Getting Things Done (GTD) by David Allen - Animated Book Summary And Review - YouTube](https://www.youtube.com/watch?v=gCswMsONkwY)
* [Tools for better thinking | Untools](https://untools.co/)
* [Teaching Talk: Helping Students Who Procrastinate (Tim Pychyl) - YouTube](https://www.youtube.com/watch?v=mhFQA998WiA)

## LaTeX/Writing

* [Overleaf IEEE LaTeX Org and Templates](https://www.overleaf.com/org/ieee)
* [What Is The Morning Writing Effect? - Gwern.net](https://www.gwern.net/Morning-writing)
* [connorferster/handcalcs: Python library for converting Python calculations into rendered latex.](https://github.com/connorferster/handcalcs)
* [Mathpix Snip](https://mathpix.com/)
* [LaTeX/Mathematics - Wikibooks, open books for an open world](https://en.wikibooks.org/wiki/LaTeX/Mathematics#List_of_mathematical_symbols)
* [How I&#39;m able to take notes in mathematics lectures using LaTeX and Vim | Gilles Castel](https://castel.dev/post/lecture-notes-1/)
* [LaTeX Search: Find LaTeX commands](https://latex.guide/)
* [A Complete Guide on Writing LaTeX with Vimtex in Neovim - jdhao&#39;s blog](https://jdhao.github.io/2019/03/26/nvim_latex_write_preview/)
* [Vimtex tool for working Vim, tex and Zathura](https://wikimatze.de/vimtex-the-perfect-tool-for-working-with-tex-and-vim/)
* [From Hemingway to Haruki Murakami – Great Writers’ Tips About Working From Home](https://getpocket.com/explore/item/from-hemingway-to-haruki-murakami-great-writers-tips-about-working-from-home)
* [Writing Math Equations in Jupyter Notebook: A Naive Introduction | by Abhay Shukla | Analytics Vidhya | Medium](https://medium.com/analytics-vidhya/writing-math-equations-in-jupyter-notebook-a-naive-introduction-a5ce87b9a214)
* [A Guide to Writing Mathematics](https://web.cs.ucdavis.edu/~amenta/w10/writingman.pdf)
* [How To Write Mathematics- Halmos](https://www.mathematik.uni-marburg.de/~agricola/material/halmos.pdf)
* [Online text to diagram tools (2020) | Hacker News](https://news.ycombinator.com/item?id=26778294)
* [Writing books is not really a good idea | Hacker News](https://news.ycombinator.com/item?id=27106055)
* [Writing a Programming Book in 2021 | Hacker News](https://news.ycombinator.com/item?id=27129518)
* [Books with Jupyter](https://jupyterbook.org/intro.html)
* [How I Motivate Myself to Write - The Pragmatic Engineer](https://blog.pragmaticengineer.com/writing-motivation/)
* [If You Are Not Writing, You Are Not Thinking](https://coffeeandjunk.com/writing-thinking/)
* [Write for Us! | No Starch Press](https://nostarch.com/writeforus)
* [Writing for Engineers](https://www.heinrichhartmann.com/posts/writing/)
* [Render mathematical expressions in Markdown | GitHub Changelog](https://github.blog/changelog/2022-05-19-render-mathematical-expressions-in-markdown/)
* [If you&#39;re not just making slow progress but literally unable to make a single bi... | Hacker News](https://news.ycombinator.com/item?id=34449984)
* [GitHub - lukas-blecher/LaTeX-OCR: pix2tex: Using a ViT to convert images of equations into LaTeX code.](https://github.com/lukas-blecher/LaTeX-OCR)

## Studying-Reading
* [HOW TO STUDY](https://www.cse.buffalo.edu//~rapaport/howtostudy.html)
* [The Benjamin Franklin Method of Reading Programming Books | Path-Sensitive](http://www.pathsensitive.com/2018/01/the-benjamin-franklin-method-of-reading.html)
* [Marginalia and Why You Should Write in Your Books](https://blog.bookstellyouwhy.com/marginalia-and-why-you-should-write-in-your-books)
* [I Was Wrong About Speed Reading: Here are the Facts | Scott H Young](https://www.scotthyoung.com/blog/2015/01/19/speed-reading-redo/)
* [Art of Memory | Improve Your Memory With Free Brain Training Games and Software](https://artofmemory.com/)
* [How To Learn Stuff Quickly](https://www.joshwcomeau.com/blog/how-to-learn-stuff-quickly/)
* [How to Read a Textbook | Cuesta College | San Luis Obispo, Paso Robles, Arroyo Grande](https://www.cuesta.edu/student/resources/ssc/study_guides/reading_comp/305_read_text.html)
* [How to Read a Paper](http://ccr.sigcomm.org/online/files/p83-keshavA.pdf)

# digital

## Computer-Arch

* [Computer System Engineering | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-033-computer-system-engineering-spring-2018/)
* [Spring 2015 -- Computer Architecture Lectures -- Carnegie Mellon - YouTube](https://www.youtube.com/playlist?list=PL5PHm2jkkXmi5CxxI7b3JCL1TWybTDtKq)
* [Microprocessor Design - Wikibooks, open books for an open world](https://en.wikibooks.org/wiki/Microprocessor_Design)
* [Why is it faster to process a sorted array than an unsorted array? - Stack Overflow](https://stackoverflow.com/questions/11227809/why-is-it-faster-to-process-a-sorted-array-than-an-unsorted-array)
* [Modern Microprocessors - A 90-Minute Guide!](http://www.lighterra.com/papers/modernmicroprocessors/)
* [bob.cs.sonoma.edu/IntroCompOrg-x64/book.html](http://bob.cs.sonoma.edu/IntroCompOrg-x64/book.html)
* [media.ccc.de - Inside the AMD Microcode ROM](https://media.ccc.de/v/35c3-9614-inside_the_amd_microcode_rom#t=47)
* [Branch predictor - Wikipedia](https://en.wikipedia.org/wiki/Branch_predictor)
* [A Superscalar Out-of-Order x86 Soft Processor for FPGA](https://tspace.library.utoronto.ca/bitstream/1807/80713/1/Wong_Henry_T_201711_PhD_thesis.pdf)
* [The Amazing \$1 Microcontroller - Jay Carlson](https://jaycarlson.net/microcontrollers/)
* [Exploring How Cache Memory Really Works](https://pikuma.com/blog/understanding-computer-cache)
* [Content-addressable memory - Wikipedia](https://en.m.wikipedia.org/wiki/Content-addressable_memory)
* [ECC memory - Wikipedia](https://en.wikipedia.org/wiki/ECC_memory)
* [Network on a chip - Wikipedia](https://en.wikipedia.org/wiki/Network_on_a_chip)
* [gem5: The gem5 simulator system](http://www.gem5.org/)
* [Understanding Performance of PCI Express Systems White Paper (WP350)](https://www.xilinx.com/support/documentation/white_papers/wp350.pdf)
* [EmbeddedRelated.com - All You Can Eat Embedded Systems](https://www.embeddedrelated.com/)
* [Expanded Main Page - OSDev Wiki](https://wiki.osdev.org/Expanded_Main_Page)
* [Operating System Engineering | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-828-operating-system-engineering-fall-2012/index.htm)
* [MESI protocol - Wikipedia](https://en.wikipedia.org/wiki/MESI_protocol)
* [CS161: Course Syllabus (Spring 2017)](http://www.eecs.harvard.edu/~cs161/syllabus.html)
* [CS162 — Spring 2019](https://inst.eecs.berkeley.edu/~cs162/sp19/)
* [The Ultimate Game Boy Talk (33c3) - YouTube](https://www.youtube.com/watch?v=HyzD8pNlpwI)
* [A history of NVidia Stream Multiprocessor](http://fabiensanglard.net/cuda/index.html)
* [Floating Point Visually Explained](http://fabiensanglard.net/floating_point_visually_explained/index.html)
* [NVIDIA GPU Architectures](http://download.nvidia.com/developer/cuda/seminar/TDCI_Arch.pdf)
* [Instruction-level parallelism - Wikipedia](https://en.wikipedia.org/wiki/Instruction-level_parallelism)
* [computer science - What is relation between Status register and Control register? - Stack Overflow](https://stackoverflow.com/questions/41452392/what-is-relation-between-status-register-and-control-register)
* [SIMD &lt; SIMT &lt; SMT: parallelism in NVIDIA GPUs](http://yosefk.com/blog/simd-simt-smt-parallelism-in-nvidia-gpus.html)
* [8086history.pdf](https://stevemorse.org/8086history/8086history.pdf)
* [virtualbox - What is IOMMU and will it improve my VM performance? - Ask Ubuntu](https://askubuntu.com/questions/85776/what-is-iommu-and-will-it-improve-my-vm-performance)
* [Input–output memory management unit - Wikipedia](https://en.wikipedia.org/wiki/Input%E2%80%93output_memory_management_unit)
* [Reservation station - Wikipedia](https://en.m.wikipedia.org/wiki/Reservation_station)
* [Tomasulo algorithm - Wikipedia](https://en.m.wikipedia.org/wiki/Tomasulo_algorithm)
* [Re-order buffer - Wikipedia](https://en.m.wikipedia.org/wiki/Re-order_buffer)
* [schedule [18-447 Introduction to Computer Architecture – Spring 2015]](http://www.archive.ece.cmu.edu/~ece447/s15/doku.php?id=schedule)
* [schedule [Computer Architecture - Fall 2019]](https://safari.ethz.ch/architecture/fall2019/doku.php?id=schedule)
* [Visual6502 Remixed](https://floooh.github.io/visual6502remix/)
* [MMU gang wars: the TLB drive-by shootdown | Fast. Faster. Freak](https://bitcharmer.blogspot.com/2020/05/t_84.html)
* [Understanding PCIe Configuration for Maximum Performance](https://community.mellanox.com/s/article/understanding-pcie-configuration-for-maximum-performance)
* [WikiChip](https://en.wikichip.org/wiki/WikiChip)
* [Transputer - Wikipedia](https://en.wikipedia.org/wiki/Transputer)
* [Great Microprocessors of the Past and Present (V 13.4.0)](http://www.cpushack.com/CPU/cpu7.html)
* [Memory Bandwidth Napkin Math](https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/)
* [Microsoft PowerPoint - compute-in-memory-architectures.pptx](https://www3.nd.edu/~kogge/courses/cse40462-VLSI-fa18/www/Public/Lectures/compute-in-memory-architectures.pdf)
* [ASIP Designer](https://www.synopsys.com/dw/ipdir.php?ds=asip-designer)
* [Exploring FPGA Graphics | Project F](https://projectf.io/posts/fpga-graphics/)
* [skiphansen/VerilogBoy: A Pi emulating a GameBoy sounds cheap. What about an FPGA?](https://github.com/skiphansen/VerilogBoy)
* [Storage Knowledge Center | SNIA](https://www.snia.org/forums/cmsi/knowledge)
* [HyperX Cloud II Pro Wired Gaming Headset Black/Gunmetal KHX-HSCP-GM - Best Buy](https://www.bestbuy.com/site/hyperx-cloud-ii-pro-wired-gaming-headset-black-gunmetal/4505204.p?skuId=4505204)
* [Out-of-order execution - Wikipedia](https://en.wikipedia.org/wiki/Out-of-order_execution)
* [070-Systolic-Processors.pdf](http://web.cecs.pdx.edu/~mperkows/CLASS_VHDL_99/070-Systolic-Processors.pdf)
* [Direct memory access - Wikipedia](https://en.wikipedia.org/wiki/Direct_memory_access#Principles)
* [CoreLink DMA-330 DMA Controller Technical Reference Manual](https://developer.arm.com/documentation/ddi0424/d/programmers-model/register-summary?lang=en)
* [Cache coherence - Wikipedia](https://en.m.wikipedia.org/wiki/Cache_coherence)
* [Lockless algorithms for mere mortals [LWN.net]](https://lwn.net/SubscriberLink/827180/a1c1305686bfea67/)
* [AXI DMA v7.1 LogiCORE IP Product Guide](https://docs.xilinx.com/r/en-US/pg021_axi_dma/AXI-DMA-v7.1-LogiCORE-IP-Product-Guide)
* [AXI Multichannel Direct Memory Access v1.1 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_mcdma/v1_1/pg288-axi-mcdma.pdf)
* [ARM architecture - Wikipedia](https://en.wikipedia.org/wiki/ARM_architecture)
* [Introduction to GPU architecture](http://haifux.org/lectures/267/Introduction-to-GPUs.pdf)
* [virtual memory - What problem does cache coloring solve? - Computer Science Stack Exchange](https://cs.stackexchange.com/questions/32294/what-problem-does-cache-coloring-solve)
* [Cache coloring - Wikipedia](https://en.wikipedia.org/wiki/Cache_coloring)
* [Cache coloring (Linus Torvalds)](https://www.yarchive.net/comp/linux/cache_coloring.html)
* [Interrupt coalescing - Wikipedia](https://en.m.wikipedia.org/wiki/Interrupt_coalescing)
* [Interrupt coalescing](https://www.ibm.com/support/knowledgecenter/ssw_aix_72/performance/interrupt_coal.html)
* [Advanced System-on-Chip Design Lecture Notes | Hacker News](https://news.ycombinator.com/item?id=25057889)
* [6.004 Computation Structures RISC-V](https://6004.mit.edu/web/fall20/resources/sp20)
* [ARM Cortex-A72 fetch and branch processing | Sand, software and sound](http://sandsoftwaresound.net/arm-cortex-a72-fetch-and-branch-processing/)
* [rajesh-s/computer-engineering-resources: A curated list of Computer Engineering resources](https://github.com/rajesh-s/computer-engineering-resources)
* [Cache replacement policies - Wikipedia](https://en.wikipedia.org/wiki/Cache_replacement_policies)
* [Page replacement algorithm - Wikipedia](https://en.wikipedia.org/wiki/Page_replacement_algorithm)
* [iCE40 FPGA: Can it run DOOM ? You bet it can ! - YouTube](https://www.youtube.com/watch?v=3ZBAZ5QoCAk&feature=emb_logo)
* [USB 3.0 – A Cost Effective High Bandwidth Solution for FPGA Host Interface | Numato Lab Help Center](https://numato.com/kb/usb-3-0-a-cost-effective-high-bandwidth-solution-for-fpga-host-interface/)
* [Dynamic Random Access Memory (DRAM). Part 1: Memory Cell Arrays - YouTube](https://www.youtube.com/watch?v=I-9XWtdW_Co)
* [Computer Science - YouTube](https://www.youtube.com/channel/UCSX3MR0gnKDxyXAyljWzm0Q)
* [Cache (computing) - Wikipedia](https://en.wikipedia.org/wiki/Cache_(computing))
* [CPU cache - Wikipedia](https://en.wikipedia.org/wiki/CPU_cache)
* [SIMD - Wikipedia](https://en.wikipedia.org/wiki/SIMD)
* [Template:Computer bus - Wikipedia](https://en.wikipedia.org/wiki/Template:Computer_bus)
* [Branch predictor: How many &quot;if&quot;s are too many? Including x86 and M1 benchmarks!](https://blog.cloudflare.com/branch-predictor/)
* [Department of Computer Science and Technology: Capability Hardware Enhanced RISC Instructions (CHERI)](https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/)
* [Multiple buffering - Wikipedia](https://en.wikipedia.org/wiki/Multiple_buffering)
* [What&#39;s up with these 3-cent microcontrollers? - Jay Carlson](https://jaycarlson.net/2019/09/06/whats-up-with-these-3-cent-microcontrollers/)
* [VPX - Wikipedia](https://en.wikipedia.org/wiki/VPX)
* [Macro-Operation Fusion (MOP Fusion) - WikiChip](https://en.wikichip.org/wiki/macro-operation_fusion)
* [docs / videos / slides – Mill Computing, Inc](https://millcomputing.com/docs/)
* [To reinvent the processor. A detailed, critical, technical essay… | by Veedrac | Medium](https://medium.com/@veedrac/to-reinvent-the-processor-671139a4a034)
* [Digital Design and Computer Architecture](http://pages.hmc.edu/harris/ddca/)
* [18-447_introduction_to_computer_architecture - James C. Hoe](http://users.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_introduction_to_computer_architecture)
* [MRISC32: An open 32-bit RISC/Vector ISA](https://mrisc32.bitsnbites.eu/)

## DSP-Algorithms

* [The Art of FPGA Design Season 2 - Digital Signa... | element14 | FPGA Group](https://www.element14.com/community/groups/fpga-group/blog/2020/10/20/the-art-of-fpga-design-season-2-digital-signal-processing-from-algorithm-to-fpga-bitstream)
* [Spectral Audio Signal Processing - JOS](https://ccrma.stanford.edu/~jos/sasp/)
* [Digital Library - Arithmetic Cores](http://www.secs.oakland.edu/~llamocca/arithcores.html)
* [theseus-cores: open source FPGA cores for DSP](https://github.com/theseus-cores/theseus-cores)
* [Shameless self-promotion](http://www.secs.oakland.edu/~llamocca/Publications.html)
* [LPCV - Low Power Computer Vision](https://lpcv.ai/2020CVPR/image-track)
* [Marcos Vinicius Silva Oliveira / sorting · GitLab](https://gitlab.cern.ch/msilvaol/sorting)
* [CEP/hdl_cores at master · mit-ll/CEP](https://github.com/mit-ll/CEP/tree/master/hdl_cores)
* [Racing the Beam Ray Tracer | Electronics etc…](https://tomverbeure.github.io/rtl/2018/11/26/Racing-the-Beam-Ray-Tracer.html)
* [The Collaboration for Astronomy Signal Processing and Electronics Research](https://casper.berkeley.edu/)
* [FPGA Radar Signal Processor](http://www.andraka.com/files/wxradar.pdf)
* [Scalable Floating-Point Matrix Inversion Design Using Vivado High-Level Synthesis (XAPP1317)](https://www.xilinx.com/support/documentation/application_notes/xapp1317-scalable-matrix-inverse-hls.pdf)
* [BKM algorithm - Wikipedia](https://en.m.wikipedia.org/wiki/BKM_algorithm)
* [UltraScale Architecture DSP Slice User Guide](https://www.xilinx.com/support/documentation/user_guides/ug579-ultrascale-dsp.pdf)
* [https://github.com/newhouseb/alldigitalradio](https://github.com/newhouseb/alldigitalradio)
* [Files · master · Projects / TDC core · Open Hardware Repository](https://ohwr.org/project/tdc-core/tree/master)
* [[1902.01961] Faster Remainder by Direct Computation: Applications to Compilers and Software Libraries](https://arxiv.org/abs/1902.01961)
* [UCSB ArchLab](https://www.arch.cs.ucsb.edu/)
* [GitHub - alexforencich/verilog-dsp: Verilog digital signal processing components](https://github.com/alexforencich/verilog-dsp)
* [Digital Signal Labs](http://www.digitalsignallabs.com/papers.htm)
* [How to compare resource usage between mathematical operations in Verilog? : FPGA](https://www.reddit.com/r/FPGA/comments/pthq13/how_to_compare_resource_usage_between/)
* [A Tiny and Platform-Independent True Random Number Generator for any FPGA. : FPGA](https://www.reddit.com/r/FPGA/comments/qzaoyk/a_tiny_and_platformindependent_true_random_number/)
* [pulp-platform/fpnew: Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.](https://github.com/pulp-platform/fpnew)
* [Kastner Research Group](https://github.com/KastnerRG)
* [Parallel Programming for FPGAs | Kastner Research Group](https://kastner.ucsd.edu/hlsbook/)
* [Token bucket - Wikipedia](https://en.wikipedia.org/wiki/Token_bucket)
* [Leaky bucket - Wikipedia](https://en.wikipedia.org/wiki/Leaky_bucket)
* [Ttl/fmcw3: Two RX-channel 6 GHz FMCW radar design files](https://github.com/Ttl/fmcw3)
* [On finding the average of two unsigned integers without overflow - The Old New Thing](https://devblogs.microsoft.com/oldnewthing/20220207-00/?p=106223)
* [PoC/src/arith at master · VLSI-EDA/PoC](https://github.com/VLSI-EDA/PoC/tree/master/src/arith)
* [How to Debug a DSP algorithm](https://zipcpu.com/dsp/2017/07/24/dsp-debugging.html)
* [MicroZed Chronicles: Single Instruction Multiple Data with the DSP48 - Hackster.io](https://www.hackster.io/news/microzed-chronicles-single-instruction-multiple-data-with-the-dsp48-63c21c039305)
* [pulp-platform/ara: The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V&#39;s CVA6 core](https://github.com/pulp-platform/ara)
* [Overview • Versal ACAP DSP Engine Architecture Manual (AM004) • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/Versal-ACAP-DSP-Engine-Architecture-Manual-AM004)
* [EEC 281 - VLSI Digital Signal Processing](https://www.ece.ucdavis.edu/~bbaas/281/)
* [Maia SDR – Daniel Estévez](https://destevez.net/2023/02/maia-sdr/)
* [GitHub - casper-astro/mlib_devel](https://github.com/casper-astro/mlib_devel)
* [Lecture Notes | Communication System Design | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/6-973-communication-system-design-spring-2006/pages/lecture-notes/)
* [&gt; I hoped that it would make sense to install certain instructions on your fpga ... | Hacker News](https://news.ycombinator.com/item?id=37768472)
* [leoeltipo/rfsoc4x2_public: Example projects for RFSoC 4x2 board](https://github.com/leoeltipo/rfsoc4x2_public)

### Arithmetic
* [Efficient Multiplication and Division Using MSP430 MCUs](https://www.ti.com/lit/an/slaa329a/slaa329a.pdf)
* [Chapter 13: Bit Level Arithmetic Architectures](https://ece.umn.edu/users/parhi/SLIDES/chap13.pdf)
* [Multiplierless Multiple Constant Multiplication](https://spiral.ece.cmu.edu/pub-spiral/pubfile/synth_28.pdf)
* [Spiral Multiplier Block Generator](https://spiral.ece.cmu.edu/mcm/gen.html)
* [GitHub - catkira/complex_multiplier: HDL code for a complex multiplier with AXI stream Interface](https://github.com/catkira/complex_multiplier)
* [tomverbeure/math: SpinalHDL Hardware Math Library](https://github.com/tomverbeure/math)
* [Complex Multiplier v6.0 LogiCORE IP Product Guide (PG104)](https://www.xilinx.com/support/documentation/ip_documentation/cmpy/v6_0/pg104-cmpy.pdf)
* [Methods of computing square roots - Wikipedia](https://en.m.wikipedia.org/wiki/Methods_of_computing_square_roots)
* [Fast Inverse Square Root](https://timmmm.github.io/fast-inverse-square-root/)
* [Xilinx WP277 Expanding Dedicated Multipliers white paper](https://www.xilinx.com/support/documentation/white_papers/wp277.pdf)
* [Arithmetic Circuits: FPGAs ASICs and Embedded Systems](http://www.arithmetic-circuits.org/)
* [Use a LUT for transcedentals -&gt; Re: No divide IP for Verilog? Really? - Community Forums](https://forums.xilinx.com/t5/AI-Engine-DSP-IP-and-Tools/No-divide-IP-for-Verilog-Really/m-p/377187/highlight/true#M8242)
* [How to Implement Division in VHDL - Surf-VHDL](https://surf-vhdl.com/how-to-implement-division-in-vhdl/)
* [Solved: Re: VHDl code help (divide by 4) - Community Forums](https://forums.xilinx.com/t5/General-Technical-Discussion/VHDl-code-help-divide-by-4/m-p/389097/highlight/true#M16269)
* [Fast Inverse Square Root — A Quake III Algorithm…](https://m.youtube.com/watch?v=p8u_k2LIZyo&feature=youtu.be)
* [Multiplication algorithm - Wikipedia](https://en.wikipedia.org/wiki/Multiplication_algorithm)
* [Division algorithm - Wikipedia](https://en.wikipedia.org/wiki/Division_algorithm)
* [Bit Twiddling Hacks](http://graphics.stanford.edu/~seander/bithacks.html)
* [Designing a RISC-V CPU in VHDL, Part 21: Multi-cy…](http://labs.domipheus.com/blog/designing-a-risc-v-cpu-in-vhdl-part-21-multi-cycle-execute-for-multiply-and-divide/)
* [Conquer the Divide - Hardware Descriptions](https://hardwaredescriptions.com/conquer-the-divide/)
* [Wallace tree - Wikipedia](https://en.wikipedia.org/wiki/Wallace_tree)
* [Square Root in Verilog | Project F - FPGA Development](https://projectf.io/posts/square-root-in-verilog/)
* [Multiplication with FPGA DSPs | Project F - FPGA Development](https://projectf.io/posts/multiplication-fpga-dsps/)
* [Division in Verilog | Project F - FPGA Development](https://projectf.io/posts/division-in-verilog/)
* [algorithm - What is the fastest way to perform hardware division of an integer by a fixed constant? - Stack Overflow](https://stackoverflow.com/questions/24785804/what-is-the-fastest-way-to-perform-hardware-division-of-an-integer-by-a-fixed-co)
* [fpga - Arithmetic Division in Verilog - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/163565/arithmetic-division-in-verilog)
* [Divider Generator v5.1 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/div_gen/v5_1/pg151-div-gen.pdf)
* [Bit growth in FPGA arithmetic](https://zipcpu.com/dsp/2017/07/21/bit-growth.html)
* [Fast hardware division : FPGA](https://www.reddit.com/r/FPGA/comments/u49xi8/fast_hardware_division/)
* [Computing Fixed-Point Square Roots and Their Reciprocals Using Goldschmidt Algorithm - Michael Morris](https://www.fpgarelated.com/showarticle/1347.php)
* [vhdl - How to use the Xilinx Division IP Core - Stack Overflow](https://stackoverflow.com/questions/41241377/how-to-use-the-xilinx-division-ip-core)
* [Exploring multiplication structures at RTL level for UltraScale+ FPGAs | LinkedIn](https://www.linkedin.com/pulse/exploring-multiplication-structures-rtl-level-fpgas-stefanazzi-t0ajc/)
* [Computing the Logarithm Base 2 | Beyond Circuits](https://www.beyond-circuits.com/wordpress/2015/10/computing-the-logarithm-base-2/)
* [Linear interpolation and lookup tables (C) | Electronics Forum (Circuits, Projects and Microcontrollers)](https://www.electro-tech-online.com/threads/linear-interpolation-and-lookup-tables-c.147507/)

### CNN-ML-Matrix/Array
* [Hardware for Deep Learning. Part 1: Introduction | by Grigory Sapunov | Intento](https://blog.inten.to/hardware-for-deep-learning-current-state-and-trends-51c01ebbb6dc)
* [[1904.04421] FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge](https://arxiv.org/abs/1904.04421)
* [FINN | finn](https://xilinx.github.io/finn/)
* [[1903.06697] Graph Processing on FPGAs: Taxonomy, Survey, Challenges](https://arxiv.org/abs/1903.06697)
* [Design and FPGA Implementation of Systolic Array Architecture for Matrix Multiplication](https://pdfs.semanticscholar.org/803f/79c4ffd2584dcf30649f4862ddde0a3e3398.pdf)
* [General-purpose systolic arrays - Computer](http://home.engineering.iastate.edu/~zambreno/classes/cpre583/documents/JohHur93A.pdf)
* [An in-depth look at Google’s first Tensor Processing Unit (TPU) | Google Cloud Blog](https://cloud.google.com/blog/products/gcp/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)
* [Case Study on the Google TPU and GDDR5 from Hot Chips 29](https://www.servethehome.com/case-study-google-tpu-gddr5-hot-chips-29/)
* [Stanford Seminar - Petascale Deep Learning on a Single Chip - YouTube](https://www.youtube.com/watch?v=4nSn0JhZX18&feature=youtu.be)
* [Xilinx AI Engines and Their Applications (WP506)](https://www.xilinx.com/support/documentation/white_papers/wp506-ai-engine.pdf)
* [8-Bit Dot-Product Acceleration White Paper (WP487)](https://www.xilinx.com/support/documentation/white_papers/wp487-int8-acceleration.pdf)
* [Deep Learning with INT8 Optimization on Xilinx Devices](https://www.xilinx.com/support/documentation/white_papers/wp486-deep-learning-int8.pdf)
* [Accelerating DNNs with Xilinx Alveo Accelerator Cards (WP504)](https://www.xilinx.com/support/documentation/white_papers/wp504-accel-dnns.pdf)
* [Versal, the First Adaptive Compute Acceleration Platform (ACAP) (WP505)](https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf)
* [A General Neural Network Hardware Architecture on FPGA](https://arxiv.org/pdf/1711.05860.pdf)
* [deep-learning-for-signal-white-paper.pdf](https://www.mathworks.com/content/dam/mathworks/white-paper/gated/deep-learning-for-signal-white-paper.pdf)
* [FPGA Acceleration of Convolutional Neural Networks - BittWare FPGA Acceleration](https://www.bittware.com/resources/cnn/)
* [[1911.05289] The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design](https://arxiv.org/abs/1911.05289)
* [AVX-512 Vector Neural Network Instructions (VNNI) - x86 - WikiChip](https://en.wikichip.org/wiki/x86/avx512vnni)
* [GitHub - Xilinx/ml-suite: Getting Started with Xilinx ML Suite](https://github.com/Xilinx/ml-suite)
* [Systolic array - Wikipedia](https://en.wikipedia.org/wiki/Systolic_array)
* [doonny/PipeCNN: An OpenCL-based FPGA Accelerator for Convolutional Neural Networks](https://github.com/doonny/PipeCNN)
* [FPGA Acceleration of Matrix Multiplication for Neural Networks](https://www.xilinx.com/support/documentation/application_notes/xapp1332-neural-networks.pdf)
* [jofrfu/tinyTPU: Implementation of a Tensor Processing Unit for embedded systems and the IoT.](https://github.com/jofrfu/tinyTPU)
* [hsharma35/dnnweaver2: Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.](https://github.com/hsharma35/dnnweaver2)
* [Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL: Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.](https://github.com/Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL)
* [FloyedShen/mnist_hls: Lenet for MNIST handwritten digit recognition using Vivado hls tool](https://github.com/FloyedShen/mnist_hls)
* [vctrop/shapelet_distance_hardware_accelerator: Implementation and verification of the accelerator proposed in the paper &quot;Hardware Accelerator for Shapelet Distance Computation in Time-Series Classification&quot;, from May 2020](https://github.com/vctrop/shapelet_distance_hardware_accelerator)
* [Hardware for Deep Learning | Prof. Adam Teman](https://www.eng.biu.ac.il/temanad/hardware-for-deep-learning/)
* [wp-01281-harnessing-numerical-flexibility-for-deep-learning-on-fpgas.pdf](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01281-harnessing-numerical-flexibility-for-deep-learning-on-fpgas.pdf)
* [An in-depth look at Google’s first Tensor Processing Unit (TPU) | Google Cloud Blog](https://cloud.google.com/blog/products/ai-machine-learning/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)
* [Rectifier (neural networks) - Wikipedia](https://en.wikipedia.org/wiki/Rectifier_(neural_networks))
* [GitHub - UCSBarchlab/OpenTPU: A open source reimplementation of Google&#39;s Tensor Processing Unit (TPU).](https://github.com/UCSBarchlab/OpenTPU)
* [Ten Lessons from Three Generations Shaped Google&#39;s TPUv4i: Industrial Product](https://conferences.computer.org/iscapub/pdfs/ISCA2021-4ghucdBnCWYB7ES2Pe4YdT/333300a001/333300a001.pdf)
* [AI Hardware Summit 2021](https://aihardwaresummit.com/events/ai-hardware-summit)
* [fengbintu/Neural-Networks-on-Silicon: This is originally a collection of papers on neural network accelerators. Now it&#39;s more like my selection of research on deep learning and computer architecture.](https://github.com/fengbintu/Neural-Networks-on-Silicon)
* [ZhishengWang/Embedded-Neural-Network: collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning](https://github.com/ZhishengWang/Embedded-Neural-Network)
* [GitHub - nvdla/hw: RTL, Cmodel, and testbench for NVDLA](https://github.com/nvdla/hw)
* [thedatabusdotio/fpga-ml-accelerator: This repository hosts the code for an FPGA based accelerator for convolutional neural networks](https://github.com/thedatabusdotio/fpga-ml-accelerator)
* [The CFU Playground: Accelerate ML models on FPGAs — CFU-Playground documentation](https://cfu-playground.readthedocs.io/en/latest/)
* [NVIDIA Deep Learning Accelerator](http://nvdla.org/)
* [htqin/awesome-model-quantization: A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.](https://github.com/htqin/awesome-model-quantization)
* [Tensil](https://www.tensil.ai/)
* [Tensil tutorial for PYNQ Z1 - K155LA3](https://k155la3.blog/2022/03/13/tensil-tutorial-for-pynq-z1/)
* [spcl/gemm_hls: Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.](https://github.com/spcl/gemm_hls)
* [fpgasystems/spooNN: FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)](https://github.com/fpgasystems/spooNN)
* [[2307.01415] Matrix Multiplication Using Only Add…](https://arxiv.org/abs/2307.01415)

### FFT-Transforms

* [FFTW Home Page](http://www.fftw.org/)
* [MATHEMATICS OF THE DISCRETE FOURIER TRANSFORM (DFT) WITH AUDIO APPLICATIONS SECOND EDITION](https://ccrma.stanford.edu/~jos/mdft/)
* [mborgerding/kissfft - a Fast Fourier Transform (FFT) library that tries to Keep it Simple, Stupid](https://github.com/mborgerding/kissfft)
* [DTolm/VkFFT: Vulkan Fast Fourier Transform library](https://github.com/DTolm/VkFFT)
* [High Performance Discrete Fourier Transforms on Graphics Processors](https://mc.stanford.edu/cgi-bin/images/7/75/SC08_FFT_on_GPUs.pdf)
* [cuFFT — Pyculib 1.0.1 documentation](https://pyculib.readthedocs.io/en/latest/cufft.html)
* [benreynwar/htfft: a high throughput FFT implementation](https://github.com/benreynwar/htfft)
* [exact_fft_measurements.pdf](https://kluedo.ub.rptu.de/frontdoor/deliver/index/docId/4293/file/exact_fft_measurements.pdf)
* [matlab - Why does an fftshift in the time domain give a different result compared to the frequency domain? - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/10383/why-does-an-fftshift-in-the-time-domain-give-a-different-result-compared-to-the/10385#10385)
* [GENERATING HIGH PERFORMANCE PRUNED FFT IMPLEMENTATIONS](https://users.ece.cmu.edu/~franzf/papers/icassp09.pdf)
* [Short Vector FFTs](https://users.ece.cmu.edu/~franzf/papers/msc-franchetti.pdf)
* [Cooley–Tukey FFT algorithm - Wikipedia](https://en.wikipedia.org/wiki/Cooley%E2%80%93Tukey_FFT_algorithm)
* [Fast Fourier Transform v9.1 LogiCORE IP Product Guide • PG109 Fast Fourier Transform LogiCORE IP Product Guide • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/pg109-xfft)
* [mattvenn/fpga-fft: sliding DFT for FPGA, targetting Lattice ICE40 1k](https://github.com/mattvenn/fpga-fft)
* [FPGA_SFFT_Feb2013](https://groups.csail.mit.edu/netmit/sFFT/FPGA_SFFT_Feb2013.pdf)
* [FPGAFFTExample.ps](http://web.mit.edu/6.111/www/f2017/handouts/FFTtutorial121102.pdf)
* [Fast Fourier Transform v9.1 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/xfft/v9_1/pg109-xfft.pdf)
* [Fast Fourier Transform on FPGA: Design Choices and Evaluation](https://users.ece.cmu.edu/~franzf/papers/fpga07poster-1.pdf)
* [iFFT as fast as possible! : FPGA](https://www.reddit.com/r/FPGA/comments/piv75n/ifft_as_fast_as_possible/)
* [Discrete Fourier Transform v4.1 LogiCORE IP Product Guide (PG106)](https://www.xilinx.com/support/documentation/ip_documentation/dft/v4_1/pg106-dft.pdf)
* [GitHub - talonmyburgh/casper_dspdevel: VHDL development of the CASPER FFT for use in the CASPER toolflow.](https://github.com/talonmyburgh/casper_dspdevel)
* [Fast Convolution replacement for FIR Matched Filter](https://en.wikipedia.org/wiki/Convolution#:~:text=The%20most%20common%20fast%20convolution,then%20performing%20an%20inverse%20FFT.)
* [jhshi/openofdm: Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.](https://github.com/jhshi/openofdm)
* [Cheap Spectral Estimation](https://zipcpu.com/dsp/2020/03/17/cheap-spectra.html)
* [An Open Source Pipelined FFT Generator](https://zipcpu.com/dsp/2018/10/02/fft.html)
* [FFT - Dillon Engineering](https://www.dilloneng.com/fft.html)
* [ZipCPU/dblclockfft: A configurable C++ generator of pipelined Verilog FFT cores](https://github.com/ZipCPU/dblclockfft)
* [SPIRAL Project: Home Page](http://www.spiral.net/index.html)
* [GitHub - jontio/JFFT: Yes really, a simpler FFT.](https://github.com/jontio/JFFT)
* [fourier transform - Fastest implementation of fft in C++? - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/24375/fastest-implementation-of-fft-in-c/56626#56626)
* [GitHub - owocomm-0/fpga-fft: A highly optimized streaming FFT core based on Bailey&#39;s 4-step large FFT algorithm](https://github.com/owocomm-0/fpga-fft)
* [Fourier Transforms (scipy.fft) — SciPy v1.12.0 Manual](https://docs.scipy.org/doc/scipy/tutorial/fft.html)
* [phip1611/spectrum-analyzer: An easy to use and fast no_std library (with alloc) to get the frequency spectrum of a digital signal (e.g. audio) using FFT.](https://github.com/phip1611/spectrum-analyzer)

### Filter-Conditioning

* [Quick Start on Control Loops with Python- GRCon24](https://events.gnuradio.org/event/24/contributions/599/)
  + https://www.youtube.com/watch?v=RxQWk1PjJLQ
* [Fast Track to Designing FIR Filters with Python- GRCon24](https://events.gnuradio.org/event/24/contributions/598/)
  + https://www.youtube.com/watch?v=tnIo6hjpVi0
+ [Dan Boschen MATLAB file exchange](https://www.mathworks.com/matlabcentral/profile/authors/985441)
* [Multirate Signal Processing for Communication Systems, Second Edition - MATLAB SW link](https://www.riverpublishers.com/book_details.php?book_id=788)
* [GitHub - catkira/CIC: HDL code for a complex multiplier with AXI stream interface](https://github.com/catkira/CIC)
* [Chisel/FIRRTL: Home](https://www.chisel-lang.org/)
* [Xilinx WP330 Infinite Impulse Response Filter Structures in Xilinx FPGAs, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp330.pdf)
* [FIR filter design for complex signal - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/33933/fir-filter-design-for-complex-signal)
* [AN 455: Understanding CIC Compensation Filters](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an455.pdf)
* [Maximally Decimated Polyphase Channelizer Help - DSP related](https://www.dsprelated.com/thread/17276/maximally-decimated-polyphase-channelizer-help)
* [Use of DFT for Decimating Channelizers](https://dsp.stackexchange.com/questions/87697/use-of-dft-for-decimating-channelizers)
* [Shared-multiplier polyphase FIR filter - Markus Nentwig](https://www.dsprelated.com/showarticle/198.php)
* [Understanding the concept of Polyphase Filters](https://www.dsprelated.com/thread/7758/understanding-the-concept-of-polyphase-filters)
* [Understanding spectra in polyphase filter banks](https://dsp.stackexchange.com/questions/42998/understanding-spectra-in-polyphase-filter-banks)
* [Polyphase Decimation Filter parallel inputs](https://dsp.stackexchange.com/questions/83922/polyphase-decimation-filter-parallel-inputs)
* [pjvalla/pfb_channelizer_gen](https://github.com/pjvalla/pfb_channelizer_gen)
* [Implementation of a Quadrature Mirror Filter Bank on an SRC reconfigurable computer for real-time signal processing](https://core.ac.uk/download/pdf/36696376.pdf)
* [Solved: Complex FIR in FIR Compiler 7.2 - Community Forums](https://forums.xilinx.com/t5/AI-Engine-DSP-IP-and-Tools/Complex-FIR-in-FIR-Compiler-7-2/td-p/771344)
* [FPGA and DSP ep. 3: Halfband FIR Filters - YouTube](https://www.youtube.com/watch?v=5M_iB79-aSI)
* [Implementation of single pole filter without DSP slices. : FPGA](https://www.reddit.com/r/FPGA/comments/r0hevw/implementation_of_single_pole_filter_without_dsp/)
* [Microsoft PowerPoint - cic_2_1.ppt](http://www.ee.scu.edu/classes/2005fall/elen226/cic_2_1.pdf)
* [Transposed Form FIR Filters (KCM) xapp219.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/xapp219)
* [AN118: Improving ADC Resolution by Oversampling and Averaging](https://www.silabs.com/documents/public/application-notes/an118.pdf)
* [ZipCPU/interpolation: Digital Interpolation Techniques Applied to Digital Signal Processing](https://github.com/ZipCPU/interpolation/)
* [EttusResearch/rfnoc-pfb-channelizer: RFNoC out-of-tree module for a channelizer](https://github.com/EttusResearch/rfnoc-pfb-channelizer)
* [GRCon17 - Real-Time Channelization Using RFNoC Infrastructure - Philip Vallance - YouTube](https://www.youtube.com/watch?v=DVBgLuzUlRQ)
* [Digital differential analyzer - Wikipedia](https://en.wikipedia.org/wiki/Digital_differential_analyzer)
* [filters - Why is a linear phase important? - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/31726/why-is-a-linear-phase-important/31732#31732)
* [Optimizing the Half-band Filters in Multistage Decimation and Interpolation - Rick Lyons](https://www.dsprelated.com/showarticle/903.php)
* [sampling - Parallel processing of FIR filter multiple samples per clock cycle - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/87745/parallel-processing-of-fir-filter-multiple-samples-per-clock-cycle)
* [finite impulse response - Parallel decimating FIR - Signal Processing Stack Exchange](https://dsp.stackexchange.com/questions/82233/parallel-decimating-fir)
* [I attempted to design an FIR FILTER in systemverilog. It has a changeable coefficients with a update signal. I’d love your comments reviewing mine, and suggestions to improve. : FPGA](https://www.reddit.com/r/FPGA/comments/10u6t3m/i_attempted_to_design_an_fir_filter_in/)
* [FIR Filter Architectures for FPGAs and ASICs - MATLAB &amp; Simulink](https://www.mathworks.com/help/dsphdl/ug/hdl-filter-architectures.html)
* [Multiplierless Half-band Filters and Hilbert Transformers - Neil Robertson](https://www.dsprelated.com/showarticle/1585.php)
* [Implementing a DC remover filter on FPGA | controlpaths.com](https://www.controlpaths.com/2023/12/09/dc-remover-fpga/)
* [Fractional Delay Farrow Filter](https://www.dsprelated.com/blogimages/JosefHoffmann/Farrow_Filter.pdf)
* [dsprelated.com/freebooks/filters/](https://www.dsprelated.com/freebooks/filters/)
* [Why an FIR Filter Should Have an Odd Length](https://www.wavewalkerdsp.com/2021/12/29/why-an-fir-filter-should-have-an-odd-length/)
* [Cascaded Integrator Comb (CIC) Filters - A Staircase of DSP | Wireless Pi](https://wirelesspi.com/cascaded-integrator-comb-cic-filters-a-staircase-of-dsp/)
* [Introduction to Digital Filters with Audio Applications](https://ccrma.stanford.edu/~jos/filters/)

### FXP/floating-point

* [Large error when using fixed point number for calculation in FPGA : FPGA](https://www.reddit.com/r/FPGA/comments/jv89ur/large_error_when_using_fixed_point_number_for/)
* [A Fixed-Point Introduction by Example - Christopher Felton](https://www.dsprelated.com/showarticle/139.php)
* [Half-precision floating-point format - Wikipedia](https://en.wikipedia.org/wiki/Half-precision_floating-point_format)
* [Fixed-Point Arithmetic: An Introduction](http://www.digitalsignallabs.com/fp.pdf)
* [ghdl/fixed_generic_pkg-body.vhdl at master · ghdl/ghdl](https://github.com/ghdl/ghdl/blob/master/libraries/ieee2008/fixed_generic_pkg-body.vhdl)
* [Dealing With Fixed Point Fractions - Mike](https://www.fpgarelated.com/showarticle/904.php)
* [Fixed and Floating Point Packages - Jim Lewis](http://klabs.org/mapld05/presento/189_lewis_p.pdf)
* [Fixed-point arithmetic - Wikipedia](https://en.wikipedia.org/wiki/Fixed-point_arithmetic)
* [Fixed-Point Made Easy for FPGA Programming - YouTube](https://www.youtube.com/watch?v=cZK-AN19isc)
* [A floating-point to FXP Conversion Method for Audio](http://alumni.media.mit.edu/~mihir/documents/mihir_flp2fxp.pdf)
* [floating-point-to-fixed.pdf](https://www.eecs.umich.edu/courses/eecs373/readings/floating-point-to-fixed.pdf)
* [bfloat16 floating-point format - Wikipedia](https://en.m.wikipedia.org/wiki/Bfloat16_floating-point_format)
* [freecores/verilog_fixed_point_math_library: Fixed Point Math Library for Verilog](https://github.com/freecores/verilog_fixed_point_math_library)
* [Converting algorithm from floating to fixed point. : FPGA](https://www.reddit.com/r/FPGA/comments/u8tyfw/converting_algorithm_from_floating_to_fixed_point/)
* [[2204.06256] Fast Arbitrary Precision Floating Point on FPGA](https://arxiv.org/abs/2204.06256)
* [taneroksuz/riscv-sfpu: IEEE 754 standard floating point unit fpu single precision verilog vhdl riscv](https://github.com/taneroksuz/riscv-sfpu)
* [taneroksuz/riscv-fpu: IEEE 754 standard floating point unit fpu single double precision verilog vhdl riscv](https://github.com/taneroksuz/riscv-fpu)
* [Overview :: FPU :: OpenCores](https://opencores.org/projects/fpu100)
* [Floating-Point Operator v7.1 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/floating_point/v7_1/pg060-floating-point.pdf)
* [Reduce Power and Cost by Converting from Floating Point to Fixed Point (WP491)](https://www.xilinx.com/support/documentation/white_papers/wp491-floating-to-fixed-point.pdf)

## General_Logic/FPGA/CPLD HW

* [Overview | Arduino Lesson 3. RGB LEDs | Adafruit Learning System](https://learn.adafruit.com/adafruit-arduino-lesson-3-rgb-leds?view=all)
* [Karnaugh map - Wikipedia](https://en.wikipedia.org/wiki/Karnaugh_map)
* [Think Local, Not Global Resets](https://docs.xilinx.com/v/u/en-US/wp272)
* [HDL Coding Practices to Accelerate Design Performance](https://www.xilinx.com/support/documentation/white_papers/wp231.pdf)
* [OutputLogic.com](http://outputlogic.com/)
* [https://www.xilinx.com/support/documentation/application_notes/xapp522-mux-design-techniques.pdf](https://www.xilinx.com/support/documentation/application_notes/xapp522-mux-design-techniques.pdf)
* [https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug872_largefpga.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug872_largefpga.pdf)
* [Demystifying Resets: Synchronous, Asynchronous oth... - Community Forums](https://forums.xilinx.com/t5/Adaptable-Advantage-Blog/Demystifying-Resets-Synchronous-Asynchronous-other-Design/ba-p/882252)
* [https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf](https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf)
* [https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf](https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf)
* [Process corners - Wikipedia](https://en.wikipedia.org/wiki/Process_corners)
* [Control Apps w/CPLDs](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01146-control-path-apps.pdf)
* [Field-programmable analog array - Wikipedia](https://en.wikipedia.org/wiki/Field-programmable_analog_array)
* [Complex programmable logic device - Wikipedia](https://en.wikipedia.org/wiki/Complex_programmable_logic_device)
* [EECS 150 Spring 2002: Design Techniques and Components for Digital Systems](http://www-inst.eecs.berkeley.edu/~cs150/sp02/)
* [Quine–McCluskey algorithm - Wikipedia](https://en.m.wikipedia.org/wiki/Quine%E2%80%93McCluskey_algorithm)
* [Vivado 2019.1 - Logic Synthesis](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0018-vivado-synthesis-hub.html)
* [How I Write FSMs in RTL | Electronics etc…](https://tomverbeure.github.io/2020/05/01/How-I-Write-FSMs-in-RTL.html)
* [Flip-flop (electronics) - Wikipedia](https://en.wikipedia.org/wiki/Flip-flop_(electronics))
* [Espresso heuristic logic minimizer - Wikipedia](https://en.wikipedia.org/wiki/Espresso_heuristic_logic_minimizer)
* [FPGA-101: Introduction to FPGAs, Learn the Basics](https://www.nandland.com/articles/fpga-101-fpgas-for-beginners.html)
* [Home | efabless.com](https://www.efabless.com/)
* [Simulation and Synthesis Techniques for Asynchronous FIFO Design](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf)
* [Microsoft Word - CummingsSNUG2002SJ_FIFO2_rev1_2.doc](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO2.pdf)
* [State Machine Coding Styles for Synthesis](http://www.sunburst-design.com/papers/CummingsSNUG1998SJ_FSM.pdf)
* [Inferring true dual-port, dual-clock RAMs in Xilinx and Altera FPGAs | danstrother.com](https://danstrother.com/2010/09/11/inferring-rams-in-fpgas/)
* [Std vs FWFT FIFO Timing](https://www.xilinx.com/support/documentation/user_guides/ug573-ultrascale-memory-resources.pdf#page=73)
* [Content Addressable Memory (CAM)](http://www.asic-world.com/examples/verilog/cam.html#Content_Addressable_Memory_(CAM))
* [Processor System Reset Module v5.0 LogiCORE IP Product Guide (PG164)](https://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset/v5_0/pg164-proc-sys-reset.pdf)
* [Vivado Design Suite User Guide: Synthesis](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug901-vivado-synthesis.pdf)
* [CHIPSoverview Sept212016ProposerDay.pdf](https://www.darpa.mil/attachments/CHIPSoverview%20Sept212016ProposerDay.pdf)
* [Posh Open Source Hardware](https://www.darpa.mil/program/posh-open-source-hardware)
* [Software Defined Hardware](https://www.darpa.mil/program/software-defined-hardware)
* [Xilinx WP370 Reducing Switching Power with Intelligent Clock Gating, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp370_Intelligent_Clock_Gating.pdf)
* [Xilinx WP249 SPI-4.2 Dynamic Phase Alignment, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp249.pdf)
* [Xilinx WP335 Creative Uses of Block RAM, White Paper](https://www.xilinx.com/support/documentation/white_papers/wp335.pdf)
* [Xilinx WP271 Saving Costs with the SRL16E White Paper](https://www.xilinx.com/support/documentation/white_papers/wp271.pdf)
* [Xilinx WP274 Multiplexer Selection, white paper](https://www.xilinx.com/support/documentation/white_papers/wp274.pdf)
* [Low Power System Design Techniques Using FPGAs | EE Times](https://www.eetimes.com/low-power-system-design-techniques-using-fpgas/#)
* [AN 401: Low Power Design Techniques](https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/an/an401.pdf)
* [An Overview of Low-Power Techniques for Field-Programmable Gate Arrays](http://www.doc.ic.ac.uk/~wl/papers/08/ahs08jl.pdf)
* [HDL Design Methods for Low-Power Implementation](https://www.design-reuse.com/articles/20775/hdl-design-low-power.html)
* [KnowHow - Technical Resource for Hardware Design and Verification Languages](https://www.doulos.com/knowhow/)
* [GitHub - google/skywater-pdk: Open source process design kit for usage with SkyWater Technology Foundry&#39;s 130nm node.](https://github.com/google/skywater-pdk)
* [Watchdog timer - Wikipedia](https://en.wikipedia.org/wiki/Watchdog_timer)
* [Hitchhiker&#39;s Guide to the WaveDrom](https://wavedrom.com/tutorial.html)
* [Home - Logic - eewiki](https://www.digikey.com/eewiki/display/LOGIC/Home)
* [Reverse-engineering the first FPGA chip, the XC2064](http://www.righto.com/2020/09/reverse-engineering-first-fpga-chip.html)
* [https://www.xilinx.com/support/documentation/white_papers/wp221.pdf](https://www.xilinx.com/support/documentation/white_papers/wp221.pdf)
* [Xilinx Training Downloads](https://www.xilinx.com/training/downloads.html)
* [Microsoft Word - CummingsSNUG2001SJ_AsyncClk_rev1_2.doc](http://www.sunburst-design.com/papers/CummingsSNUG2001SJ_AsyncClk.pdf)
* [hdl/awesome: A curated list of awesome resources for HDL design and verification](https://github.com/hdl/awesome)
* [FPGARelated.com - All You Can Eat FPGA](https://www.fpgarelated.com/)
* [Upcoming topics](https://zipcpu.com/topics.html)
* [GitHub - Nic30/hwt: VHDL/Verilog/SystemC code gen…](https://github.com/Nic30/hwt)
* [MicroZed Chronicles: Implementing Safe State Mach…](https://www.adiuvoengineering.com/post/microzed-chronicles-implementing-safe-state-machines-with-vivado)
* [MicroZed Chronicles](https://www.adiuvoengineering.com/blog/categories/microzed-chronicles)
* [Comparing FPGA vs. Custom CMOS and the Impact on Processor Microarchitecture](https://www.eecg.utoronto.ca/~vaughn/papers/fpga2011_substrate_and_microarchitecture.pdf)
* [That XOR Trick](https://florian.github.io/xor-trick/)
* [Home | OpenRAM](https://openram.soe.ucsc.edu/)
* [Teaching | Prof. Adam Teman](https://www.eng.biu.ac.il/temanad/teaching/)
* [Clock Tree routing Algorithms - VLSI- Physical Design For Freshers](https://www.physicaldesign4u.com/2020/03/clock-tree-routing-algorithms.html)
* [Computation Structures | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/)
* [Lauri&#39;s blog | AXI Direct Memory Access](https://lauri.xn--vsandi-pxa.com/hdl/zynq/xilinx-dma.html)
* [Sunburst CDC FIFO](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf#page=12)
* [https://hardwaregeeksblog.files.wordpress.com/2016/12/fifodepthcalculationmadeeasy2.pdf](https://hardwaregeeksblog.files.wordpress.com/2016/12/fifodepthcalculationmadeeasy2.pdf)
* [Calculating FIFO Depth](http://www.asic-world.com/tidbits/fifo_depth.html)
* [nandland - YouTube](https://www.youtube.com/c/Nandland)
* [fpga4fun.com - where FPGAs are fun](https://www.fpga4fun.com/)
* [Nandland: FPGA, VHDL, Verilog Examples &amp; Tutorials](https://www.nandland.com/)
* [theDataBus.io](https://thedatabus.io/)
* [controlpaths. – Just another FPGA site.](https://www.controlpaths.com/)
* [Blog | Adiuvo Engineering](https://www.adiuvoengineering.com/blog)
* [AXI4-Stream Infrastructure IP Suite v3.0 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/axis_infrastructure_ip_suite/v1_1/pg085-axi4stream-infrastructure.pdf)
* [Reseting RAM in FPGA ? : FPGA](https://www.reddit.com/r/FPGA/comments/ovm0gx/reseting_ram_in_fpga/)
* [VLSI Tutorials](https://vlsitutorials.com/)
* [FPGA Design and Tutorials - FPGA Developer](https://www.fpgadeveloper.com/)
* [jakubcabal/uart-for-fpga: Simple UART controller for FPGA written in VHDL](https://github.com/jakubcabal/uart-for-fpga)
* [Barrel shifter - Wikipedia](https://en.wikipedia.org/wiki/Barrel_shifter)
* [Ben Eater - YouTube](https://www.youtube.com/c/BenEater/videos)
* [A 10G NetFPGA Prototype for In-Network Aggregation](https://www.csl.cornell.edu/warp2015/abstracts/lee-fpga-netagg-warp2015.pdf)
* [Virtual output queueing - Wikipedia](https://en.wikipedia.org/wiki/Virtual_output_queueing)
* [Head-of-line blocking - Wikipedia](https://en.wikipedia.org/wiki/Head-of-line_blocking)
* [Reconfigurable Computing Research Laboratory](http://www.secs.oakland.edu/~llamocca/index.html)
* [Linear-feedback shift register - Wikipedia](https://en.wikipedia.org/wiki/Linear-feedback_shift_register)
* [Xilinx XAPP884 Attribute-Programmable PRBS Generator and Checker, Application Note](https://www.xilinx.com/support/documentation/application_notes/xapp884_PRBS_GeneratorChecker.pdf)
* [Xilinx XAPP210 Linear Feedback Shift Registers in Virtex Devices, application note](https://www.xilinx.com/support/documentation/application_notes/xapp210.pdf)
* [comp.arch.fpga | Uses of Gray code in digital design](https://www.fpgarelated.com/showthread/comp.arch.fpga/67528-1.php)
* [Gray coded counters for dynamic power savings, what&#39;s the point? : FPGA](https://www.reddit.com/r/FPGA/comments/7n74u1/gray_coded_counters_for_dynamic_power_savings/)
* [FPGAs and low latency trading - Williston Hayes -…](https://m.youtube.com/watch?v=RCb8PsdipHI&feature=youtu.be)
* [A Low-Latency Library in FPGA Hardware for High-F…](https://m.youtube.com/watch?v=nXFcM1pGOIE&feature=youtu.be)
* [Zero to ASIC Course | Zero to ASIC Course](https://www.zerotoasiccourse.com/)
* [Building a basic AXI Master](https://zipcpu.com/blog/2020/03/23/wbm2axisp.html)
* [dynamic phase alignment - Google Search](https://www.google.com/search?q=dynamic+phase+alignment&oq=dynamic+phase&aqs=chrome.1.69i57j0l5.4097j0j7&sourceid=chrome&ie=UTF-8)
* [[2110.06526] Practice Problems for Hardware Engineers](https://arxiv.org/abs/2110.06526)
* [High-Level Synthesis &amp; Embedded Systems -](https://highlevel-synthesis.com/)
* [Content-addressable memory - Wikipedia](https://en.wikipedia.org/wiki/Content-addressable_memory)
* [Project F - FPGA Development](https://projectf.io/)
* [bitsolver](https://bitsolver.io/)
* [VHDL Solutions | Hardware Descriptions](https://hardwaredescriptions.com/)
* [EECS150 Labs](https://github.com/EECS150)
* [AXI Basics 1 - Introduction to AXI](https://support.xilinx.com/s/article/1053914?language=en_US)
* [An introduction to AMBA AXI - ARM](https://developer.arm.com/documentation/102202/0200/What-is-AMBA--and-why-use-it-)
* [sld-columbia/esp: Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy](https://github.com/sld-columbia/esp)
* [Crossing clock domains with an Asynchronous FIFO](https://zipcpu.com/blog/2018/07/06/afifo.html)
* [Advice for studying the AXI specification : FPGA](https://www.reddit.com/r/FPGA/comments/shw219/advice_for_studying_the_axi_specification/)
* [vhdl - Are there any standard FPGA internal buses? - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/233624/are-there-any-standard-fpga-internal-buses/233671)
* [Complex Digital Systems | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/)
* [7 Series FPGAs Migration: Methodology Guide (UG429)](https://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migration.pdf)
* [FABulous: an Embedded FPGA Framework — FABulous Dokumentation 0.1 documentation](https://fabulous.readthedocs.io/en/latest/)
* [Physical design (electronics) - Wikipedia](https://en.wikipedia.org/wiki/Physical_design_(electronics))
* [What can PandABlocks do? — PandABlocks-FPGA 3.0a2-28-gaa8382c documentation](https://pandablocks.github.io/PandABlocks-FPGA/master/index.html)
* [JTAG - Wikipedia](https://en.wikipedia.org/wiki/JTAG)
* [wp275.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/wp275)
* [Exploring the Arrow SoCKit Part V - Computing MD5 Checksums on the FPGA](https://zhehaomao.com/blog/fpga/2014/01/03/sockit-5.html)
* [AXI4-Lite IP Interface (IPIF)](https://www.xilinx.com/products/intellectual-property/axi_lite_ipif.html#overview)
* [The ZipCPU by Gisselquist Technology](https://zipcpu.com/)
* [Implementation of Computation Group (University of Pennsylvania)](https://ic.ese.upenn.edu/index.html)
* [AMBA](https://developer.arm.com/Architectures/AMBA)
* [AMBA AXI and ACE Protocol Specification Version E](https://developer.arm.com/documentation/ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification)
* [AMBA 4 AXI4-Stream Protocol Specification](https://developer.arm.com/documentation/ihi0051/a/?lang=en)
* [rggen/rggen: Code generation tool for configuration and status registers](https://github.com/rggen/rggen)
* [Some Simple Clock-Domain Crossing Solutions](https://zipcpu.com/blog/2017/10/20/cdc.html)
* [MicroZed Chronicles: Inter Processor Communication (Part 1) - Hackster.io](https://www.hackster.io/news/microzed-chronicles-inter-processor-communication-part-1-c1411c1c3053)
* [pg114-mailbox.pdf • Viewer • Documentation Portal](https://docs.xilinx.com/v/u/en-US/pg114-mailbox)
* [Gigabit Ethernet and Fibre Channel Technology](https://www.liveaction.com/resources/glossary/gigabit-ethernet-and-fibre-channel-technology/)
* [Microsoft Word - CummingsSNUG2003Boston_Resets_rev1_3.doc](http://www.sunburst-design.com/papers/CummingsSNUG2003Boston_Resets.pdf)
* [PowerPoint Presentation](https://indico.cern.ch/event/643308/contributions/2610533/attachments/1467735/2545765/ISOTDAQ2018_Advanced_FPGA_Design.pdf)
* [Compare Benefits of CPUs, GPUs, and FPGAs for Different oneAPI...](https://www.intel.com/content/www/us/en/developer/articles/technical/comparing-cpus-gpus-and-fpgas-for-oneapi.html#gs.ddqm5x)
* [xapp209 - IEEE 802.3 Cyclic Redundancy Check](https://docs.xilinx.com/v/u/en-US/xapp209)
* [A Thinking Person&#39;s Guide to Programmable Logic](https://www.physics.umd.edu/hep/drew/programmable/)
* [Minimum depth of a CDC FIFO (note should be 8x from Apple CDC interview...) : r/FPGA](https://www.reddit.com/r/FPGA/comments/w4gydg/minimum_depth_of_a_cdc_fifo/)
* [ttchisholm/10g-low-latency-ethernet: 10G Low Latency Ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)
* [How to generate Gray Codes for non-power-of-2 sequences - EE Times](https://www.eetimes.com/how-to-generate-gray-codes-for-non-power-of-2-sequences/)
* [An Overview of a 10Gb Ethernet Switch](https://zipcpu.com/blog/2023/11/25/eth10g.html)
* [geohot/fromthetransistor: From the Transistor to the Web Browser, a rough outline for a 12 week course](https://github.com/geohot/fromthetransistor)
* [Home | nand2tetris](https://www.nand2tetris.org/)

### Specs
* [UM10204 I2C Bus Spec](https://www.nxp.com/docs/en/user-guide/UM10204.pdf)
* [Avalon® Interface Specifications](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf)
* [AMBA | AMBA 4 – Arm Developer](https://developer.arm.com/architectures/system-architectures/amba/amba-4)
* [SMBus Specifications](http://smbus.org/specs/)
* [AXI Reference Guide](https://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf)
* [1-Wire - Wikipedia](https://en.wikipedia.org/wiki/1-Wire)
* [VITA: Open Standards, Open Markets](https://www.vita.com/)
* [I2C in a Nutshell | Interrupt](https://interrupt.memfault.com/blog/i2c-in-a-nutshell)
* [Advanced eXtensible Interface - Wikipedia](https://en.wikipedia.org/wiki/Advanced_eXtensible_Interface)
* [Advanced Microcontroller Bus Architecture - Wikipedia](https://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture)
* [AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite](https://developer.arm.com/documentation/ihi0022/e/Preface?lang=en)
* [AMBA 4 AXI4-Stream Protocol Specification](https://developer.arm.com/documentation/ihi0051/a?lang=en)

## GHDL-FOSS_Tools
* [jeremiah-c-leary/vhdl-style-guide: Style guide enforcement for VHDL](https://github.com/jeremiah-c-leary/vhdl-style-guide)
* [drom/awesome-hdl: Hardware Description Languages](https://github.com/drom/awesome-hdl)
* [myhdl/myhdl: The MyHDL development repository](https://github.com/myhdl/myhdl)
* [hackfin/ghdlex: GHDL C extensions](https://github.com/hackfin/ghdlex)
* [SymbiFlow - the GCC of FPGAs](https://symbiflow.github.io/)
* [The-OpenROAD-Project/OpenSTA: OpenSTA engine](https://github.com/The-OpenROAD-Project/OpenSTA)
* [GitHub - kraigher/rust_hdl](https://github.com/kraigher/rust_hdl)
* [Yosys Headquarters](https://github.com/YosysHQ)
* [Project IceStorm](http://www.clifford.at/icestorm/)
* [ghdl/ghdl-yosys-plugin: VHDL synthesis (based on ghdl)](https://github.com/ghdl/ghdl-yosys-plugin)
* [SpinalHDL/SpinalHDL: SpinalHDL core](https://github.com/SpinalHDL/SpinalHDL)
* [Magic VLSI](http://opencircuitdesign.com/magic/)
* [SpinalHDL](https://github.com/SpinalHDL)
* [olofk/ipyxact: Python-based IP-XACT parser](https://github.com/olofk/ipyxact)
* [ghdl/ghdl-cosim](https://github.com/ghdl/ghdl-cosim)
* [MyHDL](http://www.myhdl.org/)
* [Truestream / tsfpga · GitLab](https://gitlab.com/truestream/tsfpga)
* [kactus2/kactus2dev: Kactus2 is a graphical EDA tool based on the IP-XACT standard.](https://github.com/kactus2/kactus2dev)
* [Yosys Open SYnthesis Suite :: About](http://www.clifford.at/yosys/)
* [lnis-uofu/OpenFPGA: An Open-source FPGA IP Generator](https://github.com/lnis-uofu/OpenFPGA)
* [verilog-to-routing/vtr-verilog-to-routing: Verilog to Routing -- Open Source CAD Flow for FPGA Research](https://github.com/verilog-to-routing/vtr-verilog-to-routing)
* [PyRTL by UCSBarchlab](https://ucsbarchlab.github.io/PyRTL/)
* [Clash: Home](https://clash-lang.org/)
* [Efabless - Open Source MPW Shuttle Program](https://www.efabless.com/open_shuttle_program)
* [GitHub - m-labs/nmigen: A refreshed Python toolbox for building complex digital hardware](https://github.com/m-labs/nmigen)
* [GitHub - sylefeb/Silice: Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.](https://github.com/sylefeb/Silice)
* [FPGA development automation practices : FPGA](https://www.reddit.com/r/FPGA/comments/oolzpi/fpga_development_automation_practices/)
* [YosysHQ/icestorm: Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)](https://github.com/YosysHQ/icestorm)
* [OSFPGA – Open Source FPGA Foundation](https://osfpga.org/)
* [os-fpga/open-source-fpga-resource: A list of resources related to the open-source FPGA projects](https://github.com/os-fpga/open-source-fpga-resource)
* [Welcome to OpenFPGA’s documentation! — OpenFPGA 1.0 documentation](https://openfpga.readthedocs.io/en/master/)
* [intel/rohd: The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language. ROHD enables you to build and traverse a graph of connectivity between module objects using unrestricted software.](https://github.com/intel/rohd)
* [MicroZed Chronicles: GitHub Copilot](https://www.adiuvoengineering.com/post/microzed-chronicles-github-copilot)
* [Designing a MIPS CPU in Hardcaml | Hacker News](https://news.ycombinator.com/item?id=29105348)
* [olofk/edalize: An abstraction library for interfacing EDA tools](https://github.com/olofk/edalize)
* [Co-simulation with GHDL — GHDL-cosim latest documentation](https://ghdl.github.io/ghdl-cosim/)
* [olofk/fusesoc: Package manager and build abstraction tool for FPGA/ASIC development](https://github.com/olofk/fusesoc)
* [olofk (Olof Kindgren) / Repositories](https://github.com/olofk?tab=repositories)
* [fusesoc](https://github.com/fusesoc)
* [trabucayre/openFPGALoader: Universal utility for programming FPGA](https://github.com/trabucayre/openFPGALoader)
* [enjoy-digital/litex: Build your hardware, easily!](https://github.com/enjoy-digital/litex)
* [CLEAR - The Open Source FPGA ASIC - by chipIgnite | GroupGets](https://groupgets.com/campaigns/1003-clear-the-open-source-fpga-asic-by-chipignite)
* [Verilog to Routing](https://verilogtorouting.org/)
* [OpenTimer/OpenTimer: A High-performance Timing Analysis Tool for VLSI Systems](https://github.com/OpenTimer/OpenTimer)
* [OCaml All The Way Down :: Jane Street](https://www.janestreet.com/tech-talks/ocaml-all-the-way-down/)
* [janestreet/hardcaml: Hardcaml is an OCaml library for designing hardware.](https://github.com/janestreet/hardcaml)
* [CHIPS Alliance](https://github.com/chipsalliance)
* [mu-chaco/ReWire: Experimental compiler for a subset of Haskell to VHDL](https://github.com/mu-chaco/ReWire)
* [cambridgehackers](https://github.com/cambridgehackers)
* [cohtdrivers / cheby · GitLab](https://gitlab.cern.ch/cohtdrivers/cheby)
* [Chips Alliance - Chips Alliance](https://chipsalliance.org/)
* [Nic30/hdlConvertor: Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTL4](https://github.com/Nic30/hdlConvertor)
* [aws/aws-fpga: Official repository of the AWS EC2 FPGA Hardware and Software Development Kit](https://github.com/aws/aws-fpga)
* [Berkeley Architecture Research](https://bar.eecs.berkeley.edu/)
* [XLS: Accelerated HW Synthesis](https://google.github.io/xls/)
* [CHIPS Alliance](https://www.chipsalliance.org/)
* [PYNQ | Python Productivity to AMD Adaptive Coompute platforms](https://www.pynq.io/)

## IP_Cores

* [ADI IP cores [Analog Devices Wiki]](https://wiki.analog.com/resources/fpga/docs/ip_cores)
* [Home :: OpenCores](https://opencores.org/)
* [pulp-platform/axi: AXI4 and AXI4-Lite interface definitions and testbench utilities](https://github.com/pulp-platform/axi)
* [ZipCPU (Dan Gisselquist)](https://github.com/ZipCPU)
* [GitHub - Xilinx/xup_vitis_network_example: Vitis…](https://github.com/Xilinx/xup_vitis_network_example)
* [GitHub - kevinpt/vhdl-extras: Flexible VHDL libra…](https://github.com/kevinpt/vhdl-extras)
* [AXI System Cache](https://www.xilinx.com/products/intellectual-property/axi_systemcache.html)
* [corundum/corundum: Open source, high performance, FPGA-based NIC](https://github.com/corundum/corundum)
* [Welcome [Alex Forencich]](http://www.alexforencich.com/wiki/en/start)
* [cmu-snap/pigasus: 100Gbps Intrusion Detection and Prevention System](https://github.com/cmu-snap/pigasus)
* [GitHub - ultraembedded/cores: Various HDL (Verilog) IP Cores](https://github.com/ultraembedded/cores)
* [alexforencich/verilog-ethernet: Verilog Ethernet components for FPGA implementation](https://github.com/alexforencich/verilog-ethernet)
* [alexforencich/verilog-axis: Verilog AXI stream components for FPGA implementation](https://github.com/alexforencich/verilog-axis)
* [**look at badges** VLSI-EDA/PoC: IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany](https://github.com/VLSI-EDA/PoC)
* [GitHub - greatscottgadgets/luna: a USB multitool…](https://github.com/greatscottgadgets/luna)
* [Alice 4 FPGA Rasterizer](https://lkesteloot.github.io/alice/alice4/fpga-rasterizer.html)
* [GitHub - aignacio/ravenoc: RaveNoC is a configura…](https://github.com/aignacio/ravenoc)
* [alexforencich/verilog-pcie: Verilog PCI express components and hot swap scripts](https://github.com/alexforencich/verilog-pcie)
* [slaclab/surf: A huge VHDL library for FPGA development](https://github.com/slaclab/surf)
* [alexforencich/verilog-axi: Verilog AXI components for FPGA implementation](https://github.com/alexforencich/verilog-axi)
* [GitHub - alexforencich/verilog-lfsr: Fully parametrizable combinatorial parallel LFSR/CRC module](https://github.com/alexforencich/verilog-lfsr)
* [GitHub - alexforencich/verilog-mersenne: Verilog implementation of Mersenne Twister PRNG](https://github.com/alexforencich/verilog-mersenne)
* [GitHub - alexforencich/verilog-i2c: Verilog I2C interface for FPGA implementation](https://github.com/alexforencich/verilog-i2c)
* [GitHub - alexforencich/verilog-wishbone: Verilog wishbone components](https://github.com/alexforencich/verilog-wishbone)
* [GitHub - alexforencich/verilog-cam: Verilog Content Addressable Memory Module](https://github.com/alexforencich/verilog-cam)
* [GitHub - Digilent/vivado-library](https://github.com/Digilent/vivado-library)
* [AXI UART Lite v2.0 LogiCORE IP Product Guide (PG142)](https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf)
* [10G MES - 100M/1G/2.5G/5G/10G Managed Ethernet Switch IP Core - SoC-e](https://soc-e.com/products/10g-mes-100m-1g-10g-managed-ethernet-switch-ip-core/)
* [analogdevicesinc/hdl: HDL libraries and projects](https://github.com/analogdevicesinc/hdl)
* [fpgadeveloper/fpga-drive-aximm-pcie: Example designs for FPGA Drive FMC](https://github.com/fpgadeveloper/fpga-drive-aximm-pcie)
* [nickmqb/fpga_craft: A voxel game/Minecraft clone for the iCE40 UP5K FPGA](https://github.com/nickmqb/fpga_craft)
* [yol/ethernet_mac: Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL](https://github.com/yol/ethernet_mac)
* [Bespoke Silicon Group](https://github.com/bespoke-silicon-group)
* [Taylor&#39;s Bespoke Silicon Group at UW](https://www.bsg.ai/)
* [MiSTer-devel](https://github.com/MiSTer-devel)
* [aolofsson/oh: Verilog library for ASIC and FPGA designers](https://github.com/aolofsson/oh)
* [NetFPGA GitHub Organization](https://github.com/NetFPGA)
* [hXDP: Efficient Software Packet Processing on FPGA NICs | USENIX](https://www.usenix.org/conference/osdi20/presentation/brunella)
* [the-aerospace-corporation/satcat5: SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.](https://github.com/the-aerospace-corporation/satcat5)
* [chiggs/oc_jpegencode: Fork of OpenCores jpegencode with Cocotb testbench](https://github.com/chiggs/oc_jpegencode)
* [JarrettR/FPGA-Cryptoparty: A very very fast VHDL implementation of the WPA2 encryption algorithm.](https://github.com/JarrettR/FPGA-Cryptoparty)
* [stnolting (stnolting) / Repositories](https://github.com/stnolting?tab=repositories)
* [Target projects for synthesis · Issue \#974 · ghdl/ghdl](https://github.com/ghdl/ghdl/issues/974)
* [Paebbels/JSON-for-VHDL: A JSON library implemented in VHDL.](https://github.com/Paebbels/JSON-for-VHDL)
* [LarsAsplund/udp_ip_stack: UDP IP stack example project from this VUnit getting started blog (https://www.linkedin.com/pulse/vunit-best-value-initial-effort-lars-asplund)](https://github.com/LarsAsplund/udp_ip_stack)
* [How profitable is it to sell FPGA IP Cores? Do you think this is a good thing for a startup? : FPGA](https://www.reddit.com/r/FPGA/comments/stqxhe/how_profitable_is_it_to_sell_fpga_ip_cores_do_you/)
* [pulp-platform](https://github.com/pulp-platform)
* [enjoy-digital/litepcie: Small footprint and configurable PCIe core](https://github.com/enjoy-digital/litepcie)
* [FreeCores](https://github.com/freecores)
* [freecores/round_robin_arbiter: round robin arbiter](https://github.com/freecores/round_robin_arbiter)
* [freecores/xge_mac: Ethernet 10GE MAC](https://github.com/freecores/xge_mac)
* [freecores/dma_axi: AXI DMA 32 / 64 bits](https://github.com/freecores/dma_axi)
* [freecores/ethmac: Ethernet MAC 10/100 Mbps](https://github.com/freecores/ethmac)
* [pulp-platform/jtag_pulp](https://github.com/pulp-platform/jtag_pulp)
* [freecores/jtag: JTAG Test Access Port (TAP)](https://github.com/freecores/jtag)
* [stnolting/riscv-debug-dtm: JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.](https://github.com/stnolting/riscv-debug-dtm)
* [stnolting/cjtag_bridge: Compact JTAG (&quot;cJTAG&quot;) to 4-wire JTAG (IEEE 1149.1) bridge.](https://github.com/stnolting/cjtag_bridge)
* [CESNET/ndk-app-minimal: Minimal Application based on Network Development Kit (NDK)](https://github.com/CESNET/ndk-app-minimal/)
* [betrusted Secure SoC](https://github.com/betrusted-io)
* [Overview :: I2C controller core :: OpenCores](https://opencores.org/projects/i2c)
* [Ternary CAM Search v2.3 LogiCORE IP Product Guide](https://www.xilinx.com/content/dam/xilinx/support/documents/ip_documentation/cam/v2_3/pg318-tcam.pdf)
* [GitHub - fallingcat/HomebrewGPU: HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA.](https://github.com/fallingcat/HomebrewGPU)
* [GitHub - progranism/Open-Source-FPGA-Bitcoin-Miner: A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.](https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner)
* [GitHub - johan92/fpga-hash-table: Simple hash table on Verilog (SystemVerilog)](https://github.com/johan92/fpga-hash-table)
* [pConst/basic_verilog: Must-have verilog systemverilog modules](https://github.com/pConst/basic_verilog)
* [CESNET/ofm: Open FPGA Modules](https://github.com/CESNET/ofm)
* [ultraembedded/core_ddr3_controller: A DDR3 memory controller in Verilog for various FPGAs](https://github.com/ultraembedded/core_ddr3_controller)
* [taichi-ishitani/tnoc: Network on Chip Implementation written in SytemVerilog](https://github.com/taichi-ishitani/tnoc)
* [bespoke-silicon-group/basejump_stl: BaseJump STL: A Standard Template Library for SystemVerilog](https://github.com/bespoke-silicon-group/basejump_stl)
* [GitHub - lawrie/fpga_pio: An attempt to recreate the RP2040 PIO in an FPGA](https://github.com/lawrie/fpga_pio)
* [GitHub - fpgasystems/fpga-network-stack: Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)](https://github.com/fpgasystems/fpga-network-stack)
* [FPGA @ Systems Group, ETH Zurich](https://github.com/fpgasystems)
* [fpgasystems/Coyote: Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.](https://github.com/fpgasystems/Coyote)
* [GitHub - m-labs/tdc-core: A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs](https://github.com/m-labs/tdc-core/tree/master)
* [B-Lang-org/bsc: Bluespec Compiler (BSC)](https://github.com/B-Lang-org/bsc)
* [HReysenbach VHDL / Open Source / AES Implementation · GitLab](https://gitlab.com/hreysenbach-vhdl/open-source/aes-implementation)
* [hdl-util/hdmi: Send video/audio over HDMI on an FPGA](https://github.com/hdl-util/hdmi)
* [LukiLeu/FPGA_ADC: An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components](https://github.com/LukiLeu/FPGA_ADC)
* [enjoy-digital/usb3_pipe: USB3 PIPE interface for Xilinx 7-Series](https://github.com/enjoy-digital/usb3_pipe)
* [muditbhargava66/High-Frequency-Trading-FPGA-System: The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.](https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System)

### RISC-V/Processors

* [Leon/GRLIB](https://www.gaisler.com/index.php/downloads/leongrlib)
* [westerndigitalcorporation/swerv_eh1: A directory of Western Digital’s RISC-V SweRV Cores](https://github.com/westerndigitalcorporation/swerv_eh1)
* [RISC-V Cores - RISC-V Foundation](https://riscv.org/risc-v-cores/)
* [1801BM1/vm80a: i8080 precise replica in Verilog, based on reverse engineering of real die](https://github.com/1801BM1/vm80a)
* [[1906.00478] Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI](https://arxiv.org/abs/1906.00478)
* [PicoBlaze 8-bit Microcontroller](https://www.xilinx.com/products/intellectual-property/picoblaze.html#design)
* [sergeykhbr/riscv_vhdl: VHDL implementation of the RISC-V System-on-Chip based on bare &quot;Rocket Chip&quot;.](https://github.com/sergeykhbr/riscv_vhdl)
* [J-core Open Processor](http://j-core.org/)
* [pulp-platform/ariane: Ariane is a 6-stage RISC-V CPU capable of booting Linux](https://github.com/pulp-platform/ariane)
* [RISC-V - Wikipedia](https://en.wikipedia.org/wiki/RISC-V)
* [RISC-V](https://github.com/riscv)
* [PicoSoC: How we created a RISC-V based ASIC](https://content.riscv.org/wp-content/uploads/2017/12/Wed-1142-RISCV-Tim-Edwards.pdf)
* [antonblanchard/microwatt: A tiny Open POWER ISA softcore written in VHDL 2008](https://github.com/antonblanchard/microwatt)
* [Writing a RISC-V Emulator from Scratch in 10 Steps - RISC-V Emulator from Scratch in 10 Steps](https://book.rvemu.app/)
* [Vortex: OpenCL Compatible RISC-V GPGPU](https://arxiv.org/pdf/2002.12151.pdf)
* [openrisc/mor1kx: mor1kx - an OpenRISC 1000 processor IP core](https://github.com/openrisc/mor1kx)
* [GitHub - openhwgroup/cv32e40p: CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform](https://github.com/openhwgroup/cv32e40p)
* [SpinalHDL/VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation](https://github.com/SpinalHDL/VexRiscv)
* [Ariane](https://pulp-platform.github.io/ariane/docs/home/)
* [lowRISC](https://github.com/lowRISC)
* [Stephen Marz: Blog](https://osblog.stephenmarz.com/)
* [GitHub - darklife/darkriscv: opensouce RISC-V implemented from scratch in one night!](https://github.com/darklife/darkriscv)
* [Educational Materials - RISC-V International](https://riscv.org/educational-materials/)
* [GitHub - olofk/serv: SERV - The SErial RISC-V CPU](https://github.com/olofk/serv)
* [RISC-V: A Playground for Game-changing Design Methodologies - RISC-V International](https://riscv.org/2020/09/risc-v-a-playground-for-game-changing-design-methodologies/)
* [RISC-V Assembly Language Notes](https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/)
* [RISC-V.md](https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68)
* [litex-hub/linux-on-litex-vexriscv: Linux on LiteX-VexRiscv](https://github.com/litex-hub/linux-on-litex-vexriscv)
* [What is a System-on-Chip (SoC), and Why Do We Care if They are Open Source? « bunnie&#39;s blog](https://www.bunniestudios.com/blog/?p=5971)
* [GitHub - rsd-devel/rsd: RSD: RISC-V Out-of-Order Superscalar Processor](https://github.com/rsd-devel/rsd)
* [Mashimo-FPT&#39;19.pdf](http://www.rsg.ci.i.u-tokyo.ac.jp/members/shioya/pdfs/Mashimo-FPT'19.pdf)
* [iCE40 FPGA: Can it run DOOM ? You bet it can ! - YouTube](https://www.youtube.com/watch?v=3ZBAZ5QoCAk)
* [GitHub - jbush001/NyuziProcessor: GPGPU microproc…](https://github.com/jbush001/NyuziProcessor/)
* [howerj/forth-cpu: A Forth CPU and System on a Chip, based on the J1, written in VHDL](https://github.com/howerj/forth-cpu)
* [GitHub - enjoy-digital/litex: Build your hardware…](https://github.com/enjoy-digital/litex/)
* [RISC-V Learn Online - RISC-V International](https://riscv.org/community/learn/risc-v-learn-online/)
* [GitHub - brouhaha/glacial: Glacial - microcoded R…](https://github.com/brouhaha/glacial)
* [Publications | Parallella](https://www.parallella.org/publications/)
* [Overview :: pAVR :: OpenCores](https://opencores.org/projects/pavr)
* [Overview :: Navré AVR clone (8-bit RISC) :: OpenCores](https://opencores.org/projects/navre)
* [J-core Open Processor](https://j-core.org/)
* [https://github.com/ColonelRyzen/Smallpond](https://github.com/ColonelRyzen/Smallpond)
* [GitHub - stnolting/neorv32: A size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.](https://github.com/stnolting/neorv32)
* [GitHub - chipsalliance/Cores-SweRV: SweRV Ecore](https://github.com/chipsalliance/Cores-SweRV)
* [Template:Processor technologies - Wikipedia](https://en.wikipedia.org/wiki/Template:Processor_technologies)
* [GitHub - aappleby/MetroBoy: A repository of gate-level simulators and tools for the original Game Boy.](https://github.com/aappleby/MetroBoy)
* [openhwgroup/cv32e40s: 4 stage, in-order, secure RISC-V core based on the CV32E40P](https://github.com/openhwgroup/cv32e40s)
* [eugene-tarassov/vivado-risc-v: Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro](https://github.com/eugene-tarassov/vivado-risc-v)
* [m-labs/misoc: A high performance and small footprint system-on-chip based on Migen](https://github.com/m-labs/misoc)
* [chipsalliance/Cores-SweRV-EL2: SweRV EL2 Core](https://github.com/chipsalliance/Cores-SweRV-EL2)
* [RISC V 15 minute sample course - YouTube](https://www.youtube.com/watch?v=KBvAKHsHBW4)
* [SiFive](https://github.com/sifive)
* [GitHub - BrunoLevy/learn-fpga: Learning FPGA, yosys, nextpnr, and RISC-V](https://github.com/BrunoLevy/learn-fpga)
* [f32c/f32c: A 32-bit RISC-V / MIPS ISA retargetable CPU core &amp; SoC, 1.63 DMIPS/MHz](https://github.com/f32c/f32c)
* [openpower-cores/a2i](https://github.com/openpower-cores/a2i)
* [krabo0om/pauloBlaze: A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.](https://github.com/krabo0om/pauloBlaze)
* [jaruiz/light52: Yet another free 8051 FPGA core](https://github.com/jaruiz/light52)
* [Writing a Game Boy Emulator in OCaml - The Linoscope Machine](https://linoscope.github.io/writing-a-game-boy-emulator-in-ocaml/)
* [mrisc32/mrisc32-a1: A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA](https://github.com/mrisc32/mrisc32-a1)
* [RISC-V Exchange: Cores &amp; SoCs - RISC-V International](https://riscv.org/exchange/cores-socs/)
* [lowRISC/ibex: Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.](https://github.com/lowRISC/ibex/)
* [Addressing Criticism of RISC-V Microprocessors | by Erik Engheim | Mar, 2022 | Medium](https://erik-engheim.medium.com/addressing-criticism-of-risc-v-microprocessors-803239b53284)
* [OpenHW Group](https://github.com/openhwgroup)
* [freecores/8051: 8051 core](https://github.com/freecores/8051)
* [jbush001/NyuziProcessor: GPGPU microprocessor architecture](https://github.com/jbush001/NyuziProcessor)
* [UC Berkeley Architecture Research](https://github.com/ucb-bar)
* [lowRISC/ibex: Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.](https://github.com/lowRISC/ibex)
* [lowRISC/opentitan: OpenTitan: Open source silicon root of trust](https://github.com/lowRISC/opentitan)
* [vproc/vicuna: RISC-V Zve32x Vector Coprocessor](https://github.com/vproc/vicuna)
* [GitHub - PrincetonUniversity/openpiton: The OpenPiton Platform](https://github.com/PrincetonUniversity/openpiton)
* [GitHub - gsmecher/minimax: Minimax: a Compressed-First, Microcoded RISC-V CPU](https://github.com/gsmecher/minimax)
* [kuopinghsu/srv32: Simple 3-stage pipeline RISC-V processor](https://github.com/kuopinghsu/srv32)
* [ultraembedded/riscv: RISC-V CPU Core (RV32IM)](https://github.com/ultraembedded/riscv)
* [ultraembedded/biriscv: 32-bit Superscalar RISC-V CPU](https://github.com/ultraembedded/biriscv)
* [openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux](https://github.com/openhwgroup/cva6)
* [Designing a CPU in VHDL Series Quick Links - Domipheus Labs](https://domipheus.com/blog/rpu-series-quick-links/)
* [Customize a Standard Core - SiFive](https://scs.sifive.com/core-designer/)
* [Uros Popovic](https://popovicu.com/)
* [BOOM: The Berkeley Out-of-Order RISC-V Processor · GitHub](https://github.com/riscv-boom)
* [howerj/bit-serial: A bit-serial CPU written in VHDL, with a simulator written in C.](https://github.com/howerj/bit-serial)

## Synthesis-Tools-Constraints
* [Vivado Design Suite User Guide: Synthesis](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug901-vivado-synthesis.pdf)
* [Vivado Design Suite User Guide: Using Constraints (UG903)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_2/ug903-vivado-using-constraints.pdf)
* [Introduction • UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949) • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/ug949-vivado-design-methodology/Introduction)
* [https://www.xilinx.com/publications/prod_mktg/club_vivado/presentation-2015/paris/Xilinx-TimingClosure.pdf](https://www.xilinx.com/publications/prod_mktg/club_vivado/presentation-2015/paris/Xilinx-TimingClosure.pdf)
* [How to set timing constraint in this case.](https://support.xilinx.com/s/question/0D52E00006hpTcfSAE/how-to-set-timing-constraint-in-this-case?language=en_US)
* [Solved: Re: how to find max clock freq of a HDL module - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/how-to-find-max-clock-freq-of-a-HDL-module/m-p/772117/highlight/true#M11787)
* [57304 - Vivado Timing - Where can I find the Fmax in the timing report?](https://support.xilinx.com/s/article/57304?language=en_US)
* [PACKAGE_PIN or LOC - Community Forums](https://forums.xilinx.com/t5/Vivado-TCL-Community/PACKAGE-PIN-or-LOC/td-p/325765)
* [AN 433: Constraining and Analyzing Source-Synchronous Interfaces](https://www.altera.com/en_US/pdfs/literature/an/an433.pdf)
* [SDC_TQ_APIReferenceManual.book](https://www.altera.com/en_US/pdfs/literature/manual/mnl_sdctmq.pdf)
* [Solved: Clock to Output Delay - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/Clock-to-Output-Delay/td-p/835686)
* [Vivado 2018.2 - Applying Design Constraints](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0004-vivado-applying-design-constraints-hub.html)
* [Design Hubs](https://www.xilinx.com/support/documentation-navigation/design-hubs.html)
* [jenkins for hw builds — FPGA languages](http://fpgalanguages.com/fpga-1//jenkins-for-hw-builds)
* [Jenkins in the Embedded World](https://jenkins.io/solutions/embedded/)
* [AR# 62488: Vivado Constraints - Common Use Cases of create_generated_clock command](https://www.xilinx.com/support/answers/62488.html)
* [AR# 64340: Vivado Constraints - Frequently Asked Questions and Common Issues of the create_clock constraint](https://www.xilinx.com/support/answers/64340.html)
* [Solved: Hold violation in Synthesis - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/Hold-violation-in-Synthesis/td-p/662500)
* [Maintaining Repeatable Results](https://www.xilinx.com/support/documentation/white_papers/wp361.pdf)
* [Tutorial: Vivado Journal and Log Files](http://blog.dev-flow.com/en/2-vivado-journal-and-log-files/)
* [Static timing analysis - Wikipedia](https://en.m.wikipedia.org/wiki/Static_timing_analysis)
* [Intel Quartus Prime Software User Guides](https://www.intel.com/content/www/us/en/programmable/products/design-software/fpga-design/quartus-prime/user-guides.html)
* [Output Delay - Community Forums](https://forums.xilinx.com/t5/Adaptable-Advantage-Blog/Output-Delay/ba-p/678682)
* [Constraining Asynchronous Clocks - Community Forums](https://forums.xilinx.com/t5/Adaptable-Advantage-Blog/Constraining-Asynchronous-Clocks/ba-p/657880)
* [Difference between Slew rate and Drive strength - Community Forums](https://forums.xilinx.com/t5/Other-FPGA-Architectures/Difference-between-Slew-rate-and-Drive-strength/td-p/415933)
* [lattice - How the slew-rate and drive strength affect the output signal of the FPGA? - Electrical Engineering Stack Exchange](https://electronics.stackexchange.com/questions/360750/how-the-slew-rate-and-drive-strength-affect-the-output-signal-of-the-fpga)
* [Xilinx/XilinxTclStore: Xilinx Tcl Store](https://github.com/Xilinx/XilinxTclStore)
* [GitHub - Xilinx/XilinxBoardStore](https://github.com/Xilinx/XilinxBoardStore)
* [Xilinx/RapidWright: Build Customized FPGA Implementations for Vivado](https://github.com/Xilinx/RapidWright)
* [IP Packager &quot;Addressing and Memory&quot; customizations... - Community Forums](https://forums.xilinx.com/t5/Embedded-Development-Tools/IP-Packager-quot-Addressing-and-Memory-quot-customizations/td-p/551602)
* [Retiming in Vivado Synthesis - Community Forums](https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Retiming-in-Vivado-Synthesis/ba-p/934201)
* [jhallen/vivado_setup: How to set up Xilinx Vivado for source control](https://github.com/jhallen/vivado_setup)
* [AR# 66668: Vivado - Successfully packing a register into an IOB with Vivado](https://www.xilinx.com/support/answers/66668.html)
* [Intel Quartus Prime Pro Edition User Guide: Design Recommendations](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-recommendations.pdf)
* [GitHub - Xilinx/Vitis-AWS-F1-Developer-Labs](https://github.com/Xilinx/Vitis-AWS-F1-Developer-Labs)
* [Solved: Synthesis acceleration with cuda - Community Forums](https://forums.xilinx.com/t5/Design-Entry/Synthesis-acceleration-with-cuda/td-p/883293)
* [Solved: timing constraints for changing input clock freque... - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/timing-constraints-for-changing-input-clock-frequency/td-p/814435)
* [UltraFast Design Methodology Timing Closure Quick Reference Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug1292-ultrafast-timing-closure-quick-reference.pdf)
* [Improving QoR with report_qor_suggestions in Vivad... - Community Forums](https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Improving-QoR-with-report-qor-suggestions-in-Vivado/ba-p/1033308)
* [UltraFast Design Methodology Guide for the Vivado Design Suite](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug949-vivado-design-methodology.pdf)
* [Blogs - Community Forums](https://forums.xilinx.com/t5/Blogs/ct-p/blogs)
* [fabianschuiki/llhd: Low Level Hardware Description — A foundation for building hardware design tools.](https://github.com/fabianschuiki/llhd)
* [Bazel for FPGAs : FPGA](https://www.reddit.com/r/FPGA/comments/jyqv89/bazel_for_fpgas/)
* [efabless/openlane: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.](https://github.com/efabless/openlane)
* [AWS FPGAs for Everyone : Program Amazon EC2 F1 Instanc... - Community Forums](https://forums.xilinx.com/t5/AI-and-Machine-Learning-Blog/FPGAs-for-Everyone-Program-Amazon-EC2-F1-Instances-using-Vitis/ba-p/1104456)
* [Avnet/Ultra96-PYNQ: Board files to build Ultra 96 PYNQ image](https://github.com/Avnet/Ultra96-PYNQ)
* [Re: Custom IP Logo - Community Forums](https://forums.xilinx.com/t5/Design-Entry/Custom-IP-Logo/m-p/587873/highlight/true#M8208)
* [Solved: Understanding ASYNC_REG attribute - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/Understanding-ASYNC-REG-attribute/td-p/774023)
* [Solved: What does &quot;set_false_path -through...&quot; do? - Community Forums](https://forums.xilinx.com/t5/Timing-Analysis/What-does-quot-set-false-path-through-quot-do/td-p/397531)
* [Intel Quartus Prime Timing Analyzer Cookbook](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbook.pdf)
* [UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug949-vivado-design-methodology.pdf)
* [Projects / Hdlmake · Open Hardware Repository](https://ohwr.org/projects/hdl-make)
* [Vivado Design Suite Tutorial: Design Analysis and Closure Techniques](https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2021_2/ug938-vivado-design-analysis-closure-tutorial.pdf)
* [Xilinx Using Vivado Design Suite with Version Control Systems (XAPP1165)](https://www.xilinx.com/support/documentation/application_notes/xapp1165.pdf)
* [Which constraints does Vivado accepts in HDL ?](https://support.xilinx.com/s/question/0D52E00006iHqoTSAS/which-constraints-does-vivado-accepts-in-hdl-?language=en_US)
* [Timing Closure Tips and Tricks](https://www.xilinx.com/publications/events/developer-forum/2018-frankfurt/timing-closure-tips-and-tricks.pdf)
* [Step 2: Generating the CDC Report • Vivado Design Suite Tutorial: Design Analysis and Closure Techniques (UG938) • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/ug938-vivado-design-analysis-closure-tutorial/Step-2-Generating-the-CDC-Report)
* [RapidWright](http://www.rapidwright.io/)
* [openocd/remote_bitbang.txt at master · openocd-org/openocd · GitHub](https://github.com/openocd-org/openocd/blob/master/doc/manual/jtag/drivers/remote_bitbang.txt)
* [efabless chipIgnite Shuttle](https://efabless.com/)
* [Versal ACAP Hardware, IP, and Platform Development Methodology Guide (UG1387) • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/ug1387-acap-hardware-ip-platform-dev-methodology/Introduction)
* [Vivado TCL script to insert ILA](https://support.xilinx.com/s/question/0D52E00006iHrk8SAC/vivado-tcl-script-to-insert-ila?language=en_US)
* [Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906) • Reader • Documentation Portal](https://docs.xilinx.com/r/en-US/ug906-vivado-design-analysis)
* [VLSI Physical Design: From Graph Partitioning to Timing Closure](https://www.ifte.de/books/eda/index.html)
* [ECE6133: Physical Design Automation of VLSI Systems](https://limsk.ece.gatech.edu/course/ece6133/)

## (Sys)Verilog

* [Icarus Verilog | Fandom](https://iverilog.fandom.com/wiki/Main_Page)
* [FPGA designs with Verilog — FPGA designs with Verilog and SystemVerilog documentation](https://verilogguide.readthedocs.io/en/latest/)
* [Verilog Online Help](https://peterfab.com/ref/verilog/verilog_renerta/)
* [Verilog, Formal Verification and Verilator Beginner&#39;s Tutorial](https://zipcpu.com/tutorial/)
* [pulp-platform/common_cells: Common SV components](https://github.com/pulp-platform/common_cells)
* [Intro - Verilator - Veripool](https://www.veripool.org/wiki/verilator)
* [systemverilog.io](https://www.systemverilog.io/)
* [Microsoft Word - CummingsSNUG2008Boston_CDC_rev1_0.doc](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf)
* [Free SystemVerilog Tutorial - Learn SystemVerilog Assertions and Coverage Coding in-depth | Udemy](https://www.udemy.com/course/learn-system-verilog-assertions-and-coverage/)
* [Synthesizable SystemVerilog: Busting the Myth that SsytemVerilog is only for Verification](https://sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf)
* [zachjs/sv2v: SystemVerilog to Verilog conversion](https://github.com/zachjs/sv2v)
* [Verilog Tutorial for Beginners](https://www.chipverify.com/verilog/verilog-tutorial)
* [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
* [Makerchip](https://makerchip.com/)
* [Going from VHDL to Verilog : FPGA](https://www.reddit.com/r/FPGA/comments/pjkk3a/going_from_vhdl_to_verilog/)
* [SystemVerilog FSM - Cummings](http://www.sunburst-design.com/papers/CummingsSNUG2019SV_FSM1.pdf)
* [Icarus Verilog](http://iverilog.icarus.com/)
* [SystemVerilog Modport](https://www.chipverify.com/systemverilog/systemverilog-modport)
* [verilog - SystemVerilog support of icarus (iverilog compiler) - Stack Overflow](https://stackoverflow.com/questions/43595585/systemverilog-support-of-icarus-iverilog-compiler/61273856#61273856)
* [SystemRDL](https://github.com/SystemRDL)
* [Doulos SystemVerilog Tutorials](https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/)
* [pulp-platform/register_interface: Generic Register Interface (contains various adatpers)](https://github.com/pulp-platform/register_interface)
* [Verilog Pro - Verilog and Systemverilog Resources for Design and Verification](https://www.verilogpro.com/)
* [Verilog Reduction Operators](https://class.ece.uw.edu/cadta/verilog/reduction.html)
* [ChipVerify](https://www.chipverify.com/)
* [Conditional Operator - Verilog Example](https://www.nandland.com/verilog/examples/conditional-operator-question-mark-verilog.html)
* [Open source SystemVerilog tools in ASIC design | Google Open Source Blog](https://opensource.googleblog.com/2021/09/open-source-systemverilog-tools-in-asic-design.html)
* [system verilog - Difference of SystemVerilog data types (reg, logic, bit) - Stack Overflow](https://stackoverflow.com/questions/13282066/difference-of-systemverilog-data-types-reg-logic-bit)
* [Verilog Timeformat](https://www.chipverify.com/verilog/verilog-timeformat)
* [Verilog Arrays and Memories](https://www.chipverify.com/verilog/verilog-arrays)
* [Taking a New Look at Verilator](https://zipcpu.com/blog/2017/06/21/looking-at-verilator.html)
* [system verilog - Indexing vectors and arrays with +: - Stack Overflow](https://stackoverflow.com/questions/18067571/indexing-vectors-and-arrays-with)
* [GitHub - raulbehl/100DaysOfRTL: 100 Days of RTL](https://github.com/raulbehl/100DaysOfRTL)
* [SystemVerilog Event control - Verification Guide](https://verificationguide.com/systemverilog/systemverilog-event-control/)
* [Books and Reference Guides Authored by Stuart Sutherland](https://sutherland-hdl.com/books_and_guides.html)
* [Systemverilog macro with examples | dvtalk](https://dvtalk.me/2021/03/20/systemverilog-macros/)
* [MikePopoloski/slang: SystemVerilog compiler and language services](https://github.com/MikePopoloski/slang)
* [dalance/sv-parser: SystemVerilog parser library fully compliant with IEEE 1800-2017](https://github.com/dalance/sv-parser)
* [Standard Gotchas: Subleties in the Verilog and SystemVerilog Standards That Every Engineer Should Know](https://sutherland-hdl.com/papers/2006-SNUG-Boston_standard_gotchas_presentation.pdf)

## Sim-Verif-UVM

* [Further Resources · cocotb/cocotb Wiki](https://github.com/cocotb/cocotb/wiki/Further-Resources)
* [A gentle introduction to CocoTb - theDataBus.io](https://thedatabus.io/cocotb-introductionr/)
* [VUnit: a test framework for HDL — VUnit documentation](https://vunit.github.io/index.html)
* [vunit/examples/vhdl at master · VUnit/vunit](https://github.com/VUnit/vunit/tree/master/examples/vhdl)
* [VUnit/tdd-intro: Example of Test Driven Design with VUnit](https://github.com/VUnit/tdd-intro)
* [VUnit/vunit_action: VUnit GitHub action](https://github.com/VUnit/vunit_action)
* [alexforencich/cocotbext-axi: AXI interface modules for Cocotb](https://github.com/alexforencich/cocotbext-axi)
* [mciepluc/cocotb-coverage: Functional Coverage and Constrained Randomization Extensions for Cocotb](https://github.com/mciepluc/cocotb-coverage)
* [cocotb/cocotb-bus: Pre-packaged testbenching tools and reusable bus interfaces for cocotb](https://github.com/cocotb/cocotb-bus)
* [rdsalemi/uvmprimer: Contains the code examples from The UVM Primer Book sorted by chapters.](https://github.com/rdsalemi/uvmprimer)
* [CI/Jenkins for Verif](http://www.testandverification.com/VerificationFutures/2015/Alan_Fitch.pdf)
* [OSVVM/OSVVM: Open Source VHDL Verification Methodology (OSVVM) Repository](https://github.com/OSVVM/OSVVM)
* [UVVM/UVVM: Open Source VHDL Verification Library and Methodology - for very efficient VHDL verification of FPGA and ASIC - resulting also in a significant quality improvement](https://github.com/UVVM/UVVM)
* [Value change dump - Wikipedia](https://en.wikipedia.org/wiki/Value_change_dump)
* [Open Source VHDL Verification Methodology](http://osvvm.org/)
* [texane/vpcie: implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture](https://github.com/texane/vpcie)
* [tpoikela/uvm-python: UVM 1.2 port to Python](https://github.com/tpoikela/uvm-python)
* [Net2axis | net2axis](https://lucasbrasilino.github.io/net2axis/)
* [Zynq-7000 HW-SW Co-Simulation QEMU-QuestaSim – REDS blog](http://blog.reds.ch/?p=1180)
* [GTKWave](http://gtkwave.sourceforge.net/)
* [gtkwave.pdf User Manual](http://gtkwave.sourceforge.net/gtkwave.pdf)
* [gtkwave User Guide](https://ic.unicamp.br/~ducatte/mc542/Docs/gtkwave.pdf)
* [Universal Verification Methodology | Verification Academy](https://verificationacademy.com/topics/verification-methodology)
* [AR# 63987: Simulation - How to run functional simulation using Vivado Simulator?](https://www.xilinx.com/support/answers/63987.html)
* [Easier UVM](https://www.doulos.com/knowhow/sysverilog/uvm/easier/)
* [IP-XACT User Guide](https://www.accellera.org/images/downloads/standards/ip-xact/IP-XACT_User_Guide_2018-02-16.pdf)
* [Building an IP-XACT Design and Verification Environment with DesignWare IP](https://www.synopsys.com/designware-ip/technical-bulletin/design-verification-environment.html)
* [Tales from Beyond the Register Map: IP-XACT: The good, the bad and the outright madness](http://olofkindgren.blogspot.com/2016/11/ip-xact-good-bad-and-outright-madness.html)
* [Edit code - EDA Playground](https://www.edaplayground.com/)
* [sdnellen/open-register-design-tool: Tool to generate register RTL, models, and docs using SystemRDL or JSpec input](https://github.com/sdnellen/open-register-design-tool)
* [Co-simulation - Xilinx Wiki - Confluence](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/862421112/Co-simulation)
* [GitHub - alexforencich/cocotbext-eth: Ethernet interface modules for Cocotb](https://github.com/alexforencich/cocotbext-eth)
* [UVM Tutorial for Beginners](https://www.chipverify.com/uvm/uvm-tutorial)
* [WWW.TESTBENCH.IN](http://www.testbench.in/)
* [openhwgroup/core-v-verif: Functional verification project for the CORE-V family of RISC-V cores.](https://github.com/openhwgroup/core-v-verif)
* [Introduction — Scapy 2.4.5. documentation](https://scapy.readthedocs.io/en/latest/introduction.html)
* [Open Source VHDL Verification Methodology (OSVVM)](https://github.com/OSVVM)
* [Universal VHDL Verification Methodology](https://uvvm.org/)
* [Open Source VHDL Verification Methodology – VHDL Made Better!](https://osvvm.org/)
* [GitHub Facts About the HDL Industry](https://larsasplund.github.io/github-facts/verification-practices.html)
* [Simulating an entire SoC on an FPGA? : FPGA](https://www.reddit.com/r/FPGA/comments/s39cid/simulating_an_entire_soc_on_an_fpga/)
* [(1) Signal capture for Verilog testbench creations : FPGA](https://www.reddit.com/r/FPGA/comments/sa7egl/signal_capture_for_verilog_testbench_creations/htt2b4z/?utm_source=share&utm_medium=web2x&context=3)
* [Edit code - EDA Playground](https://www.edaplayground.com/home)
* [Learning UVM Testbench with Xilinx Vivado 2020 | Udemy](https://www.udemy.com/course/learning-uvm-testbench-with-xilinx-vivado-2020-for-newbie/)
* [fjullien/jtag_vpi: TCP/IP controlled VPI JTAG Interface.](https://github.com/fjullien/jtag_vpi)
* [pulp-platform/common_verification: SystemVerilog modules and classes commonly used for verification](https://github.com/pulp-platform/common_verification)
* [Verification Academy - The most comprehensive resource for verification training. | Verification Academy](https://verificationacademy.com/)
* [UVM Verification Primer - Doulos](https://www.doulos.com/knowhow/systemverilog/uvm/uvm-verification-primer/)
* [Introduction to the UVM Course | FPGA Verification | Verification Academy](https://verificationacademy.com/courses/introduction-to-the-uvm)
* [Basic UVM | Universal Verification Methodology | Verification Academy](https://verificationacademy.com/courses/uvm-basics)
* [SystemVerilog OOP for UVM Verification | Universal Verification Methodology | Verification Academy](https://verificationacademy.com/courses/systemverilog-oop-for-uvm-verification)
* [Verification Methodology Cookbooks | Coverage, UVM and OVM | Verification Academy](https://verificationacademy.com/cookbook)
* [Easier UVM - Doulos](https://www.doulos.com/knowhow/systemverilog/uvm/easier-uvm/)
* [.: Verification Guide :.](https://verificationguide.com/)
* [SystemVerilog Assertions Tutotial Doulos](https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-assertions-tutorial/)
* [System Verilog Assertions Simplified](https://www.design-reuse.com/articles/44987/system-verilog-assertions-simplified.html)
* [Microsoft Word - CummingsSNUG2016SV_SVA_Best_Practices_rev1_0.docx](http://www.sunburst-design.com/papers/CummingsSNUG2016SV_SVA_Best_Practices.pdf)
* [Microsoft Word - CummingsSNUG2009SJ_SVA_Bind_rev1_0.doc](http://www.sunburst-design.com/papers/CummingsSNUG2009SJ_SVA_Bind.pdf)
* [Getting Started With SystemVerilog Assertions](https://sutherland-hdl.com/papers/2006-DesignCon_Getting_Started_with_SVA_presentation.pdf)
* [Dynamic-Scheduling-in-Verilator-CHIPS-1.pdf](https://chipsalliance.org/wp-content/uploads/sites/83/2021/06/Dynamic-Scheduling-in-Verilator-CHIPS-1.pdf)
* [Doulos](https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-dpi-tutorial/)
* [How to Call Rust Code from SystemVerilog | by Sean McLoughlin | Medium](https://smcloughlin1015.medium.com/how-to-call-rust-code-from-systemverilog-fe0aa975e198)
* [pyuvm/pyuvm: The UVM written in Python](https://github.com/pyuvm/pyuvm)

## SoC-Embedded_SW/Linux

* [MicroZed Chronicles Archive | Adiuvo Engineering](https://www.adiuvoengineering.com/microzed-chronicles-archive)
* [Operating System in 1,000 Lines](https://operating-system-in-1000-lines.vercel.app/en)
* [Home · Wiki · Projects / SoC Course with Reference Designs · Open Hardware Repository](https://ohwr.org/project/soc-course/wikis/home)
* [Workshop: Getting Started with PYNQ - Session 1 | element14 | Webinars, Training and Events](https://www.element14.com/community/events/5504/l/pynq-z2-workshop-getting-started-with-pynq)
* [Introduction to Using AXI DMA in Embedded Linux - Hackster.io](https://www.hackster.io/whitney-knitter/introduction-to-using-axi-dma-in-embedded-linux-5264ec)
* [Using device tree overlays with Linux/Petalinux](https://www.centennialsoftwaresolutions.com/post/using-device-tree-overlays-with-petalinux)
* [Creating device tree overlays](https://www.centennialsoftwaresolutions.com/post/creating-device-tree-overlays)
* [Device Tree Tips - Xilinx Wiki - Confluence](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842482/Device+Tree+Tips)
* [linux-xlnx/axidmatest.c at master · Xilinx/linux-xlnx · GitHub](https://github.com/Xilinx/linux-xlnx/blob/master/drivers/dma/xilinx/axidmatest.c)
* [DMA Engine API Guide — The Linux Kernel documentation](https://www.kernel.org/doc/html/latest/driver-api/dmaengine/client.html)
* [DMA Operations [Analog Devices Wiki]](https://wiki.analog.com/resources/tools-software/linuxdsp/docs/linux-kernel-and-drivers/dma/dma)
* [https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug1144-petalinux-tools-reference-guide.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug1144-petalinux-tools-reference-guide.pdf)
* [Linux DMA From User Space - Xilinx Wiki - Confluence](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842418/Linux+DMA+From+User+Space#LinuxDMAFromUserSpace-UserSpaceOnlyWithoutKernelDriver)
* [linux-xlnx/xilinx_dma.c at master · Xilinx/linux-xlnx · GitHub](https://github.com/Xilinx/linux-xlnx/blob/master/drivers/dma/xilinx/xilinx_dma.c)
* [57028 - EDK 14.6: Simple AXI DMA Linux Driver Example with No Scatter Gather](https://support.xilinx.com/s/article/57028?language=en_US)
* [bperez77/xilinx_axidma: A zero-copy Linux driver and a userspace interface library for Xilinx&#39;s AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA p](https://github.com/bperez77/xilinx_axidma)
* [A deep dive into CMA [LWN.net]](https://lwn.net/Articles/486301/)
* [OSFC 2021 - Open Source Firmware Conference](https://osfc.io/)
* [Home — Memory Management Reference 4.0 documentation](https://www.memorymanagement.org/)
* [Embedded System Lecture Notes](https://users.ece.cmu.edu/~koopman/lectures/index.html)
* [Welcome to Linux From Scratch!](https://linuxfromscratch.org/)
* [NVIDIA/open-gpu-kernel-modules: NVIDIA Linux open GPU kernel module source](https://github.com/NVIDIA/open-gpu-kernel-modules)
* [0xAX/linux-insides: A little bit about a linux kernel](https://github.com/0xAX/linux-insides?utm_campaign=explore-email&utm_medium=email&utm_source=newsletter&utm_term=weekly)
* [Home - Embedded Artistry](https://embeddedartistry.com/)
* [Interrupt Handler Rules of Thumb - Embedded Artistry](https://embeddedartistry.com/blog/2017/08/28/interrupt-handler-rules-of-thumb/)
* [CESNET/ndk-sw: Linux driver and SW tools for Network Development Kit (NDK)](https://github.com/CESNET/ndk-sw)
* [Making Embedded Systems: Design Patterns for Great Software: White, Elecia: 9781449302146: Amazon.com: Books](https://www.amazon.com/Making-Embedded-Systems-Patterns-Software/dp/1449302149)
* [How to build a Real-Time Operating System(RTOS) | by Sudeep Chandrasekaran | Medium](https://medium.com/@dheeptuck/building-a-real-time-operating-system-rtos-ground-up-a70640c64e93)
* [io_uring.pdf](https://kernel.dk/io_uring.pdf)
* [Home · Wiki · Projects / White Rabbit · Open Hardware Repository](https://ohwr.org/project/white-rabbit/wikis/home)
* [Operating System Engineering | Electrical Engineering and Computer Science | MIT OpenCourseWare](https://ocw.mit.edu/courses/6-828-operating-system-engineering-fall-2012/)
* [MicroZed Chronicles: UIO Part One - Introduction and Set Up](https://www.adiuvoengineering.com/post/microzed-chronicles-uio-part-one-introduction-and-set-up)
* [Software Stack • ECEn 427](https://byu-cpe.github.io/ecen427/documentation/software-stack/)
* [Interactive map of Linux kernel](https://makelinux.github.io/kernel/map/)
* [GitHub - jacobfeder/axisfifo: Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP](https://github.com/jacobfeder/axisfifo)
* [m3y54m/Embedded-Engineering-Roadmap: A roadmap for those who want to build a career as an Embedded Systems Engineer, along with a bunch of learning resources](https://github.com/m3y54m/Embedded-Engineering-Roadmap)


# work-leadership-life-finance

* [James Clear: There are 7 minutes/day you need to master to be productive - RescueTime](http://blog.rescuetime.com/james-clear/)
* [Mental models](http://www.defmacro.org/2016/12/22/models.html)
* [Why You&#39;re Resistant to Being Productive](https://listed.standardnotes.org/@mo/408/why-you-re-resistant-to-being-productive)
* [You should quit your job.](https://listed.standardnotes.org//@mo/247/you-should-quit-your-job)
* [Scaling Engineering Teams via Writing Things Down and Sharing - aka RFCs](https://blog.pragmaticengineer.com/scaling-engineering-teams-via-writing-things-down-rfcs/)
* [How to balance full-time work with creative projects – The Creative Independent](https://thecreativeindependent.com/guides/how-to-balance-full-time-work-with-creative-projects/)
* [How Old Are Successful Tech Entrepreneurs?](https://insight.kellogg.northwestern.edu/article/younger-vs-older-tech-entrpreneurs)
* [Grow the Puzzle Around You - Jessica Livingston](http://foundersatwork.posthaven.com/grow-the-puzzle-around-you)
* [Advice for First Time Founders](https://blog.ycombinator.com/advice-for-first-time-founders/)
* [Ikigai: The Japanese Secret to a Long and Happy Life Might Just Help You Live a More Fulfilling…](https://medium.com/thrive-global/ikigai-the-japanese-secret-to-a-long-and-happy-life-might-just-help-you-live-a-more-fulfilling-9871d01992b7)
* [Build a Focus System for Better Work/Life Balance as a Web Developer](https://raddevon.com/articles/focus-for-better-work-life-balance-as-a-web-developer/)
* [Communication Multitasking: You Only Get 1h 12min/day Without Email](https://blog.rescuetime.com/communication-multitasking/)
* [The Importance of Deep Work &amp; The 30-Hour Method for Learning a New Skill | Azeria Labs](https://azeria-labs.com/the-importance-of-deep-work-the-30-hour-method-for-learning-a-new-skill/)
* [Great PMs don&#39;t spend their time on solutions - Inside Intercom](https://blog.intercom.com/great-product-managers-dont-spend-time-on-solutions/)
* [The Holloway Guide to Equity Compensation — Holloway](https://www.holloway.com/g/equity-compensation)
* [How to Become a Better Software Developer: A Handbook on Personal Performance – 7pace Blog](https://www.7pace.com/blog/become-a-better-programmer-skills-development)
* [Ask HN: What are your “brain hacks” that help you manage everyday situations? | Hacker News](https://news.ycombinator.com/item?id=18588727)
* [Mental Models I Find Repeatedly Useful – Gabriel Weinberg – Medium](https://medium.com/@yegg/mental-models-i-find-repeatedly-useful-936f1cc405d)
* [How To Be Successful - Sam Altman](http://blog.samaltman.com/how-to-be-successful)
* [Ten minutes a day – Alex Allain – Medium](https://medium.com/@alexallain/ten-minutes-a-day-e2fa1084f924)
* [YC’s Essential Startup Advice](https://blog.ycombinator.com/ycs-essential-startup-advice/)
* [The YC Seed Deck Template](https://blog.ycombinator.com/intro-to-the-yc-seed-deck/)
* [(2) How great leaders inspire action | Simon Sinek - YouTube](https://www.youtube.com/watch?v=qp0HIF3SfI4)
* [Jessie Frazelle&#39;s Blog: Defining a Distinguished Engineer](https://blog.jessfraz.com/post/defining-a-distinguished-engineer/)
* [Great developers are raised, not hired – The Principal Developer by Eduards Sizovs](https://sizovs.net/2019/04/10/the-best-developers-are-raised-not-hired/)
* [Career advice I wish I&#39;d been given when I was young - 80,000 Hours](https://80000hours.org/2019/04/career-advice-i-wish-id-been-given-when-i-was-young/)
* [Mental Models: The Best Way to Make Intelligent Decisions (109 Models Explained)](https://fs.blog/mental-models/)
* [How to do hard things | David R. MacIver](https://www.drmaciver.com/2019/05/how-to-do-hard-things/)
* [Undervalued Software Engineering Skills: Writing Well](https://blog.pragmaticengineer.com/on-writing-well/)
* [Julio Biason .Net 4.0 - Things I Learnt The Hard Way (in 30 Years of Software Development)](https://blog.juliobiason.net/thoughts/things-i-learnt-the-hard-way/)
* [Startup School](https://www.startupschool.org/)
* [It&#39;s Never Too Late to Be Successful and Happy](https://invincible.substack.com/p/its-never-too-late-to-be-successful)
* [Get Started Continued](https://www.darpa.mil/work-with-us/for-small-businesses/get-started-continued)
* [Square’s Growth Framework for Engineers and Engineering Managers | Square Corner Blog](https://developer.squareup.com/blog/squares-growth-framework-for-engineers-and-engineering-managers/)
* [All the best engineering advice I stole from non-technical people](https://medium.com/@bellmar/all-the-best-engineering-advice-i-stole-from-non-technical-people-eb7f90ca2f5f)
* [Speed matters: Why working quickly is more important than it seems « the jsomers.net blog](http://jsomers.net/blog/speed-matters)
* [Open-Startups](https://open-startups.xyz/)
* [Why speaking to yourself in the third person makes you wiser | Aeon Ideas](https://aeon.co/ideas/why-speaking-to-yourself-in-the-third-person-makes-you-wiser)
* [Learning Center](https://www.sba.gov/learning-center)
* [NYU Stern MBA Damodaran Online: Home Page for Aswath Damodaran](http://pages.stern.nyu.edu/~adamodar/)
* [Indie Hackers: Work Together to Build Profitable Online Businesses](https://www.indiehackers.com/)
* [Risky business: the five biggest IP mistakes startups make](https://www.wipo.int/wipo_magazine/en/2018/04/article_0007.html)
* [To Get Good, Go After The Metagame](https://commoncog.com/blog/to-get-good-go-after-the-metagame/)
* [Do whatever you can&#39;t stop thinking about · Hrvoje Šimić](https://shime.sh/do-whatever-you-can%27t-stop-thinking-about)
* [How a &#39;growth mindset&#39; can lead to success - BBC Worklife](https://www.bbc.com/worklife/article/20200306-the-surprising-truth-about-finding-your-passion-at-work)
* [Habits of High-Functioning Teams | deniseyu.io](https://deniseyu.io/2020/05/23/habits-of-high-performing-teams.html)
* [Researchers and Founders - Sam Altman](https://blog.samaltman.com/researchers-and-founders)
* [22 Principles for Great Product Managers](http://reeve.blog/blog/principles/)
* [YC Startup Library](https://www.ycombinator.com/library)
* [YC's essential startup advice](https://www.ycombinator.com/library/4D-yc-s-essential-startup-advice)
* [Work on what matters | StaffEng](https://staffeng.com/guides/work-on-what-matters)
* [A forty year career.](https://lethain.com/forty-year-career/)
* [Stories of reaching Staff-plus engineering roles - StaffEng | StaffEng](https://staffeng.com/)
* [kuchin/awesome-cto: A curated and opinionated list of resources for Chief Technology Officers, with the emphasis on startups](https://github.com/kuchin/awesome-cto)
* [Tech Lead Compass | How to become a successful Tech Lead](https://techleadcompass.com/)
* [Why do so many corporations choose to incorporate in Delaware? - WHYY](https://whyy.org/articles/why-do-so-many-corporations-choose-to-incorporate-in-delaware/)
* [Don&#39;t End The Week With Nothing](https://training.kalzumeus.com/newsletters/archive/do-not-end-the-week-with-nothing)
* [Self-Fulfilling Prophecy and The Pygmalion Effect…](https://www.simplypsychology.org/self-fulfilling-prophecy.html)
* [How to Work Hard | Hacker News](https://news.ycombinator.com/item?id=27675603)
* [Making Good Decisions as a Product Manager | by Brandon Chu | The Black Box of Product Management](https://blackboxofpm.com/making-good-decisions-as-a-product-manager-c66ddacc9e2b)
* [20 Things I&#39;ve Learned in my 20 Years as a Software Engineer - Simple Thread](https://www.simplethread.com/20-things-ive-learned-in-my-20-years-as-a-software-engineer/)
* [How to mentor software engineers](https://xdg.me/mentor-engineers/)
* [Top Takeaways from Andy Grove’s High Output Management | by Ian Tien | Medium](https://medium.com/@iantien/top-takeaways-from-andy-grove-s-high-output-management-2e0ecfb1ea63)
* [Start a Profitable Side Project in 2022 - Indie Hackers](https://www.indiehackers.com/start)
* [Top Performers Have a Superpower: Happiness | Hacker News](https://news.ycombinator.com/item?id=30424181)
* [Maybe you should do less &#39;work&#39; - John&#39;s internet house](https://www.johnwhiles.com/posts/work.html)

