Collected files in Mojo_Hashers6, then renamed to xMojo_Hashers6

Run ISE Project Navigator 14.4 (P.49d)
File/Close if existing project open
File/NewProject
Name Mojo_Hashers6, default folder, HDL (next)
Spartan6 XC6SX9 TQG144 -2 Verilog Tools (next)
(finish)

Move files from xMojo_Hashers6 folder to Mojo_Hashers6
Click on Hierarchy x6slx9-2tqg144
Click on add source files (left toolbar)
Select all of the .v files (shift-left-click), EXCEPT test_*.v
Add source mojo.ucf

Click on the properties (left toolbar) for Generate Programming File
Tick checkboxes to Create Binary Config file and Enable Bitstream Compression

Double click Generate Programming File to start processing (takes 10 mins for the 3
hasher variant but never completes for 6 hashers, just sits at router phase 4 with
thousands unrouted ... TODO tweak placement via FPGA Editor).
... LOTS of warnings. 7 loadless signals (unconnected pins).
6 hashers ... 60% LUT Utilization, 86% occupied.
3 hashers ... 35% LUT Utilization, 67% occupied.  Max clock 78MHz (see mojo_top.twr).
