

================================================================
== Vitis HLS Report for 'backward_1_Pipeline_VITIS_LOOP_86_413'
================================================================
* Date:           Mon Dec 26 02:54:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.585 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1934|     1934|  9.670 us|  9.670 us|  1934|  1934|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_4  |     1932|     1932|        42|         30|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    412|    -|
|Register         |        -|    -|     644|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     644|    444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_273_p2                |         +|   0|  0|   7|           7|           1|
    |add_ln89_fu_263_p2                |         +|   0|  0|   9|           9|           9|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |icmp_ln86_fu_236_p2               |      icmp|   0|  0|   4|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_253_p2                |       xor|   0|  0|   8|           7|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          33|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |                           Name                          | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  145|         31|    1|         31|
    |ap_done_int                                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_7                                     |    9|          2|    7|         14|
    |grp_fu_197_p0                                            |   25|          6|   32|        192|
    |grp_fu_197_p1                                            |   37|          9|   32|        288|
    |grp_fu_201_p0                                            |   37|          9|   32|        288|
    |grp_fu_201_p1                                            |   13|          3|   32|         96|
    |j_fu_66                                                  |    9|          2|    7|         14|
    |net_next_next_next_next_first_node2_first_cache_blk_n    |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_grad_address0  |   37|          9|   10|         90|
    |net_next_next_next_next_first_node2_first_grad_address1  |   37|          9|   10|         90|
    |reg_210                                                  |    9|          2|   32|         64|
    |reg_216                                                  |    9|          2|   32|         64|
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                    |  412|         94|  232|       1241|
    +---------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |add_ln89_reg_419                                               |   9|   0|    9|          0|
    |ap_CS_fsm                                                      |  30|   0|   30|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                        |   1|   0|    1|          0|
    |icmp_ln86_reg_388                                              |   1|   0|    1|          0|
    |j_7_reg_378                                                    |   7|   0|    7|          0|
    |j_fu_66                                                        |   7|   0|    7|          0|
    |mul39_i_i_1_reg_424                                            |  32|   0|   32|          0|
    |mul39_i_i_2_reg_435                                            |  32|   0|   32|          0|
    |mul39_i_i_3_reg_445                                            |  32|   0|   32|          0|
    |mul39_i_i_4_reg_450                                            |  32|   0|   32|          0|
    |mul39_i_i_5_reg_485                                            |  32|   0|   32|          0|
    |mul39_i_i_6_reg_455                                            |  32|   0|   32|          0|
    |mul39_i_i_7_reg_490                                            |  32|   0|   32|          0|
    |mul39_i_i_reg_460                                              |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_cache_read_reg_392   |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_grad_addr_1_reg_414  |   7|   0|   10|          3|
    |net_next_next_next_next_first_node2_first_grad_addr_2_reg_470  |   7|   0|   10|          3|
    |net_next_next_next_next_first_node2_first_grad_addr_3_reg_495  |   8|   0|   10|          2|
    |net_next_next_next_next_first_node2_first_grad_addr_4_reg_475  |   7|   0|   10|          3|
    |net_next_next_next_next_first_node2_first_grad_addr_5_reg_429  |   9|   0|   10|          1|
    |net_next_next_next_next_first_node2_first_grad_addr_6_reg_500  |   7|   0|   10|          3|
    |net_next_next_next_next_first_node2_first_grad_addr_7_reg_506  |   9|   0|   10|          1|
    |net_next_next_next_next_first_node2_first_grad_addr_reg_402    |   7|   0|   10|          3|
    |net_next_next_next_next_first_node2_first_grad_load_4_reg_480  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_grad_load_5_reg_440  |  32|   0|   32|          0|
    |reg_205                                                        |  32|   0|   32|          0|
    |reg_210                                                        |  32|   0|   32|          0|
    |reg_216                                                        |  32|   0|   32|          0|
    |reg_222                                                        |  32|   0|   32|          0|
    |tmp_reg_397                                                    |  32|   0|   32|          0|
    |xor_ln89_reg_408                                               |   7|   0|    7|          0|
    |zext_ln89_8_cast_reg_465                                       |   7|   0|    8|          1|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 644|   0|  664|         20|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_598_p_din0                                        |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_598_p_din1                                        |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_598_p_opcode                                      |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_598_p_dout0                                       |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_598_p_ce                                          |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_606_p_din0                                        |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_606_p_din1                                        |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_606_p_dout0                                       |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grp_fu_606_p_ce                                          |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_86_413|  return value|
|grad_y_load                                              |   in|   32|     ap_none|                                      grad_y_load|        scalar|
|grad_y_load_1                                            |   in|   32|     ap_none|                                    grad_y_load_1|        scalar|
|grad_y_load_2                                            |   in|   32|     ap_none|                                    grad_y_load_2|        scalar|
|grad_y_load_3                                            |   in|   32|     ap_none|                                    grad_y_load_3|        scalar|
|grad_y_load_5                                            |   in|   32|     ap_none|                                    grad_y_load_5|        scalar|
|grad_y_load_8                                            |   in|   32|     ap_none|                                    grad_y_load_8|        scalar|
|grad_y_load_6                                            |   in|   32|     ap_none|                                    grad_y_load_6|        scalar|
|grad_y_load_7                                            |   in|   32|     ap_none|                                    grad_y_load_7|        scalar|
|net_next_next_next_next_first_node2_first_cache_dout     |   in|   32|     ap_fifo|  net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_empty_n  |   in|    1|     ap_fifo|  net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_read     |  out|    1|     ap_fifo|  net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_grad_address0  |  out|   10|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_ce0       |  out|    1|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_we0       |  out|    1|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_d0        |  out|   32|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_q0        |   in|   32|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_address1  |  out|   10|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_ce1       |  out|    1|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_we1       |  out|    1|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_d1        |  out|   32|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_q1        |   in|   32|   ap_memory|   net_next_next_next_next_first_node2_first_grad|         array|
+---------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

