
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003393                       # Number of seconds simulated
sim_ticks                                  3393385455                       # Number of ticks simulated
final_tick                               574924423131                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153794                       # Simulator instruction rate (inst/s)
host_op_rate                                   201995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247985                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895476                       # Number of bytes of host memory used
host_seconds                                 13683.84                       # Real time elapsed on the host
sim_insts                                  2104496540                       # Number of instructions simulated
sim_ops                                    2764061065                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       117248                       # Number of bytes read from this memory
system.physmem.bytes_read::total               326016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          916                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2547                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             895                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  895                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1546538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58353524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1621979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34551925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96073966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1546538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1621979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3168517                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33759796                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33759796                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33759796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1546538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58353524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1621979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34551925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              129833762                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8137616                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2850855                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485708                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188418                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1433981                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382823                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199745                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5729                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3493389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15838951                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2850855                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582568                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3353184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         872617                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        355287                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1717388                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7884914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.314277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4531730     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599890      7.61%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292899      3.71%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222765      2.83%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182850      2.32%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156924      1.99%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54686      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195604      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647566     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7884914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350330                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.946387                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3616577                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       331872                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3240101                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16148                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680215                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312661                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17698726                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4491                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680215                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3767184                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149430                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41412                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3104366                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17142989                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70857                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22700552                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78048636                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78048636                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903418                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7797098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2156                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1157                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364199                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2621940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7409                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       210851                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16125536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13757925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17768                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4640241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12620830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7884914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856805                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2825927     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672185     21.21%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       857397     10.87%     67.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001350     12.70%     80.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       739572      9.38%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476932      6.05%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203832      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60796      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46923      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7884914                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58332     73.24%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12448     15.63%     88.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8860     11.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10797909     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109581      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357165     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492274      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13757925                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.690658                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79640                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005789                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35498172                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20768039                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13277172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13837565                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22560                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       733864                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155111                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680215                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7066                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16127696                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2621940                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594871                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206296                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13457908                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256089                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300017                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735789                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017020                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479700                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653790                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13302435                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13277172                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7991908                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19678806                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631580                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406118                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4757599                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186649                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7204699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3370054     46.78%     46.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531623     21.26%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836397     11.61%     79.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305586      4.24%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262135      3.64%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116665      1.62%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281664      3.91%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77434      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423141      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7204699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327833                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779016                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423141                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22909243                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32936660                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 252702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.813761                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.813761                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228862                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228862                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62310035                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17426889                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18263821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2038                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8137616                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2937659                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2392050                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198015                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1222922                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1136553                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310309                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8770                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2935591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16233775                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2937659                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1446862                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3572949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1062311                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        605075                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1436664                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7974264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4401315     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          313752      3.93%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          254450      3.19%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          612994      7.69%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          162734      2.04%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222255      2.79%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153260      1.92%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           89285      1.12%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1764219     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7974264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360997                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994906                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3063862                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       592370                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3435502                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22151                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        860373                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499943                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19439892                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1452                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        860373                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3288105                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106246                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       161888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3228840                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       328807                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18752327                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          155                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132438                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       106777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26228354                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87554909                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87554909                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16075104                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10153246                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3951                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2381                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           920719                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1763482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17920                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       375399                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17701146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14037704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29244                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6099893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18795185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          756                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7974264                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.891045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2786225     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1693428     21.24%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1140884     14.31%     70.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       823919     10.33%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       707456      8.87%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       373306      4.68%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       317230      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63511      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68305      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7974264                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83541     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18112     15.16%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17790     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11670787     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195850      1.40%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1567      0.01%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1404998     10.01%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       764502      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14037704                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.725039                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119446                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008509                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36198362                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23805183                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13676082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14157150                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53784                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       698834                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       231124                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        860373                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60139                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7801                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17705111                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1763482                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913646                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2364                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232717                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13814614                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1314346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       223090                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2061022                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1946910                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            746676                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697624                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13685593                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13676082                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8894386                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25275783                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.680601                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351894                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9419536                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11577248                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6128029                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7113891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141961                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2767328     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1967054     27.65%     66.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       793120     11.15%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456265      6.41%     84.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       366487      5.15%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154742      2.18%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183407      2.58%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88845      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       336643      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7113891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9419536                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11577248                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1747170                       # Number of memory references committed
system.switch_cpus1.commit.loads              1064648                       # Number of loads committed
system.switch_cpus1.commit.membars               1594                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1660616                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10434678                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236004                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       336643                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24482356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36271562                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 163352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9419536                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11577248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9419536                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863908                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863908                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157530                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157530                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62147456                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18896283                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17926315                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3202                       # number of misc regfile writes
system.l20.replacements                          1588                       # number of replacements
system.l20.tagsinuse                      8191.336487                       # Cycle average of tags in use
system.l20.total_refs                          194281                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.865133                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.280116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.058435                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   806.192989                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7151.804947                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023960                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004524                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098412                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.873023                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999919                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3872                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3875                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1037                       # number of Writeback hits
system.l20.Writeback_hits::total                 1037                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3896                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3899                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3896                       # number of overall hits
system.l20.overall_hits::total                   3899                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1547                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1588                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1547                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1588                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1547                       # number of overall misses
system.l20.overall_misses::total                 1588                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6028993                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    156348665                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      162377658                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6028993                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    156348665                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       162377658                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6028993                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    156348665                       # number of overall miss cycles
system.l20.overall_miss_latency::total      162377658                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5419                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5463                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1037                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1037                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5487                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5487                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.285477                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290683                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.284218                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.289411                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.284218                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.289411                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 147048.609756                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101065.717518                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102252.933249                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 147048.609756                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101065.717518                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102252.933249                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 147048.609756                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101065.717518                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102252.933249                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 249                       # number of writebacks
system.l20.writebacks::total                      249                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1547                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1588                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1547                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1588                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1547                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1588                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5719983                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    144725872                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    150445855                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5719983                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    144725872                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    150445855                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5719983                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    144725872                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    150445855                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285477                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290683                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.284218                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.289411                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.284218                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.289411                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139511.780488                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93552.599871                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94739.203401                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139511.780488                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93552.599871                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94739.203401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139511.780488                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93552.599871                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94739.203401                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           958                       # number of replacements
system.l21.tagsinuse                      8190.296801                       # Cycle average of tags in use
system.l21.total_refs                          561943                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9146                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.441395                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          516.134281                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.476348                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   471.681545                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7164.004627                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063005                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004697                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.057578                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.874512                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999792                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4336                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4337                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2565                       # number of Writeback hits
system.l21.Writeback_hits::total                 2565                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4388                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4389                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4388                       # number of overall hits
system.l21.overall_hits::total                   4389                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          916                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  959                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          916                       # number of demand (read+write) misses
system.l21.demand_misses::total                   959                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          916                       # number of overall misses
system.l21.overall_misses::total                  959                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5927340                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     89026091                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       94953431                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5927340                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     89026091                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        94953431                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5927340                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     89026091                       # number of overall miss cycles
system.l21.overall_miss_latency::total       94953431                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5252                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5296                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2565                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2565                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5304                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5348                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5304                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5348                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174410                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.181080                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.172700                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179319                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.172700                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179319                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 137845.116279                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 97190.055677                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 99012.962461                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 137845.116279                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 97190.055677                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 99012.962461                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 137845.116279                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 97190.055677                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 99012.962461                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 646                       # number of writebacks
system.l21.writebacks::total                      646                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          916                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             959                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          916                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              959                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          916                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             959                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5601919                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     81956004                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     87557923                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5601919                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     81956004                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     87557923                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5601919                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     81956004                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     87557923                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174410                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.181080                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.172700                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179319                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.172700                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179319                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130277.186047                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89471.620087                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 91301.275287                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130277.186047                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 89471.620087                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 91301.275287                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130277.186047                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 89471.620087                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 91301.275287                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.448987                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001749849                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782473.040925                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.941068                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.507919                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826134                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.890143                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1717328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1717328                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1717328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1717328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1717328                       # number of overall hits
system.cpu0.icache.overall_hits::total        1717328                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8167766                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8167766                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8167766                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8167766                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8167766                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8167766                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1717388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1717388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1717388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1717388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1717388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1717388                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136129.433333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136129.433333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136129.433333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6279947                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6279947                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6279947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6279947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6279947                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6279947                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142726.068182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142726.068182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142726.068182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142726.068182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142726.068182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142726.068182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249478                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.447622                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.132088                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.867912                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055026                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055026                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492610                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492610                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492610                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492610                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16952                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16952                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16952                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1097673410                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1097673410                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2518136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2518136                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1100191546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1100191546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1100191546                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1100191546                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509562                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509562                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509562                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509562                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008147                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006755                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006755                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006755                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006755                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65028.045616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65028.045616                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34974.111111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34974.111111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64900.397947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64900.397947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64900.397947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64900.397947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1037                       # number of writebacks
system.cpu0.dcache.writebacks::total             1037                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11461                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    187545469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    187545469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582549                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582549                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    188128018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    188128018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    188128018                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    188128018                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34608.870456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34608.870456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24272.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24272.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34563.295609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34563.295609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34563.295609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34563.295609                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.944020                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086522524                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097533.830116                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.944020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064013                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823628                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1436608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1436608                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1436608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1436608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1436608                       # number of overall hits
system.cpu1.icache.overall_hits::total        1436608                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7768671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7768671                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7768671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7768671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7768671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7768671                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1436664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1436664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1436664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1436664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1436664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1436664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138726.267857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138726.267857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138726.267857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138726.267857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138726.267857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138726.267857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6055209                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6055209                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6055209                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6055209                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6055209                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6055209                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137618.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137618.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137618.386364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137618.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137618.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137618.386364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170707718                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30702.826978                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.476623                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.523377                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880768                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119232                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       998019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         998019                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       678796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678796                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1601                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1601                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1676815                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1676815                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1676815                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1676815                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13290                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          360                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13650                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    594223498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    594223498                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25237737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25237737                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    619461235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    619461235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    619461235                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    619461235                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1011309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1011309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       679156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       679156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1601                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1601                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1690465                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1690465                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1690465                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1690465                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013141                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000530                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008075                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008075                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008075                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44712.076599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44712.076599                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70104.825000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70104.825000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45381.775458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45381.775458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45381.775458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45381.775458                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64511                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        64511                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2565                       # number of writebacks
system.cpu1.dcache.writebacks::total             2565                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8038                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          308                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8346                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8346                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5252                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    127001209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    127001209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1085348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1085348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    128086557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    128086557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    128086557                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    128086557                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24181.494478                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24181.494478                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20872.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20872.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24149.049208                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24149.049208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24149.049208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24149.049208                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
