$date
	Sun Oct 23 04:46:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#101318
b10110 &
b10110 %
1$
b10110 !
1"
#101319
0"
#101322
b1011 &
b1011 %
#101326
b100010 &
b100010 %
#101330
b10001 &
b10001 %
#101334
b110100 &
b110100 %
#101338
b11010 &
b11010 %
#101342
b1101 &
b1101 %
#101346
b101000 &
b101000 %
#101350
b10100 &
b10100 %
#101354
b1010 &
b1010 %
#101358
b101 &
b101 %
#101362
b10000 &
b10000 %
#101366
b1000 &
b1000 %
#101370
b100 &
b100 %
#101374
b10 &
b10 %
#101378
b1 &
b1 %
1#
#101382
b0 &
0#
b0 %
0$
#1062625
b10000 !
1"
#1062626
b10000 &
b10000 %
1$
#1062627
0"
#1062630
b1000 &
b1000 %
#1062634
b100 &
b100 %
#1062638
b10 &
b10 %
#1062642
b1 &
b1 %
1#
#1062646
b0 &
0#
b0 %
0$
#2096373
b10001 !
1"
#2096374
b10001 &
b10001 %
1$
#2096375
0"
#2096378
b110100 &
b110100 %
#2096382
b11010 &
b11010 %
#2096386
b1101 &
b1101 %
#2096390
b101000 &
b101000 %
#2096394
b10100 &
b10100 %
#2096398
b1010 &
b1010 %
#2096402
b101 &
b101 %
#2096406
b10000 &
b10000 %
#2096410
b1000 &
b1000 %
#2096414
b100 &
b100 %
#2096418
b10 &
b10 %
#2096422
b1 &
1#
b1 %
#2096426
b0 &
b0 %
0#
0$
#4500012
