Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 02E25528BF
	for <lists+qemu-devel@lfdr.de>; Tue, 25 Jun 2019 11:57:36 +0200 (CEST)
Received: from localhost ([::1]:58206 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hfiCl-0002UA-75
	for lists+qemu-devel@lfdr.de; Tue, 25 Jun 2019 05:57:35 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:57328)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <palmer@dabbelt.com>) id 1hfiBQ-0001eV-Ed
 for qemu-devel@nongnu.org; Tue, 25 Jun 2019 05:56:14 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <palmer@dabbelt.com>) id 1hfiBO-00051F-1y
 for qemu-devel@nongnu.org; Tue, 25 Jun 2019 05:56:12 -0400
Received: from mail-pf1-f193.google.com ([209.85.210.193]:39838)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <palmer@dabbelt.com>) id 1hfiBM-0004yc-MD
 for qemu-devel@nongnu.org; Tue, 25 Jun 2019 05:56:08 -0400
Received: by mail-pf1-f193.google.com with SMTP id j2so9211601pfe.6
 for <qemu-devel@nongnu.org>; Tue, 25 Jun 2019 02:56:06 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id
 :mime-version:content-transfer-encoding;
 bh=GCCOkx2OmAP/A9eIVE6YA+UZgGEFyyXFxxmQk/8yJc0=;
 b=hPzeDv2BDqv3OXHXuDbbjFrcODGV/2MtU0Abf+5UhIljmSsiaY9ci8vaAEBEwPt6Hg
 SQaOytK3cFU58lPrCRi1vswUN1YLnOpPJPvntA6qTE7FrxxH5wf2IAkllrtq6J90Hppm
 Yjx3TzdfmFSRs6X+Cps4QLP9m9Xg/h6AAz2pzCY6ks6JnDtX/kwIyAJk0GB6IRDv4UaJ
 UbNF3DSoVjQR4P2Eg+Ec0g9B0MpL1EEzg5knHcdR+5XsHfq8xxsyivVT98PuJdKhgwcC
 KRBfQVS6aNIJzwYUfq1j9Qv3ogheF1ZJD3Q/mJ71rTWmOvoNnngwGVNGs+WpDGxUUIC/
 m80w==
X-Gm-Message-State: APjAAAXghZ+HGRakRlc24/yg3Awv7xDjCup/RKKMC+w0JMiPJNAXWugf
 m4b3qUeP16mkVfEydSAXWraMvA9ZdD5uhXVG
X-Google-Smtp-Source: APXvYqxVEHzVlryLIyrQU/AbujrmOWdUg9Zys/g7AUjCXlOl5trymuWdja6rH9FdAXuNE5FqjiAJGA==
X-Received: by 2002:a63:d211:: with SMTP id a17mr37936751pgg.269.1561456564746; 
 Tue, 25 Jun 2019 02:56:04 -0700 (PDT)
Received: from localhost (220-132-236-182.HINET-IP.hinet.net.
 [220.132.236.182])
 by smtp.gmail.com with ESMTPSA id i17sm15301431pgn.71.2019.06.25.02.56.03
 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256);
 Tue, 25 Jun 2019 02:56:04 -0700 (PDT)
Date: Tue, 25 Jun 2019 02:56:04 -0700 (PDT)
X-Google-Original-Date: Tue, 25 Jun 2019 02:44:06 PDT (-0700)
In-Reply-To: <CANnJOVF7DUabc6ut92dQQUjxWud7zfdgBEkj=GPn1P+2tKw-ag@mail.gmail.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: fintelia@gmail.com
Message-ID: <mhng-94c196fb-ebb6-4075-afa9-96989bbc037c@palmer-si-x1e>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.85.210.193
Subject: Re: [Qemu-devel] [PATCH for 4.1 v3] target/riscv: Expose time CSRs
 when allowed by [m|s]counteren
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 Alistair Francis <Alistair.Francis@wdc.com>, qemu-devel@nongnu.org,
 sagark@eecs.berkeley.edu, qemu-riscv@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Mon, 24 Jun 2019 16:03:20 PDT (-0700), fintelia@gmail.com wrote:
> Apparently my previous message didn't make it out onto the list (sorry
> about all these email glitches!). I've included the message again below.
> Hopefully either a patch like this one or something simpler that just hard
> codes mcounteren.TM to zero (so QEMU is at least conformant) can be merged
> in time for 4.1.
>
> On Fri, Jun 14, 2019 at 8:55 AM Jonathan Behrens <jonathan@fintelia.io>
> wrote:
>
>> I'm not sure that is accurate. Based on the discussion here
>> <https://forums.sifive.com/t/possible-bug-in-counteren-csrs/2123> the
>> HiFive Unleashed actually does support reading the timer CSR from
>> unprivileged modes (from that discussion it does so a little too well...
>> but it should presumably be fixed in later iterations of the processor).
>> And even if no real hardware supported this capability, it still might make
>> sense to provide it in QEMU as an optimization.

time and cycle are different registers: rdtime should trap, but rdcycle should
work.  The hardware traps rdtime into machine mode and emulates it via a memory
mapped register.  The bug in the FU540-C000 appears to be related to the
counter enables, not the presence of the counters.

>>
>> On Fri, Jun 14, 2019 at 7:52 AM Palmer Dabbelt <palmer@sifive.com> wrote:
>>
>>> On Tue, 28 May 2019 11:30:20 PDT (-0700), jonathan@fintelia.io wrote:
>>> > Currently mcounteren.TM acts as though it is hardwired to zero, even
>>> though QEMU allows it to be set. This change resolves the issue by allowing
>>> reads to the time and timeh control registers when running in a privileged
>>> mode where such accesses are allowed.
>>> >
>>> > The frequency of the time register is stored in the time_freq field of
>>> each hart so that it is accessible during CSR reads, but must be the same
>>> across all harts. Each board can initialize it to a custom value, although
>>> all currently use a 10 MHz frequency.
>>> >
>>> > Signed-off-by: Jonathan Behrens <jonathan@fintelia.io>
>>> > ---
>>> >  hw/riscv/riscv_hart.c           |  4 ++++
>>> >  hw/riscv/sifive_clint.c         | 30 ++++++++++++++++++++++--------
>>> >  hw/riscv/sifive_e.c             |  2 ++
>>> >  hw/riscv/sifive_u.c             |  4 +++-
>>> >  hw/riscv/spike.c                |  6 +++++-
>>> >  hw/riscv/virt.c                 |  4 +++-
>>> >  include/hw/riscv/riscv_hart.h   |  1 +
>>> >  include/hw/riscv/sifive_clint.h |  4 ----
>>> >  include/hw/riscv/sifive_e.h     |  4 ++++
>>> >  include/hw/riscv/sifive_u.h     |  1 +
>>> >  include/hw/riscv/spike.h        |  1 +
>>> >  include/hw/riscv/virt.h         |  1 +
>>> >  target/riscv/cpu.h              |  2 ++
>>> >  target/riscv/csr.c              | 17 +++++++++++------
>>> >  14 files changed, 60 insertions(+), 21 deletions(-)
>>> >
>>> > diff --git a/hw/riscv/riscv_hart.c b/hw/riscv/riscv_hart.c
>>> > index e34a26a0ef..c39cd55330 100644
>>> > --- a/hw/riscv/riscv_hart.c
>>> > +++ b/hw/riscv/riscv_hart.c
>>> > @@ -19,6 +19,7 @@
>>> >   */
>>> >
>>> >  #include "qemu/osdep.h"
>>> > +#include "qemu/timer.h"
>>> >  #include "qapi/error.h"
>>> >  #include "hw/sysbus.h"
>>> >  #include "target/riscv/cpu.h"
>>> > @@ -27,6 +28,8 @@
>>> >  static Property riscv_harts_props[] = {
>>> >      DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
>>> >      DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type),
>>> > +    DEFINE_PROP_UINT64("timebase-frequency", RISCVHartArrayState,
>>> time_freq,
>>> > +                       NANOSECONDS_PER_SECOND),
>>> >      DEFINE_PROP_END_OF_LIST(),
>>> >  };
>>> >
>>> > @@ -49,6 +52,7 @@ static void riscv_harts_realize(DeviceState *dev,
>>> Error **errp)
>>> >                                  sizeof(RISCVCPU), s->cpu_type,
>>> >                                  &error_abort, NULL);
>>> >          s->harts[n].env.mhartid = n;
>>> > +        s->harts[n].env.time_freq = s->time_freq;
>>> >          qemu_register_reset(riscv_harts_cpu_reset, &s->harts[n]);
>>> >          object_property_set_bool(OBJECT(&s->harts[n]), true,
>>> >                                   "realized", &err);
>>> > diff --git a/hw/riscv/sifive_clint.c b/hw/riscv/sifive_clint.c
>>> > index d4c159e937..71edf4dcc6 100644
>>> > --- a/hw/riscv/sifive_clint.c
>>> > +++ b/hw/riscv/sifive_clint.c
>>> > @@ -26,10 +26,10 @@
>>> >  #include "hw/riscv/sifive_clint.h"
>>> >  #include "qemu/timer.h"
>>> >
>>> > -static uint64_t cpu_riscv_read_rtc(void)
>>> > +static uint64_t cpu_riscv_read_rtc(CPURISCVState *env)
>>> >  {
>>> >      return muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL),
>>> > -        SIFIVE_CLINT_TIMEBASE_FREQ, NANOSECONDS_PER_SECOND);
>>> > +        env->time_freq, NANOSECONDS_PER_SECOND);
>>> >  }
>>> >
>>> >  /*
>>> > @@ -41,7 +41,7 @@ static void sifive_clint_write_timecmp(RISCVCPU *cpu,
>>> uint64_t value)
>>> >      uint64_t next;
>>> >      uint64_t diff;
>>> >
>>> > -    uint64_t rtc_r = cpu_riscv_read_rtc();
>>> > +    uint64_t rtc_r = cpu_riscv_read_rtc(&cpu->env);
>>> >
>>> >      cpu->env.timecmp = value;
>>> >      if (cpu->env.timecmp <= rtc_r) {
>>> > @@ -56,7 +56,7 @@ static void sifive_clint_write_timecmp(RISCVCPU *cpu,
>>> uint64_t value)
>>> >      diff = cpu->env.timecmp - rtc_r;
>>> >      /* back to ns (note args switched in muldiv64) */
>>> >      next = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
>>> > -        muldiv64(diff, NANOSECONDS_PER_SECOND,
>>> SIFIVE_CLINT_TIMEBASE_FREQ);
>>> > +        muldiv64(diff, NANOSECONDS_PER_SECOND, cpu->env.time_freq);
>>> >      timer_mod(cpu->env.timer, next);
>>> >  }
>>> >
>>> > @@ -107,11 +107,25 @@ static uint64_t sifive_clint_read(void *opaque,
>>> hwaddr addr, unsigned size)
>>> >              return 0;
>>> >          }
>>> >      } else if (addr == clint->time_base) {
>>> > -        /* time_lo */
>>> > -        return cpu_riscv_read_rtc() & 0xFFFFFFFF;
>>> > +        /* All harts must have the same time frequency, so just use
>>> hart 0 */
>>> > +        CPUState *cpu = qemu_get_cpu(0);
>>> > +        CPURISCVState *env = cpu ? cpu->env_ptr : NULL;
>>> > +        if (!env) {
>>> > +            error_report("clint: hart 0 not valid?!");
>>> > +        } else {
>>> > +            /* time_lo */
>>> > +            return cpu_riscv_read_rtc(env) & 0xFFFFFFFF;
>>> > +        }
>>> >      } else if (addr == clint->time_base + 4) {
>>> > -        /* time_hi */
>>> > -        return (cpu_riscv_read_rtc() >> 32) & 0xFFFFFFFF;
>>> > +        /* All harts must have the same time frequency, so just use
>>> hart 0 */
>>> > +        CPUState *cpu = qemu_get_cpu(0);
>>> > +        CPURISCVState *env = cpu ? cpu->env_ptr : NULL;
>>> > +        if (!env) {
>>> > +            error_report("clint: hart 0 not valid?!");
>>> > +        } else {
>>> > +            /* time_hi */
>>> > +            return (cpu_riscv_read_rtc(env) >> 32) & 0xFFFFFFFF;
>>> > +        }
>>> >      }
>>> >
>>> >      error_report("clint: invalid read: %08x", (uint32_t)addr);
>>> > diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
>>> > index 80ac56fa7d..2d6f768ff1 100644
>>> > --- a/hw/riscv/sifive_e.c
>>> > +++ b/hw/riscv/sifive_e.c
>>> > @@ -146,6 +146,8 @@ static void riscv_sifive_e_soc_init(Object *obj)
>>> >                              &error_abort);
>>> >      object_property_set_int(OBJECT(&s->cpus), smp_cpus, "num-harts",
>>> >                              &error_abort);
>>> > +    object_property_set_int(OBJECT(&s->cpus), SIFIVE_E_TIMEBASE_FREQ,
>>> > +                            "timebase-frequency", &error_abort);
>>> >      sysbus_init_child_obj(obj, "riscv.sifive.e.gpio0",
>>> >                            &s->gpio, sizeof(s->gpio),
>>> >                            TYPE_SIFIVE_GPIO);
>>> > diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
>>> > index 5ecc47cea3..ab2b00106b 100644
>>> > --- a/hw/riscv/sifive_u.c
>>> > +++ b/hw/riscv/sifive_u.c
>>> > @@ -116,7 +116,7 @@ static void create_fdt(SiFiveUState *s, const
>>> struct MemmapEntry *memmap,
>>> >
>>> >      qemu_fdt_add_subnode(fdt, "/cpus");
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "timebase-frequency",
>>> > -        SIFIVE_CLINT_TIMEBASE_FREQ);
>>> > +        SIFIVE_U_TIMEBASE_FREQ);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#size-cells", 0x0);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#address-cells", 0x1);
>>> >
>>> > @@ -329,6 +329,8 @@ static void riscv_sifive_u_soc_init(Object *obj)
>>> >                              &error_abort);
>>> >      object_property_set_int(OBJECT(&s->cpus), smp_cpus, "num-harts",
>>> >                              &error_abort);
>>> > +    object_property_set_int(OBJECT(&s->cpus), SIFIVE_U_TIMEBASE_FREQ,
>>> > +                            "timebase-frequency", &error_abort);
>>> >
>>> >      sysbus_init_child_obj(obj, "gem", &s->gem, sizeof(s->gem),
>>> >                            TYPE_CADENCE_GEM);
>>> > diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
>>> > index 5b33d4be3b..7c1872aad0 100644
>>> > --- a/hw/riscv/spike.c
>>> > +++ b/hw/riscv/spike.c
>>> > @@ -106,7 +106,7 @@ static void create_fdt(SpikeState *s, const struct
>>> MemmapEntry *memmap,
>>> >
>>> >      qemu_fdt_add_subnode(fdt, "/cpus");
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "timebase-frequency",
>>> > -        SIFIVE_CLINT_TIMEBASE_FREQ);
>>> > +        SPIKE_TIMEBASE_FREQ);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#size-cells", 0x0);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#address-cells", 0x1);
>>> >
>>> > @@ -180,6 +180,8 @@ static void spike_board_init(MachineState *machine)
>>> >                              &error_abort);
>>> >      object_property_set_int(OBJECT(&s->soc), smp_cpus, "num-harts",
>>> >                              &error_abort);
>>> > +    object_property_set_int(OBJECT(&s->soc), SPIKE_TIMEBASE_FREQ,
>>> > +                            "timebase-frequency", &error_abort);
>>> >      object_property_set_bool(OBJECT(&s->soc), true, "realized",
>>> >                              &error_abort);
>>> >
>>> > @@ -268,6 +270,8 @@ static void spike_v1_10_0_board_init(MachineState
>>> *machine)
>>> >                              &error_abort);
>>> >      object_property_set_int(OBJECT(&s->soc), smp_cpus, "num-harts",
>>> >                              &error_abort);
>>> > +    object_property_set_int(OBJECT(&s->soc), SPIKE_TIMEBASE_FREQ,
>>> > +                            "timebase-frequency", &error_abort);
>>> >      object_property_set_bool(OBJECT(&s->soc), true, "realized",
>>> >                              &error_abort);
>>> >
>>> > diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
>>> > index 84d94d0c42..e3a2474cea 100644
>>> > --- a/hw/riscv/virt.c
>>> > +++ b/hw/riscv/virt.c
>>> > @@ -185,7 +185,7 @@ static void *create_fdt(RISCVVirtState *s, const
>>> struct MemmapEntry *memmap,
>>> >
>>> >      qemu_fdt_add_subnode(fdt, "/cpus");
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "timebase-frequency",
>>> > -                          SIFIVE_CLINT_TIMEBASE_FREQ);
>>> > +                          VIRT_TIMEBASE_FREQ);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#size-cells", 0x0);
>>> >      qemu_fdt_setprop_cell(fdt, "/cpus", "#address-cells", 0x1);
>>> >
>>> > @@ -403,6 +403,8 @@ static void riscv_virt_board_init(MachineState
>>> *machine)
>>> >                              &error_abort);
>>> >      object_property_set_int(OBJECT(&s->soc), smp_cpus, "num-harts",
>>> >                              &error_abort);
>>> > +    object_property_set_int(OBJECT(&s->soc), VIRT_TIMEBASE_FREQ,
>>> > +                            "timebase-frequency", &error_abort);
>>> >      object_property_set_bool(OBJECT(&s->soc), true, "realized",
>>> >                              &error_abort);
>>> >
>>> > diff --git a/include/hw/riscv/riscv_hart.h
>>> b/include/hw/riscv/riscv_hart.h
>>> > index 0671d88a44..2e82e85b2b 100644
>>> > --- a/include/hw/riscv/riscv_hart.h
>>> > +++ b/include/hw/riscv/riscv_hart.h
>>> > @@ -33,6 +33,7 @@ typedef struct RISCVHartArrayState {
>>> >      /*< public >*/
>>> >      uint32_t num_harts;
>>> >      char *cpu_type;
>>> > +    uint64_t time_freq;
>>> >      RISCVCPU *harts;
>>> >  } RISCVHartArrayState;
>>> >
>>> > diff --git a/include/hw/riscv/sifive_clint.h
>>> b/include/hw/riscv/sifive_clint.h
>>> > index e2865be1d1..aaa2a58c6e 100644
>>> > --- a/include/hw/riscv/sifive_clint.h
>>> > +++ b/include/hw/riscv/sifive_clint.h
>>> > @@ -47,8 +47,4 @@ enum {
>>> >      SIFIVE_TIME_BASE    = 0xBFF8
>>> >  };
>>> >
>>> > -enum {
>>> > -    SIFIVE_CLINT_TIMEBASE_FREQ = 10000000
>>> > -};
>>> > -
>>> >  #endif
>>> > diff --git a/include/hw/riscv/sifive_e.h b/include/hw/riscv/sifive_e.h
>>> > index 3b14eb7462..95bd33d872 100644
>>> > --- a/include/hw/riscv/sifive_e.h
>>> > +++ b/include/hw/riscv/sifive_e.h
>>> > @@ -71,6 +71,10 @@ enum {
>>> >      SIFIVE_E_GPIO0_IRQ0 = 8
>>> >  };
>>> >
>>> > +enum {
>>> > +    SIFIVE_E_TIMEBASE_FREQ = 10000000,
>>> > +};
>>> > +
>>> >  #define SIFIVE_E_PLIC_HART_CONFIG "M"
>>> >  #define SIFIVE_E_PLIC_NUM_SOURCES 127
>>> >  #define SIFIVE_E_PLIC_NUM_PRIORITIES 7
>>> > diff --git a/include/hw/riscv/sifive_u.h b/include/hw/riscv/sifive_u.h
>>> > index 892f0eee21..85ee1eca78 100644
>>> > --- a/include/hw/riscv/sifive_u.h
>>> > +++ b/include/hw/riscv/sifive_u.h
>>> > @@ -63,6 +63,7 @@ enum {
>>> >  };
>>> >
>>> >  enum {
>>> > +    SIFIVE_U_TIMEBASE_FREQ = 10000000,
>>> >      SIFIVE_U_CLOCK_FREQ = 1000000000,
>>> >      SIFIVE_U_GEM_CLOCK_FREQ = 125000000
>>> >  };
>>> > diff --git a/include/hw/riscv/spike.h b/include/hw/riscv/spike.h
>>> > index 641b70da67..2d391d1559 100644
>>> > --- a/include/hw/riscv/spike.h
>>> > +++ b/include/hw/riscv/spike.h
>>> > @@ -36,6 +36,7 @@ enum {
>>> >  };
>>> >
>>> >  enum {
>>> > +    SPIKE_TIMEBASE_FREQ = 10000000,
>>> >      SPIKE_CLOCK_FREQ = 1000000000
>>> >  };
>>> >
>>> > diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h
>>> > index d01a1a85c4..53d4318f76 100644
>>> > --- a/include/hw/riscv/virt.h
>>> > +++ b/include/hw/riscv/virt.h
>>> > @@ -53,6 +53,7 @@ enum {
>>> >  };
>>> >
>>> >  enum {
>>> > +    VIRT_TIMEBASE_FREQ = 10000000,
>>> >      VIRT_CLOCK_FREQ = 1000000000
>>> >  };
>>> >
>>> > diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>>> > index 74e726c1c9..9c09bbbffd 100644
>>> > --- a/target/riscv/cpu.h
>>> > +++ b/target/riscv/cpu.h
>>> > @@ -175,7 +175,9 @@ struct CPURISCVState {
>>> >      /* temporary htif regs */
>>> >      uint64_t mfromhost;
>>> >      uint64_t mtohost;
>>> > +
>>> >      uint64_t timecmp;
>>> > +    uint64_t time_freq;
>>> >
>>> >      /* physical memory protection */
>>> >      pmp_table_t pmp_state;
>>> > diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>>> > index f9e2910643..303c362782 100644
>>> > --- a/target/riscv/csr.c
>>> > +++ b/target/riscv/csr.c
>>> > @@ -191,22 +191,31 @@ static int read_instreth(CPURISCVState *env, int
>>> csrno, target_ulong *val)
>>> >  }
>>> >  #endif /* TARGET_RISCV32 */
>>> >
>>> > -#if defined(CONFIG_USER_ONLY)
>>> >  static int read_time(CPURISCVState *env, int csrno, target_ulong *val)
>>> >  {
>>> > +#if !defined(CONFIG_USER_ONLY)
>>> > +    *val = muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL),
>>> > +                    env->time_freq, NANOSECONDS_PER_SECOND);
>>> > +#else
>>> >      *val = cpu_get_host_ticks();
>>> > +#endif
>>> >      return 0;
>>> >  }
>>> >
>>> >  #if defined(TARGET_RISCV32)
>>> >  static int read_timeh(CPURISCVState *env, int csrno, target_ulong *val)
>>> >  {
>>> > +#if !defined(CONFIG_USER_ONLY)
>>> > +    *val = muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL),
>>> > +                    env->time_freq, NANOSECONDS_PER_SECOND) >> 32;
>>> > +#else
>>> >      *val = cpu_get_host_ticks() >> 32;
>>> > +#endif
>>> >      return 0;
>>> >  }
>>> >  #endif
>>> >
>>> > -#else /* CONFIG_USER_ONLY */
>>> > +#if !defined(CONFIG_USER_ONLY)
>>> >
>>> >  /* Machine constants */
>>> >
>>> > @@ -856,14 +865,10 @@ static riscv_csr_operations
>>> csr_ops[CSR_TABLE_SIZE] = {
>>> >      [CSR_INSTRETH] =            { ctr,  read_instreth
>>>      },
>>> >  #endif
>>> >
>>> > -    /* User-level time CSRs are only available in linux-user
>>> > -     * In privileged mode, the monitor emulates these CSRs */
>>> > -#if defined(CONFIG_USER_ONLY)
>>> >      [CSR_TIME] =                { ctr,  read_time
>>>      },
>>> >  #if defined(TARGET_RISCV32)
>>> >      [CSR_TIMEH] =               { ctr,  read_timeh
>>>       },
>>> >  #endif
>>> > -#endif
>>>
>>> I would prefer to avoid making the timer CSRs availiable to S-mode and
>>> below,
>>> as that doesn't match what implementations actually do.
>>>
>>> >  #if !defined(CONFIG_USER_ONLY)
>>> >      /* Machine Timers and Counters */
>>>
>>

