{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 18:30:11 2024 " "Info: Processing started: Tue May 07 18:30:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_generator-a " "Info: Found design unit 1: add_generator-a" {  } { { "add_generator.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/add_generator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_generator " "Info: Found entity 1: add_generator" {  } { { "add_generator.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/add_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-behaviour " "Info: Found design unit 1: BCD7seg-behaviour" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/bcd7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Info: Found entity 1: BCD7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/bcd7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_two.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_two-simple " "Info: Found design unit 1: clk_div_two-simple" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_div_two.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_two " "Info: Found entity 1: clk_div_two" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_div_two.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_video.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file clk_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_video_altclkctrl_6df-RTL " "Info: Found design unit 1: clk_video_altclkctrl_6df-RTL" {  } { { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_video-RTL " "Info: Found design unit 2: clk_video-RTL" {  } { { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_video_altclkctrl_6df " "Info: Found entity 1: clk_video_altclkctrl_6df" {  } { { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clk_video " "Info: Found entity 2: clk_video" {  } { { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count4b-arc_count4b " "Info: Found design unit 1: count4b-arc_count4b" {  } { { "count4b.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/count4b.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count4b " "Info: Found entity 1: count4b" {  } { { "count4b.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/count4b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_div-dni " "Info: Found design unit 1: f_div-dni" {  } { { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_div " "Info: Found entity 1: f_div" {  } { { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_disps-struct " "Info: Found design unit 1: hex_disps-struct" {  } { { "hex_disps.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/hex_disps.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex_disps " "Info: Found entity 1: hex_disps" {  } { { "hex_disps.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/hex_disps.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-arc_keypad " "Info: Found design unit 1: keypad-arc_keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Info: Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytest_h_v2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keytest_h_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keytest_h_v2-main " "Info: Found design unit 1: keytest_h_v2-main" {  } { { "keytest_h_v2.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keytest_h_v2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keytest_h_v2 " "Info: Found entity 1: keytest_h_v2" {  } { { "keytest_h_v2.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keytest_h_v2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_rx-main " "Info: Found design unit 1: protocol_rx-main" {  } { { "protocol_rx.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/protocol_rx.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_rx " "Info: Found entity 1: protocol_rx" {  } { { "protocol_rx.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/protocol_rx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_tx-main " "Info: Found design unit 1: protocol_tx-main" {  } { { "protocol_tx.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/protocol_tx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_tx " "Info: Found entity 1: protocol_tx" {  } { { "protocol_tx.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/protocol_tx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_module-main " "Info: Found design unit 1: rx_module-main" {  } { { "rx_module.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/rx_module.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Info: Found entity 1: rx_module" {  } { { "rx_module.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/rx_module.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_module2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_module2-main " "Info: Found design unit 1: rx_module2-main" {  } { { "rx_module2.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/rx_module2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_module2 " "Info: Found entity 1: rx_module2" {  } { { "rx_module2.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/rx_module2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square-functional " "Info: Found design unit 1: square-functional" {  } { { "square.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/square.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 square " "Info: Found entity 1: square" {  } { { "square.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/square.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_module-main " "Info: Found design unit 1: tx_module-main" {  } { { "tx_module.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/tx_module.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Info: Found entity 1: tx_module" {  } { { "tx_module.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/tx_module.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_SYNC.VHD" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_SYNC.VHD" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_memory-SYN " "Info: Found design unit 1: video_memory-SYN" {  } { { "Video_Memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Video_Memory.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Video_Memory " "Info: Found entity 1: Video_Memory" {  } { { "Video_Memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Video_Memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_memory-functional " "Info: Found design unit 1: wr_memory-functional" {  } { { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wr_memory " "Info: Found entity 1: wr_memory" {  } { { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-dev4 " "Info: Found design unit 1: game-dev4" {  } { { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-dev3 " "Info: Found design unit 1: main-dev3" {  } { { "main.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/main.vhdl" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/main.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerbank.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statistics-dev2 " "Info: Found design unit 1: statistics-dev2" {  } { { "registerbank.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/registerbank.vhdl" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 statistics " "Info: Found entity 1: statistics" {  } { { "registerbank.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/registerbank.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_board_vga_self.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p1_board_vga_self.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1_BOARD_vga_self " "Info: Found entity 1: P1_BOARD_vga_self" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_board.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_test_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST_BOARD " "Info: Found entity 1: VGA_TEST_BOARD" {  } { { "VGA_TEST_BOARD.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_TEST_BOARD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_visualisation.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_visualisation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_visualisation " "Info: Found entity 1: VGA_visualisation" {  } { { "VGA_visualisation.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txmodule.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file txmodule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TXmodule " "Info: Found entity 1: TXmodule" {  } { { "TXmodule.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/TXmodule.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxmodule.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rxmodule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RXmodule " "Info: Found entity 1: RXmodule" {  } { { "RXmodule.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/RXmodule.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_board_vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p1_board_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1_BOARD_vga " "Info: Found entity 1: P1_BOARD_vga" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_o_manager_vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_o_manager_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_O_Manager_VGA " "Info: Found entity 1: I_O_Manager_VGA" {  } { { "I_O_Manager_VGA.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/I_O_Manager_VGA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keyboard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design1_for_simulation.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file design1_for_simulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_for_simulation " "Info: Found entity 1: Design1_for_simulation" {  } { { "Design1_for_simulation.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Design1_for_simulation.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation_two_players.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simulation_two_players.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_Two_Players " "Info: Found entity 1: Simulation_Two_Players" {  } { { "Simulation_Two_Players.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Simulation_Two_Players.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digit_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_div-dev5 " "Info: Found design unit 1: digit_div-dev5" {  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digit_div " "Info: Found entity 1: digit_div" {  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_sim.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_sim " "Info: Found entity 1: Main_sim" {  } { { "Main_sim.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Main_sim.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "satatistic_sim.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file satatistic_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 satatistic_sim " "Info: Found entity 1: satatistic_sim" {  } { { "satatistic_sim.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/satatistic_sim.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms_sim.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comms_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comms_sim " "Info: Found entity 1: comms_sim" {  } { { "comms_sim.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/comms_sim.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_sim.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file game_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_sim " "Info: Found entity 1: game_sim" {  } { { "game_sim.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game_sim.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file player.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Info: Found entity 1: player" {  } { { "player.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/player.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1_BOARD_vga_self " "Info: Elaborating entity \"P1_BOARD_vga_self\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LED_GREEN\[7..0\] " "Warning: Not all bits in bus \"LED_GREEN\[7..0\]\" are used" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 568 1576 1752 584 "LED_GREEN\[0\]" "" } { 584 1576 1752 600 "LED_GREEN\[1\]" "" } { 616 1576 1752 632 "LED_GREEN\[2\]" "" } { 504 1576 1752 520 "LED_GREEN\[7\]" "" } { 552 1576 1752 568 "LED_GREEN\[6\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module tx_module:inst6 " "Info: Elaborating entity \"tx_module\" for hierarchy \"tx_module:inst6\"" {  } { { "P1_BOARD_vga_self.bdf" "inst6" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 1496 1656 160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_video clk_video:inst10 " "Info: Elaborating entity \"clk_video\" for hierarchy \"clk_video:inst10\"" {  } { { "P1_BOARD_vga_self.bdf" "inst10" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { -8 104 264 56 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_video_altclkctrl_6df clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component " "Info: Elaborating entity \"clk_video_altclkctrl_6df\" for hierarchy \"clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\"" {  } { { "clk_video.vhd" "clk_video_altclkctrl_6df_component" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_div f_div:inst1 " "Info: Elaborating entity \"f_div\" for hierarchy \"f_div:inst1\"" {  } { { "P1_BOARD_vga_self.bdf" "inst1" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { -8 -16 80 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_O_Manager_VGA I_O_Manager_VGA:inst9 " "Info: Elaborating entity \"I_O_Manager_VGA\" for hierarchy \"I_O_Manager_VGA:inst9\"" {  } { { "P1_BOARD_vga_self.bdf" "inst9" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 336 1320 1520 784 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_visualisation I_O_Manager_VGA:inst9\|VGA_visualisation:inst1 " "Info: Elaborating entity \"VGA_visualisation\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\"" {  } { { "I_O_Manager_VGA.bdf" "inst1" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/I_O_Manager_VGA.bdf" { { 320 480 672 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|VGA_SYNC:inst2 " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|VGA_SYNC:inst2\"" {  } { { "VGA_visualisation.bdf" "inst2" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 208 808 1016 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_two I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|clk_div_two:inst9 " "Info: Elaborating entity \"clk_div_two\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|clk_div_two:inst9\"" {  } { { "VGA_visualisation.bdf" "inst9" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 56 192 376 152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Memory I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst " "Info: Elaborating entity \"Video_Memory\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\"" {  } { { "VGA_visualisation.bdf" "inst" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 168 504 760 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\"" {  } { { "Video_Memory.vhd" "altsyncram_component" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\"" {  } { { "Video_Memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Info: Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Info: Parameter \"width_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_Memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4jk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jk1 " "Info: Found entity 1: altsyncram_4jk1" {  } { { "db/altsyncram_4jk1.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_4jk1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jk1 I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated " "Info: Elaborating entity \"altsyncram_4jk1\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fes1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fes1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fes1 " "Info: Found entity 1: altsyncram_fes1" {  } { { "db/altsyncram_fes1.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_fes1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fes1 I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1 " "Info: Elaborating entity \"altsyncram_fes1\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\"" {  } { { "db/altsyncram_4jk1.tdf" "altsyncram1" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_4jk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_fes1.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_fes1.tdf" 37 2 0 } } { "db/altsyncram_4jk1.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_4jk1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "video_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/video_memory.vhd" 97 0 0 } } { "VGA_visualisation.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 168 504 760 328 "inst" "" } } } } { "I_O_Manager_VGA.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/I_O_Manager_VGA.bdf" { { 320 480 640 544 "inst1" "" } } } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga.bdf" { { 336 1320 1560 784 "inst9" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode3\"" {  } { { "db/altsyncram_fes1.tdf" "decode3" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_fes1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode_a " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode_a\"" {  } { { "db/altsyncram_fes1.tdf" "decode_a" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_fes1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|mux_kib:mux5 " "Info: Elaborating entity \"mux_kib\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|Video_Memory:inst\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|mux_kib:mux5\"" {  } { { "db/altsyncram_fes1.tdf" "mux5" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/altsyncram_fes1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_memory I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1 " "Info: Elaborating entity \"wr_memory\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\"" {  } { { "VGA_visualisation.bdf" "inst1" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 168 232 432 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|square:inst8 " "Info: Elaborating entity \"square\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|square:inst8\"" {  } { { "VGA_visualisation.bdf" "inst8" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 200 -56 128 360 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_generator I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|add_generator:inst7 " "Info: Elaborating entity \"add_generator\" for hierarchy \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|add_generator:inst7\"" {  } { { "VGA_visualisation.bdf" "inst7" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/VGA_visualisation.bdf" { { 392 520 744 488 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_disps I_O_Manager_VGA:inst9\|hex_disps:inst " "Info: Elaborating entity \"hex_disps\" for hierarchy \"I_O_Manager_VGA:inst9\|hex_disps:inst\"" {  } { { "I_O_Manager_VGA.bdf" "inst" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/I_O_Manager_VGA.bdf" { { 48 328 488 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg I_O_Manager_VGA:inst9\|hex_disps:inst\|BCD7seg:display0 " "Info: Elaborating entity \"BCD7seg\" for hierarchy \"I_O_Manager_VGA:inst9\|hex_disps:inst\|BCD7seg:display0\"" {  } { { "hex_disps.vhd" "display0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/hex_disps.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:inst17 " "Info: Elaborating entity \"game\" for hierarchy \"game:inst17\"" {  } { { "P1_BOARD_vga_self.bdf" "inst17" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 184 864 1088 600 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst " "Info: Elaborating entity \"main\" for hierarchy \"main:inst\"" {  } { { "P1_BOARD_vga_self.bdf" "inst" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 224 488 688 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytest_h_v2 keytest_h_v2:inst7 " "Info: Elaborating entity \"keytest_h_v2\" for hierarchy \"keytest_h_v2:inst7\"" {  } { { "P1_BOARD_vga_self.bdf" "inst7" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 112 72 280 304 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:inst2 " "Info: Elaborating entity \"keypad\" for hierarchy \"keypad:inst2\"" {  } { { "P1_BOARD_vga_self.bdf" "inst2" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 328 -64 96 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4b keypad:inst2\|count4b:counter " "Info: Elaborating entity \"count4b\" for hierarchy \"keypad:inst2\|count4b:counter\"" {  } { { "keypad.vhd" "counter" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocol_rx protocol_rx:inst4 " "Info: Elaborating entity \"protocol_rx\" for hierarchy \"protocol_rx:inst4\"" {  } { { "P1_BOARD_vga_self.bdf" "inst4" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { -40 440 648 120 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module2 rx_module2:inst5 " "Info: Elaborating entity \"rx_module2\" for hierarchy \"rx_module2:inst5\"" {  } { { "P1_BOARD_vga_self.bdf" "inst5" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 8 952 1120 136 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocol_tx protocol_tx:inst3 " "Info: Elaborating entity \"protocol_tx\" for hierarchy \"protocol_tx:inst3\"" {  } { { "P1_BOARD_vga_self.bdf" "inst3" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 64 1264 1456 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_div digit_div:inst13 " "Info: Elaborating entity \"digit_div\" for hierarchy \"digit_div:inst13\"" {  } { { "P1_BOARD_vga_self.bdf" "inst13" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 480 584 736 576 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statistics statistics:inst8 " "Info: Elaborating entity \"statistics\" for hierarchy \"statistics:inst8\"" {  } { { "P1_BOARD_vga_self.bdf" "inst8" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 600 280 456 760 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst13\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst13\|Mod0\"" {  } { { "digit_div.vhd" "Mod0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst13\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst13\|Div0\"" {  } { { "digit_div.vhd" "Div0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst16\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst16\|Mod0\"" {  } { { "digit_div.vhd" "Mod0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst16\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst16\|Div0\"" {  } { { "digit_div.vhd" "Div0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst15\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst15\|Mod0\"" {  } { { "digit_div.vhd" "Mod0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst15\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst15\|Div0\"" {  } { { "digit_div.vhd" "Div0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst14\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst14\|Mod0\"" {  } { { "digit_div.vhd" "Mod0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digit_div:inst14\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digit_div:inst14\|Div0\"" {  } { { "digit_div.vhd" "Div0" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_div:inst13\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"digit_div:inst13\|lpm_divide:Mod0\"" {  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_div:inst13\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"digit_div:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Info: Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_div:inst13\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"digit_div:inst13\|lpm_divide:Div0\"" {  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_div:inst13\|lpm_divide:Div0 " "Info: Instantiated megafunction \"digit_div:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "digit_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/digit_div.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Info: Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "tx_module.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/tx_module.vhd" 8 -1 0 } } { "protocol_tx.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/protocol_tx.vhd" 11 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 712 1576 1752 728 "VGA_BLANK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 392 1576 1752 408 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 392 1576 1752 408 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 392 1576 1752 408 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 440 1576 1752 456 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 440 1576 1752 456 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 440 1576 1752 456 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 488 1576 1752 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 488 1576 1752 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 488 1576 1752 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 536 1576 1752 552 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 536 1576 1752 552 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 536 1576 1752 552 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Design1 " "Warning: Ignored assignments for entity \"Design1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Design1 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Design1 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Design1 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Design1 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "955 " "Info: Implemented 955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Info: Implemented 104 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "818 " "Info: Implemented 818 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 18:30:15 2024 " "Info: Processing ended: Tue May 07 18:30:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
