## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 2732 | 694 | 62 | 4 days ago | [picorv32](https://github.com/YosysHQ/picorv32)/1 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 2513 | 993 | 33 | 3 years ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/2 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 1867 | 589 | 104 | a month ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/3 | Verilog Ethernet components for FPGA implementation |
| 1858 | 266 | 9 | a month ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1786 | 555 | 24 | 2 years ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/5 | IC design and development should be fasterÔºåsimpler and more reliable |
| 1604 | 549 | 200 | 5 years ago | [hw](https://github.com/nvdla/hw)/6 | RTL, Cmodel, and testbench for NVDLA |
| 1438 | 356 | 88 | 3 months ago | [corundum](https://github.com/corundum/corundum)/7 | Open source FPGA-based NIC and platform for in-network compute |
| 1411 | 322 | 0 | 18 days ago | [basic_verilog](https://github.com/pConst/basic_verilog)/8 | Must-have verilog systemverilog modules |
| 1351 | 1457 | 54 | 2 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/9 | HDL libraries and projects |
| 1279 | 458 | 305 | 3 hours ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/10 | OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/ |
| 1229 | 388 | 49 | 1 year, 1 day ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/11 | Verilog AXI components for FPGA implementation |
| 1227 | 167 | 18 | 11 days ago | [serv](https://github.com/olofk/serv)/12 | SERV - The SErial RISC-V CPU |
| 1174 | 147 | 3 | 2 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/13 | A small, light weight, RISC CPU soft core |
| 1064 | 274 | 30 | a month ago | [oh](https://github.com/aolofsson/oh)/14 | Verilog library for ASIC and FPGA designers |
| 1062 | 305 | 11 | 1 year, 4 days ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/15 | The Ultra-Low Power RISC-V Core |
| 1060 | 201 | 14 | 2 years ago | [riscv](https://github.com/ultraembedded/riscv)/16 | RISC-V CPU Core (RV32IM) |
| 1018 | 267 | 23 | 10 months ago | [openc910](https://github.com/T-head-Semi/openc910)/17 | OpenXuantie - OpenC910 Core |
| 985 | 75 | 3 | 2 years ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/18 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 983 | 212 | 63 | a month ago | [vortex](https://github.com/vortexgpgpu/vortex)/19 | None |
| 921 | 252 | 24 | a month ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/20 | Verilog PCI express components |
| 903 | 642 | 82 | 11 days ago | [uhd](https://github.com/EttusResearch/uhd)/21 | The USRP‚Ñ¢ Hardware Driver Repository |
| 888 | 226 | 10 | 6 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/22 | An open source GPU based off of the AMD Southern Islands ISA. |
| 856 | 426 | 9 | 5 years ago | [ODriveHardware](https://github.com/odriverobotics/ODriveHardware)/23 | High performance motor control |
| 752 | 135 | 19 | 2 years ago | [biriscv](https://github.com/ultraembedded/biriscv)/24 | 32-bit Superscalar RISC-V CPU |
| 746 | 125 | 33 | 9 hours ago | [apio](https://github.com/FPGAwars/apio)/25 | :seedling: Open source ecosystem for open FPGA boards |
| 739 | 188 | 5 | 3 years ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/26 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 730 | 143 | 112 | a day ago | [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA)/27 | An Open-source FPGA IP Generator |
| 713 | 300 | 41 | 6 months ago | [riffa](https://github.com/KastnerRG/riffa)/28 | The RIFFA development repository |
| 687 | 125 | 2 | 5 months ago | [USB_C_Industrial_Camera_FPGA_USB3](https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3)/29 | Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source. |
| 656 | 147 | 2 | 2 years ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/30 | ‰∏ÄÊ≠•‰∏ÄÊ≠•ÂÜôMIPS CPU |
| 641 | 98 | 43 | a month ago | [microwatt](https://github.com/antonblanchard/microwatt)/31 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 623 | 193 | 3 | 2 years ago | [cores](https://github.com/ultraembedded/cores)/32 | Various HDL (Verilog) IP Cores |
| 620 | 168 | 0 | 3 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/33 | HDLBits website practices & solutions |
| 614 | 213 | 6 | 4 months ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/34 | open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware |
| 612 | 126 | 8 | 16 days ago | [pcileech-fpga](https://github.com/ufrisk/pcileech-fpga)/35 | FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software |
| 571 | 99 | 2 | 3 months ago | [riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl)/36 | Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators |
| 564 | 101 | 5 | 4 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/37 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 549 | 96 | 24 | 2 years ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/38 | RISC-V Formal Verification Framework |
| 547 | 188 | 1 | 6 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/39 | MIPS CPU implemented in Verilog |
| 521 | 211 | 1 | 8 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/40 | An open source library for image processing on FPGA. |
| 512 | 140 | 0 | 6 years ago | [verilog](https://github.com/seldridge/verilog)/41 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 504 | 141 | 54 | 1 year, 4 months ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/42 | A High-performance Timing Analysis Tool for VLSI Systems |
| 473 | 22 | 10 | 1 year, 3 months ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/43 | Open source retro ISA video card |
| 469 | 144 | 33 | 6 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/44 | mor1kx - an OpenRISC 1000 processor IP core |
| 458 | 155 | 7 | 8 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/45 | Verilog I2C interface for FPGA implementation |
| 454 | 133 | 12 | 2 years ago | [fpu](https://github.com/dawsonjon/fpu)/46 | synthesiseable ieee 754 floating point library in verilog  |
| 451 | 80 | 8 | 6 months ago | [FPGA-USB-Device](https://github.com/WangXuan95/FPGA-USB-Device)/47 | An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. Âü∫‰∫éFPGAÁöÑUSB full-speed deviceÁ´ØÊéßÂà∂Âô®ÔºåÂèØÂÆûÁé∞USB‰∏≤Âè£„ÄÅUSBÊëÑÂÉèÂ§¥„ÄÅUSBÈü≥È¢ë„ÄÅUÁõò„ÄÅUSBÈîÆÁõòÁ≠âËÆæÂ§áÔºåÂè™ÈúÄË¶Å3‰∏™FPGAÊôÆÈÄöIOÔºåËÄå‰∏çÈúÄË¶ÅÈ¢ùÂ§ñÁöÑÊé•Âè£ËäØÁâá„ÄÇ |
| 450 | 31 | 71 | 1 year, 29 days ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/48 | The lab schedules for EECS168 at UC Riverside |
| 443 | 116 | 141 | a day ago | [CFU-Playground](https://github.com/google/CFU-Playground)/49 | Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below. |
| 440 | 95 | 1 | 1 year, 8 months ago | [32-Verilog-Mini-Projects](https://github.com/sudhamshu091/32-Verilog-Mini-Projects)/50 | Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM |
| 439 | 56 | 5 | 1 year, 3 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/51 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 439 | 105 | 3 | 5 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/52 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 439 | 21 | 8 | 8 months ago | [vroom](https://github.com/MoonbaseOtago/vroom)/53 | VRoom! RISC-V CPU |
| 428 | 93 | 5 | 2 months ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/54 | Bus bridges and other odds and ends |
| 417 | 141 | 4 | 6 months ago | [FPGA-FOC](https://github.com/WangXuan95/FPGA-FOC)/55 | FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. Âü∫‰∫éFPGAÁöÑFOCÊéßÂà∂Âô®ÔºåÁî®‰∫éÈ©±Âä®BLDC/PMSMÁîµÊú∫„ÄÇ |
| 414 | 42 | 1 | 1 year, 1 month ago | [vdatp](https://github.com/danfoisy/vdatp)/56 | Volumetric Display using an Acoustically Trapped Particle |
| 410 | 59 | 13 | 2 days ago | [apicula](https://github.com/YosysHQ/apicula)/57 | Project Apicula üêù: bitstream documentation for Gowin FPGAs |
| 410 | 43 | 0 | 4 days ago | [RISC-V-Single-Cycle-CPU](https://github.com/T-K-233/RISC-V-Single-Cycle-CPU)/58 | A RISC-V 32bit single-cycle CPU written in Logisim |
| 380 | 24 | 24 | 5 days ago | [tillitis-key1](https://github.com/tillitis/tillitis-key1)/59 | Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key üîë |
| 376 | 127 | 18 | 6 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/60 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 362 | 116 | 10 | 1 year, 10 days ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/61 | Verilog UART |
| 360 | 145 | 16 | 12 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/62 | NetFPGA 1G infrastructure and gateware |
| 351 | 101 | 1 | 4 years ago | [AccDNN](https://github.com/IBM/AccDNN)/63 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 337 | 178 | 13 | 1 year, 2 months ago | [openofdm](https://github.com/jhshi/openofdm)/64 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 331 | 40 | 26 | 4 years ago | [spispy](https://github.com/osresearch/spispy)/65 | An open source SPI flash emulator and monitor |
| 330 | 106 | 7 | 4 years ago | [icezum](https://github.com/FPGAwars/icezum)/66 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 328 | 90 | 7 | 2 months ago | [icesugar](https://github.com/wuxx/icesugar)/67 | iCESugar FPGA Board (base on iCE40UP5k) |
| 315 | 121 | 0 | 4 years ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/68 | AMBA bus lecture material |
| 311 | 91 | 2 | 11 months ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/69 | A Verilog HDL model of the MOS 6502 CPU |
| 304 | 116 | 0 | 1 year, 1 month ago | [aes](https://github.com/secworks/aes)/70 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 297 | 88 | 3 | 9 months ago | [sha256](https://github.com/secworks/sha256)/71 | Hardware implementation of the SHA-256 cryptographic hash function |
| 293 | 46 | 16 | 2 years ago | [Piccolo](https://github.com/bluespec/Piccolo)/72 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 292 | 64 | 2 | 5 years ago | [zet](https://github.com/marmolejo/zet)/73 | Open source implementation of a x86 processor |
| 290 | 16 | 31 | 1 year, 4 months ago | [Digital-IDE](https://github.com/Nitcloud/Digital-IDE)/74 | Âú®vscode‰∏äÁöÑÊï∞Â≠óËÆæËÆ°ÂºÄÂèëÊèí‰ª∂ |
| 288 | 60 | 1 | 6 years ago | [ridecore](https://github.com/ridecore/ridecore)/75 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 287 | 74 | 1 | 3 years ago | [CNN-FPGA](https://github.com/omarelhedaby/CNN-FPGA)/76 | Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database |
| 286 | 82 | 8 | 2 years ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/77 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 286 | 28 | 24 | 4 days ago | [nestang](https://github.com/nand2mario/nestang)/78 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 283 | 76 | 1 | 2 years ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/79 | A DDR3 memory controller in Verilog for various FPGAs |
| 282 | 8 | 0 | 5 months ago | [Nuked-MD-FPGA](https://github.com/nukeykt/Nuked-MD-FPGA)/80 | Mega Drive/Genesis core written in Verilog |
| 281 | 88 | 16 | 1 year, 6 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/81 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 279 | 81 | 10 | 10 months ago | [openc906](https://github.com/T-head-Semi/openc906)/82 | OpenXuantie - OpenC906 Core |
| 277 | 70 | 6 | 1 year, 7 months ago | [nandland](https://github.com/nandland/nandland)/83 | All code found on nandland is here.  underconstruction.gif |
| 276 | 125 | 8 | 10 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/84 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 274 | 44 | 9 | 2 years ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/85 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 273 | 91 | 1 | 6 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/86 | Verilog SDRAM memory controller  |
| 265 | 28 | 4 | 10 months ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/87 | An attempt to recreate the RP2040 PIO in an FPGA |
| 264 | 57 | 3 | 2 years ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/88 | Recipe for FPGA cooking |
| 258 | 76 | 117 | 3 days ago | [f4pga-examples](https://github.com/chipsalliance/f4pga-examples)/89 | Example designs showing different ways to use F4PGA toolchains. |
| 255 | 54 | 3 | 1 year, 4 months ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/90 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 254 | 63 | 22 | 11 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/91 | FPGA-based Nintendo Entertainment System Emulator |
| 253 | 56 | 22 | a month ago | [VeeRwolf](https://github.com/chipsalliance/VeeRwolf)/92 | FuseSoC-based SoC for SweRV EH1 and EL2 |
| 249 | 61 | 4 | 4 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/93 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 249 | 254 | 98 | 21 hours ago | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/94 | OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ |
| 245 | 47 | 0 | 2 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/95 | A simple, basic, formally verified UART controller |
| 243 | 11 | 7 | 1 year, 2 months ago | [Analogue_Pocket_Neogeo](https://github.com/Mazamars312/Analogue_Pocket_Neogeo)/96 | Analogue Pocket Neogeo Core compatible with openFPGA |
| 243 | 196 | 0 | 2 years ago | [fpga](https://github.com/EttusResearch/fpga)/97 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 243 | 60 | 109 | 2 months ago | [caravel](https://github.com/efabless/caravel)/98 | Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space. |
| 241 | 58 | 2 | 10 months ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/99 | Âü∫‰∫éFPGAÁöÑÊï∞Â≠óËØÜÂà´-ÂÆûÊó∂ËßÜÈ¢ëÂ§ÑÁêÜÁöÑÂÆöÁÇπÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂÆûÁé∞ |
| 238 | 26 | 6 | 2 years ago | [twitchcore](https://github.com/geohot/twitchcore)/100 | It's a core. Made on Twitch. |
| 238 | 84 | 8 | 2 years ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/101 | Repository for the SCALE-MAMBA MPC system |
| 235 | 63 | 49 | 3 months ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/102 | ao486 port for MiSTer |
| 231 | 44 | 2 | 7 months ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/103 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 227 | 8 | 33 | a month ago | [Digital-IDE](https://github.com/Digital-EDA/Digital-IDE)/104 | All in one vscode plugin for HDL development |
| 220 | 46 | 2 | a month ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/105 | current focus on Colorlight i5 and i9 & i9plus module |
| 217 | 41 | 6 | 1 year, 11 months ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/106 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 215 | 32 | 1 | 5 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/107 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 213 | 67 | 5 | 6 months ago | [FPGA-ftdi245fifo](https://github.com/WangXuan95/FPGA-ftdi245fifo)/108 | FPGA-based USB fast data transmission using FT232H/FT600 chip. ‰ΩøÁî®FT232H/FT600ËäØÁâáËøõË°åFPGA‰∏éÁîµËÑë‰πãÈó¥ÁöÑÈ´òÈÄüÊï∞ÊçÆ‰º†Ëæì„ÄÇ |
| 210 | 108 | 4 | 10 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/109 | uvm AXI BFM(bus functional model) |
| 208 | 38 | 7 | 5 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/110 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 202 | 71 | 4 | 11 months ago | [xk265](https://github.com/openasic-org/xk265)/111 | xk265ÔºöHEVC/H.265 Video Encoder IP Core (RTL) |
| 201 | 63 | 3 | 27 days ago | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/112 | None |
| 199 | 53 | 2 | 6 months ago | [FPGA-SDcard-Reader](https://github.com/WangXuan95/FPGA-SDcard-Reader)/113 | An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. Âü∫‰∫éFPGAÁöÑSDÂç°ËØªÂèñÂô®ÔºåÂèØ‰ª•‰ªéFAT16ÊàñFAT32Ê†ºÂºèÁöÑSDÂç°‰∏≠ËØªÂèñÊñá‰ª∂„ÄÇ |
| 198 | 37 | 2 | 4 years ago | [usbcorev](https://github.com/avakar/usbcorev)/114 | A full-speed device-side USB peripheral core written in Verilog. |
| 196 | 93 | 9 | 1 year, 17 days ago | [xkISP](https://github.com/openasic-org/xkISP)/115 | xkISPÔºöXinkai ISP IP Core (HLS) |
| 195 | 46 | 11 | 21 hours ago | [livehd](https://github.com/masc-ucsc/livehd)/116 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 195 | 75 | 0 | 4 years ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/117 | RePlAce global placement tool |
| 194 | 29 | 38 | 3 hours ago | [jtcores](https://github.com/jotego/jtcores)/118 | FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket |
| 193 | 27 | 1 | 4 years ago | [display_controller](https://github.com/projf/display_controller)/119 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 193 | 13 | 3 | 7 months ago | [minimax](https://github.com/gsmecher/minimax)/120 | Minimax: a Compressed-First, Microcoded RISC-V CPU |
| 192 | 34 | 21 | 9 months ago | [MacroPlacement](https://github.com/TILOS-AI-Institute/MacroPlacement)/121 | Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source |
| 191 | 65 | 13 | 3 months ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/122 | SystemC/TLM-2.0 Co-simulation framework |
| 191 | 65 | 1 | 11 hours ago | [async_fifo](https://github.com/dpretet/async_fifo)/123 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 186 | 35 | 7 | 5 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/124 | Open source design files for the TinyFPGA B-Series boards.   |
| 186 | 11 | 1 | 5 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/125 | CHIP-8 console on FPGA |
| 185 | 14 | 0 | 1 year, 8 months ago | [fpg1](https://github.com/hrvach/fpg1)/126 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 183 | 45 | 0 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/127 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 182 | 62 | 5 | 4 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/128 | LicheeTang ËúÇÈ∏üE203 Core |
| 180 | 20 | 0 | 9 years ago | [ez8](https://github.com/zhemao/ez8)/129 | The Easy 8-bit Processor |
| 179 | 65 | 23 | 8 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/130 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 179 | 21 | 5 | 4 months ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/131 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 178 | 58 | 4 | 10 years ago | [fpganes](https://github.com/strigeus/fpganes)/132 | NES in Verilog |
| 177 | 35 | 7 | 3 years ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/133 | High throughput JPEG decoder in Verilog for FPGA |
| 176 | 35 | 1 | 6 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/134 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 174 | 63 | 1 | 3 years ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/135 | CPU microarchitecture, step by step |
| 173 | 31 | 5 | 1 year, 10 months ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/136 | USB3 PIPE interface for Xilinx 7-Series |
| 170 | 56 | 2 | 7 months ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/137 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 169 | 16 | 1 | 2 years ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/138 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 166 | 77 | 3 | 7 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/139 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 165 | 20 | 12 | 15 days ago | [vicii-kawari](https://github.com/randyrossi/vicii-kawari)/140 | Commodore 64 VIC-II 6567/6569 Replacement Project |
| 165 | 4 | 19 | 3 days ago | [openfpga-GBC](https://github.com/budude2/openfpga-GBC)/141 | None |
| 165 | 35 | 4 | 1 year, 10 months ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/142 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 165 | 32 | 2 | 4 months ago | [FPGA-JPEG-LS-encoder](https://github.com/WangXuan95/FPGA-JPEG-LS-encoder)/143 | An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. Âü∫‰∫éFPGAÁöÑJPEG-LSÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞È´òÂéãÁº©ÁéáÁöÑÊó†Êçü/ËøëÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ |
| 165 | 52 | 1 | 6 months ago | [FPGA-CAN](https://github.com/WangXuan95/FPGA-CAN)/144 | An FPGA-based lightweight CAN bus controller. Âü∫‰∫éFPGAÁöÑËΩªÈáèÁ∫ßCANÊÄªÁ∫øÊéßÂà∂Âô®„ÄÇ |
| 159 | 317 | 107 | 4 months ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/145 | https://caravel-user-project.readthedocs.io |
| 156 | 29 | 0 | 7 years ago | [archexp](https://github.com/zhanghai/archexp)/146 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 156 | 63 | 67 | 13 days ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/147 | Support files for participating in a Fomu workshop |
| 153 | 13 | 14 | a month ago | [SiliconRE](https://github.com/furrtek/SiliconRE)/148 | Custom chips reverse-engineered from silicon |
| 152 | 16 | 2 | 4 months ago | [breaks](https://github.com/emu-russia/breaks)/149 | Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing |
| 151 | 76 | 8 | 6 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/150 | Implementation of CNN using Verilog |
| 150 | 40 | 3 | 1 year, 1 month ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/151 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 149 | 25 | 1 | 3 years ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/152 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 149 | 74 | 1 | 8 years ago | [or1200](https://github.com/openrisc/or1200)/153 | OpenRISC 1200 implementation |
| 148 | 19 | 0 | 6 years ago | [vm80a](https://github.com/1801BM1/vm80a)/154 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 148 | 100 | 1 | 3 years ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/155 | This is the main repository for all the examples for the book Practical UVM |
| 147 | 14 | 4 | 2 years ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/156 | Compact FPGA game console |
| 147 | 15 | 1 | 11 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/157 | A Video display simulator |
| 147 | 41 | 0 | 10 years ago | [milkymist](https://github.com/m-labs/milkymist)/158 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 146 | 21 | 6 | 2 years ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/159 | Dreamcast HDMI |
| 146 | 22 | 3 | 3 months ago | [cpu11](https://github.com/1801BM1/cpu11)/160 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 145 | 52 | 1 | 6 years ago | [clacc](https://github.com/taoyilee/clacc)/161 | Deep Learning Accelerator (Convolution Neural Networks) |
| 145 | 19 | 0 | 2 years ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/162 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 144 | 24 | 6 | 1 year, 4 months ago | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/163 | iCESugar series FPGA dev board |
| 143 | 34 | 1 | 5 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/164 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 142 | 8 | 1 | 20 days ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/165 | Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs |
| 142 | 31 | 0 | 11 months ago | [2021_Spring_NCTU_ICLAB](https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB)/166 | NCTU 2021 Spring Integrated Circuit Design Laboratory |
| 141 | 41 | 1 | 6 years ago | [mriscv](https://github.com/onchipuis/mriscv)/167 | A 32-bit Microcontroller featuring a RISC-V core |
| 140 | 28 | 3 | a month ago | [Toooba](https://github.com/bluespec/Toooba)/168 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 140 | 83 | 5 | 6 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/169 | A convolutional neural network implemented in hardware (verilog) |
| 140 | 65 | 6 | 2 years ago | [spi-slave](https://github.com/nandland/spi-slave)/170 | SPI Slave for FPGA in Verilog and VHDL |
| 140 | 19 | 0 | 25 days ago | [ASIC-Design-Roadmap](https://github.com/abdelazeem201/ASIC-Design-Roadmap)/171 | The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps ‚Äì moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges. |
| 139 | 52 | 1 | 11 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/172 | Verilog module for calculation of FFT. |
| 139 | 30 | 3 | a month ago | [iob-cache](https://github.com/IObundle/iob-cache)/173 | Verilog Configurable Cache |
| 139 | 51 | 67 | 2 months ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/174 | None |
| 139 | 54 | 5 | 10 months ago | [vsdflow](https://github.com/kunalg123/vsdflow)/175 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 137 | 26 | 1 | 1 year, 11 months ago | [a2o](https://github.com/openpower-cores/a2o)/176 | None |
| 137 | 46 | 3 | 10 days ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/177 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 137 | 41 | 0 | 4 years ago | [R8051](https://github.com/risclite/R8051)/178 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 137 | 10 | 3 | 8 months ago | [tekno-kizil](https://github.com/KASIRGA-KIZIL/tekno-kizil)/179 | KASIRGA - KIZIL Takƒ±mƒ± Teknofest 2023 √áip Tasarƒ±mƒ± - KIZIL ƒ∞≈ülemci Projesi |
| 137 | 30 | 4 | 1 year, 9 months ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/180 | Generator of verilog description for FPGA MobileNet implementation |
| 137 | 76 | 5 | 3 months ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/181 | NeoGeo for MiSTer |
| 137 | 37 | 1 | 9 months ago | [benchmarks](https://github.com/lsils/benchmarks)/182 | EPFL logic synthesis benchmarks |
| 136 | 85 | 27 | 8 days ago | [iob-soc](https://github.com/IObundle/iob-soc)/183 | RISC-V System on Chip Template |
| 136 | 32 | 1 | 1 year, 11 months ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/184 | None |
| 135 | 33 | 2 | 4 years ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/185 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 135 | 45 | 1 | 3 years ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/186 | None |
| 135 | 134 | 25 | 2 years ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/187 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 133 | 37 | 2 | 2 years ago | [icebreaker-verilog-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/188 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 131 | 50 | 1 | 25 days ago | [cdbus](https://github.com/dukelec/cdbus)/189 | CDBUS (Controller Distributed Bus) Protocol and IP Core |
| 130 | 37 | 13 | a month ago | [corescore](https://github.com/olofk/corescore)/190 | CoreScore |
| 129 | 20 | 3 | 3 years ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/191 | Pano Logic G2 Reverse Engineering Project |
| 127 | 33 | 0 | 9 years ago | [cpu](https://github.com/ejrh/cpu)/192 | A very primitive but hopefully self-educational CPU in Verilog |
| 127 | 8 | 0 | 2 years ago | [riskow](https://github.com/racerxdl/riskow)/193 | Learning how to make a RISC-V  |
| 127 | 86 | 0 | 6 years ago | [FPGA-CNN](https://github.com/diaoenmao/FPGA-CNN)/194 | FPGA implementation of Cellular Neural Network (CNN) |
| 127 | 23 | 0 | 16 days ago | [sdspi](https://github.com/ZipCPU/sdspi)/195 | SD-Card controller, using either SPI, SDIO, or eMMC interfaces |
| 127 | 16 | 3 | 2 years ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/196 | Convolutional accelerator kernel, target ASIC & FPGA |
| 126 | 36 | 1 | 2 months ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/197 | A collection of demonstration digital filters |
| 125 | 29 | 12 | 1 year, 14 days ago | [SOFA](https://github.com/lnis-uofu/SOFA)/198 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 125 | 33 | 0 | 4 years ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/199 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 124 | 7 | 76 | 2 days ago | [filament](https://github.com/cucapra/filament)/200 | Fearless hardware design |
| 124 | 79 | 14 | 5 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/201 | Core description files for FuseSoC |
| 124 | 18 | 84 | 17 days ago | [synlig](https://github.com/chipsalliance/synlig)/202 | SystemVerilog support for Yosys |
| 124 | 34 | 7 | 3 years ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/203 | USB Serial on the TinyFPGA BX |
| 124 | 70 | 5 | 9 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/204 | An open source FPGA design for DSLogic |
| 123 | 61 | 53 | 1 year, 1 month ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/205 | Sega Genesis for MiSTer |
| 123 | 39 | 8 | 4 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/206 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 123 | 32 | 0 | 2 years ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/207 | FPGA |
| 122 | 58 | 3 | 1 year, 1 month ago | [opene902](https://github.com/T-head-Semi/opene902)/208 | OpenXuantie - OpenE902 Core |
| 121 | 50 | 3 | 5 days ago | [pcileech-wifi](https://github.com/ekknod/pcileech-wifi)/209 | pcileech-fpga with wireless card emulation |
| 121 | 33 | 3 | 3 years ago | [apple-one](https://github.com/alangarf/apple-one)/210 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 120 | 40 | 2 | 5 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqdev/8-bits-RISC-CPU-Verilog)/211 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 117 | 33 | 1 | 5 months ago | [UltimateCart](https://github.com/robinhedwards/UltimateCart)/212 | SD-card multicart for Atari 8-bit computers |
| 117 | 27 | 2 | 24 days ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/213 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 117 | 6 | 0 | 8 months ago | [RaspberryPiAtomicNixieClock](https://github.com/will127534/RaspberryPiAtomicNixieClock)/214 | None |
| 117 | 18 | 5 | a month ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/215 | IceChips is a library of all common discrete logic devices in Verilog |
| 117 | 20 | 3 | 1 year, 29 days ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/216 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 117 | 46 | 10 | 4 years ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/217 | LicheeTang FPGA Examples |
| 116 | 51 | 1 | 2 years ago | [ivtest](https://github.com/steveicarus/ivtest)/218 | Regression test suite for Icarus Verilog. (OBSOLETE) |
| 116 | 26 | 1 | 7 months ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/219 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 116 | 23 | 0 | 3 years ago | [openarty](https://github.com/ZipCPU/openarty)/220 | An Open Source configuration of the Arty platform |
| 116 | 61 | 5 | 10 months ago | [opene906](https://github.com/T-head-Semi/opene906)/221 | OpenXuantie - OpenE906 Core |
| 115 | 27 | 5 | 2 years ago | [OpenSERDES](https://github.com/SparcLab/OpenSERDES)/222 | Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. |
| 115 | 5 | 18 | 1 year, 5 months ago | [openFPGA-Genesis](https://github.com/opengateware/openFPGA-Genesis)/223 | FPGA implementation of Sega Genesis for Analogue Pocket. |
| 115 | 21 | 1 | 9 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/224 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 113 | 55 | 1 | 5 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/225 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 113 | 33 | 3 | 4 years ago | [freepdk-45nm](https://github.com/mflowgen/freepdk-45nm)/226 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 113 | 32 | 28 | 2 months ago | [DFFRAM](https://github.com/AUCOHL/DFFRAM)/227 | Standard Cell Library based Memory Compiler using FF/Latch cells |
| 112 | 30 | 5 | 4 years ago | [Reindeer](https://github.com/PulseRain/Reindeer)/228 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 112 | 18 | 3 | 6 hours ago | [jt12](https://github.com/jotego/jt12)/229 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 111 | 14 | 0 | 7 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/230 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 111 | 22 | 1 | 1 year, 10 months ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/231 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 111 | 33 | 1 | 9 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/232 | Fixed Point Math Library for Verilog |
| 111 | 55 | 37 | a month ago | [C64_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer)/233 | None |
| 111 | 23 | 1 | 6 months ago | [FPGA-DDR-SDRAM](https://github.com/WangXuan95/FPGA-DDR-SDRAM)/234 | An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. Âü∫‰∫éFPGAÁöÑDDR1ÊéßÂà∂Âô®Ôºå‰∏∫‰ΩéÁ´ØFPGAÂµåÂÖ•ÂºèÁ≥ªÁªüÊèê‰æõÂªâ‰ª∑„ÄÅÂ§ßÂÆπÈáèÁöÑÂ≠òÂÇ®„ÄÇ |
| 111 | 45 | 0 | 10 years ago | [uart](https://github.com/jamieiles/uart)/235 | Verilog UART |
| 111 | 24 | 4 | 2 years ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/236 | iCEBreaker Workshop |
| 110 | 10 | 1 | 3 years ago | [antikernel](https://github.com/azonenberg/antikernel)/237 | The Antikernel operating system project |
| 110 | 49 | 7 | 1 year, 9 months ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/238 | WISHBONE SD Card Controller IP Core |
| 110 | 35 | 0 | 4 years ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/239 | Na√Øve MIPS32 SoC implementation |
| 109 | 27 | 0 | 6 months ago | [fpga-tidbits](https://github.com/maltanar/fpga-tidbits)/240 | Chisel components for FPGA projects |
| 108 | 37 | 3 | a month ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/241 | Docs, design, firmware, and software for the Haasoscope |
| 106 | 13 | 0 | 8 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/242 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 106 | 12 | 0 | 1 year, 1 month ago | [OpenSpike](https://github.com/sfmth/OpenSpike)/243 | Fully opensource spiking neural network accelerator |
| 105 | 36 | 0 | 8 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/244 | Various caches written in Verilog-HDL |
| 105 | 20 | 5 | 8 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/245 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 104 | 61 | 0 | 8 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/246 | None |
| 104 | 9 | 2 | 18 days ago | [umi](https://github.com/zeroasiccorp/umi)/247 | Universal Memory Interface (UMI) |
| 103 | 30 | 1 | 7 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/248 | Light-weight RISC-V RV32IMC microcontroller core. |
| 103 | 21 | 3 | 7 years ago | [FPU](https://github.com/danshanley/FPU)/249 | IEEE 754 floating point unit in Verilog |
| 103 | 13 | 1 | 3 years ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/250 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 101 | 1 | 12 | 1 year, 27 days ago | [pixel-wrangler](https://github.com/osresearch/pixel-wrangler)/251 | HDMI to whatever adapter |
| 101 | 16 | 0 | 6 months ago | [FPGA-FixedPoint](https://github.com/WangXuan95/FPGA-FixedPoint)/252 | A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. ‰∏Ä‰∏™VerilogÂÆöÁÇπÊï∞Â∫ìÔºåÊèê‰æõÁÆóÊúØËøêÁÆó„ÄÅ‰∏éÊµÆÁÇπÊï∞ÁöÑ‰∫íÁõ∏ËΩ¨Êç¢ÔºåÂåÖÂê´ÂçïÂë®ÊúüÂíåÊµÅÊ∞¥Á∫ø‰∏§ÁßçÂÆûÁé∞„ÄÇ |
| 101 | 12 | 0 | 10 months ago | [core-template](https://github.com/open-fpga/core-template)/253 | A template for getting started with FPGA core development |
| 100 | 18 | 1 | a month ago | [riscv-steel](https://github.com/riscv-steel/riscv-steel)/254 | Free and open collection of RISC-V IP. |
| 100 | 21 | 0 | 2 days ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/255 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 99 | 31 | 3 | 1 year, 8 months ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/256 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 99 | 3 | 0 | 1 year, 7 months ago | [PDP-1](https://github.com/spacemen3/PDP-1)/257 | None |
| 99 | 35 | 8 | 4 years ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/258 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 99 | 28 | 0 | 9 years ago | [lm32](https://github.com/m-labs/lm32)/259 | LatticeMico32 soft processor |
| 99 | 12 | 58 | 5 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/260 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 99 | 21 | 7 | 11 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/261 | Public examples of ICE40 HX8K examples using Icestorm |
| 98 | 17 | 0 | 4 years ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/262 | Small-scale Tensor Processing Unit built on an FPGA |
| 98 | 22 | 3 | 4 years ago | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/263 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 98 | 24 | 1 | 11 months ago | [cnn_accelerator](https://github.com/XueTianyu24/cnn_accelerator)/264 | „ÄêÂÖ•Èó®È°πÁõÆ„ÄëÂü∫‰∫éPYNQ-Z2ÂÆûÁé∞ÊâãÂÜôÊï∞Â≠óËØÜÂà´Âç∑ÁßØÁ•ûÁªèÁΩëÁªúÁ°¨‰ª∂Âä†ÈÄüÂô® |
| 98 | 15 | 1 | 5 years ago | [iCE40](https://github.com/mcmayer/iCE40)/265 | Lattice iCE40 FPGA experiments - Work in progress |
| 97 | 33 | 8 | 3 years ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/266 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 96 | 45 | 8 | 3 months ago | [Gameboy_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer)/267 | Gameboy for MiSTer |
| 95 | 9 | 2 | 2 years ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/268 | None |
| 94 | 32 | 3 | 10 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/269 | Bitcoin miner for Xilinx FPGAs |
| 94 | 24 | 57 | 1 year, 10 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/270 | The Task Parallel System Composer (TaPaSCo) |
| 94 | 38 | 2 | 5 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/271 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 94 | 22 | 1 | 3 years ago | [Image-Classification-using-CNN-on-FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)/272 | Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN. |
| 94 | 20 | 0 | 26 days ago | [Systolic-array-implementation-in-RTL-for-TPU](https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)/273 | IC implementation of Systolic Array for TPU |
| 93 | 16 | 5 | 1 year, 2 months ago | [colorlight-led-cube](https://github.com/lucysrausch/colorlight-led-cube)/274 | 64x64 LED Cube based on the Colorlight 5a-75B LED driver board. |
| 93 | 30 | 0 | 6 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/275 | High Frequency Trading using Vivado HLS |
| 93 | 13 | 13 | 10 months ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/276 | Tools for working with circuits as graphs in python |
| 93 | 12 | 2 | 2 years ago | [openlogicbit](https://github.com/ultraembedded/openlogicbit)/277 | Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers. |
| 93 | 41 | 4 | 1 year, 6 months ago | [bch_verilog](https://github.com/russdill/bch_verilog)/278 | Verilog based BCH encoder/decoder |
| 92 | 23 | 0 | 3 months ago | [100-Days-of-RTL](https://github.com/Ummidichandrika/100-Days-of-RTL)/279 | None |
| 92 | 21 | 3 | 3 years ago | [fpga-ml-accelerator](https://github.com/thedatabusdotio/fpga-ml-accelerator)/280 | This repository hosts the code for an FPGA based accelerator for convolutional neural networks  |
| 92 | 19 | 0 | 5 years ago | [riscv](https://github.com/ataradov/riscv)/281 | Verilog implementation of a RISC-V core |
| 91 | 27 | 1 | 11 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/282 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 91 | 18 | 2 | 2 months ago | [FPGA-NFC](https://github.com/WangXuan95/FPGA-NFC)/283 | Build an NFC (RFID) card reader using FPGA and simple circuit instead of RFID-specfic chip. Áî®FPGA+ÂàÜÁ´ãÂô®‰ª∂ÁîµË∑ØÊê≠Âª∫‰∏Ä‰∏™NFC(RFID)ËØªÂç°Âô®Ôºå‰∏çÈúÄË¶Å‰∏ìÈó®ÁöÑRFIDËäØÁâá„ÄÇ |
| 91 | 62 | 2 | 2 years ago | [LimeSDR-USB_GW](https://github.com/myriadrf/LimeSDR-USB_GW)/284 | Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board |
| 90 | 8 | 1 | 13 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/285 | Homotopy theory in Coq. |
| 90 | 16 | 1 | 3 years ago | [screen-pong](https://github.com/juanmard/screen-pong)/286 | Pong game in a FPGA. |
| 90 | 9 | 2 | 8 days ago | [PipelineC-Graphics](https://github.com/JulianKemmerer/PipelineC-Graphics)/287 | Graphics demos |
| 90 | 11 | 3 | 7 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/288 | Implementation Nintendo's GameBoy console on an FPGA |
| 90 | 33 | 0 | 5 years ago | [PASC](https://github.com/jbush001/PASC)/289 | Parallel Array of Simple Cores. Multicore processor. |
| 90 | 44 | 5 | 4 years ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/290 | Verilog Content Addressable Memory Module |
| 90 | 12 | 0 | 2 years ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/291 | Simulation only cartridge NeoGeo hardware definition |
| 90 | 8 | 0 | 7 days ago | [Caster](https://github.com/Modos-Labs/Caster)/292 | FPGA gateware for Caster EPDC |
| 90 | 24 | 0 | 2 years ago | [FPGA-Build](https://github.com/AugustinJose1221/FPGA-Build)/293 | A novel architectural design for stitching video streams in real-time on an FPGA.  |
| 89 | 13 | 2 | 10 days ago | [usb_hid_host](https://github.com/nand2mario/usb_hid_host)/294 | A compact USB HID host FPGA core supporting keyboards, mice and gamepads. |
| 89 | 22 | 2 | 4 years ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/295 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 88 | 33 | 1 | 2 years ago | [ARM_AMBA_Design](https://github.com/lucky-wfw/ARM_AMBA_Design)/296 | Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit. |
| 88 | 29 | 2 | 5 years ago | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/297 | Verilog Implementation of an ARM LEGv8 CPU |
| 87 | 34 | 0 | 5 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/298 | repository for Vidor FPGA IP blocks and projects |
| 87 | 25 | 0 | 2 months ago | [dpll](https://github.com/ZipCPU/dpll)/299 | A collection of phase locked loop (PLL) related projects |
| 87 | 19 | 1 | 3 years ago | [mc6809](https://github.com/cavnex/mc6809)/300 | Cycle-Accurate MC6809/E implementation, Verilog |
| 87 | 16 | 0 | 6 months ago | [FPGA-SDfake](https://github.com/WangXuan95/FPGA-SDfake)/301 | Imitate SDcard using FPGAs. ‰ΩøÁî®FPGAÊ®°Êãü(‰º™Ë£Ö) SDÂç°„ÄÇ |
| 86 | 15 | 0 | 2 months ago | [FPGA-MPEG2-encoder](https://github.com/WangXuan95/FPGA-MPEG2-encoder)/302 | FPGA-based high performance MPEG2 encoder for video compression. Âü∫‰∫é FPGA ÁöÑÈ´òÊÄßËÉΩ MPEG2 ËßÜÈ¢ëÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞ËßÜÈ¢ëÂéãÁº©„ÄÇ |
| 86 | 37 | 0 | 2 years ago | [cdpga](https://github.com/dukelec/cdpga)/303 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 86 | 15 | 1 | 6 months ago | [OpenABC](https://github.com/NYU-MLDA/OpenABC)/304 | OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design. |
| 86 | 10 | 8 | 1 year, 2 months ago | [xcrypto](https://github.com/scarv/xcrypto)/305 | XCrypto: a cryptographic ISE for RISC-V |
| 86 | 16 | 0 | 4 years ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/306 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 85 | 26 | 3 | 4 years ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/307 | Basic RISC-V Test SoC |
| 85 | 41 | 15 | 1 year, 8 months ago | [LSOracle](https://github.com/lnis-uofu/LSOracle)/308 | IDEA project source files  |
| 85 | 11 | 1 | 4 years ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/309 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 85 | 28 | 0 | 1 year, 6 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/310 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 84 | 31 | 0 | 20 years ago | [8051](https://github.com/freecores/8051)/311 | 8051 core |
| 84 | 22 | 4 | 3 years ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/312 | Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs |
| 84 | 39 | 9 | 3 years ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/313 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 84 | 13 | 0 | 1 year, 5 months ago | [rt](https://github.com/tomverbeure/rt)/314 | A Full Hardware Real-Time Ray-Tracer |
| 84 | 45 | 3 | 11 years ago | [Icarus](https://github.com/ngzhang/Icarus)/315 | DUAL Spartan6 Development Platform |
| 83 | 26 | 3 | 6 years ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/316 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 83 | 23 | 15 | 6 years ago | [c65gs](https://github.com/gardners/c65gs)/317 | FPGA-based C64 Accelerator / C65 like computer |
| 82 | 45 | 83 | 2 months ago | [yosys-f4pga-plugins](https://github.com/chipsalliance/yosys-f4pga-plugins)/318 | Plugins for Yosys developed as part of the F4PGA project. |
| 82 | 12 | 2 | 6 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/319 | a low pin count sniffer for icestick |
| 82 | 17 | 0 | 4 years ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/320 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 82 | 11 | 0 | 1 year, 1 month ago | [iCE40linux](https://github.com/smunaut/iCE40linux)/321 | Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker |
| 81 | 33 | 0 | 13 years ago | [dma_axi](https://github.com/freecores/dma_axi)/322 | AXI DMA 32 / 64 bits |
| 81 | 26 | 0 | 4 years ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/323 | IC implementation of TPU |
| 81 | 18 | 4 | 2 months ago | [riscv-formal](https://github.com/YosysHQ/riscv-formal)/324 | RISC-V Formal Verification Framework |
| 80 | 2 | 4 | 2 months ago | [VGen](https://github.com/shailja-thakur/VGen)/325 | None |
| 80 | 26 | 0 | 4 years ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/326 | RTL implementation of Flex-DPE. |
| 80 | 31 | 0 | 5 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/327 | using xilinx xc6slx45 to implement mnist net |
| 80 | 7 | 1 | 5 months ago | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/328 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 79 | 16 | 0 | 10 months ago | [Butterfly_Acc](https://github.com/SamsungLabs/Butterfly_Acc)/329 | The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design" |
| 79 | 12 | 0 | 7 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/330 | FPGA based transmitter |
| 79 | 30 | 0 | 3 months ago | [CNN_for_SLR](https://github.com/ilaydayaman/CNN_for_SLR)/331 | A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA. |
| 78 | 21 | 1 | 5 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/332 | FPGA/AES/LeNet/VGG16 |
| 78 | 36 | 0 | 11 months ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/333 | Altera Advanced Synthesis Cookbook 11.0 |
| 78 | 27 | 2 | 4 years ago | [daisho](https://github.com/enjoy-digital/daisho)/334 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 77 | 13 | 0 | 6 months ago | [FPGA-PNG-decoder](https://github.com/WangXuan95/FPGA-PNG-decoder)/335 | An FPGA-based PNG image decoder, which can extract original pixels from PNG files. Âü∫‰∫éFPGAÁöÑPNGÂõæÂÉèËß£Á†ÅÂô®ÔºåÂèØ‰ª•‰ªéPNGÊñá‰ª∂‰∏≠Ëß£Á†ÅÂá∫ÂéüÂßãÂÉèÁ¥†„ÄÇ |
| 77 | 16 | 0 | 6 months ago | [FPGA-UART](https://github.com/WangXuan95/FPGA-UART)/336 | 3 modules: UART receiver, UART transmitter, UART to AXI4 master. 3‰∏™Ê®°ÂùóÔºöUARTÊé•Êî∂Âô®„ÄÅUARTÂèëÈÄÅÂô®„ÄÅUARTËΩ¨AXI4‰∫§‰∫íÂºèË∞ÉËØïÂô® |
| 76 | 16 | 3 | 12 years ago | [ao68000](https://github.com/alfikpl/ao68000)/337 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 76 | 28 | 0 | 6 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets)/338 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 76 | 11 | 2 | 4 years ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/339 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 76 | 16 | 1 | 1 year, 7 months ago | [CPU](https://github.com/qing-2/CPU)/340 | ÂçïÂë®Êúü 8Êåá‰ª§ MIPS32CPU |
| 76 | 15 | 0 | 6 months ago | [FPGA-Gzip-compressor](https://github.com/WangXuan95/FPGA-Gzip-compressor)/341 | FPGA-based GZIP (deflate) data compressor. Input raw data and output standard GZIP format (as known as .gz file format). Âü∫‰∫é FPGA ÁöÑÊµÅÂºè GZIP ÂéãÁº©Âô®ÔºåÁî®‰∫éÈÄöÁî®Êï∞ÊçÆÂéãÁº©„ÄÇËæìÂÖ•ÂéüÂßãÊï∞ÊçÆÔºåËæìÂá∫Ê†áÂáÜÁöÑ GZIP Ê†ºÂºèÔºåÂç≥Â∏∏ËßÅÁöÑ .gz / .tar.gz Êñá‰ª∂ÁöÑÊ†ºÂºè„ÄÇ |
| 76 | 18 | 0 | 5 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/342 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 76 | 41 | 8 | 6 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/343 | None |
| 76 | 13 | 1 | 5 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/344 | A simple GPU on a TinyFPGA BX |
| 76 | 16 | 3 | 2 years ago | [up5k](https://github.com/osresearch/up5k)/345 | Upduino v2 with the ice40 up5k FPGA demos |
| 76 | 27 | 2 | 5 years ago | [ARM7](https://github.com/chsasank/ARM7)/346 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 76 | 4 | 1 | 8 months ago | [xenowing](https://github.com/xenowing/xenowing)/347 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 76 | 11 | 1 | 2 years ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/348 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 75 | 5 | 15 | 2 months ago | [Analogue-Amiga](https://github.com/Mazamars312/Analogue-Amiga)/349 | Analogue-Amiga |
| 75 | 19 | 2 | 2 years ago | [uart](https://github.com/ben-marshall/uart)/350 | A simple implementation of a UART modem in Verilog. |
| 75 | 16 | 0 | 6 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/351 | Riscv32 CPU Project |
| 74 | 37 | 2 | 7 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/352 | None |
| 74 | 20 | 7 | 3 years ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/353 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 74 | 19 | 0 | 4 months ago | [HDLGen](https://github.com/WilsonChen003/HDLGen)/354 | HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work &  improve effiency with a few embedded functions, with ZERO learning-curve |
| 74 | 32 | 0 | 1 year, 8 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/355 | AXI Interface Nand Flash Controller (Sync mode) |
| 73 | 31 | 1 | 4 years ago | [ethmac](https://github.com/freecores/ethmac)/356 | Ethernet MAC 10/100 Mbps |
| 73 | 24 | 3 | 3 years ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/357 | Mathematical Functions in Verilog |
| 73 | 19 | 2 | a month ago | [sha3](https://github.com/ucb-bar/sha3)/358 | None |
| 72 | 10 | 0 | 3 years ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/359 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 72 | 32 | 11 | 2 years ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/360 | A Standalone Structural Verilog Parser |
| 72 | 14 | 7 | 1 year, 6 months ago | [rj32](https://github.com/rj45/rj32)/361 | A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA. |
| 72 | 51 | 7 | 9 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/362 | Template with latest framework for MiSTer |
| 71 | 8 | 16 | 3 years ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/363 | Human Resource Machine - CPU Design #HRM |
| 71 | 36 | 0 | 6 years ago | [H264](https://github.com/aiminickwong/H264)/364 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 70 | 6 | 0 | 2 months ago | [wbscope](https://github.com/ZipCPU/wbscope)/365 | A wishbone controlled scope for FPGA's |
| 70 | 27 | 0 | 4 years ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/366 | RTL Verilog library for various DSP modules |
| 70 | 18 | 23 | 25 days ago | [simbricks](https://github.com/simbricks/simbricks)/367 | Main Repository for the SimBricks Modular Full-System Simulation Framework. |
| 70 | 7 | 0 | 3 years ago | [CNN-Accelerator-Implementation-based-on-Eyerissv2](https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2)/368 | None |
| 70 | 26 | 1 | 3 years ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/369 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 70 | 16 | 1 | 4 months ago | [airisc_core_complex](https://github.com/Fraunhofer-IMS/airisc_core_complex)/370 | Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors. |
| 70 | 16 | 0 | 3 years ago | [trng](https://github.com/secworks/trng)/371 | True Random Number Generator core implemented in Verilog. |
| 69 | 5 | 0 | 3 months ago | [FPGA-CNN-accelerator-based-on-systolic-array](https://github.com/odin2985/FPGA-CNN-accelerator-based-on-systolic-array)/372 | 2023ÈõÜÂàõËµõÂõΩ‰∫åÔºåÁ¥´ÂÖâÂêåÂàõÊùØ„ÄÇÂü∫‰∫éËÑâÂä®ÈòµÂàóÂÜôÁöÑ‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂç∑ÁßØÂ±ÇÂä†ÈÄüÂô®ÔºåÊîØÊåÅyolov3-tinyÁöÑÁ¨¨‰∏ÄÂ±ÇÂç∑ÁßØÂ±ÇËÆ°ÁÆóÔºåÂèØÊ†πÊçÆFPGAÁ´ØDSPËµÑÊ∫êÁÅµÊ¥ªË∞ÉÊï¥ËÑâÂä®ÈòµÂàóÁöÑÁªìÊûÑ‰ª•ÂÆûÁé∞‰∏çÂêåÁöÑËÆ°ÁÆóÊïàÁéá„ÄÇ |
| 69 | 17 | 2 | 6 months ago | [FPGA-SDcard-Reader-SPI](https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI)/373 | An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. Âü∫‰∫éFPGAÁöÑSDÂç°ËØªÂèñÂô®(ÈÄöËøáSPIÊÄªÁ∫ø)ÔºåÂèØ‰ª•‰ªéFAT16ÊàñFAT32Ê†ºÂºèÁöÑSDÂç°‰∏≠ËØªÂèñÊñá‰ª∂„ÄÇ |
| 69 | 8 | 1 | 8 days ago | [Hazard3](https://github.com/Wren6991/Hazard3)/374 | 3-stage RV32IMACZb* processor with debug |
| 69 | 16 | 0 | 4 years ago | [core_audio](https://github.com/ultraembedded/core_audio)/375 | Audio controller (I2S, SPDIF, DAC) |
| 68 | 36 | 28 | 3 months ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/376 | Mega CD for MiSTer |
| 68 | 9 | 0 | 3 years ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/377 | Minimal DVI / HDMI Framebuffer |
| 68 | 15 | 1 | 3 years ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/378 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 68 | 15 | 1 | 1 year, 2 days ago | [verilog-65C02-microcode](https://github.com/Arlet/verilog-65C02-microcode)/379 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 68 | 23 | 0 | 6 years ago | [MIPS](https://github.com/valar1234/MIPS)/380 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 67 | 42 | 3 | 6 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/381 | NIST digital servo: an FPGA based fast digital feedback controller |
| 67 | 13 | 2 | 4 years ago | [Speech256](https://github.com/trcwm/Speech256)/382 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 67 | 19 | 3 | 11 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/383 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 67 | 9 | 3 | 4 years ago | [panologic](https://github.com/tomverbeure/panologic)/384 | PanoLogic Zero Client G1 reverse engineering info |
| 66 | 15 | 0 | 1 year, 7 months ago | [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer)/385 | FPGA Logic Analyzer and GUI |
| 66 | 33 | 7 | 10 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/386 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 66 | 15 | 0 | 2 years ago | [FPGA_Book_Experiments](https://github.com/AngeloJacobo/FPGA_Book_Experiments)/387 | My completed projects from "FPGA Prototyping by Verilog Examples"  book by Pong P. Chu |
| 66 | 25 | 2 | 3 years ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/388 | A set of Wishbone Controlled SPI Flash Controllers |
| 65 | 14 | 2 | 1 year, 2 months ago | [difuzz-rtl](https://github.com/compsec-snu/difuzz-rtl)/389 | None |
| 65 | 5 | 1 | 4 years ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/390 | An open source flicker fixer for Amiga 500/2000 |
| 65 | 41 | 1 | 2 years ago | [risc-v-core](https://github.com/shivanishah269/risc-v-core)/391 | This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover |
| 65 | 4 | 0 | 1 year, 13 days ago | [ethernet](https://github.com/Forty-Bot/ethernet)/392 | WIP 100BASE-TX PHY |
| 65 | 24 | 1 | 4 years ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/393 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 64 | 31 | 1 | 6 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/394 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 64 | 10 | 0 | 4 months ago | [FAN_ATPG](https://github.com/NTU-LaDS-II/FAN_ATPG)/395 | FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool |
| 64 | 16 | 1 | 6 months ago | [FPGA-RMII-SMII](https://github.com/WangXuan95/FPGA-RMII-SMII)/396 | An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. Âü∫‰∫éFPGAÁöÑMIIËΩ¨RMIIÂíåMIIËΩ¨SMIIÔºåÁî®Êù•ËøûÊé•LAN8720„ÄÅKSZ8041TLI-SÁ≠âÁôæÂÖÜ‰ª•Â§™ÁΩëPHYËäØÁâá„ÄÇ |
| 64 | 17 | 1 | 1 year, 2 months ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/397 | None |
| 64 | 17 | 0 | 2 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/398 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 64 | 9 | 2 | 7 years ago | [Frix](https://github.com/archlabo/Frix)/399 | IBM PC Compatible SoC for a commercially available FPGA board |
| 64 | 30 | 0 | 12 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/400 | DDR2 memory controller written in Verilog |
| 64 | 34 | 3 | 10 years ago | [cordic](https://github.com/cebarnes/cordic)/401 | An implementation of the CORDIC algorithm in Verilog. |
| 64 | 20 | 0 | 3 years ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/402 | Xilinx Unisim Library in Verilog |
| 64 | 18 | 1 | a month ago | [Bluster](https://github.com/LIV2/Bluster)/403 | CPLD Replacement for A2000 Buster |
| 64 | 4 | 1 | 4 years ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/404 | None |
| 63 | 10 | 0 | 6 months ago | [UniPlug-FPGA](https://github.com/WangXuan95/UniPlug-FPGA)/405 | ‰ΩìÁßØÂ∞è„ÄÅ‰ΩéÊàêÊú¨„ÄÅÊòìÁî®„ÄÅÊâ©Â±ïÊÄßÂº∫ÁöÑ FPGA Ê†∏ÂøÉÊùø |
| 63 | 16 | 1 | 2 years ago | [core_usb_cdc](https://github.com/ultraembedded/core_usb_cdc)/406 | Basic USB-CDC device core (Verilog) |
| 63 | 8 | 0 | 6 months ago | [FPGA-LZMA-compressor](https://github.com/WangXuan95/FPGA-LZMA-compressor)/407 | FPGA-based LZMA compressor for generic data compression. Âü∫‰∫éFPGAÁöÑLZMAÂéãÁº©Âô®ÔºåÁî®‰∫éÈÄöÁî®Êï∞ÊçÆÂéãÁº©„ÄÇ |
| 63 | 30 | 2 | 3 years ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/408 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 63 | 38 | 0 | 3 days ago | [Digital-Design](https://github.com/FPGADude/Digital-Design)/409 | Verilog HDL files |
| 63 | 40 | 36 | 8 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/410 | Minimig for the MiST board |
| 63 | 16 | 0 | 5 years ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/411 | None |
| 63 | 33 | 0 | 6 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/412 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 62 | 10 | 6 | 3 years ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/413 | None |
| 62 | 30 | 1 | 1 year, 4 months ago | [jpegencode](https://github.com/freecores/jpegencode)/414 | JPEG Encoder Verilog |
| 62 | 2 | 2 | 1 year, 2 months ago | [openfpga-pong](https://github.com/agg23/openfpga-pong)/415 | FPGA Pong implementation, specifically for the Analogue Pocket |
| 62 | 21 | 0 | 6 years ago | [caribou](https://github.com/fpgasystems/caribou)/416 | Caribou: Distributed Smart Storage built with FPGAs |
| 61 | 11 | 0 | 6 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/417 | A MIPS CPU implemented in Verilog |
| 61 | 26 | 0 | 3 years ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/418 | Source code to accompany https://timetoexplore.net |
| 61 | 22 | 2 | 14 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/419 | round robin arbiter |
| 61 | 12 | 0 | 4 months ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/420 |  FPGA Odysseus with ULX3S |
| 61 | 27 | 1 | 6 years ago | [TOE](https://github.com/hpb-project/TOE)/421 | TCP Offload Engine  |
| 61 | 18 | 1 | 1 year, 9 months ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/422 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 60 | 18 | 0 | 2 years ago | [ReckOn](https://github.com/ChFrenkel/ReckOn)/423 | ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation. |
| 60 | 8 | 1 | 7 months ago | [spam-1](https://github.com/Johnlon/spam-1)/424 | Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu |
| 60 | 45 | 1 | 2 months ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/425 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 60 | 13 | 0 | 2 months ago | [sdr](https://github.com/ZipCPU/sdr)/426 | A basic Soft(Gate)ware Defined Radio architecture |
| 60 | 15 | 0 | 3 years ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/427 | FPGA dev board based on Lattice iCE40 8k |
| 60 | 38 | 3 | 6 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/428 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 59 | 15 | 0 | 3 years ago | [polyphony](https://github.com/Kenji-Ishimaru/polyphony)/429 | 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware. |
| 59 | 11 | 2 | 3 years ago | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/430 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 59 | 23 | 0 | 4 years ago | [RISC-V-32I](https://github.com/Lyncien/RISC-V-32I)/431 | ‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô® |
| 59 | 16 | 0 | 6 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/432 | It contains hardenedlinux community documentation. |
| 59 | 27 | 2 | 5 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/433 | Verilog modules required to get the OV7670 camera working |
| 58 | 4 | 1 | 4 months ago | [IKAOPM](https://github.com/ika-musume/IKAOPM)/434 | A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n |
| 58 | 18 | 3 | 4 years ago | [buffets](https://github.com/cwfletcher/buffets)/435 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 58 | 2 | 0 | 5 years ago | [soc](https://github.com/combinatorylogic/soc)/436 | An experimental System-on-Chip with a custom compiler toolchain. |
| 57 | 2 | 0 | 1 year, 9 months ago | [Quafu](https://github.com/gzzyyxh/Quafu)/437 | A small SoC with a pipeline 32-bit RISC-V CPU. |
| 57 | 24 | 0 | 17 days ago | [ysyxSoC](https://github.com/OSCPU/ysyxSoC)/438 | None |
| 57 | 14 | 5 | 3 years ago | [verilog-uart](https://github.com/hell03end/verilog-uart)/439 | Simple 8-bit UART realization on Verilog HDL. |
| 57 | 13 | 3 | 1 year, 10 months ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/440 | None |
| 57 | 22 | 1 | 2 years ago | [opencpi](https://github.com/opencpi/opencpi)/441 | Open Component Portability Infrastructure |
| 57 | 2 | 1 | 6 days ago | [Transformer-Accelerator-Based-on-FPGA](https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA)/442 | You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.  |
| 57 | 19 | 42 | 3 days ago | [zx-evo](https://github.com/tslabs/zx-evo)/443 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 57 | 17 | 0 | 3 years ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/444 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 57 | 14 | 0 | 4 years ago | [PACoGen](https://github.com/manish-kj/PACoGen)/445 | PACoGen: Posit Arithmetic Core Generator |
| 56 | 38 | 0 | 4 years ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/446 | Gigabit Ethernet UDP communication driver |
| 56 | 5 | 7 | 2 years ago | [SF500](https://github.com/jbilander/SF500)/447 | Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500. |
| 56 | 13 | 0 | 2 years ago | [Introduction-to-Computer-Architecture-Exercises](https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises)/448 | ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑ 2020ÁßãÂ≠£ UCAS „ÄäËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑÂü∫Á°Ä„ÄãÁ¨¨ 2 ÁâàËØæÂêé‰π†È¢ò |
| 56 | 8 | 0 | a month ago | [UberDDR3](https://github.com/AngeloJacobo/UberDDR3)/449 | Open-sourced DDR3 controller |
| 56 | 5 | 1 | 1 year, 30 days ago | [tang-nano-9K](https://github.com/hi631/tang-nano-9K)/450 | None |
| 56 | 34 | 1 | 8 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/451 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 56 | 3 | 0 | 1 year, 4 months ago | [caravel_ft8_receiver](https://github.com/Radio-Stack/caravel_ft8_receiver)/452 | A fully-integrated FT8 protocol receiver on 130nm CMOS |
| 56 | 7 | 1 | 3 years ago | [iua](https://github.com/smunaut/iua)/453 | ice40 USB Analyzer |
| 56 | 19 | 3 | 2 years ago | [mipi-demo](https://github.com/hdl-util/mipi-demo)/454 | MIPI CSI-2 + MIPI CCS Demo |
| 55 | 16 | 0 | 5 years ago | [DIY_OpenMIPS](https://github.com/gundambox/DIY_OpenMIPS)/455 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 55 | 7 | 1 | 2 years ago | [SQRL_quickstart](https://github.com/SMB784/SQRL_quickstart)/456 | Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs |
| 55 | 40 | 1 | 4 years ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/457 | My solutions to Alteras example labs |
| 55 | 20 | 3 | 1 year, 5 months ago | [wokwi-verilog-gds-test](https://github.com/mattvenn/wokwi-verilog-gds-test)/458 | None |
| 55 | 39 | 1 | 3 years ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/459 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 55 | 51 | 2 | 13 days ago | [SparkRoad-V](https://github.com/verimake-team/SparkRoad-V)/460 | None |
| 55 | 11 | 4 | 5 months ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/461 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 55 | 14 | 0 | 4 months ago | [FPGA_QPSK-modem](https://github.com/lauchinyuan/FPGA_QPSK-modem)/462 | A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA |
| 55 | 9 | 47 | 3 years ago | [rigel](https://github.com/jameshegarty/rigel)/463 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 55 | 31 | 0 | 9 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/464 | None |
| 55 | 10 | 0 | 1 year, 5 months ago | [Verilog-Design-Examples](https://github.com/snbk001/Verilog-Design-Examples)/465 | Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier |
| 54 | 5 | 0 | 2 years ago | [Computer-Organization-BUAA-2020](https://github.com/rfhits/Computer-Organization-BUAA-2020)/466 | ÂåóËà™6Á≥ªCOËØæ BUAA CO |
| 54 | 20 | 1 | 6 months ago | [Examples](https://github.com/HDLForBeginners/Examples)/467 | None |
| 54 | 13 | 0 | 5 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/468 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 54 | 12 | 3 | 1 year, 3 months ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/469 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 54 | 35 | 0 | 10 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/470 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 54 | 5 | 0 | 7 years ago | [21FX](https://github.com/defparam/21FX)/471 | A bootloader for the SNES console |
| 54 | 2 | 13 | 1 year, 5 months ago | [openfpga-arduboy](https://github.com/agg23/openfpga-arduboy)/472 | Arduboy for Analogue Pocket |
| 54 | 22 | 1 | 6 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/473 | ÂìàÂ∑•Â§ßËΩØ‰ª∂Êó†Á∫øÁîµËØæËÆæÔºöÂ§öÁõ∏Êª§Ê≥¢Âô®ÁöÑÂéüÁêÜ„ÄÅÂÆûÁé∞ÂèäÂÖ∂Â∫îÁî®Ôºå‰ªéÈááÊ†∑ÁéáÂèòÊç¢„ÄÅÂ§öÁõ∏Êª§Ê≥¢Âô®ÁªìÊûÑÂà∞‰ø°ÈÅìÂåñÊî∂ÂèëÊú∫Â∫îÁî®ÈÉΩÊúâmatlab‰ªãÁªçÂíåFPGA‰ªøÁúüÁªìÊûúÔºåÂê´Á≠îËæ©PPT„ÄÅÂ≠¶‰π†Á¨îËÆ∞Âíå‰∏™‰∫∫ÊÄªÁªì„ÄÇ |
| 54 | 31 | 0 | 4 years ago | [FPGA_DOCS](https://github.com/Edragon/FPGA_DOCS)/474 | None |
| 54 | 18 | 13 | 4 years ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/475 | Builds, flow and designs for the alpha release |
| 54 | 40 | 0 | 1 year, 7 months ago | [LimeSDR-Mini_GW](https://github.com/myriadrf/LimeSDR-Mini_GW)/476 | LimeSDR-Mini board FPGA project |
| 54 | 13 | 0 | 3 years ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/477 | Pwn2Win 2020 Challenges |
| 53 | 10 | 0 | 4 years ago | [up5k_basic](https://github.com/emeb/up5k_basic)/478 | A small 6502 system with MS BASIC in ROM |
| 53 | 6 | 1 | 7 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/479 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 53 | 9 | 2 | 4 years ago | [UART](https://github.com/twomonkeyclub/UART)/480 | ARM‰∏≠ÈÄöËøáAPBÊÄªÁ∫øËøûÊé•ÁöÑUARTÊ®°Âùó |
| 53 | 3 | 0 | 5 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/481 | Icestudio Pixel Stream collection |
| 53 | 13 | 0 | 6 months ago | [FPGA-SHA-Family](https://github.com/WangXuan95/FPGA-SHA-Family)/482 | Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑSHA1/SHA224/SHA256/SHA384/SHA512ËÆ°ÁÆóÂô®„ÄÇ |
| 53 | 13 | 0 | 4 years ago | [fpga-gpu](https://github.com/evantandersen/fpga-gpu)/483 | A basic GPU for altera FPGAs |
| 53 | 14 | 1 | 2 years ago | [Cookabarra](https://github.com/shawn110285/Cookabarra)/484 | a training-target implementation of rv32im, designed to be simple and easy to understand |
| 53 | 47 | 0 | 6 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/485 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 53 | 17 | 0 | 7 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/486 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 53 | 0 | 0 | 2 years ago | [MIPS-Microsystems](https://github.com/SilenceX12138/MIPS-Microsystems)/487 | A computer system containing CPU, OS and Compiler under MIPS architecture. |
| 53 | 17 | 0 | 6 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/488 | None |
| 53 | 11 | 0 | 2 years ago | [mpsoc_example](https://github.com/aignacio/mpsoc_example)/489 | None |
| 53 | 29 | 0 | 8 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/490 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 52 | 29 | 3 | 9 years ago | [beagle](https://github.com/bikerglen/beagle)/491 | BeagleBone HW, SW, & FPGA Development |
| 52 | 16 | 1 | 6 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/492 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 52 | 11 | 1 | 2 years ago | [vga-clock](https://github.com/mattvenn/vga-clock)/493 | Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle. |
| 52 | 25 | 0 | 7 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/494 | EE 260 Winter 2017: Advanced VLSI Design |
| 52 | 7 | 13 | 4 years ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/495 | SNK NeoGeo core for the MiSTer platform |
| 52 | 26 | 2 | 8 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/496 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 52 | 13 | 0 | 1 year, 7 months ago | [AES-Verilog](https://github.com/michaelehab/AES-Verilog)/497 | Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL |
| 52 | 15 | 0 | 5 years ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/498 | None |
| 52 | 18 | 0 | 2 years ago | [sha1](https://github.com/secworks/sha1)/499 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 52 | 11 | 0 | 4 years ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/500 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 52 | 14 | 0 | 7 years ago | [sds7102](https://github.com/wingel/sds7102)/501 | A port of Linux to the OWON SDS7102 scope |
| 52 | 9 | 1 | 4 months ago | [clockport_pi_interface](https://github.com/niklasekstrom/clockport_pi_interface)/502 | Amiga clock port to Raspberry Pi interface |
| 51 | 9 | 1 | 3 years ago | [core_soc](https://github.com/ultraembedded/core_soc)/503 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 51 | 4 | 0 | 1 year, 6 months ago | [Silixel](https://github.com/sylefeb/Silixel)/504 | Exploring gate level simulation |
| 51 | 11 | 0 | 3 years ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/505 | 5 stage pipelined MIPS-32 processor |
| 51 | 18 | 0 | a month ago | [FourPhonon](https://github.com/FourPhonon/FourPhonon)/506 | An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity |
| 51 | 19 | 6 | 2 years ago | [xfcp](https://github.com/alexforencich/xfcp)/507 | Extensible FPGA control platform |
| 51 | 18 | 0 | 3 years ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/508 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 51 | 12 | 0 | 7 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/509 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 51 | 23 | 0 | 4 years ago | [Floating-Point-ALU-in-Verilog](https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog)/510 | 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations. |
| 51 | 7 | 5 | 4 years ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/511 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 51 | 13 | 3 | 4 days ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/512 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 51 | 27 | 1 | 12 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/513 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 51 | 7 | 1 | 9 months ago | [engine-V](https://github.com/micro-FPGA/engine-V)/514 | SoftCPU/SoC engine-V |
| 51 | 14 | 3 | 1 year, 1 month ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/515 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 51 | 9 | 1 | 5 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/516 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 50 | 34 | 0 | 8 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/517 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 50 | 13 | 0 | 2 months ago | [SUSTech_Math_Course_Materials](https://github.com/wLUOw/SUSTech_Math_Course_Materials)/518 | Some Math course materials of SUSTech |
| 50 | 4 | 2 | 2 years ago | [AMSGateArray](https://github.com/codedchip/AMSGateArray)/519 | Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips. |
| 50 | 12 | 1 | 2 years ago | [core_uriscv](https://github.com/ultraembedded/core_uriscv)/520 | Another tiny RISC-V implementation |
| 50 | 16 | 2 | 6 years ago | [chiphack](https://github.com/embecosm/chiphack)/521 | Repository and Wiki for Chip Hack events. |
| 50 | 30 | 5 | 5 years ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/522 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 50 | 43 | 0 | 2 years ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/523 | TCP/IP controlled VPI JTAG Interface. |
| 50 | 7 | 1 | 8 months ago | [RISu064](https://github.com/zephray/RISu064)/524 | Dual-issue RV64IM processor for fun & learning |
| 50 | 16 | 2 | 2 years ago | [Chisel-FFT-generator](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator)/525 | FFT generator  using Chisel |
| 49 | 13 | 2 | 2 months ago | [no2bootloader](https://github.com/no2fpga/no2bootloader)/526 | USB DFU bootloader gateware / firmware for FPGAs |
| 49 | 11 | 3 | 20 days ago | [VossII](https://github.com/TeamVoss/VossII)/527 | The source code to the Voss II Hardware Verification Suite |
| 49 | 5 | 11 | 1 year, 10 months ago | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/528 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 49 | 20 | 1 | 3 years ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/529 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 49 | 13 | 0 | 1 year, 4 months ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/530 | Small (Q)SPI flash memory programmer in Verilog |
| 49 | 8 | 3 | 1 year, 8 months ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/531 | Open-source thermal camera project |
| 49 | 25 | 0 | 5 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/532 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 49 | 19 | 7 | a month ago | [LiteX-CNC](https://github.com/Peter-van-Tol/LiteX-CNC)/533 | Generic CNC firmware and driver for FPGA cards which are supported by LiteX |
| 49 | 16 | 1 | 1 year, 29 days ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/534 | A FPGA implementation of the NTP and NTS protocols |
| 48 | 8 | 2 | 1 year, 3 months ago | [ddr3-controller](https://github.com/someone755/ddr3-controller)/535 | A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs |
| 48 | 23 | 0 | 6 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/536 | USB 2.0 Device IP Core |
| 48 | 5 | 0 | 2 years ago | [systolic-array](https://github.com/Dazhuzhu-github/systolic-array)/537 | verilogÂÆûÁé∞TPU‰∏≠ÁöÑËÑâÂä®ÈòµÂàóËÆ°ÁÆóÂç∑ÁßØÁöÑmodule |
| 48 | 10 | 11 | 1 year, 5 months ago | [OpenHBMC](https://github.com/OVGN/OpenHBMC)/538 | Open-source high performance AXI4-based HyperRAM memory controller |
| 48 | 19 | 2 | 6 years ago | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/539 | A verilog implementation for Network-on-Chip |
| 48 | 27 | 0 | 13 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/540 | OpenSPARC-based SoC |
| 48 | 17 | 1 | 3 years ago | [LUTNet](https://github.com/awai54st/LUTNet)/541 | None |
| 48 | 19 | 1 | 2 years ago | [My-Digital-IC-Library](https://github.com/xygq163/My-Digital-IC-Library)/542 | ÊàëÁöÑÊï∞Â≠óICÂéÇÂ∫ìÔºöVerilog HDL; System Vreilog; UVM; ModelSim; Quartus II; |
| 48 | 12 | 0 | 4 years ago | [Verilog-Adders](https://github.com/mongrelgem/Verilog-Adders)/543 | Implementing Different Adder Structures in Verilog |
| 47 | 14 | 0 | 4 years ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/544 | IP operations in verilog (simulation and implementation on ice40) |
| 47 | 3 | 0 | 8 years ago | [HaSKI](https://github.com/wyager/HaSKI)/545 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 47 | 12 | 3 | 4 years ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/546 | Universal number Posit HDL Arithmetic Architecture generator |
| 47 | 5 | 1 | 1 year, 7 months ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/547 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 47 | 20 | 0 | 5 years ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/548 | Test for video output using the ADV7513 chip on a de10 nano board |
| 47 | 6 | 0 | 9 years ago | [gb](https://github.com/geky/gb)/549 | The Original Nintendo Gameboy in Verilog |
| 47 | 18 | 3 | 1 year, 11 months ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/550 | Minimig for the DE1 board |
| 46 | 14 | 0 | 3 years ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/551 | DATC RDF |
| 46 | 16 | 0 | 8 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/552 | A collection of big designs to run post-synthesis simulations with yosys |
| 46 | 20 | 1 | 3 years ago | [fifo](https://github.com/olofk/fifo)/553 | Generic FIFO implementation with optional FWFT |
| 46 | 7 | 0 | 5 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/554 | Using the TinyFPGA BX USB code in user designs |
| 46 | 10 | 0 | 3 years ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/555 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 46 | 6 | 0 | 6 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/556 | Simple single cycle RISC processor written in Verilog  |
| 46 | 12 | 0 | 2 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/557 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 46 | 9 | 1 | 4 months ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/558 | EDA physical synthesis optimization kit |
| 46 | 4 | 1 | 6 months ago | [ICLab-2023](https://github.com/hankshyu/ICLab-2023)/559 | Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab) |
| 45 | 11 | 0 | 9 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/560 | Virtual JTAG UART for Altera Devices |
| 45 | 13 | 0 | 9 months ago | [zerowing](https://github.com/va7deo/zerowing)/561 | Toaplan V1 system for MiSTer FPGA |
| 45 | 9 | 0 | 3 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/562 | Moxie-compatible core repository |
| 45 | 15 | 0 | 5 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/563 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 45 | 2 | 7 | 1 year, 11 months ago | [spokefpga](https://github.com/davidthings/spokefpga)/564 | FPGA Tools and Library |
| 45 | 37 | 1 | 6 months ago | [DDLM](https://github.com/RomeoMe5/DDLM)/565 | –ò—Å—Ö–æ–¥–Ω—ã–µ –∫–æ–¥—ã –∫ –≥–ª–∞–≤–∞–º –∫–Ω–∏–≥–∏ "–¶–∏—Ñ—Ä–æ–≤–æ–π —Å–∏–Ω—Ç–µ–∑: –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–π –∫—É—Ä—Å" (–ø–æ–¥ —Ä–µ–¥. –ê.–Æ. –†–æ–º–∞–Ω–æ–≤–∞ –∏ –Æ.–í. –ü–∞–Ω—á—É–ª–∞) |
| 45 | 14 | 0 | 4 years ago | [r22sdf](https://github.com/nanamake/r22sdf)/566 | Pipeline FFT Implementation in Verilog HDL |
| 45 | 14 | 1 | 20 days ago | [jelly](https://github.com/ryuz/jelly)/567 | Original FPGA platform |
| 45 | 17 | 0 | 5 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/568 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 45 | 16 | 0 | 1 year, 8 months ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/569 | Library of approximate arithmetic circuits |
| 44 | 2 | 1 | 4 months ago | [Nuked-SMS-FPGA](https://github.com/nukeykt/Nuked-SMS-FPGA)/570 | Sega Master System emulator written in Verilog |
| 44 | 3 | 0 | 6 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/571 | Realtime VGA to ASCII Art converter |
| 44 | 11 | 0 | 12 years ago | [Pong](https://github.com/bogini/Pong)/572 | Pong game on an FPGA in Verilog. |
| 44 | 14 | 0 | 1 year, 2 months ago | [SparrowRV](https://github.com/xiaowuzxc/SparrowRV)/573 | An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.  |
| 44 | 20 | 0 | 3 years ago | [RISC-V-Processor](https://github.com/ash-olakangal/RISC-V-Processor)/574 | Verilog implementation of multi-stage 32-bit RISC-V processor |
| 44 | 11 | 0 | 10 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/575 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 44 | 3 | 0 | 3 months ago | [TordBoyau](https://github.com/BrunoLevy/TordBoyau)/576 | A pipelined RISC-V processor |
| 44 | 16 | 0 | 2 years ago | [core_dbg_bridge](https://github.com/ultraembedded/core_dbg_bridge)/577 | UART -> AXI Bridge |
| 44 | 8 | 0 | 3 years ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/578 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 43 | 20 | 5 | 2 months ago | [NetFPGA-PLUS](https://github.com/NetFPGA/NetFPGA-PLUS)/579 | None |
| 43 | 13 | 0 | 1 year, 3 months ago | [8bit_MicroComputer_Verilog](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/580 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 43 | 38 | 6 | 9 days ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/581 | None |
| 43 | 8 | 0 | 2 years ago | [FPGA-Edge-Detection-Project1](https://github.com/salute-hh/FPGA-Edge-Detection-Project1)/582 | FPGA-Edge-Detection-Project1 |
| 43 | 21 | 0 | 13 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/583 | AHB DMA 32 / 64 bits |
| 43 | 15 | 1 | 3 years ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/584 | Defense/Attack PUF Library (DA PUF Library) |
| 43 | 4 | 0 | 3 years ago | [CNNAF-CNN-Accelerator_init](https://github.com/eda-lab/CNNAF-CNN-Accelerator_init)/585 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 43 | 21 | 1 | 8 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/586 | Verilog SPI master and slave |
| 43 | 4 | 0 | 1 year, 6 months ago | [fromthetransistor](https://github.com/techmexdev/fromthetransistor)/587 | From the Transistor to the Web Browser, a rough outline for a 12 week course. |
| 43 | 9 | 0 | 3 years ago | [RISC-V](https://github.com/VenciFreeman/RISC-V)/588 | A simple RISC-V CPU written in Verilog. |
| 43 | 9 | 0 | 11 months ago | [digital-logic-design](https://github.com/mbaykenar/digital-logic-design)/589 | This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes related to the course  |
| 43 | 19 | 1 | 4 years ago | [Interface-Protocol-in-Verilog](https://github.com/halftop/Interface-Protocol-in-Verilog)/590 | Interface Protocol in Verilog |
| 43 | 19 | 0 | 10 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/591 | Processor repo |
| 43 | 5 | 3 | 1 year, 5 months ago | [psram-tang-nano-9k](https://github.com/zf3/psram-tang-nano-9k)/592 | An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA |
| 42 | 8 | 0 | 6 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/593 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 42 | 17 | 2 | 3 years ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/594 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 42 | 10 | 0 | 5 months ago | [License-Plate-Recognition-FPGA](https://github.com/jjejdhhd/License-Plate-Recognition-FPGA)/595 | Âü∫‰∫éFPGAËøõË°åËΩ¶ÁâåËØÜÂà´ |
| 42 | 6 | 2 | 2 years ago | [parametric-ntt](https://github.com/acmert/parametric-ntt)/596 | Parametric NTT/INTT Hardware Generator |
| 42 | 9 | 2 | 7 years ago | [ACC](https://github.com/Obijuan/ACC)/597 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 42 | 14 | 0 | 4 years ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/598 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 42 | 24 | 0 | 10 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/599 | Project template for Artix-7 based Thinpad board |
| 42 | 15 | 4 | 27 days ago | [DeMiSTify](https://github.com/robinsonb5/DeMiSTify)/600 | Code to support porting MiST cores to other boards. |
| 42 | 19 | 1 | 3 years ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/601 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 42 | 10 | 39 | 1 year, 3 months ago | [mantle](https://github.com/phanrahan/mantle)/602 | mantle library |
| 42 | 6 | 0 | 1 year, 3 months ago | [Fpga-accelerator-demos](https://github.com/YutongChenVictor/Fpga-accelerator-demos)/603 | some interesting demos for starters |
| 42 | 26 | 0 | 15 years ago | [xge_mac](https://github.com/freecores/xge_mac)/604 | Ethernet 10GE MAC |
| 41 | 17 | 6 | 2 months ago | [pcie5_phy](https://github.com/mgtm98/pcie5_phy)/605 | PCIE 5.0 Graduation project (Verification Team) under supervision of Mentor Graphics  |
| 41 | 10 | 1 | 8 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/606 | Fork of OpenCores jpegencode with Cocotb testbench |
| 41 | 1 | 1 | 3 months ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/607 | Experiments with Yosys cxxrtl backend |
| 41 | 30 | 10 | 3 months ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/608 | None |
| 41 | 13 | 1 | 4 years ago | [verilog-divider](https://github.com/risclite/verilog-divider)/609 | a super-simple pipelined verilog divider. flexible to define stages |
| 41 | 20 | 1 | 3 years ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/610 | Parameterized Booth Multiplier in Verilog 2001 |
| 41 | 8 | 0 | 2 years ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/611 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 41 | 23 | 0 | 6 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/612 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 41 | 5 | 0 | 8 days ago | [phoeniX](https://github.com/phoeniX-Digital-Design/phoeniX)/613 | phoeniX RISC-V Processor |
| 41 | 18 | 2 | 5 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/614 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 41 | 8 | 2 | 4 years ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/615 | NES/SNES 240p de-jitter mod |
| 40 | 20 | 1 | 9 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/616 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 40 | 6 | 1 | 1 year, 5 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/617 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 40 | 7 | 0 | 4 years ago | [ctf](https://github.com/q3k/ctf)/618 | Stuff from CTF contests |
| 40 | 3 | 0 | 2 years ago | [FPGA_OV7670_Camera_Interface](https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface)/619 | Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps |
| 40 | 20 | 0 | 7 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/620 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 40 | 17 | 0 | 3 years ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/621 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 40 | 10 | 2 | 1 year, 2 months ago | [DDR](https://github.com/buttercutter/DDR)/622 | A simple DDR3 memory controller |
| 40 | 1 | 0 | 3 months ago | [RISC-V](https://github.com/AngeloJacobo/RISC-V)/623 | Design implementation of the RV32I Core in Verilog HDL with Zicsr extension |
| 40 | 12 | 0 | 2 years ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/624 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 40 | 3 | 5 | 4 months ago | [MiSTerLaggy_MiSTer](https://github.com/MiSTer-devel/MiSTerLaggy_MiSTer)/625 | A display latency measurement tool |
| 40 | 27 | 2 | 4 years ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/626 | None |
| 40 | 9 | 0 | 3 years ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/627 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 40 | 9 | 0 | 2 months ago | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/628 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 40 | 13 | 0 | 1 year, 5 months ago | [ADC-lvds](https://github.com/cjhonlyone/ADC-lvds)/629 | Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS |
| 40 | 13 | 1 | 7 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/630 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 40 | 12 | 9 | 2 months ago | [MegaDrive_MiSTer](https://github.com/MiSTer-devel/MegaDrive_MiSTer)/631 | Sega Megadrive for MiSTer |
| 40 | 4 | 1 | 4 years ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/632 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 40 | 15 | 2 | 6 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/633 | Convolution Neural Network of vgg19 model in verilog |
| 40 | 9 | 1 | 8 months ago | [HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine](https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine)/634 | HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer. |
| 40 | 11 | 0 | 2 years ago | [RISC-V-TensorCore](https://github.com/stillwater-sc/RISC-V-TensorCore)/635 | Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra |
| 39 | 9 | 0 | 1 year, 5 months ago | [fpga](https://github.com/sam210723/fpga)/636 | Collection of projects for various FPGA development boards |
| 39 | 17 | 0 | 6 years ago | [eddr3](https://github.com/Elphel/eddr3)/637 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 39 | 6 | 0 | 3 years ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/638 | Notes for Colorlight-5A-75B. |
| 39 | 9 | 0 | 7 days ago | [jtopl](https://github.com/jotego/jtopl)/639 | Verilog module compatible with Yamaha OPL chips |
| 39 | 3 | 5 | 3 years ago | [observer](https://github.com/olofk/observer)/640 | None |
| 39 | 22 | 3 | 6 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/641 | None |
| 39 | 21 | 0 | 3 years ago | [USB3_MIPI_CSI2_RX_V2_Crosslink_NX](https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX)/642 | MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP |
| 39 | 13 | 1 | 3 years ago | [FFT_ChipDesign](https://github.com/VenciFreeman/FFT_ChipDesign)/643 | A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project. |
| 39 | 9 | 0 | 11 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/644 | Pipelined DCPU-16 Verilog Implementation |
| 39 | 22 | 0 | 10 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/645 | 4096bit RSA project, with verilog code, python test code, etc |
| 39 | 16 | 0 | 8 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/646 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 39 | 13 | 0 | 2 days ago | [jt49](https://github.com/jotego/jt49)/647 | Verilog clone of YM2149 |
| 39 | 22 | 0 | 3 years ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/648 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 39 | 10 | 0 | 2 years ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/649 | A softcore microprocessor of MIPS32 architecture. |
| 39 | 19 | 1 | 6 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/650 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 38 | 9 | 0 | 10 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/651 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 38 | 13 | 1 | 11 years ago | [vSPI](https://github.com/mjlyons/vSPI)/652 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 38 | 10 | 3 | 2 months ago | [public](https://github.com/VeriGOOD-ML/public)/653 | None |
| 38 | 8 | 0 | 5 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/654 | An LeNet RTL implement onto FPGA |
| 38 | 13 | 2 | 5 days ago | [demo-projects](https://github.com/openXC7/demo-projects)/655 | Demo projects for various Kintex FPGA boards |
| 38 | 12 | 0 | 15 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/656 | configurable cordic core in verilog |
| 38 | 89 | 18 | 4 months ago | [caravel_user_project_analog](https://github.com/efabless/caravel_user_project_analog)/657 | None |
| 38 | 10 | 0 | 2 years ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/658 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 38 | 6 | 2 | 1 year, 2 months ago | [xyloni](https://github.com/Efinix-Inc/xyloni)/659 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 38 | 14 | 0 | 5 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/660 | Original RISC-V 1.0 implementation.  Not supported. |
| 38 | 16 | 1 | 4 years ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/661 | FIR implemention with Verilog |
| 38 | 25 | 0 | 3 years ago | [Practical-UVM-IEEE-Edition](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition)/662 | This is the repository for the IEEE version of the book |
| 38 | 10 | 0 | 3 years ago | [GNN-ARCH](https://github.com/GraphSAINT/GNN-ARCH)/663 | [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference) |
| 38 | 18 | 0 | 4 years ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/664 | Zynq-7000 DPU TRD |
| 38 | 9 | 0 | 4 days ago | [neorv32-verilog](https://github.com/stnolting/neorv32-verilog)/665 | ‚ôªÔ∏è Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL. |
| 38 | 3 | 4 | 4 months ago | [video_lag_tester](https://github.com/pthalin/video_lag_tester)/666 | A low cost HDMI video lag tester. |
| 38 | 6 | 0 | 23 days ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/667 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 38 | 15 | 2 | 9 years ago | [8051](https://github.com/lajanugen/8051)/668 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 38 | 3 | 0 | 4 days ago | [gatemate_ila](https://github.com/colognechip/gatemate_ila)/669 | The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform. |
| 37 | 20 | 0 | 7 years ago | [fast](https://github.com/FAST-Switch/fast)/670 | FAST |
| 37 | 0 | 0 | 5 years ago | [comparchitecture](https://github.com/vladostan/comparchitecture)/671 | Verilog and MIPS simple programs |
| 37 | 8 | 0 | 11 years ago | [lsasim](https://github.com/dwelch67/lsasim)/672 | Educational load/store instruction set architecture processor simulator |
| 37 | 9 | 0 | a month ago | [wbi2c](https://github.com/ZipCPU/wbi2c)/673 | Wishbone controlled I2C controllers |
| 37 | 3 | 0 | 9 months ago | [qtcore-C1](https://github.com/kiwih/qtcore-C1)/674 | None |
| 37 | 11 | 1 | 3 years ago | [nand2tetris-iverilog](https://github.com/wuhanstudio/nand2tetris-iverilog)/675 | A 16-bit Hack CPU from scratch on FPGA. |
| 37 | 17 | 2 | 5 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/676 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 37 | 2 | 0 | 24 days ago | [nscscc2022_single_tools](https://github.com/fluctlight001/nscscc2022_single_tools)/677 | ÈæôËäØÊùØ‰∏™‰∫∫ËµõÂ∑•ÂÖ∑ÂåÖÔºàÈÄÇÁî®‰∫é‰∏™‰∫∫ËµõÁöÑgolden_traceÂ∑•ÂÖ∑Ôºâ |
| 37 | 18 | 0 | 12 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/678 | Implementation of the SHA256 Algorithm in Verilog |
| 37 | 11 | 1 | 9 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/679 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 37 | 1 | 1 | 4 months ago | [FLIX-V](https://github.com/FPGAwars/FLIX-V)/680 | FLIX-V: FPGA, Linux and RISC-V |
| 37 | 10 | 0 | 3 years ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/681 | An FPGA-based full-stack in-storage computing system.  |
| 37 | 1 | 3 | 4 days ago | [LunaPnR](https://github.com/asicsforthemasses/LunaPnR)/682 | LunaPnR is a place and router for integrated circuits |
| 37 | 14 | 0 | 2 years ago | [verilog_axi-interconnect](https://github.com/seonskim/verilog_axi-interconnect)/683 | AXI Interconnect |
| 37 | 1 | 0 | 1 year, 10 months ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/684 | Example Verilog code for Ulx3s |
| 37 | 4 | 16 | 3 years ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/685 | Example projects for Quokka FPGA toolkit |
| 37 | 7 | 0 | 7 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/686 | FPGA Based Platformer Video Game |
| 37 | 18 | 20 | 7 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/687 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 37 | 13 | 0 | 13 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/688 | Video Stream Scaler |
| 37 | 14 | 0 | 10 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/689 | SW SDR |
| 37 | 12 | 0 | 9 months ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/690 | Synthesizable and Parameterized Cache Controller in Verilog |
| 37 | 22 | 0 | 2 years ago | [AHB-SRAMC](https://github.com/wangjidwb123/AHB-SRAMC)/691 | IC Verification & SV Demo |
| 37 | 12 | 0 | 8 years ago | [CPU](https://github.com/ruanshihai/CPU)/692 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 37 | 9 | 3 | a month ago | [MiSTery](https://github.com/gyurco/MiSTery)/693 | Atari ST/STe core for FPGAs |
| 36 | 17 | 3 | 17 years ago | [can](https://github.com/freecores/can)/694 | CAN Protocol Controller |
| 36 | 16 | 0 | 6 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/695 | None |
| 36 | 12 | 3 | 4 days ago | [rodinia](https://github.com/pablomarx/rodinia)/696 | AGM bitstream utilities and decoded files from Supra |
| 36 | 0 | 0 | 1 year, 7 months ago | [hrt](https://github.com/gatecat/hrt)/697 | Hot Reconfiguration Technology demo |
| 36 | 5 | 0 | 4 months ago | [lightning](https://github.com/hipersys-team/lightning)/698 | [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference |
| 36 | 17 | 0 | 9 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/699 | Yet Another Tetris on FPGA Implementation |
| 36 | 8 | 2 | 4 years ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/700 | DATC Robust Design Flow. |
| 36 | 16 | 2 | 2 years ago | [softmax](https://github.com/maomran/softmax)/701 | Verilog implementation of Softmax function |
| 36 | 12 | 0 | 9 months ago | [sta_basics_course](https://github.com/brabect1/sta_basics_course)/702 | Introductory course into static timing analysis (STA). |
| 36 | 21 | 7 | 2 years ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/703 | Lock-in and PID application for RedPitaya enviroment |
| 36 | 4 | 0 | 1 year, 9 months ago | [menshen](https://github.com/multitenancy-project/menshen)/704 | None |
| 36 | 2 | 3 | 5 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/705 | Time Sleuth - Open Source Lag Tester |
| 36 | 9 | 0 | 3 years ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/706 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 36 | 3 | 0 | a month ago | [Clock-Domain-Crossing-Synchronizers](https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers)/707 | Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems. |
| 36 | 6 | 1 | 8 months ago | [yolov5-fpga-hardware-acceleration](https://github.com/bunny965/yolov5-fpga-hardware-acceleration)/708 | ÁΩëÁªúËÆ≠ÁªÉ„ÄÅÂõæÂÉèÈ¢ÑÂ§ÑÁêÜ‰ª•ÂèäÈÉ®ÂàÜhendÂäüËÉΩÊòØÂü∫‰∫épcÁ´ØÂÆûÁé∞ÁöÑÔºåÂè™Êúâ‰∏ªÂπ≤ÁΩëÁªúÈÉ®ÁΩ≤Âú®fpga‰∏äÔºåÁâá‰∏äËµÑÊ∫êÊó†Ê≥ïÊîØÊåÅÊï¥‰∏™ÁΩëÁªúÊâÄÈúÄËµÑÊ∫êÔºåÂª∫ËÆÆÊ∑ªÂä†Â§ñÈÉ®Â≠òÂÇ®ÂèäDDR |
| 36 | 9 | 0 | 3 years ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/709 | Quickstart guide on Icarus Verilog. |
| 36 | 24 | 3 | 8 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/710 | An CAN bus Controller implemented in Verilog |
| 36 | 7 | 0 | 5 months ago | [tcam](https://github.com/mcjtag/tcam)/711 | TCAM (Ternary Content-Addressable Memory) in Verilog |
| 36 | 13 | 0 | 4 years ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/712 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 36 | 8 | 1 | 1 year, 5 months ago | [AHB-to-APB-Bridge](https://github.com/prajwalgekkouga/AHB-to-APB-Bridge)/713 | The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB. |
| 35 | 13 | 0 | 4 years ago | [verilog-doc](https://github.com/Yvan-xy/verilog-doc)/714 | All About HDL |
| 35 | 9 | 0 | 2 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/715 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 35 | 5 | 3 | 6 months ago | [Lighter](https://github.com/AUCOHL/Lighter)/716 | An automatic clock gating utility |
| 35 | 3 | 0 | 2 years ago | [TJ-FPGA_MP3](https://github.com/DinoMax00/TJ-FPGA_MP3)/717 | ÂêåÊµéÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëËØæÁ®ãÊúüÊú´Â§ß‰Ωú‰∏ö |
| 35 | 22 | 0 | 4 months ago | [schoolWorks](https://github.com/Darkborderman/schoolWorks)/718 | Repository of NCKU class slides,exams, and homeworks |
| 35 | 5 | 0 | 6 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/719 | CMod-S6 SoC |
| 35 | 9 | 0 | 2 days ago | [Bedrock](https://github.com/BerkeleyLab/Bedrock)/720 | LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled   |
| 35 | 4 | 0 | 6 years ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/721 | A simple 8-bit computer build in Verilog. |
| 35 | 5 | 1 | 3 years ago | [core_usb_fs_phy](https://github.com/ultraembedded/core_usb_fs_phy)/722 | USB Full Speed PHY |
| 35 | 0 | 14 | 23 days ago | [boxlambda](https://github.com/epsilon537/boxlambda)/723 | FPGA based microcomputer sandbox for software and RTL experimentation |
| 35 | 8 | 0 | 13 years ago | [osdvu](https://github.com/cyrozap/osdvu)/724 | None |
| 35 | 7 | 3 | 5 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/725 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 35 | 15 | 1 | 3 years ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/726 | FAST-9 Accelerator for Corner Detection |
| 35 | 10 | 1 | 9 years ago | [apbi2c](https://github.com/freecores/apbi2c)/727 | APB to I2C |
| 35 | 6 | 1 | 2 months ago | [skybox](https://github.com/vortexgpgpu/skybox)/728 | Vortex Graphics |
| 35 | 15 | 0 | 10 years ago | [fpganes](https://github.com/jpwright/fpganes)/729 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 35 | 7 | 0 | 7 years ago | [wiki](https://github.com/tmatsuya/wiki)/730 | None |
| 35 | 12 | 2 | 3 years ago | [E203plus](https://github.com/xiaoerlang0359/E203plus)/731 | upgrade to e203 (a risc-v core) |
| 35 | 2 | 1 | 2 years ago | [FPGA_RealTime_and_Static_Sobel_Edge_Detection](https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection)/732 | Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images |
| 35 | 7 | 0 | 8 months ago | [ddr3-tang-primer-20k](https://github.com/nand2mario/ddr3-tang-primer-20k)/733 | DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency. |
| 35 | 11 | 0 | 4 years ago | [Uranus](https://github.com/ustb-owl/Uranus)/734 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 35 | 18 | 0 | 5 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/735 | Open source hardware implementation of classic CryptoNight |
| 34 | 12 | 1 | 2 years ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/736 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 34 | 12 | 1 | 4 years ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/737 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 34 | 7 | 0 | 1 year, 4 months ago | [learn-verilog](https://github.com/michaelliao/learn-verilog)/738 | Learn Verilog |
| 34 | 25 | 4 | 6 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/739 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 34 | 15 | 1 | 3 years ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/740 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 34 | 10 | 1 | 2 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/741 | None |
| 34 | 8 | 0 | 1 year, 9 months ago | [General-Slow-DDR3-Interface](https://github.com/ZiyangYE/General-Slow-DDR3-Interface)/742 | A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage. |
| 34 | 3 | 0 | 11 months ago | [e-verest](https://github.com/cbalint13/e-verest)/743 | EVEREST: e-Versatile Research Stick for peoples |
| 34 | 13 | 2 | 4 years ago | [DigitalAlarmClock](https://github.com/LeiWang1999/DigitalAlarmClock)/744 | njtech digital design. a fpga digital alarm system with Nexys A7 100T |
| 34 | 4 | 0 | 5 months ago | [Spiking-Neural-Network-on-FPGA](https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA)/745 | Leaky Integrate and Fire (LIF) model implementation for FPGA |
| 34 | 13 | 0 | 4 years ago | [csirx](https://github.com/stevenbell/csirx)/746 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 34 | 9 | 0 | 5 years ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/747 | Solution to COA LAB Assgn, IIT Kharagpur |
| 34 | 19 | 0 | 4 years ago | [x393](https://github.com/Elphel/x393)/748 | mirror of https://git.elphel.com/Elphel/x393 |
| 34 | 7 | 2 | 3 years ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/749 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 34 | 11 | 1 | 11 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/750 | SDR Micron USB receiver |
| 34 | 5 | 0 | 3 years ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/751 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 34 | 14 | 0 | 21 hours ago | [Raptor](https://github.com/os-fpga/Raptor)/752 | Raptor end-to-end FPGA Compiler and GUI |
| 34 | 11 | 0 | 2 years ago | [core_spiflash](https://github.com/ultraembedded/core_spiflash)/753 | SPI-Flash XIP Interface (Verilog) |
| 34 | 13 | 3 | 18 days ago | [ProNoC](https://github.com/amonemi/ProNoC)/754 | Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).  |
| 34 | 7 | 0 | 3 years ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/755 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 34 | 16 | 0 | 2 years ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/756 | Video and Image Processing |
| 34 | 3 | 0 | 3 years ago | [EDSAC](https://github.com/hrvach/EDSAC)/757 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 34 | 19 | 0 | 8 years ago | [ecc](https://github.com/pansygrass/ecc)/758 | Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits. |
| 34 | 13 | 0 | 1 year, 1 month ago | [chacha](https://github.com/secworks/chacha)/759 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 34 | 3 | 0 | 10 years ago | [CPU32](https://github.com/kazunori279/CPU32)/760 | Tiny MIPS for Terasic DE0 |
| 33 | 5 | 1 | 1 year, 8 months ago | [nes260](https://github.com/zf3/nes260)/761 | NES emulator for Xilinx KV260 FPGA board |
| 33 | 4 | 1 | 9 months ago | [MiSTerFPGA_YC_Encoder](https://github.com/MikeS11/MiSTerFPGA_YC_Encoder)/762 | All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA |
| 33 | 5 | 0 | 6 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/763 | OpenFPGA |
| 33 | 8 | 1 | 9 months ago | [subservient](https://github.com/olofk/subservient)/764 | Small SERV-based SoC primarily for OpenMPW tapeout |
| 33 | 4 | 1 | 7 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/765 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 33 | 4 | 0 | 2 years ago | [nano-cpu32k](https://github.com/cassuto/nano-cpu32k)/766 | Superscalar out-of-order RISC core (with Cache& MMU) and SoC, supporting GNU toolchain & Linux 4.20 kernel, having been verified on Xilinx Kintex-7 FPGA. |
| 33 | 21 | 1 | 7 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/767 | Propeller 1 design and example files to be run on FPGA boards. |
| 33 | 9 | 1 | 2 years ago | [SortingNetwork](https://github.com/john9636/SortingNetwork)/768 | Implement a bitonic sorting network on FPGA |
| 33 | 19 | 1 | 1 year, 4 months ago | [ce2020labs](https://github.com/DigitalDesignSchool/ce2020labs)/769 | ChipEXPO 2020 Digital Design School Labs |
| 33 | 14 | 0 | 4 months ago | [FPGATechnologyGroup](https://github.com/suisuisi/FPGATechnologyGroup)/770 | FPGA Technology Exchange GroupÁõ∏ÂÖ≥Êñá‰ª∂ÁÆ°ÁêÜ |
| 33 | 6 | 9 | 11 months ago | [a2o](https://github.com/OpenPOWERFoundation/a2o)/771 | The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue.  It is now being updated for compliancy and integration into open projects. |
| 33 | 21 | 0 | 10 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/772 | RFID tag and tester in Verilog |
| 32 | 21 | 1 | 2 years ago | [sha512](https://github.com/secworks/sha512)/773 | Verilog implementation of the SHA-512 hash function. |
| 32 | 15 | 1 | 1 year, 3 months ago | [Dilithium](https://github.com/GMUCERG/Dilithium)/774 | High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify. |
| 32 | 14 | 0 | 7 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/775 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 32 | 12 | 0 | 1 year, 8 months ago | [verilog-65C02-fsm](https://github.com/Arlet/verilog-65C02-fsm)/776 | None |
| 32 | 10 | 2 | 3 years ago | [Low-Cost-and-Programmable-CRC](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/777 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 32 | 2 | 0 | 12 days ago | [DisplayPort](https://github.com/Parretto/DisplayPort)/778 | DisplayPort IP-core |
| 32 | 6 | 1 | 5 years ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/779 | Lichee Tang FPGA board examples |
| 32 | 11 | 0 | 1 year, 10 months ago | [DSP_with_FPGAs_ed4](https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4)/780 | DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3 |
| 32 | 6 | 0 | 1 year, 9 months ago | [Dadda-Multiplier-using-CSA](https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA)/781 | Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL. |
| 32 | 10 | 0 | 11 years ago | [mcs-4](https://github.com/freecores/mcs-4)/782 | 4004 CPU and MCS-4 family chips |
| 32 | 5 | 0 | 4 years ago | [VerilogHDL-Codes](https://github.com/mihir8181/VerilogHDL-Codes)/783 | Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.  |
| 32 | 1 | 1 | 4 months ago | [ITA-CORES](https://github.com/FelipeFFerreira/ITA-CORES)/784 | RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32 |
| 32 | 11 | 0 | 4 years ago | [XCryptCore](https://github.com/crypt-xie/XCryptCore)/785 | Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.) |
| 32 | 7 | 0 | 2 years ago | [CortexM0_SoC_Task](https://github.com/flyjancy/CortexM0_SoC_Task)/786 | Step by step tutorial for building CortexM0 SoC |
| 32 | 20 | 1 | 5 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/787 | Open-source software defined radar based on the USRP 1 hardware. |
| 32 | 13 | 0 | 7 years ago | [book-examples](https://github.com/embmicro/book-examples)/788 | None |
| 32 | 9 | 0 | 2 years ago | [core_usb_bridge](https://github.com/ultraembedded/core_usb_bridge)/789 | USB -> AXI Debug Bridge |
| 32 | 3 | 2 | 2 months ago | [RTLLM](https://github.com/hkust-zhiyao/RTLLM)/790 |  An open-source benchmark for generating design RTL with natural  language |
| 32 | 37 | 2 | 2 years ago | [VexRiscv-verilog](https://github.com/m-labs/VexRiscv-verilog)/791 | Using VexRiscv without installing Scala |
| 32 | 9 | 4 | 5 years ago | [TDC](https://github.com/RuiMachado39/TDC)/792 | Verilog implementation of a tapped delay line TDC |
| 32 | 2 | 0 | 3 years ago | [single_cycle_RISCV_CPU_Design-32bit](https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit)/793 | VerilogÂÆûÁé∞ÂçïÂë®ÊúüÈùûÊµÅÊ∞¥Á∫ø32‰ΩçRISCVÊåá‰ª§ÈõÜÔºà45Êù°ÔºâCPU |
| 32 | 8 | 7 | 1 year, 1 month ago | [Rosebud](https://github.com/ucsdsysnet/Rosebud)/794 | Framework for FPGA-accelerated Middlebox Development |
| 32 | 2 | 0 | 10 months ago | [TJCS-SingleCircleCPU31](https://github.com/Misaka-N/TJCS-SingleCircleCPU31)/795 | ÂêåÊµéÂ§ßÂ≠¶2021Á∫ßËÆ°ÁÆóÊú∫ÁßëÂ≠¶‰∏éÊäÄÊúØÁ≥ª ËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éÂéüÁêÜÂÆûÈ™å ÂçïÂë®Êúü31Êù°Êåá‰ª§CPU |
| 32 | 2 | 0 | 17 days ago | [NockPU](https://github.com/mopfel-winrux/NockPU)/796 | Quartus project file for NockPU |
| 32 | 11 | 0 | 4 years ago | [A-Single-Path-Delay-32-Point-FFT-Processor](https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor)/797 | A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76. |
| 32 | 26 | 0 | 10 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/798 | simulation and netfpga code |
| 32 | 10 | 0 | 1 year, 6 months ago | [RiftCore](https://github.com/whutddk/RiftCore)/799 | RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System |
| 31 | 11 | 2 | 2 years ago | [tonic](https://github.com/minmit/tonic)/800 | A Programmable Hardware Architecture for Network Transport Logic |
| 31 | 7 | 0 | 1 year, 1 month ago | [FPGA-stereo-Camera-Basys3](https://github.com/Archfx/FPGA-stereo-Camera-Basys3)/801 | Integration of two camera üì∑ modules to Basys 3 FPGA |
| 31 | 9 | 0 | 4 years ago | [3x3_matrix_Systolic_Array_multiplier](https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier)/802 | 3√ó3ËÑâÂä®ÈòµÂàó‰πòÊ≥ïÂô® |
| 31 | 5 | 0 | 4 years ago | [Verilog-Harvard-CPU](https://github.com/jaywonchung/Verilog-Harvard-CPU)/803 | Verilog implementation of various types of CPUs |
| 31 | 1 | 0 | 2 years ago | [verilog-coding-standard](https://github.com/thu-cs-lab/verilog-coding-standard)/804 | Recommended coding standard of Verilog and SystemVerilog. |
| 31 | 6 | 1 | 3 years ago | [Image_sim](https://github.com/Nitcloud/Image_sim)/805 | Âü∫‰∫éFPGAÁöÑÂõæÂÉèÂ§ÑÁêÜÊ®°ÂùóÔºàÂá∫Ëá™‰∫écrazybingoÔºâÔºàÂ∞ÜÈÉ®ÂàÜIPÊç¢‰∏∫Á∫ØVerilogÁî®‰∫éË∑®Âπ≥Âè∞ÁßªÊ§çÔºâ |
| 31 | 10 | 1 | 9 months ago | [Cyberrio](https://github.com/hello-eternity/Cyberrio)/806 | None |
| 31 | 6 | 0 | 1 year, 9 months ago | [icesid](https://github.com/bit-hack/icesid)/807 | A C64 SID Chip recreation in FPGA |
| 31 | 2 | 0 | 2 months ago | [FPGA-Video-Capture](https://github.com/flytt-away/FPGA-Video-Capture)/808 | 2023ÈõÜÂàõËµõÁ¥´ÂÖâÂêåÂàõÊùØ‰∏ÄÁ≠âÂ•ñÈ°πÁõÆ |
| 31 | 14 | 0 | 3 years ago | [2dconv-FPGA](https://github.com/ivanvig/2dconv-FPGA)/809 | A 2D convolution hardware implementation written in Verilog |
| 31 | 4 | 0 | 2 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/810 | A collection of debugging busses developed and presented at zipcpu.com |
| 31 | 9 | 0 | 11 months ago | [FEC-Archive-Verilog](https://github.com/Lcrypto/FEC-Archive-Verilog)/811 | Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo codes |
| 31 | 11 | 0 | 1 year, 2 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/812 | Wishbone interconnect utilities |
| 31 | 3 | 0 | 3 years ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/813 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 31 | 25 | 1 | 4 days ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/814 | :seedling: Apio examples |
| 31 | 21 | 19 | 7 months ago | [COFFE](https://github.com/vaughnbetz/COFFE)/815 | None |
| 31 | 6 | 0 | 5 years ago | [USB](https://github.com/pbing/USB)/816 | FPGA USB 1.1 Low-Speed Implementation |
| 31 | 17 | 0 | 7 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/817 | AXI4 BFM in Verilog |
| 31 | 3 | 1 | 3 years ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/818 | RGB Project for most 3DO consoles. |
| 31 | 12 | 3 | 2 years ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/819 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 31 | 6 | 0 | 5 months ago | [xilinx-risc-v](https://github.com/irmo-de/xilinx-risc-v)/820 | Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included. |
| 30 | 2 | 0 | 5 years ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/821 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 30 | 12 | 1 | 4 years ago | [ComputerArchitectureLab](https://github.com/Summer-Summer/ComputerArchitectureLab)/822 | This repository is used to release the Labs of Computer Architecture Course from USTC |
| 30 | 4 | 0 | 2 years ago | [iic-audiodac-v1](https://github.com/iic-jku/iic-audiodac-v1)/823 | Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology. |
| 30 | 2 | 1 | 5 years ago | [mera400f](https://github.com/jakubfi/mera400f)/824 | MERA-400 in an FPGA |
| 30 | 2 | 0 | a month ago | [REF1329-N64-Gameshark-Clone](https://github.com/RWeick/REF1329-N64-Gameshark-Clone)/825 | This implements the original LZ9FC17 GAL on an Altera EPM240. It fully supports all functionality to include: parallel port, 7 segment display, and the GS button |
| 30 | 12 | 2 | 2 years ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/826 | Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1 |
| 30 | 9 | 1 | 6 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/827 | Verilog Code for a JPEG Decoder |
| 30 | 13 | 0 | 5 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/828 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 30 | 4 | 0 | 3 years ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/829 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 30 | 5 | 5 | 1 year, 1 month ago | [N-GO](https://github.com/ManuFerHi/N-GO)/830 | None |
| 30 | 8 | 0 | 3 years ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/831 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 30 | 24 | 1 | 1 year, 4 months ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/832 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 30 | 6 | 0 | 5 years ago | [redpid](https://github.com/quartiq/redpid)/833 | migen + misoc + redpitaya = digital servo |
| 30 | 8 | 0 | 3 years ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/834 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 30 | 8 | 12 | 11 months ago | [Arcade-TMNT_MiSTer](https://github.com/furrtek/Arcade-TMNT_MiSTer)/835 | Konami's Teenage Mutant Ninja Turtles for the MiSTer FPGA platform |
| 30 | 6 | 3 | 4 years ago | [v-regex](https://github.com/shellbear/v-regex)/836 |  A simple regex library for V |
| 30 | 9 | 1 | 6 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/837 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 30 | 3 | 2 | 2 years ago | [no2muacm](https://github.com/no2fpga/no2muacm)/838 | Drop In USB CDC ACM core for iCE40 FPGA |
| 30 | 11 | 0 | 3 years ago | [nvme-verilog-pcie](https://github.com/antmicro/nvme-verilog-pcie)/839 | None |
| 30 | 18 | 1 | 6 years ago | [PUF-lab](https://github.com/eriksargent/PUF-lab)/840 | FPGA implementation of a physical unclonable function for authentication |
| 30 | 11 | 2 | 2 years ago | [alice5](https://github.com/bradgrantham/alice5)/841 | SPIR-V fragment shader GPU core based on RISC-V |
| 30 | 2 | 13 | 10 months ago | [clear](https://github.com/efabless/clear)/842 | None |
| 30 | 3 | 0 | 3 years ago | [PCI2Nano-PCB](https://github.com/defparam/PCI2Nano-PCB)/843 | An FPGA/PCI Device Reference Platform |
| 30 | 1 | 0 | 1 year, 9 months ago | [DigSysDes_EGo1](https://github.com/xlxlqqq/DigSysDes_EGo1)/844 | Some code made for digital system design lessons and homework. |
| 30 | 16 | 0 | 6 years ago | [fpga_cmos_design](https://github.com/jiaowushuang/fpga_cmos_design)/845 | ËøôÊòØ‰ΩøÁî®FPGAÂºÄÂèëCMOSÁöÑ‰∏§‰∏™ÁúüÂÆûÈ°πÁõÆÔºå‰πãÂâçÁöÑfpga_design‰ªÖÊòØ‰∏Ä‰∏™Êú™ÂÆåÂñÑÁöÑÁâàÊú¨ÔºåÂêåÊó∂‰πüÂà†Èô§‰∫Ü‰∏Ä‰∫õ‰∏éÈ°πÁõÆÊó†ÂÖ≥ÁöÑ‰∏úË•ø |
| 30 | 18 | 0 | 3 years ago | [x393_sata](https://github.com/Elphel/x393_sata)/846 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 30 | 6 | 0 | 2 years ago | [ARMLEG](https://github.com/ronitrex/ARMLEG)/847 | Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection. |
| 30 | 10 | 1 | 2 years ago | [APB-Protocol](https://github.com/shubhi704/APB-Protocol)/848 | None |
| 30 | 14 | 1 | 8 years ago | [i2c-master](https://github.com/joelagnel/i2c-master)/849 | An i2c master controller implemented in Verilog |
| 30 | 18 | 2 | 1 year, 10 months ago | [iob-mem](https://github.com/IObundle/iob-mem)/850 | Verilog behavioral description of various memories |
| 30 | 2 | 1 | 6 months ago | [verilator_xilinx](https://github.com/fredrequin/verilator_xilinx)/851 | Re-coded Xilinx primitives for Verilator use |
| 30 | 6 | 1 | 1 year, 4 months ago | [microsoft_fpga](https://github.com/thinkoco/microsoft_fpga)/852 | Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP  |
| 29 | 6 | 0 | 2 months ago | [jt89](https://github.com/jotego/jt89)/853 | sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility |
| 29 | 13 | 1 | 6 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/854 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 29 | 2 | 0 | 2 years ago | [SpGEMM](https://github.com/sfu-arch/SpGEMM)/855 | None |
| 29 | 15 | 1 | 10 years ago | [turbo8051](https://github.com/freecores/turbo8051)/856 | turbo 8051 |
| 29 | 14 | 0 | 5 years ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/857 | A Voila-Jones face detector hardware implementation |
| 29 | 14 | 12 | 3 years ago | [nanorv32](https://github.com/rbarzic/nanorv32)/858 | A small 32-bit implementation of the RISC-V architecture |
| 29 | 24 | 8 | 5 months ago | [iob-lib](https://github.com/IObundle/iob-lib)/859 | Verilog Modules and Python Scripts for Creating IP Core Build Directories |
| 29 | 20 | 1 | 8 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/860 | Asynchronous fifo in verilog |
| 29 | 7 | 69 | 6 months ago | [UHDM-integration-tests](https://github.com/chipsalliance/UHDM-integration-tests)/861 | None |
| 29 | 24 | 0 | 8 years ago | [cortexm0ds](https://github.com/ForrestBlue/cortexm0ds)/862 | None |
| 29 | 10 | 0 | 2 years ago | [DigitalLogic-Autumn2020](https://github.com/Tan-YiFan/DigitalLogic-Autumn2020)/863 | Â§çÊó¶Â§ßÂ≠¶ Êï∞Â≠óÈÄªËæë‰∏éÈÉ®‰ª∂ËÆæËÆ°ÂÆûÈ™å 2020Áßã |
| 29 | 8 | 1 | 3 years ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/864 | USB serial device (CDC-ACM) |
| 29 | 13 | 1 | 8 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/865 | None |
| 29 | 2 | 5 | 2 months ago | [quark](https://github.com/drom/quark)/866 | Stack CPU :construction: Work In Progress :construction: |
| 29 | 10 | 0 | 7 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/867 | LMS-Adaptive Filter implement using verilog and Matlab |
| 29 | 16 | 1 | 5 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/868 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 29 | 12 | 1 | 17 hours ago | [MiSTeX-ports](https://github.com/MiSTeX-devel/MiSTeX-ports)/869 | FPGA board support and core ports for MiSTeX |
| 29 | 4 | 0 | 1 year, 4 months ago | [rioschip](https://github.com/b224hisl/rioschip)/870 | None |
| 29 | 9 | 0 | 12 years ago | [tinycpu](https://github.com/fallen/tinycpu)/871 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 29 | 6 | 7 | 8 years ago | [vector06cc](https://github.com/svofski/vector06cc)/872 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 29 | 7 | 0 | 2 years ago | [Physical-Design-with-OpenLANE-using-SKY130-PDK](https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK)/873 | This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow.  Timing Optimisations are carried out. Slack violations are removed. DRC is verified |
| 29 | 2 | 0 | 2 years ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/874 | verilog core for ws2812 leds |
| 29 | 8 | 0 | 3 years ago | [USTC-ComputerArchitecture-2020S](https://github.com/yuxguo/USTC-ComputerArchitecture-2020S)/875 | Code for "Computer Architecture" in 2020 Spring. |
| 28 | 7 | 0 | 3 years ago | [caravel_amsat_txrx_ic](https://github.com/yrrapt/caravel_amsat_txrx_ic)/876 | None |
| 28 | 10 | 6 | 3 years ago | [32-Bit-Floating-Point-Adder](https://github.com/ahirsharan/32-Bit-Floating-Point-Adder)/877 | Verilog Implementation of 32-bit Floating Point Adder |
| 28 | 14 | 8 | 7 years ago | [pars](https://github.com/subutai-attic/pars)/878 | None |
| 28 | 6 | 4 | 5 years ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/879 | Implementation of fLaC encoder/decoder for FPGA |
| 28 | 10 | 0 | 2 years ago | [VSDBabySoC](https://github.com/manili/VSDBabySoC)/880 | VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH. |
| 28 | 10 | 0 | 8 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/881 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 28 | 0 | 0 | 1 year, 2 months ago | [MipsPipeline](https://github.com/TCL606/MipsPipeline)/882 | Mips‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU |
| 28 | 15 | 1 | 11 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/883 | EE 287 2012 Fall |
| 28 | 13 | 2 | 2 years ago | [microshift_compression](https://github.com/zhangmozhe/microshift_compression)/884 | Microshift Compression: An Efficient Image Compression Algorithm for Hardware |
| 28 | 5 | 0 | 13 years ago | [opengg](https://github.com/lzw545/opengg)/885 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 28 | 9 | 0 | 9 months ago | [my-verilog-examples](https://github.com/JeffDeCola/my-verilog-examples)/886 | A place to keep my synthesizable verilog examples. |
| 28 | 6 | 0 | 4 years ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/887 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 28 | 10 | 0 | 3 years ago | [Image_Rotate](https://github.com/WayneGong/Image_Rotate)/888 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 28 | 8 | 0 | 1 year, 7 months ago | [myslides](https://github.com/Obijuan/myslides)/889 | Collection of my presentations |
| 28 | 3 | 1 | 5 months ago | [DSTB](https://github.com/dh219/DSTB)/890 | David's ST Booster |
| 28 | 16 | 0 | 3 years ago | [AZPRcpu](https://github.com/jianzhang96/AZPRcpu)/891 | AZPR cpu.„ÄäCPUËá™Âà∂ÂÖ•Èó®„ÄãÈôÑÂΩïÁöÑVerilog‰ª£Á†ÅÔºåÂÖ∂‰∏≠ÁöÑÊó•ÊñáÊ≥®ÈáäÁøªËØëÊàê‰∫Ü‰∏≠Êñá„ÄÇ |
| 28 | 0 | 2 | 3 months ago | [openfpga-litex](https://github.com/agg23/openfpga-litex)/892 | A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way |
| 28 | 6 | 2 | 1 year, 4 months ago | [tinytapeout-mpw7](https://github.com/TinyTapeout/tinytapeout-mpw7)/893 | TinyTapeout-01 submission repo |
| 28 | 24 | 1 | 4 years ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/894 | FPGA CryptoNight V7 Minner |
| 28 | 4 | 0 | 3 years ago | [sub-25-ns-nasdaq-itch-fpga-parser](https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser)/895 | None |
| 28 | 8 | 0 | 6 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/896 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 28 | 12 | 3 | 2 years ago | [nica](https://github.com/acsl-technion/nica)/897 | An infrastructure for inline acceleration of network applications |
| 28 | 6 | 0 | 4 years ago | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/898 | This is a practice of verilog coding  |
| 28 | 9 | 0 | 2 years ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/899 | Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001) |
| 28 | 5 | 1 | 5 days ago | [Notes](https://github.com/redlightASl/Notes)/900 | None |
| 28 | 4 | 1 | 2 years ago | [ComputerDesignExperiment](https://github.com/LSTM-Kirigaya/ComputerDesignExperiment)/901 | ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÁöÑÂÆûÈ™åÔºåÂåÖÊã¨ÂçïÂë®ÊúüCPUÂíå‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÁöÑverilogÂÆûÁé∞ |
| 28 | 16 | 0 | 7 years ago | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/902 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 28 | 0 | 0 | 3 years ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/903 | Conway's Game of Life in FPGA |
| 28 | 10 | 1 | 5 years ago | [SimpleCache](https://github.com/psnjk/SimpleCache)/904 | Simple cache design implementation in verilog |
| 28 | 9 | 1 | 3 years ago | [FPU-IEEE-754](https://github.com/akilm/FPU-IEEE-754)/905 | Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers |
| 28 | 1 | 0 | 5 days ago | [c128-verilog](https://github.com/jgrip/c128-verilog)/906 | Verilog code for C128 custom chips |
| 28 | 2 | 3 | 9 months ago | [A500_8MB_ide](https://github.com/OlegMishin/A500_8MB_ide)/907 | Amiga 500 8MB FastRAM and IDE interface |
| 28 | 9 | 0 | 4 years ago | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/908 | Devotes to open source FPGA |
| 28 | 6 | 1 | 9 months ago | [notary](https://github.com/anishathalye/notary)/909 | Notary: A Device for Secure Transaction Approval üìü |
| 27 | 3 | 0 | 5 years ago | [flapga-mario](https://github.com/howardlau1999/flapga-mario)/910 | FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3 |
| 27 | 21 | 0 | 5 years ago | [2FSK-2PSK-2DPSK-QPSK-code-and-decode](https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode)/911 | Áî®VerilogËØ≠Ë®ÄÁºñÂÜôÔºåÂÆûÁé∞2FSKÔºå2PSK, 2DPSK, QPSKË∞ÉÂà∂Ëß£Ë∞É |
| 27 | 6 | 4 | 2 years ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/912 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 27 | 9 | 0 | 5 years ago | [FPGA_SYNC_ASYNC_FIFO](https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO)/913 | FPGA ÂêåÊ≠•FIFO‰∏éÂºÇÊ≠•FIFO |
| 27 | 8 | 0 | 4 years ago | [pipeline-mips-verilog](https://github.com/maze1377/pipeline-mips-verilog)/914 | A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall |
| 27 | 8 | 2 | 11 months ago | [divtiesus](https://github.com/mcleod-ideafix/divtiesus)/915 | DivTIESUS is a SD/MMC interface for the ZX Spectrum, compatible with ESXDOS. It is not a clone of Mario Pratto's DivMMC. |
| 27 | 3 | 0 | 4 years ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/916 | Thunderclap hardware for Intel Arria 10 FPGA |
| 27 | 7 | 2 | 9 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/917 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 27 | 35 | 4 | 1 year, 9 months ago | [i2c](https://github.com/freecores/i2c)/918 | I2C controller core |
| 27 | 10 | 0 | 3 months ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/919 | FPGA Based lock in amplifier |
| 27 | 7 | 0 | 4 years ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/920 | FPGA examples for 8bitworkshop.com |
| 27 | 3 | 0 | 2 years ago | [up5k_osc](https://github.com/emeb/up5k_osc)/921 | None |
| 27 | 5 | 0 | 7 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/922 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 27 | 8 | 0 | 1 year, 2 months ago | [ece_3300](https://github.com/aseddin/ece_3300)/923 | ECE 3300 HDL Code |
| 27 | 24 | 7 | 9 years ago | [MM](https://github.com/Canaan-Creative/MM)/924 | Miner Manager |
| 27 | 4 | 0 | 4 months ago | [fpu-wrappers](https://github.com/jiegec/fpu-wrappers)/925 |  Wrappers for open source FPU hardware implementations. |
| 27 | 23 | 0 | 2 years ago | [FPGAandPeripheralInterface](https://github.com/suisuisi/FPGAandPeripheralInterface)/926 |  Peripheral Interface of FPGA |
| 27 | 7 | 1 | a month ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/927 | NES mappers |
| 27 | 6 | 1 | 3 years ago | [legv8](https://github.com/phillbush/legv8)/928 | LEGv8 CPU implementation and some tools like a LEGv8 assembler |
| 27 | 11 | 1 | 20 years ago | [jtag](https://github.com/freecores/jtag)/929 | JTAG Test Access Port (TAP) |
| 27 | 5 | 0 | 6 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/930 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 27 | 20 | 1 | 6 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/931 | Verilog Repository for GIT |
| 27 | 7 | 0 | 2 years ago | [Open-Source-RTL-Design](https://github.com/embedded-explorer/Open-Source-RTL-Design)/932 | This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop |
| 27 | 17 | 0 | 1 year, 10 months ago | [OpenTSN2.0](https://github.com/fast-codesign/OpenTSN2.0)/933 | an opensource project to enable TSN research, including distributed and centralized version. |
| 27 | 17 | 1 | 6 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/934 | Commodore 64 PLA replacement |
| 27 | 16 | 1 | 4 years ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/935 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 27 | 5 | 1 | 9 years ago | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/936 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 27 | 4 | 0 | 3 years ago | [caravel_fpga250](https://github.com/ucb-cs250/caravel_fpga250)/937 | FPGA250 aboard the eFabless Caravel |
| 27 | 8 | 1 | 2 years ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/938 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 27 | 12 | 0 | 5 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/939 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 27 | 7 | 0 | 1 year, 4 months ago | [NeoChips](https://github.com/neogeodev/NeoChips)/940 | Replacement "chips" for NeoGeo systems |
| 27 | 18 | 1 | 4 years ago | [gemac](https://github.com/aquaxis/gemac)/941 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 27 | 0 | 0 | 3 years ago | [MIPS54SP-Lifesaver](https://github.com/luppp22/MIPS54SP-Lifesaver)/942 | None |
| 26 | 4 | 0 | 6 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/943 | Change the pitch of your voice in real-time! |
| 26 | 9 | 0 | 10 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/944 | A simple RISC-V core, described with Verilog |
| 26 | 12 | 0 | 4 years ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/945 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 26 | 5 | 0 | 2 months ago | [mpw6](https://github.com/christoph-weiser/mpw6)/946 | submission repository for efabless mpw6 shuttle |
| 26 | 1 | 0 | 5 years ago | [fpga_1943](https://github.com/fredrequin/fpga_1943)/947 | Verilog re-implementation of the famous CAPCOM arcade game |
| 26 | 5 | 0 | 5 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/948 | A extremely size-optimized RV32I soft processor for FPGA. |
| 26 | 8 | 1 | 6 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/949 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 26 | 12 | 0 | 8 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/950 | This is a circular buffer controller used in FPGA. |
| 26 | 23 | 0 | 6 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/951 | IEEE 802.11 OFDM-based transceiver system |
| 26 | 5 | 0 | 5 years ago | [verifla](https://github.com/wd5gnr/verifla)/952 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 26 | 5 | 1 | 6 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/953 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 26 | 17 | 0 | 5 years ago | [System-Bus-Design-Verilog](https://github.com/Buddhimah/System-Bus-Design-Verilog)/954 | This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification  |
| 26 | 6 | 1 | 1 year, 1 month ago | [xup_embedded_system_design_flow](https://github.com/Xilinx/xup_embedded_system_design_flow)/955 | AMD Xilinx University Program Embedded tutorial |
| 26 | 6 | 0 | 2 years ago | [soNN](https://github.com/Starrynightzyq/soNN)/956 | A ReconÔ¨Ågurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3. |
| 26 | 15 | 0 | 4 months ago | [BLASYS](https://github.com/scale-lab/BLASYS)/957 | An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization |
| 26 | 3 | 0 | 7 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/958 | None |
| 26 | 10 | 7 | 8 years ago | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/959 | None |
| 26 | 4 | 1 | 3 years ago | [LSTM](https://github.com/ahirsharan/LSTM)/960 | Single Long Short Term Memory (LSTM) cell :  Verilog Implementation |
| 26 | 10 | 3 | 4 years ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/961 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 26 | 1 | 0 | 3 months ago | [Design-and-ASIC-Implementation-of-32-Point-FFT-Processor](https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor)/962 | I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage. |
| 26 | 7 | 1 | 10 months ago | [gng](https://github.com/liuguangxi/gng)/963 | Gaussian noise generator Verilog IP core |
| 26 | 13 | 1 | 7 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/964 | LIS Network-on-Chip Implementation |
| 26 | 12 | 1 | 9 years ago | [i2s](https://github.com/skristiansson/i2s)/965 | i2s core, with support for both transmit and receive |
| 26 | 15 | 1 | 3 years ago | [Pepino](https://github.com/Saanlima/Pepino)/966 | None |
| 26 | 1 | 0 | 2 years ago | [CPLD-Guide](https://github.com/mikeroyal/CPLD-Guide)/967 | Complex Programmable Logic Device (CPLD) Guide |
| 26 | 1 | 0 | 1 year, 3 months ago | [RISCV-CPU](https://github.com/ACMClassCourses/RISCV-CPU)/968 | MS108 Course Project, SJTU ACM Class. |
| 26 | 8 | 0 | 4 years ago | [ad7606-driver-verilog](https://github.com/maxs-well/ad7606-driver-verilog)/969 | AD7606 driver verilog |
| 26 | 5 | 0 | 3 years ago | [core_jpeg_decoder](https://github.com/ultraembedded/core_jpeg_decoder)/970 | HW JPEG decoder wrapper with AXI-4 DMA |
| 26 | 0 | 1 | 9 months ago | [Dueottosei](https://github.com/na103/Dueottosei)/971 | Amiga 500 PC AT 286 emulator board |
| 25 | 8 | 1 | 2 years ago | [k1801](https://github.com/1801BM1/k1801)/972 | 1801 series ULA reverse engineering |
| 25 | 2 | 1 | 2 years ago | [FPGAudio](https://github.com/Zyy438/FPGAudio)/973 | A set of audio processing functions implemented by FPGA |
| 25 | 8 | 1 | 7 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/974 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 25 | 3 | 0 | 9 months ago | [libfpga](https://github.com/Wren6991/libfpga)/975 | Reusable Verilog 2005 components for FPGA designs |
| 25 | 5 | 0 | 2 years ago | [core_axi_cache](https://github.com/ultraembedded/core_axi_cache)/976 | 128KB AXI cache (32-bit in, 256-bit out) |
| 25 | 5 | 1 | 2 years ago | [ecp5_jtag](https://github.com/tomverbeure/ecp5_jtag)/977 | Use ECP5 JTAG port to interact with user design |
| 25 | 2 | 0 | 2 years ago | [Single-Cycle-Risc-Processor-32-bit-Verilog](https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog)/978 | Single Cycle RISC MIPS Processor |
| 25 | 7 | 1 | 5 years ago | [fpga-uart-tx-rx](https://github.com/matt-alencar/fpga-uart-tx-rx)/979 | Basic UART TX/RX module for FPGA |
| 25 | 7 | 0 | 7 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/980 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 25 | 7 | 0 | 8 months ago | [100DaysofRTL](https://github.com/ekb0412/100DaysofRTL)/981 | "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado |
| 25 | 6 | 1 | a month ago | [OpenHT-fpga](https://github.com/M17-Project/OpenHT-fpga)/982 | OpenHT FPGA design |
| 25 | 9 | 0 | 3 years ago | [FMCW_Radar](https://github.com/Elrori/FMCW_Radar)/983 | FMCW Radar verilog project |
| 25 | 4 | 2 | 4 months ago | [gateware](https://github.com/betrusted-io/gateware)/984 | IP submodules, formatted for easier CI integration |
| 25 | 7 | 0 | 5 years ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/985 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 25 | 5 | 6 | 4 years ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/986 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 25 | 17 | 37 | 2 months ago | [caravel_mgmt_soc_litex](https://github.com/efabless/caravel_mgmt_soc_litex)/987 | https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/ |
| 25 | 9 | 1 | 9 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/988 | This is a Verilog module to interface with WS2812-based LED strips. |
| 25 | 11 | 0 | 2 years ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/989 | IP Cores that can be used within Vivado |
| 25 | 9 | 0 | 1 year, 5 months ago | [aes](https://github.com/ahegazy/aes)/990 | Advanced encryption standard implementation in verilog. |
| 25 | 23 | 0 | 19 years ago | [uart16550](https://github.com/freecores/uart16550)/991 | UART 16550 core |
| 25 | 13 | 0 | 5 years ago | [workshops](https://github.com/FPGAwars/workshops)/992 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 25 | 1 | 0 | 4 years ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/993 | Verilog for the Bus Pirate Ultra FPGA |
| 25 | 4 | 1 | 3 years ago | [UltiMem64](https://github.com/go4retro/UltiMem64)/994 | Commodore 64 Internal RAM Expansion with integrated MMU |
| 25 | 0 | 0 | 1 year, 5 months ago | [openfpga-dominos](https://github.com/ericlewis/openfpga-dominos)/995 | FPGA implementation of Arcade Dominos (Atari, 1977) for Analogue Pocket. |
| 25 | 18 | 0 | 2 years ago | [axis_udp](https://github.com/alknvl/axis_udp)/996 | This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core |
| 25 | 14 | 0 | 7 years ago | [peridot](https://github.com/osafune/peridot)/997 | 'PERIDOT' - Simple & Compact FPGA board |
| 25 | 4 | 0 | 3 years ago | [mips-cpu](https://github.com/skyzh/mips-cpu)/998 | üíª A 5-stage pipeline MIPS CPU implementation in Verilog. |
| 25 | 13 | 1 | 9 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/999 | FPGA HDL Sources. |
| 25 | 15 | 0 | 4 years ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/1000 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |