[{"DBLP title": "mNoC: Large Nanophotonic Network-on-Chip Crossbars with Molecular Scale Devices.", "DBLP authors": ["Jun Pang", "Christopher Dwyer", "Alvin R. Lebeck"], "year": 2015, "MAG papers": [{"PaperId": 1576557079, "PaperTitle": "mnoc large nanophotonic network on chip crossbars with molecular scale devices", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory.", "DBLP authors": ["Nahid M. Hossain", "Masud H. Chowdhury"], "year": 2015, "MAG papers": [{"PaperId": 2216893582, "PaperTitle": "multilayer graphene nanoribbon and carbon nanotube based floating gate transistor for nonvolatile flash memory", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of missouri kansas city", "university of missouri kansas city"]}], "source": "ES"}, {"DBLP title": "A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory.", "DBLP authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Siddharth Gaba", "Melika Payvand", "Wei Lu", "Luke Theogarajan", "Kwang-Ting Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2214739846, "PaperTitle": "a low power variation aware adaptive write scheme for access transistor free memristive memory", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of michigan", "university of michigan", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage.", "DBLP authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2239634269, "PaperTitle": "energy efficient all spin cache hierarchy using shift based writes and multilevel storage", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node.", "DBLP authors": ["Kyu Ho Park", "Woomin Hwang", "Hyunchul Seok", "Chulmin Kim", "Dong-Jae Shin", "Dong Jin Kim", "Min Kyu Maeng", "Seong-Min Kim"], "year": 2015, "MAG papers": [{"PaperId": 2257872960, "PaperTitle": "mn mate elastic resource management of manycores and a hybrid memory hierarchy for a cloud node", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A Write-Aware STTRAM-Based Register File Architecture for GPGPU.", "DBLP authors": ["Jue Wang", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2203111322, "PaperTitle": "a write aware sttram based register file architecture for gpgpu", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["pennsylvania state university", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A Sub-\u03bc A Stand-By Current Synchronous Electric Charge Extractor for Piezoelectric Energy Harvesting.", "DBLP authors": ["Aldo Romani", "Matteo Filippi", "Michele Dini", "Marco Tartagni"], "year": 2015, "MAG papers": [{"PaperId": 2273377990, "PaperTitle": "a sub \u03bc a stand by current synchronous electric charge extractor for piezoelectric energy harvesting", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "QuickRecall: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers.", "DBLP authors": ["Hrishikesh Jayakumar", "Arnab Raha", "Woo Suk Lee", "Vijay Raghunathan"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Fault-Tolerant Operations for Universal Blind Quantum Computation.", "DBLP authors": ["Chia-Hung Chien", "Rodney Van Meter", "Sy-Yen Kuo"], "year": 2015, "MAG papers": [{"PaperId": 1673958064, "PaperTitle": "fault tolerant operations for universal blind quantum computation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national taiwan university", "keio university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "SCKVdd: A Scalable Clock-Controlled Self-Stabilized Voltage Technique for Low Power CMOS Digital Circuits.", "DBLP authors": ["Ching-Hwa Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2213258033, "PaperTitle": "sckvdd a scalable clock controlled self stabilized voltage technique for low power cmos digital circuits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["feng chia university"]}], "source": "ES"}, {"DBLP title": "A Survey on Low-Power Techniques with Emerging Technologies: From Devices to Systems.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Edith Beign\u00e9", "Suzanne Lesecq", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 1568754962, "PaperTitle": "a survey on low power techniques with emerging technologies from devices to systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ecole polytechnique federale de lausanne", null, null, "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "FinFET-Based Low-Swing Clocking.", "DBLP authors": ["Can Sitik", "Emre Salman", "Leo Filippini", "Sung-Jun Yoon", "Baris Taskin"], "year": 2015, "MAG papers": [{"PaperId": 2247480952, "PaperTitle": "finfet based low swing clocking", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["drexel university", "stony brook university", "stony brook university", "drexel university", "drexel university"]}], "source": "ES"}, {"DBLP title": "Dynamic Cache Pooling in 3D Multicore Processors.", "DBLP authors": ["Tiansheng Zhang", "Jie Meng", "Ayse Kivilcim Coskun"], "year": 2015, "MAG papers": [{"PaperId": 2212524031, "PaperTitle": "dynamic cache pooling in 3d multicore processors", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit.", "DBLP authors": ["Santosh Khasanvis", "K. M. Masum Habib", "Mostafizur Rahman", "Roger K. Lake", "Csaba Andras Moritz"], "year": 2015, "MAG papers": [{"PaperId": 2233654029, "PaperTitle": "low power heterogeneous graphene nanoribbon cmos multistate volatile memory circuit", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts amherst", "university of california riverside", "university of massachusetts amherst", "university of massachusetts amherst", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Spintronics: Emerging Ultra-Low-Power Circuits and Systems beyond MOS Technology.", "DBLP authors": ["Wang Kang", "Yue Zhang", "Zhaohao Wang", "Jacques-Olivier Klein", "Claude Chappert", "Dafine Ravelosona", "Gefei Wang", "Youguang Zhang", "Weisheng Zhao"], "year": 2015, "MAG papers": [{"PaperId": 2219963777, "PaperTitle": "spintronics emerging ultra low power circuits and systems beyond mos technology", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 71, "Affiliations": ["university of paris sud", "beihang university", "beihang university", "beihang university", "university of paris sud", "university of paris sud", "university of paris sud", "university of paris sud", "university of paris sud"]}], "source": "ES"}, {"DBLP title": "Programmable Spike-Timing-Dependent Plasticity Learning Circuits in Neuromorphic VLSI Architectures.", "DBLP authors": ["Mostafa Rahimi Azghadi", "Saber Moradi", "Daniel Bernhard Fasnacht", "Mehmet Sirin Ozdas", "Giacomo Indiveri"], "year": 2015, "MAG papers": [{"PaperId": 1779347319, "PaperTitle": "programmable spike timing dependent plasticity learning circuits in neuromorphic vlsi architectures", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of zurich", "university of zurich", "university of zurich", "university of adelaide", "university of zurich"]}], "source": "ES"}, {"DBLP title": "Process Variability and Electrostatic Analysis of Molecular QCA.", "DBLP authors": ["Mariagrazia Graziano", "Azzurra Pulimeno", "Ruiyu Wang", "Xiang Wei", "Massimo Ruo Roch", "Gianluca Piccinini"], "year": 2015, "MAG papers": [{"PaperId": 2179801063, "PaperTitle": "process variability and electrostatic analysis of molecular qca", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["london centre for nanotechnology", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Energy-Neutral Design Framework for Supercapacitor-Based Autonomous Wireless Sensor Networks.", "DBLP authors": ["Trong Nhan Le", "Alain Pegatoquet", "Olivier Berder", "Olivier Sentieys", "Arnaud Carer"], "year": 2015, "MAG papers": [{"PaperId": 2219184753, "PaperTitle": "energy neutral design framework for supercapacitor based autonomous wireless sensor networks", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of nice sophia antipolis", "university of rennes", "university of rennes", "university of rennes", "university of rennes"]}], "source": "ES"}, {"DBLP title": "Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design.", "DBLP authors": ["Vivek K. De", "Andrew B. Kahng", "Tanay Karnik", "Bao Liu", "Milad Maleki", "Lu Wang"], "year": 2015, "MAG papers": [{"PaperId": 2063640396, "PaperTitle": "application specific cross layer optimization based on predictive variable latency vlsi design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "intel", "university of texas at san antonio", "university of texas at san antonio", "university of texas at san antonio", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "ProWATCh: A Proactive Cross-Layer Workload-Aware Temperature Management Framework for Low-Power Chip Multi-Processors.", "DBLP authors": ["Milan Patnaik", "Chidhambaranathan Rajamanikkam", "Chirag Garg", "Arnab Roy", "V. R. Devanathan", "Shankar Balachandran", "V. Kamakoti"], "year": 2015, "MAG papers": [{"PaperId": 2004019670, "PaperTitle": "prowatch a proactive cross layer workload aware temperature management framework for low power chip multi processors", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "texas instruments", "indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Spike-Time-Dependent Encoding for Neuromorphic Processors.", "DBLP authors": ["Chenyuan Zhao", "Bryant T. Wysocki", "Yifang Liu", "Clare Thiem", "Nathan R. McDonald", "Yang Yi"], "year": 2015, "MAG papers": [{"PaperId": 2061056596, "PaperTitle": "spike time dependent encoding for neuromorphic processors", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["air force research laboratory", "google", "air force research laboratory", "university of kansas", null, "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "A Cross-Layer Approach to Measure the Robustness of Integrated Circuits.", "DBLP authors": ["Martin Barke", "Ulf Schlichtmann"], "year": 2015, "MAG papers": [{"PaperId": 2071443552, "PaperTitle": "a cross layer approach to measure the robustness of integrated circuits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "A Cross-Layer Approach for Early-Stage Power Grid Design and Optimization.", "DBLP authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih", "Alaeddin A. Aydiner"], "year": 2015, "MAG papers": [{"PaperId": 2083582831, "PaperTitle": "a cross layer approach for early stage power grid design and optimization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "REDELF: An Energy-Efficient Deadlock-Free Routing for 3D NoCs with Partial Vertical Connections.", "DBLP authors": ["Jinho Lee", "Kyungsu Kang", "Kiyoung Choi"], "year": 2015, "MAG papers": [{"PaperId": 2092163139, "PaperTitle": "redelf an energy efficient deadlock free routing for 3d nocs with partial vertical connections", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university", "samsung"]}], "source": "ES"}, {"DBLP title": "Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators.", "DBLP authors": ["Davide Zoni", "William Fornaciari"], "year": 2015, "MAG papers": [{"PaperId": 2001413418, "PaperTitle": "modeling dvfs and power gating actuators for cycle accurate noc based simulators", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "gem5-PVT: A Framework for FinFET System Simulation under PVT Variations.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2015, "MAG papers": [{"PaperId": 2026980799, "PaperTitle": "gem5 pvt a framework for finfet system simulation under pvt variations", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "An MINLP Model for Scheduling and Placement of Quantum Circuits with a Heuristic Solution Approach.", "DBLP authors": ["Tayebeh Bahreini", "Naser MohammadZadeh"], "year": 2015, "MAG papers": [{"PaperId": 2069506054, "PaperTitle": "an minlp model for scheduling and placement of quantum circuits with a heuristic solution approach", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["shahed university", "shahed university"]}], "source": "ES"}, {"DBLP title": "Nanowire Volatile RAM as an Alternative to SRAM.", "DBLP authors": ["Mostafizur Rahman", "Santosh Khasanvis", "Csaba Andras Moritz"], "year": 2015, "MAG papers": [{"PaperId": 1972800815, "PaperTitle": "nanowire volatile ram as an alternative to sram", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Toward a Sparse Self-Organizing Map for Neuromorphic Architectures.", "DBLP authors": ["Laurent Rodriguez", "Benoit Miramond", "Bertrand Granado"], "year": 2015, "MAG papers": [{"PaperId": 2152029740, "PaperTitle": "toward a sparse self organizing map for neuromorphic architectures", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "On-Chip Universal Supervised Learning Methods for Neuro-Inspired Block of Memristive Nanodevices.", "DBLP authors": ["Djaafar Chabi", "Weisheng Zhao", "Damien Querlioz", "Jacques-Olivier Klein"], "year": 2015, "MAG papers": [{"PaperId": 2046404756, "PaperTitle": "on chip universal supervised learning methods for neuro inspired block of memristive nanodevices", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Fully Binary Neural Network Model and Optimized Hardware Architectures for Associative Memories.", "DBLP authors": ["Philippe Coussy", "Cyrille Chavet", "Hugues Nono Wouafo", "Laura Conde-Canencia"], "year": 2015, "MAG papers": [{"PaperId": 2002942710, "PaperTitle": "fully binary neural network model and optimized hardware architectures for associative memories", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models.", "DBLP authors": ["Jeffrey L. Krichmar", "Philippe Coussy", "Nikil D. Dutt"], "year": 2015, "MAG papers": [{"PaperId": 2080357645, "PaperTitle": "large scale spiking neural networks using neuromorphic hardware compatible models", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Randomly Spiking Dynamic Neural Fields.", "DBLP authors": ["Benoit Chappet de Vangel", "C\u00e9sar Torres-Huitzil", "Bernard Girau"], "year": 2015, "MAG papers": [{"PaperId": 2045604712, "PaperTitle": "randomly spiking dynamic neural fields", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of lorraine", "university of lorraine", "cinvestav"]}], "source": "ES"}, {"DBLP title": "A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2015, "MAG papers": [{"PaperId": 2062258233, "PaperTitle": "a reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs.", "DBLP authors": ["Syed M. A. H. Jafri", "Ozan Ozbag", "Nasim Farahini", "Kolin Paul", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"], "year": 2015, "MAG papers": [{"PaperId": 2161607031, "PaperTitle": "architecture and implementation of dynamic parallelism voltage and frequency scaling pvfs on cgras", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology", "indian institutes of technology", "royal institute of technology", "university of turku", "university of turku"]}], "source": "ES"}, {"DBLP title": "Improving Performance in Sub-Block Caches with Optimized Replacement Policies.", "DBLP authors": ["Oluleye Olorode", "Mehrdad Nourani"], "year": 2015, "MAG papers": [{"PaperId": 1965672293, "PaperTitle": "improving performance in sub block caches with optimized replacement policies", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "iConn: A Communication Infrastructure for Heterogeneous Computing Architectures.", "DBLP authors": ["Zhongqi Li", "Nilanjan Goswami", "Tao Li"], "year": 2015, "MAG papers": [{"PaperId": 2046713096, "PaperTitle": "iconn a communication infrastructure for heterogeneous computing architectures", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of florida", "qualcomm", "university of florida"]}], "source": "ES"}, {"DBLP title": "Analytical Reliability Analysis of 3D NoC under TSV Failure.", "DBLP authors": ["Misagh Khayambashi", "Pooria M. Yaghini", "Ashkan Eghbal", "Nader Bagherzadeh"], "year": 2015, "MAG papers": [{"PaperId": 2008440113, "PaperTitle": "analytical reliability analysis of 3d noc under tsv failure", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}]