## ðŸŒŸ RISC-V SoC Tapeout â€“ Week-1: RTL Design Logic and Sysnthesis Using Sky130 PDK's

This repository covers **Week 1** of the RISC-V SoC Tapeout journey, focusing on **Verilog RTL design, simulation, waveform visualization, and logic synthesis**.

---

## ðŸŽ¯ Learning Objectives

- Write **synthesizable Verilog RTL** designs  
- Verify designs using **Icarus Verilog** + **GTKWave**  
- Understand **testbench structure** and simulation workflow  
- Perform **logic synthesis** using **Yosys** with Sky130 PDK  
- Learn the role of **standard-cell libraries (.lib)** in timing and gate-level mapping  

---
