// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "11/04/2025 22:13:12"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module data_mem_rv32i (
	clock,
	cu_store,
	cu_storetype,
	dmem_addr,
	rs2,
	dmem_out);
input 	clock;
input 	cu_store;
input 	[1:0] cu_storetype;
input 	[31:0] dmem_addr;
input 	[31:0] rs2;
output 	[31:0] dmem_out;

// Design Ports Information
// dmem_addr[10]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[11]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[12]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[13]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[14]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[16]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[17]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[18]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[19]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[20]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[21]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[22]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[23]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[24]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[25]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[26]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[27]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[28]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[29]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[30]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[31]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_out[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[3]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[4]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[5]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[6]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[7]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[8]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[9]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[10]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[11]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[12]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[13]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[14]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[15]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[16]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[17]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[18]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[19]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[20]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[22]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[23]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[24]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[25]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[26]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// dmem_out[27]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[28]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[29]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_out[31]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// cu_store	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cu_storetype[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[1]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cu_storetype[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[2]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[4]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[5]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[6]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[7]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[8]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dmem_addr[9]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[1]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[2]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[3]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[6]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[8]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[9]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[10]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[11]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[12]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[13]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[14]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[15]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[16]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[17]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[18]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[19]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[20]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[21]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[22]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[23]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[24]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[25]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[26]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[27]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[28]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[29]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[30]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2[31]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("data_mem_rv32i_v.sdo");
// synopsys translate_on

wire \rs2[30]~combout ;
wire \cu_store~combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \cu_storetype[0]~combout ;
wire \dmem_addr[0]~combout ;
wire \rs2[0]~combout ;
wire \cu_storetype[1]~combout ;
wire \Mux35~0_combout ;
wire \dmem_addr[2]~combout ;
wire \dmem_addr[3]~combout ;
wire \dmem_addr[4]~combout ;
wire \dmem_addr[5]~combout ;
wire \dmem_addr[6]~combout ;
wire \dmem_addr[7]~combout ;
wire \dmem_addr[8]~combout ;
wire \dmem_addr[9]~combout ;
wire \dmem_addr[1]~combout ;
wire \Mux3~0_combout ;
wire \rs2[1]~combout ;
wire \Mux34~0_combout ;
wire \rs2[2]~combout ;
wire \Mux33~0_combout ;
wire \rs2[3]~combout ;
wire \Mux32~0_combout ;
wire \rs2[4]~combout ;
wire \Mux31~0_combout ;
wire \rs2[5]~combout ;
wire \Mux30~0_combout ;
wire \rs2[6]~combout ;
wire \Mux29~0_combout ;
wire \rs2[7]~combout ;
wire \Mux28~0_combout ;
wire \rs2[8]~combout ;
wire \Mux27~0_combout ;
wire \rs2[9]~combout ;
wire \Mux26~0_combout ;
wire \rs2[10]~combout ;
wire \Mux25~0_combout ;
wire \rs2[11]~combout ;
wire \Mux24~0_combout ;
wire \rs2[12]~combout ;
wire \Mux23~0_combout ;
wire \rs2[13]~combout ;
wire \Mux22~0_combout ;
wire \rs2[14]~combout ;
wire \Mux21~0_combout ;
wire \rs2[15]~combout ;
wire \Mux20~0_combout ;
wire \Mux2~0_combout ;
wire \ram|auto_generated|q_a[0] ;
wire \ram|auto_generated|q_a[1] ;
wire \ram|auto_generated|q_a[2] ;
wire \ram|auto_generated|q_a[3] ;
wire \ram|auto_generated|q_a[4] ;
wire \ram|auto_generated|q_a[5] ;
wire \ram|auto_generated|q_a[6] ;
wire \ram|auto_generated|q_a[7] ;
wire \ram|auto_generated|q_a[8] ;
wire \ram|auto_generated|q_a[9] ;
wire \ram|auto_generated|q_a[10] ;
wire \ram|auto_generated|q_a[11] ;
wire \ram|auto_generated|q_a[12] ;
wire \ram|auto_generated|q_a[13] ;
wire \ram|auto_generated|q_a[14] ;
wire \ram|auto_generated|q_a[15] ;
wire \rs2[16]~combout ;
wire \Mux19~0_combout ;
wire \Mux1~0_combout ;
wire \rs2[17]~combout ;
wire \Mux18~0_combout ;
wire \rs2[18]~combout ;
wire \Mux17~0_combout ;
wire \rs2[19]~combout ;
wire \Mux16~0_combout ;
wire \rs2[20]~combout ;
wire \Mux15~0_combout ;
wire \rs2[21]~combout ;
wire \Mux14~0_combout ;
wire \rs2[22]~combout ;
wire \Mux13~0_combout ;
wire \rs2[23]~combout ;
wire \Mux12~0_combout ;
wire \rs2[24]~combout ;
wire \Mux1~1_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \rs2[25]~combout ;
wire \Mux10~0_combout ;
wire \rs2[26]~combout ;
wire \Mux9~0_combout ;
wire \rs2[27]~combout ;
wire \Mux8~0_combout ;
wire \rs2[28]~combout ;
wire \Mux7~0_combout ;
wire \rs2[29]~combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \rs2[31]~combout ;
wire \Mux4~0_combout ;
wire \Mux0~0_combout ;
wire \ram|auto_generated|q_a[16] ;
wire \ram|auto_generated|q_a[17] ;
wire \ram|auto_generated|q_a[18] ;
wire \ram|auto_generated|q_a[19] ;
wire \ram|auto_generated|q_a[20] ;
wire \ram|auto_generated|q_a[21] ;
wire \ram|auto_generated|q_a[22] ;
wire \ram|auto_generated|q_a[23] ;
wire \ram|auto_generated|q_a[24] ;
wire \ram|auto_generated|q_a[25] ;
wire \ram|auto_generated|q_a[26] ;
wire \ram|auto_generated|q_a[27] ;
wire \ram|auto_generated|q_a[28] ;
wire \ram|auto_generated|q_a[29] ;
wire \ram|auto_generated|q_a[30] ;
wire \ram|auto_generated|q_a[31] ;

wire \ALT_INV_clock~clkctrl_outclk ;
wire [143:0] \ram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [143:0] \ram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;

AND1 \ram|auto_generated|q_a[0]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0]),
	.Y(\ram|auto_generated|q_a[0] ));

AND1 \ram|auto_generated|q_a[1]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1]),
	.Y(\ram|auto_generated|q_a[1] ));

AND1 \ram|auto_generated|q_a[2]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2]),
	.Y(\ram|auto_generated|q_a[2] ));

AND1 \ram|auto_generated|q_a[3]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3]),
	.Y(\ram|auto_generated|q_a[3] ));

AND1 \ram|auto_generated|q_a[4]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4]),
	.Y(\ram|auto_generated|q_a[4] ));

AND1 \ram|auto_generated|q_a[5]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5]),
	.Y(\ram|auto_generated|q_a[5] ));

AND1 \ram|auto_generated|q_a[6]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6]),
	.Y(\ram|auto_generated|q_a[6] ));

AND1 \ram|auto_generated|q_a[7]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7]),
	.Y(\ram|auto_generated|q_a[7] ));

AND1 \ram|auto_generated|q_a[8]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8]),
	.Y(\ram|auto_generated|q_a[8] ));

AND1 \ram|auto_generated|q_a[9]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9]),
	.Y(\ram|auto_generated|q_a[9] ));

AND1 \ram|auto_generated|q_a[10]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10]),
	.Y(\ram|auto_generated|q_a[10] ));

AND1 \ram|auto_generated|q_a[11]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11]),
	.Y(\ram|auto_generated|q_a[11] ));

AND1 \ram|auto_generated|q_a[12]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12]),
	.Y(\ram|auto_generated|q_a[12] ));

AND1 \ram|auto_generated|q_a[13]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13]),
	.Y(\ram|auto_generated|q_a[13] ));

AND1 \ram|auto_generated|q_a[14]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14]),
	.Y(\ram|auto_generated|q_a[14] ));

AND1 \ram|auto_generated|q_a[15]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15]),
	.Y(\ram|auto_generated|q_a[15] ));


AND1 \ram|auto_generated|q_a[16]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0]),
	.Y(\ram|auto_generated|q_a[16] ));

AND1 \ram|auto_generated|q_a[17]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1]),
	.Y(\ram|auto_generated|q_a[17] ));

AND1 \ram|auto_generated|q_a[18]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2]),
	.Y(\ram|auto_generated|q_a[18] ));

AND1 \ram|auto_generated|q_a[19]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3]),
	.Y(\ram|auto_generated|q_a[19] ));

AND1 \ram|auto_generated|q_a[20]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4]),
	.Y(\ram|auto_generated|q_a[20] ));

AND1 \ram|auto_generated|q_a[21]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5]),
	.Y(\ram|auto_generated|q_a[21] ));

AND1 \ram|auto_generated|q_a[22]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6]),
	.Y(\ram|auto_generated|q_a[22] ));

AND1 \ram|auto_generated|q_a[23]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7]),
	.Y(\ram|auto_generated|q_a[23] ));

AND1 \ram|auto_generated|q_a[24]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [8]),
	.Y(\ram|auto_generated|q_a[24] ));

AND1 \ram|auto_generated|q_a[25]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [9]),
	.Y(\ram|auto_generated|q_a[25] ));

AND1 \ram|auto_generated|q_a[26]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [10]),
	.Y(\ram|auto_generated|q_a[26] ));

AND1 \ram|auto_generated|q_a[27]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [11]),
	.Y(\ram|auto_generated|q_a[27] ));

AND1 \ram|auto_generated|q_a[28]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [12]),
	.Y(\ram|auto_generated|q_a[28] ));

AND1 \ram|auto_generated|q_a[29]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [13]),
	.Y(\ram|auto_generated|q_a[29] ));

AND1 \ram|auto_generated|q_a[30]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [14]),
	.Y(\ram|auto_generated|q_a[30] ));

AND1 \ram|auto_generated|q_a[31]pt_buf (
	.IN1(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus [15]),
	.Y(\ram|auto_generated|q_a[31] ));


INV \INV_INST_clock~clkctrl_outclk  (
	.IN1(\clock~clkctrl_outclk ),
	.Y(\ALT_INV_clock~clkctrl_outclk ));

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[30]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[30]));
// synopsys translate_off
// defparam \rs2[30]~I .ddio_mode = "none";
// defparam \rs2[30]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[30]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[30]~I .dqs_out_mode = "none";
// defparam \rs2[30]~I .inclk_input = "normal";
// defparam \rs2[30]~I .input_async_reset = "none";
// defparam \rs2[30]~I .input_power_up = "low";
// defparam \rs2[30]~I .input_register_mode = "none";
// defparam \rs2[30]~I .input_sync_reset = "none";
// defparam \rs2[30]~I .oe_async_reset = "none";
// defparam \rs2[30]~I .oe_power_up = "low";
// defparam \rs2[30]~I .oe_register_mode = "none";
// defparam \rs2[30]~I .oe_sync_reset = "none";
// defparam \rs2[30]~I .operation_mode = "input";
// defparam \rs2[30]~I .output_async_reset = "none";
// defparam \rs2[30]~I .output_power_up = "low";
// defparam \rs2[30]~I .output_register_mode = "none";
// defparam \rs2[30]~I .output_sync_reset = "none";
// defparam \rs2[30]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \cu_store~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\cu_store~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(cu_store));
// synopsys translate_off
// defparam \cu_store~I .ddio_mode = "none";
// defparam \cu_store~I .ddioinclk_input = "negated_inclk";
// defparam \cu_store~I .dqs_delay_buffer_mode = "none";
// defparam \cu_store~I .dqs_out_mode = "none";
// defparam \cu_store~I .inclk_input = "normal";
// defparam \cu_store~I .input_async_reset = "none";
// defparam \cu_store~I .input_power_up = "low";
// defparam \cu_store~I .input_register_mode = "none";
// defparam \cu_store~I .input_sync_reset = "none";
// defparam \cu_store~I .oe_async_reset = "none";
// defparam \cu_store~I .oe_power_up = "low";
// defparam \cu_store~I .oe_register_mode = "none";
// defparam \cu_store~I .oe_sync_reset = "none";
// defparam \cu_store~I .operation_mode = "input";
// defparam \cu_store~I .output_async_reset = "none";
// defparam \cu_store~I .output_power_up = "low";
// defparam \cu_store~I .output_register_mode = "none";
// defparam \cu_store~I .output_sync_reset = "none";
// defparam \cu_store~I .sim_dqs_delay_increment = 0;
// defparam \cu_store~I .sim_dqs_intrinsic_delay = 0;
// defparam \cu_store~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \clock~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\clock~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
// defparam \clock~I .ddio_mode = "none";
// defparam \clock~I .ddioinclk_input = "negated_inclk";
// defparam \clock~I .dqs_delay_buffer_mode = "none";
// defparam \clock~I .dqs_out_mode = "none";
// defparam \clock~I .inclk_input = "normal";
// defparam \clock~I .input_async_reset = "none";
// defparam \clock~I .input_power_up = "low";
// defparam \clock~I .input_register_mode = "none";
// defparam \clock~I .input_sync_reset = "none";
// defparam \clock~I .oe_async_reset = "none";
// defparam \clock~I .oe_power_up = "low";
// defparam \clock~I .oe_register_mode = "none";
// defparam \clock~I .oe_sync_reset = "none";
// defparam \clock~I .operation_mode = "input";
// defparam \clock~I .output_async_reset = "none";
// defparam \clock~I .output_power_up = "low";
// defparam \clock~I .output_register_mode = "none";
// defparam \clock~I .output_sync_reset = "none";
// defparam \clock~I .sim_dqs_delay_increment = 0;
// defparam \clock~I .sim_dqs_intrinsic_delay = 0;
// defparam \clock~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.modesel(4'b0000),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
// defparam \clock~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \cu_storetype[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\cu_storetype[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(cu_storetype[0]));
// synopsys translate_off
// defparam \cu_storetype[0]~I .ddio_mode = "none";
// defparam \cu_storetype[0]~I .ddioinclk_input = "negated_inclk";
// defparam \cu_storetype[0]~I .dqs_delay_buffer_mode = "none";
// defparam \cu_storetype[0]~I .dqs_out_mode = "none";
// defparam \cu_storetype[0]~I .inclk_input = "normal";
// defparam \cu_storetype[0]~I .input_async_reset = "none";
// defparam \cu_storetype[0]~I .input_power_up = "low";
// defparam \cu_storetype[0]~I .input_register_mode = "none";
// defparam \cu_storetype[0]~I .input_sync_reset = "none";
// defparam \cu_storetype[0]~I .oe_async_reset = "none";
// defparam \cu_storetype[0]~I .oe_power_up = "low";
// defparam \cu_storetype[0]~I .oe_register_mode = "none";
// defparam \cu_storetype[0]~I .oe_sync_reset = "none";
// defparam \cu_storetype[0]~I .operation_mode = "input";
// defparam \cu_storetype[0]~I .output_async_reset = "none";
// defparam \cu_storetype[0]~I .output_power_up = "low";
// defparam \cu_storetype[0]~I .output_register_mode = "none";
// defparam \cu_storetype[0]~I .output_sync_reset = "none";
// defparam \cu_storetype[0]~I .sim_dqs_delay_increment = 0;
// defparam \cu_storetype[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \cu_storetype[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[0]));
// synopsys translate_off
// defparam \dmem_addr[0]~I .ddio_mode = "none";
// defparam \dmem_addr[0]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[0]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[0]~I .dqs_out_mode = "none";
// defparam \dmem_addr[0]~I .inclk_input = "normal";
// defparam \dmem_addr[0]~I .input_async_reset = "none";
// defparam \dmem_addr[0]~I .input_power_up = "low";
// defparam \dmem_addr[0]~I .input_register_mode = "none";
// defparam \dmem_addr[0]~I .input_sync_reset = "none";
// defparam \dmem_addr[0]~I .oe_async_reset = "none";
// defparam \dmem_addr[0]~I .oe_power_up = "low";
// defparam \dmem_addr[0]~I .oe_register_mode = "none";
// defparam \dmem_addr[0]~I .oe_sync_reset = "none";
// defparam \dmem_addr[0]~I .operation_mode = "input";
// defparam \dmem_addr[0]~I .output_async_reset = "none";
// defparam \dmem_addr[0]~I .output_power_up = "low";
// defparam \dmem_addr[0]~I .output_register_mode = "none";
// defparam \dmem_addr[0]~I .output_sync_reset = "none";
// defparam \dmem_addr[0]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[0]));
// synopsys translate_off
// defparam \rs2[0]~I .ddio_mode = "none";
// defparam \rs2[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[0]~I .dqs_out_mode = "none";
// defparam \rs2[0]~I .inclk_input = "normal";
// defparam \rs2[0]~I .input_async_reset = "none";
// defparam \rs2[0]~I .input_power_up = "low";
// defparam \rs2[0]~I .input_register_mode = "none";
// defparam \rs2[0]~I .input_sync_reset = "none";
// defparam \rs2[0]~I .oe_async_reset = "none";
// defparam \rs2[0]~I .oe_power_up = "low";
// defparam \rs2[0]~I .oe_register_mode = "none";
// defparam \rs2[0]~I .oe_sync_reset = "none";
// defparam \rs2[0]~I .operation_mode = "input";
// defparam \rs2[0]~I .output_async_reset = "none";
// defparam \rs2[0]~I .output_power_up = "low";
// defparam \rs2[0]~I .output_register_mode = "none";
// defparam \rs2[0]~I .output_sync_reset = "none";
// defparam \rs2[0]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \cu_storetype[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\cu_storetype[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(cu_storetype[1]));
// synopsys translate_off
// defparam \cu_storetype[1]~I .ddio_mode = "none";
// defparam \cu_storetype[1]~I .ddioinclk_input = "negated_inclk";
// defparam \cu_storetype[1]~I .dqs_delay_buffer_mode = "none";
// defparam \cu_storetype[1]~I .dqs_out_mode = "none";
// defparam \cu_storetype[1]~I .inclk_input = "normal";
// defparam \cu_storetype[1]~I .input_async_reset = "none";
// defparam \cu_storetype[1]~I .input_power_up = "low";
// defparam \cu_storetype[1]~I .input_register_mode = "none";
// defparam \cu_storetype[1]~I .input_sync_reset = "none";
// defparam \cu_storetype[1]~I .oe_async_reset = "none";
// defparam \cu_storetype[1]~I .oe_power_up = "low";
// defparam \cu_storetype[1]~I .oe_register_mode = "none";
// defparam \cu_storetype[1]~I .oe_sync_reset = "none";
// defparam \cu_storetype[1]~I .operation_mode = "input";
// defparam \cu_storetype[1]~I .output_async_reset = "none";
// defparam \cu_storetype[1]~I .output_power_up = "low";
// defparam \cu_storetype[1]~I .output_register_mode = "none";
// defparam \cu_storetype[1]~I .output_sync_reset = "none";
// defparam \cu_storetype[1]~I .sim_dqs_delay_increment = 0;
// defparam \cu_storetype[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \cu_storetype[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N18
stratixii_lcell_comb_1000_00EE00EE00800080_66_4 \Mux35~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.datad(\rs2[0]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux35~0_combout ));
// synopsys translate_off
// defparam \Mux35~0 .extended_lut = "off";
// defparam \Mux35~0 .lut_mask = 64'h00EE00EE00800080;
// defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[2]));
// synopsys translate_off
// defparam \dmem_addr[2]~I .ddio_mode = "none";
// defparam \dmem_addr[2]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[2]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[2]~I .dqs_out_mode = "none";
// defparam \dmem_addr[2]~I .inclk_input = "normal";
// defparam \dmem_addr[2]~I .input_async_reset = "none";
// defparam \dmem_addr[2]~I .input_power_up = "low";
// defparam \dmem_addr[2]~I .input_register_mode = "none";
// defparam \dmem_addr[2]~I .input_sync_reset = "none";
// defparam \dmem_addr[2]~I .oe_async_reset = "none";
// defparam \dmem_addr[2]~I .oe_power_up = "low";
// defparam \dmem_addr[2]~I .oe_register_mode = "none";
// defparam \dmem_addr[2]~I .oe_sync_reset = "none";
// defparam \dmem_addr[2]~I .operation_mode = "input";
// defparam \dmem_addr[2]~I .output_async_reset = "none";
// defparam \dmem_addr[2]~I .output_power_up = "low";
// defparam \dmem_addr[2]~I .output_register_mode = "none";
// defparam \dmem_addr[2]~I .output_sync_reset = "none";
// defparam \dmem_addr[2]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[3]));
// synopsys translate_off
// defparam \dmem_addr[3]~I .ddio_mode = "none";
// defparam \dmem_addr[3]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[3]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[3]~I .dqs_out_mode = "none";
// defparam \dmem_addr[3]~I .inclk_input = "normal";
// defparam \dmem_addr[3]~I .input_async_reset = "none";
// defparam \dmem_addr[3]~I .input_power_up = "low";
// defparam \dmem_addr[3]~I .input_register_mode = "none";
// defparam \dmem_addr[3]~I .input_sync_reset = "none";
// defparam \dmem_addr[3]~I .oe_async_reset = "none";
// defparam \dmem_addr[3]~I .oe_power_up = "low";
// defparam \dmem_addr[3]~I .oe_register_mode = "none";
// defparam \dmem_addr[3]~I .oe_sync_reset = "none";
// defparam \dmem_addr[3]~I .operation_mode = "input";
// defparam \dmem_addr[3]~I .output_async_reset = "none";
// defparam \dmem_addr[3]~I .output_power_up = "low";
// defparam \dmem_addr[3]~I .output_register_mode = "none";
// defparam \dmem_addr[3]~I .output_sync_reset = "none";
// defparam \dmem_addr[3]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[4]));
// synopsys translate_off
// defparam \dmem_addr[4]~I .ddio_mode = "none";
// defparam \dmem_addr[4]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[4]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[4]~I .dqs_out_mode = "none";
// defparam \dmem_addr[4]~I .inclk_input = "normal";
// defparam \dmem_addr[4]~I .input_async_reset = "none";
// defparam \dmem_addr[4]~I .input_power_up = "low";
// defparam \dmem_addr[4]~I .input_register_mode = "none";
// defparam \dmem_addr[4]~I .input_sync_reset = "none";
// defparam \dmem_addr[4]~I .oe_async_reset = "none";
// defparam \dmem_addr[4]~I .oe_power_up = "low";
// defparam \dmem_addr[4]~I .oe_register_mode = "none";
// defparam \dmem_addr[4]~I .oe_sync_reset = "none";
// defparam \dmem_addr[4]~I .operation_mode = "input";
// defparam \dmem_addr[4]~I .output_async_reset = "none";
// defparam \dmem_addr[4]~I .output_power_up = "low";
// defparam \dmem_addr[4]~I .output_register_mode = "none";
// defparam \dmem_addr[4]~I .output_sync_reset = "none";
// defparam \dmem_addr[4]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[5]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[5]));
// synopsys translate_off
// defparam \dmem_addr[5]~I .ddio_mode = "none";
// defparam \dmem_addr[5]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[5]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[5]~I .dqs_out_mode = "none";
// defparam \dmem_addr[5]~I .inclk_input = "normal";
// defparam \dmem_addr[5]~I .input_async_reset = "none";
// defparam \dmem_addr[5]~I .input_power_up = "low";
// defparam \dmem_addr[5]~I .input_register_mode = "none";
// defparam \dmem_addr[5]~I .input_sync_reset = "none";
// defparam \dmem_addr[5]~I .oe_async_reset = "none";
// defparam \dmem_addr[5]~I .oe_power_up = "low";
// defparam \dmem_addr[5]~I .oe_register_mode = "none";
// defparam \dmem_addr[5]~I .oe_sync_reset = "none";
// defparam \dmem_addr[5]~I .operation_mode = "input";
// defparam \dmem_addr[5]~I .output_async_reset = "none";
// defparam \dmem_addr[5]~I .output_power_up = "low";
// defparam \dmem_addr[5]~I .output_register_mode = "none";
// defparam \dmem_addr[5]~I .output_sync_reset = "none";
// defparam \dmem_addr[5]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[6]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[6]));
// synopsys translate_off
// defparam \dmem_addr[6]~I .ddio_mode = "none";
// defparam \dmem_addr[6]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[6]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[6]~I .dqs_out_mode = "none";
// defparam \dmem_addr[6]~I .inclk_input = "normal";
// defparam \dmem_addr[6]~I .input_async_reset = "none";
// defparam \dmem_addr[6]~I .input_power_up = "low";
// defparam \dmem_addr[6]~I .input_register_mode = "none";
// defparam \dmem_addr[6]~I .input_sync_reset = "none";
// defparam \dmem_addr[6]~I .oe_async_reset = "none";
// defparam \dmem_addr[6]~I .oe_power_up = "low";
// defparam \dmem_addr[6]~I .oe_register_mode = "none";
// defparam \dmem_addr[6]~I .oe_sync_reset = "none";
// defparam \dmem_addr[6]~I .operation_mode = "input";
// defparam \dmem_addr[6]~I .output_async_reset = "none";
// defparam \dmem_addr[6]~I .output_power_up = "low";
// defparam \dmem_addr[6]~I .output_register_mode = "none";
// defparam \dmem_addr[6]~I .output_sync_reset = "none";
// defparam \dmem_addr[6]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[7]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[7]));
// synopsys translate_off
// defparam \dmem_addr[7]~I .ddio_mode = "none";
// defparam \dmem_addr[7]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[7]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[7]~I .dqs_out_mode = "none";
// defparam \dmem_addr[7]~I .inclk_input = "normal";
// defparam \dmem_addr[7]~I .input_async_reset = "none";
// defparam \dmem_addr[7]~I .input_power_up = "low";
// defparam \dmem_addr[7]~I .input_register_mode = "none";
// defparam \dmem_addr[7]~I .input_sync_reset = "none";
// defparam \dmem_addr[7]~I .oe_async_reset = "none";
// defparam \dmem_addr[7]~I .oe_power_up = "low";
// defparam \dmem_addr[7]~I .oe_register_mode = "none";
// defparam \dmem_addr[7]~I .oe_sync_reset = "none";
// defparam \dmem_addr[7]~I .operation_mode = "input";
// defparam \dmem_addr[7]~I .output_async_reset = "none";
// defparam \dmem_addr[7]~I .output_power_up = "low";
// defparam \dmem_addr[7]~I .output_register_mode = "none";
// defparam \dmem_addr[7]~I .output_sync_reset = "none";
// defparam \dmem_addr[7]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[8]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[8]));
// synopsys translate_off
// defparam \dmem_addr[8]~I .ddio_mode = "none";
// defparam \dmem_addr[8]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[8]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[8]~I .dqs_out_mode = "none";
// defparam \dmem_addr[8]~I .inclk_input = "normal";
// defparam \dmem_addr[8]~I .input_async_reset = "none";
// defparam \dmem_addr[8]~I .input_power_up = "low";
// defparam \dmem_addr[8]~I .input_register_mode = "none";
// defparam \dmem_addr[8]~I .input_sync_reset = "none";
// defparam \dmem_addr[8]~I .oe_async_reset = "none";
// defparam \dmem_addr[8]~I .oe_power_up = "low";
// defparam \dmem_addr[8]~I .oe_register_mode = "none";
// defparam \dmem_addr[8]~I .oe_sync_reset = "none";
// defparam \dmem_addr[8]~I .operation_mode = "input";
// defparam \dmem_addr[8]~I .output_async_reset = "none";
// defparam \dmem_addr[8]~I .output_power_up = "low";
// defparam \dmem_addr[8]~I .output_register_mode = "none";
// defparam \dmem_addr[8]~I .output_sync_reset = "none";
// defparam \dmem_addr[8]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[9]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[9]));
// synopsys translate_off
// defparam \dmem_addr[9]~I .ddio_mode = "none";
// defparam \dmem_addr[9]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[9]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[9]~I .dqs_out_mode = "none";
// defparam \dmem_addr[9]~I .inclk_input = "normal";
// defparam \dmem_addr[9]~I .input_async_reset = "none";
// defparam \dmem_addr[9]~I .input_power_up = "low";
// defparam \dmem_addr[9]~I .input_register_mode = "none";
// defparam \dmem_addr[9]~I .input_sync_reset = "none";
// defparam \dmem_addr[9]~I .oe_async_reset = "none";
// defparam \dmem_addr[9]~I .oe_power_up = "low";
// defparam \dmem_addr[9]~I .oe_register_mode = "none";
// defparam \dmem_addr[9]~I .oe_sync_reset = "none";
// defparam \dmem_addr[9]~I .operation_mode = "input";
// defparam \dmem_addr[9]~I .output_async_reset = "none";
// defparam \dmem_addr[9]~I .output_power_up = "low";
// defparam \dmem_addr[9]~I .output_register_mode = "none";
// defparam \dmem_addr[9]~I .output_sync_reset = "none";
// defparam \dmem_addr[9]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\dmem_addr[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[1]));
// synopsys translate_off
// defparam \dmem_addr[1]~I .ddio_mode = "none";
// defparam \dmem_addr[1]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[1]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[1]~I .dqs_out_mode = "none";
// defparam \dmem_addr[1]~I .inclk_input = "normal";
// defparam \dmem_addr[1]~I .input_async_reset = "none";
// defparam \dmem_addr[1]~I .input_power_up = "low";
// defparam \dmem_addr[1]~I .input_register_mode = "none";
// defparam \dmem_addr[1]~I .input_sync_reset = "none";
// defparam \dmem_addr[1]~I .oe_async_reset = "none";
// defparam \dmem_addr[1]~I .oe_power_up = "low";
// defparam \dmem_addr[1]~I .oe_register_mode = "none";
// defparam \dmem_addr[1]~I .oe_sync_reset = "none";
// defparam \dmem_addr[1]~I .operation_mode = "input";
// defparam \dmem_addr[1]~I .output_async_reset = "none";
// defparam \dmem_addr[1]~I .output_power_up = "low";
// defparam \dmem_addr[1]~I .output_register_mode = "none";
// defparam \dmem_addr[1]~I .output_sync_reset = "none";
// defparam \dmem_addr[1]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N16
stratixii_lcell_comb_1000_FFAAFFAA88008800_53_4 \Mux3~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux3~0_combout ));
// synopsys translate_off
// defparam \Mux3~0 .extended_lut = "off";
// defparam \Mux3~0 .lut_mask = 64'hFFAAFFAA88008800;
// defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[1]));
// synopsys translate_off
// defparam \rs2[1]~I .ddio_mode = "none";
// defparam \rs2[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[1]~I .dqs_out_mode = "none";
// defparam \rs2[1]~I .inclk_input = "normal";
// defparam \rs2[1]~I .input_async_reset = "none";
// defparam \rs2[1]~I .input_power_up = "low";
// defparam \rs2[1]~I .input_register_mode = "none";
// defparam \rs2[1]~I .input_sync_reset = "none";
// defparam \rs2[1]~I .oe_async_reset = "none";
// defparam \rs2[1]~I .oe_power_up = "low";
// defparam \rs2[1]~I .oe_register_mode = "none";
// defparam \rs2[1]~I .oe_sync_reset = "none";
// defparam \rs2[1]~I .operation_mode = "input";
// defparam \rs2[1]~I .output_async_reset = "none";
// defparam \rs2[1]~I .output_power_up = "low";
// defparam \rs2[1]~I .output_register_mode = "none";
// defparam \rs2[1]~I .output_sync_reset = "none";
// defparam \rs2[1]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N18
stratixii_lcell_comb_1000_00FA00FA00800080_66_4 \Mux34~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\rs2[1]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux34~0_combout ));
// synopsys translate_off
// defparam \Mux34~0 .extended_lut = "off";
// defparam \Mux34~0 .lut_mask = 64'h00FA00FA00800080;
// defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[2]));
// synopsys translate_off
// defparam \rs2[2]~I .ddio_mode = "none";
// defparam \rs2[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[2]~I .dqs_out_mode = "none";
// defparam \rs2[2]~I .inclk_input = "normal";
// defparam \rs2[2]~I .input_async_reset = "none";
// defparam \rs2[2]~I .input_power_up = "low";
// defparam \rs2[2]~I .input_register_mode = "none";
// defparam \rs2[2]~I .input_sync_reset = "none";
// defparam \rs2[2]~I .oe_async_reset = "none";
// defparam \rs2[2]~I .oe_power_up = "low";
// defparam \rs2[2]~I .oe_register_mode = "none";
// defparam \rs2[2]~I .oe_sync_reset = "none";
// defparam \rs2[2]~I .operation_mode = "input";
// defparam \rs2[2]~I .output_async_reset = "none";
// defparam \rs2[2]~I .output_power_up = "low";
// defparam \rs2[2]~I .output_register_mode = "none";
// defparam \rs2[2]~I .output_sync_reset = "none";
// defparam \rs2[2]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N6
stratixii_lcell_comb_1000_00000000EAA0EAA0_66_4 \Mux33~0 (
	.dataa(\cu_storetype[1]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[0]~combout ),
	.dataf(\rs2[2]~combout ),
	.combout(\Mux33~0_combout ));
// synopsys translate_off
// defparam \Mux33~0 .extended_lut = "off";
// defparam \Mux33~0 .lut_mask = 64'h00000000EAA0EAA0;
// defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[3]));
// synopsys translate_off
// defparam \rs2[3]~I .ddio_mode = "none";
// defparam \rs2[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[3]~I .dqs_out_mode = "none";
// defparam \rs2[3]~I .inclk_input = "normal";
// defparam \rs2[3]~I .input_async_reset = "none";
// defparam \rs2[3]~I .input_power_up = "low";
// defparam \rs2[3]~I .input_register_mode = "none";
// defparam \rs2[3]~I .input_sync_reset = "none";
// defparam \rs2[3]~I .oe_async_reset = "none";
// defparam \rs2[3]~I .oe_power_up = "low";
// defparam \rs2[3]~I .oe_register_mode = "none";
// defparam \rs2[3]~I .oe_sync_reset = "none";
// defparam \rs2[3]~I .operation_mode = "input";
// defparam \rs2[3]~I .output_async_reset = "none";
// defparam \rs2[3]~I .output_power_up = "low";
// defparam \rs2[3]~I .output_register_mode = "none";
// defparam \rs2[3]~I .output_sync_reset = "none";
// defparam \rs2[3]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N4
stratixii_lcell_comb_1000_0E0A0E0A0A000A00_66_4 \Mux32~0 (
	.dataa(\cu_storetype[1]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\rs2[3]~combout ),
	.datad(\cu_storetype[0]~combout ),
	.dataf(\dmem_addr[1]~combout ),
	.combout(\Mux32~0_combout ));
// synopsys translate_off
// defparam \Mux32~0 .extended_lut = "off";
// defparam \Mux32~0 .lut_mask = 64'h0E0A0E0A0A000A00;
// defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[4]));
// synopsys translate_off
// defparam \rs2[4]~I .ddio_mode = "none";
// defparam \rs2[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[4]~I .dqs_out_mode = "none";
// defparam \rs2[4]~I .inclk_input = "normal";
// defparam \rs2[4]~I .input_async_reset = "none";
// defparam \rs2[4]~I .input_power_up = "low";
// defparam \rs2[4]~I .input_register_mode = "none";
// defparam \rs2[4]~I .input_sync_reset = "none";
// defparam \rs2[4]~I .oe_async_reset = "none";
// defparam \rs2[4]~I .oe_power_up = "low";
// defparam \rs2[4]~I .oe_register_mode = "none";
// defparam \rs2[4]~I .oe_sync_reset = "none";
// defparam \rs2[4]~I .operation_mode = "input";
// defparam \rs2[4]~I .output_async_reset = "none";
// defparam \rs2[4]~I .output_power_up = "low";
// defparam \rs2[4]~I .output_register_mode = "none";
// defparam \rs2[4]~I .output_sync_reset = "none";
// defparam \rs2[4]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N26
stratixii_lcell_comb_1000_00000000EAA0EAA0_66_4 \Mux31~0 (
	.dataa(\cu_storetype[1]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[0]~combout ),
	.dataf(\rs2[4]~combout ),
	.combout(\Mux31~0_combout ));
// synopsys translate_off
// defparam \Mux31~0 .extended_lut = "off";
// defparam \Mux31~0 .lut_mask = 64'h00000000EAA0EAA0;
// defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[5]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[5]));
// synopsys translate_off
// defparam \rs2[5]~I .ddio_mode = "none";
// defparam \rs2[5]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[5]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[5]~I .dqs_out_mode = "none";
// defparam \rs2[5]~I .inclk_input = "normal";
// defparam \rs2[5]~I .input_async_reset = "none";
// defparam \rs2[5]~I .input_power_up = "low";
// defparam \rs2[5]~I .input_register_mode = "none";
// defparam \rs2[5]~I .input_sync_reset = "none";
// defparam \rs2[5]~I .oe_async_reset = "none";
// defparam \rs2[5]~I .oe_power_up = "low";
// defparam \rs2[5]~I .oe_register_mode = "none";
// defparam \rs2[5]~I .oe_sync_reset = "none";
// defparam \rs2[5]~I .operation_mode = "input";
// defparam \rs2[5]~I .output_async_reset = "none";
// defparam \rs2[5]~I .output_power_up = "low";
// defparam \rs2[5]~I .output_register_mode = "none";
// defparam \rs2[5]~I .output_sync_reset = "none";
// defparam \rs2[5]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N24
stratixii_lcell_comb_1000_00EA00EA00A000A0_66_4 \Mux30~0 (
	.dataa(\cu_storetype[1]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\cu_storetype[0]~combout ),
	.datad(\rs2[5]~combout ),
	.dataf(\dmem_addr[1]~combout ),
	.combout(\Mux30~0_combout ));
// synopsys translate_off
// defparam \Mux30~0 .extended_lut = "off";
// defparam \Mux30~0 .lut_mask = 64'h00EA00EA00A000A0;
// defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[6]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[6]));
// synopsys translate_off
// defparam \rs2[6]~I .ddio_mode = "none";
// defparam \rs2[6]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[6]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[6]~I .dqs_out_mode = "none";
// defparam \rs2[6]~I .inclk_input = "normal";
// defparam \rs2[6]~I .input_async_reset = "none";
// defparam \rs2[6]~I .input_power_up = "low";
// defparam \rs2[6]~I .input_register_mode = "none";
// defparam \rs2[6]~I .input_sync_reset = "none";
// defparam \rs2[6]~I .oe_async_reset = "none";
// defparam \rs2[6]~I .oe_power_up = "low";
// defparam \rs2[6]~I .oe_register_mode = "none";
// defparam \rs2[6]~I .oe_sync_reset = "none";
// defparam \rs2[6]~I .operation_mode = "input";
// defparam \rs2[6]~I .output_async_reset = "none";
// defparam \rs2[6]~I .output_power_up = "low";
// defparam \rs2[6]~I .output_register_mode = "none";
// defparam \rs2[6]~I .output_sync_reset = "none";
// defparam \rs2[6]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N12
stratixii_lcell_comb_1000_0F0A0F0A08000800_66_4 \Mux29~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\rs2[6]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux29~0_combout ));
// synopsys translate_off
// defparam \Mux29~0 .extended_lut = "off";
// defparam \Mux29~0 .lut_mask = 64'h0F0A0F0A08000800;
// defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[7]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[7]));
// synopsys translate_off
// defparam \rs2[7]~I .ddio_mode = "none";
// defparam \rs2[7]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[7]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[7]~I .dqs_out_mode = "none";
// defparam \rs2[7]~I .inclk_input = "normal";
// defparam \rs2[7]~I .input_async_reset = "none";
// defparam \rs2[7]~I .input_power_up = "low";
// defparam \rs2[7]~I .input_register_mode = "none";
// defparam \rs2[7]~I .input_sync_reset = "none";
// defparam \rs2[7]~I .oe_async_reset = "none";
// defparam \rs2[7]~I .oe_power_up = "low";
// defparam \rs2[7]~I .oe_register_mode = "none";
// defparam \rs2[7]~I .oe_sync_reset = "none";
// defparam \rs2[7]~I .operation_mode = "input";
// defparam \rs2[7]~I .output_async_reset = "none";
// defparam \rs2[7]~I .output_power_up = "low";
// defparam \rs2[7]~I .output_register_mode = "none";
// defparam \rs2[7]~I .output_sync_reset = "none";
// defparam \rs2[7]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N14
stratixii_lcell_comb_1000_00FA00FA00800080_66_4 \Mux28~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\rs2[7]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux28~0_combout ));
// synopsys translate_off
// defparam \Mux28~0 .extended_lut = "off";
// defparam \Mux28~0 .lut_mask = 64'h00FA00FA00800080;
// defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[8]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[8]));
// synopsys translate_off
// defparam \rs2[8]~I .ddio_mode = "none";
// defparam \rs2[8]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[8]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[8]~I .dqs_out_mode = "none";
// defparam \rs2[8]~I .inclk_input = "normal";
// defparam \rs2[8]~I .input_async_reset = "none";
// defparam \rs2[8]~I .input_power_up = "low";
// defparam \rs2[8]~I .input_register_mode = "none";
// defparam \rs2[8]~I .input_sync_reset = "none";
// defparam \rs2[8]~I .oe_async_reset = "none";
// defparam \rs2[8]~I .oe_power_up = "low";
// defparam \rs2[8]~I .oe_register_mode = "none";
// defparam \rs2[8]~I .oe_sync_reset = "none";
// defparam \rs2[8]~I .operation_mode = "input";
// defparam \rs2[8]~I .output_async_reset = "none";
// defparam \rs2[8]~I .output_power_up = "low";
// defparam \rs2[8]~I .output_register_mode = "none";
// defparam \rs2[8]~I .output_sync_reset = "none";
// defparam \rs2[8]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N22
stratixii_lcell_comb_1000_00000008EE00EE08_81_4 \Mux27~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[0]~combout ),
	.dataf(\rs2[8]~combout ),
	.combout(\Mux27~0_combout ));
// synopsys translate_off
// defparam \Mux27~0 .extended_lut = "off";
// defparam \Mux27~0 .lut_mask = 64'h00000008EE00EE08;
// defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[9]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[9]));
// synopsys translate_off
// defparam \rs2[9]~I .ddio_mode = "none";
// defparam \rs2[9]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[9]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[9]~I .dqs_out_mode = "none";
// defparam \rs2[9]~I .inclk_input = "normal";
// defparam \rs2[9]~I .input_async_reset = "none";
// defparam \rs2[9]~I .input_power_up = "low";
// defparam \rs2[9]~I .input_register_mode = "none";
// defparam \rs2[9]~I .input_sync_reset = "none";
// defparam \rs2[9]~I .oe_async_reset = "none";
// defparam \rs2[9]~I .oe_power_up = "low";
// defparam \rs2[9]~I .oe_register_mode = "none";
// defparam \rs2[9]~I .oe_sync_reset = "none";
// defparam \rs2[9]~I .operation_mode = "input";
// defparam \rs2[9]~I .output_async_reset = "none";
// defparam \rs2[9]~I .output_power_up = "low";
// defparam \rs2[9]~I .output_register_mode = "none";
// defparam \rs2[9]~I .output_sync_reset = "none";
// defparam \rs2[9]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N20
stratixii_lcell_comb_1000_00000008E0E0E0E8_81_4 \Mux26~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[0]~combout ),
	.datae(\rs2[1]~combout ),
	.dataf(\rs2[9]~combout ),
	.combout(\Mux26~0_combout ));
// synopsys translate_off
// defparam \Mux26~0 .extended_lut = "off";
// defparam \Mux26~0 .lut_mask = 64'h00000008E0E0E0E8;
// defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[10]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[10]));
// synopsys translate_off
// defparam \rs2[10]~I .ddio_mode = "none";
// defparam \rs2[10]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[10]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[10]~I .dqs_out_mode = "none";
// defparam \rs2[10]~I .inclk_input = "normal";
// defparam \rs2[10]~I .input_async_reset = "none";
// defparam \rs2[10]~I .input_power_up = "low";
// defparam \rs2[10]~I .input_register_mode = "none";
// defparam \rs2[10]~I .input_sync_reset = "none";
// defparam \rs2[10]~I .oe_async_reset = "none";
// defparam \rs2[10]~I .oe_power_up = "low";
// defparam \rs2[10]~I .oe_register_mode = "none";
// defparam \rs2[10]~I .oe_sync_reset = "none";
// defparam \rs2[10]~I .operation_mode = "input";
// defparam \rs2[10]~I .output_async_reset = "none";
// defparam \rs2[10]~I .output_power_up = "low";
// defparam \rs2[10]~I .output_register_mode = "none";
// defparam \rs2[10]~I .output_sync_reset = "none";
// defparam \rs2[10]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
stratixii_lcell_comb_1000_00000200F0A0F2A0_81_4 \Mux25~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.datae(\rs2[2]~combout ),
	.dataf(\rs2[10]~combout ),
	.combout(\Mux25~0_combout ));
// synopsys translate_off
// defparam \Mux25~0 .extended_lut = "off";
// defparam \Mux25~0 .lut_mask = 64'h00000200F0A0F2A0;
// defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[11]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[11]));
// synopsys translate_off
// defparam \rs2[11]~I .ddio_mode = "none";
// defparam \rs2[11]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[11]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[11]~I .dqs_out_mode = "none";
// defparam \rs2[11]~I .inclk_input = "normal";
// defparam \rs2[11]~I .input_async_reset = "none";
// defparam \rs2[11]~I .input_power_up = "low";
// defparam \rs2[11]~I .input_register_mode = "none";
// defparam \rs2[11]~I .input_sync_reset = "none";
// defparam \rs2[11]~I .oe_async_reset = "none";
// defparam \rs2[11]~I .oe_power_up = "low";
// defparam \rs2[11]~I .oe_register_mode = "none";
// defparam \rs2[11]~I .oe_sync_reset = "none";
// defparam \rs2[11]~I .operation_mode = "input";
// defparam \rs2[11]~I .output_async_reset = "none";
// defparam \rs2[11]~I .output_power_up = "low";
// defparam \rs2[11]~I .output_register_mode = "none";
// defparam \rs2[11]~I .output_sync_reset = "none";
// defparam \rs2[11]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N2
stratixii_lcell_comb_1000_00000020FA00FA20_81_4 \Mux24~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[3]~combout ),
	.dataf(\rs2[11]~combout ),
	.combout(\Mux24~0_combout ));
// synopsys translate_off
// defparam \Mux24~0 .extended_lut = "off";
// defparam \Mux24~0 .lut_mask = 64'h00000020FA00FA20;
// defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[12]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[12]));
// synopsys translate_off
// defparam \rs2[12]~I .ddio_mode = "none";
// defparam \rs2[12]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[12]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[12]~I .dqs_out_mode = "none";
// defparam \rs2[12]~I .inclk_input = "normal";
// defparam \rs2[12]~I .input_async_reset = "none";
// defparam \rs2[12]~I .input_power_up = "low";
// defparam \rs2[12]~I .input_register_mode = "none";
// defparam \rs2[12]~I .input_sync_reset = "none";
// defparam \rs2[12]~I .oe_async_reset = "none";
// defparam \rs2[12]~I .oe_power_up = "low";
// defparam \rs2[12]~I .oe_register_mode = "none";
// defparam \rs2[12]~I .oe_sync_reset = "none";
// defparam \rs2[12]~I .operation_mode = "input";
// defparam \rs2[12]~I .output_async_reset = "none";
// defparam \rs2[12]~I .output_power_up = "low";
// defparam \rs2[12]~I .output_register_mode = "none";
// defparam \rs2[12]~I .output_sync_reset = "none";
// defparam \rs2[12]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N22
stratixii_lcell_comb_1000_00000020FA00FA20_81_4 \Mux23~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[4]~combout ),
	.dataf(\rs2[12]~combout ),
	.combout(\Mux23~0_combout ));
// synopsys translate_off
// defparam \Mux23~0 .extended_lut = "off";
// defparam \Mux23~0 .lut_mask = 64'h00000020FA00FA20;
// defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[13]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[13]));
// synopsys translate_off
// defparam \rs2[13]~I .ddio_mode = "none";
// defparam \rs2[13]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[13]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[13]~I .dqs_out_mode = "none";
// defparam \rs2[13]~I .inclk_input = "normal";
// defparam \rs2[13]~I .input_async_reset = "none";
// defparam \rs2[13]~I .input_power_up = "low";
// defparam \rs2[13]~I .input_register_mode = "none";
// defparam \rs2[13]~I .input_sync_reset = "none";
// defparam \rs2[13]~I .oe_async_reset = "none";
// defparam \rs2[13]~I .oe_power_up = "low";
// defparam \rs2[13]~I .oe_register_mode = "none";
// defparam \rs2[13]~I .oe_sync_reset = "none";
// defparam \rs2[13]~I .operation_mode = "input";
// defparam \rs2[13]~I .output_async_reset = "none";
// defparam \rs2[13]~I .output_power_up = "low";
// defparam \rs2[13]~I .output_register_mode = "none";
// defparam \rs2[13]~I .output_sync_reset = "none";
// defparam \rs2[13]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N20
stratixii_lcell_comb_1000_00000200F0A0F2A0_81_4 \Mux22~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.datae(\rs2[5]~combout ),
	.dataf(\rs2[13]~combout ),
	.combout(\Mux22~0_combout ));
// synopsys translate_off
// defparam \Mux22~0 .extended_lut = "off";
// defparam \Mux22~0 .lut_mask = 64'h00000200F0A0F2A0;
// defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[14]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[14]));
// synopsys translate_off
// defparam \rs2[14]~I .ddio_mode = "none";
// defparam \rs2[14]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[14]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[14]~I .dqs_out_mode = "none";
// defparam \rs2[14]~I .inclk_input = "normal";
// defparam \rs2[14]~I .input_async_reset = "none";
// defparam \rs2[14]~I .input_power_up = "low";
// defparam \rs2[14]~I .input_register_mode = "none";
// defparam \rs2[14]~I .input_sync_reset = "none";
// defparam \rs2[14]~I .oe_async_reset = "none";
// defparam \rs2[14]~I .oe_power_up = "low";
// defparam \rs2[14]~I .oe_register_mode = "none";
// defparam \rs2[14]~I .oe_sync_reset = "none";
// defparam \rs2[14]~I .operation_mode = "input";
// defparam \rs2[14]~I .output_async_reset = "none";
// defparam \rs2[14]~I .output_power_up = "low";
// defparam \rs2[14]~I .output_register_mode = "none";
// defparam \rs2[14]~I .output_sync_reset = "none";
// defparam \rs2[14]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
stratixii_lcell_comb_1000_00000008E0E0E0E8_81_4 \Mux21~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[0]~combout ),
	.datae(\rs2[6]~combout ),
	.dataf(\rs2[14]~combout ),
	.combout(\Mux21~0_combout ));
// synopsys translate_off
// defparam \Mux21~0 .extended_lut = "off";
// defparam \Mux21~0 .lut_mask = 64'h00000008E0E0E0E8;
// defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[15]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[15]));
// synopsys translate_off
// defparam \rs2[15]~I .ddio_mode = "none";
// defparam \rs2[15]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[15]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[15]~I .dqs_out_mode = "none";
// defparam \rs2[15]~I .inclk_input = "normal";
// defparam \rs2[15]~I .input_async_reset = "none";
// defparam \rs2[15]~I .input_power_up = "low";
// defparam \rs2[15]~I .input_register_mode = "none";
// defparam \rs2[15]~I .input_sync_reset = "none";
// defparam \rs2[15]~I .oe_async_reset = "none";
// defparam \rs2[15]~I .oe_power_up = "low";
// defparam \rs2[15]~I .oe_register_mode = "none";
// defparam \rs2[15]~I .oe_sync_reset = "none";
// defparam \rs2[15]~I .operation_mode = "input";
// defparam \rs2[15]~I .output_async_reset = "none";
// defparam \rs2[15]~I .output_power_up = "low";
// defparam \rs2[15]~I .output_register_mode = "none";
// defparam \rs2[15]~I .output_sync_reset = "none";
// defparam \rs2[15]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
stratixii_lcell_comb_1000_00000008EE00EE08_81_4 \Mux20~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[7]~combout ),
	.dataf(\rs2[15]~combout ),
	.combout(\Mux20~0_combout ));
// synopsys translate_off
// defparam \Mux20~0 .extended_lut = "off";
// defparam \Mux20~0 .lut_mask = 64'h00000008EE00EE08;
// defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
stratixii_lcell_comb_1000_E0E0E0E0E8E8E8E8_52_3 \Mux2~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.dataf(\dmem_addr[0]~combout ),
	.combout(\Mux2~0_combout ));
// synopsys translate_off
// defparam \Mux2~0 .extended_lut = "off";
// defparam \Mux2~0 .lut_mask = 64'hE0E0E0E0E8E8E8E8;
// defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M4K_X32_Y10
stratixii_ram_block \ram|auto_generated|ram_block1a0 (
	.portawe(\cu_store~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\ALT_INV_clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mux20~0_combout ,\Mux21~0_combout ,\Mux22~0_combout ,\Mux23~0_combout ,\Mux24~0_combout ,\Mux25~0_combout ,\Mux26~0_combout ,
\Mux27~0_combout ,\Mux28~0_combout ,\Mux29~0_combout ,\Mux30~0_combout ,\Mux31~0_combout ,\Mux32~0_combout ,\Mux33~0_combout ,\Mux34~0_combout ,\Mux35~0_combout }),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\dmem_addr[9]~combout ,\dmem_addr[8]~combout ,\dmem_addr[7]~combout ,\dmem_addr[6]~combout ,\dmem_addr[5]~combout ,\dmem_addr[4]~combout ,\dmem_addr[3]~combout ,\dmem_addr[2]~combout }),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mux2~0_combout ,\Mux3~0_combout }),
	.portbdatain(72'b000000000000000000000000000000000000000000000000000000000000000000000000),
	.portbaddr(16'b0000000000000000),
	.portbbyteenamasks(16'b1111111111111111),
	.modesel(45'b000000111100000000000000000000000000000000001),
	.portadataout(\ram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
// defparam \ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
// defparam \ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
// defparam \ram|auto_generated|ram_block1a0 .init_file = "dmemory.mif";
// defparam \ram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
// defparam \ram|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:ram|altsyncram_3ov:auto_generated|ALTSYNCRAM";
// defparam \ram|auto_generated|ram_block1a0 .operation_mode = "single_port";
// defparam \ram|auto_generated|ram_block1a0 .port_a_address_width = 8;
// defparam \ram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
// defparam \ram|auto_generated|ram_block1a0 .port_a_byte_size = 8;
// defparam \ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
// defparam \ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
// defparam \ram|auto_generated|ram_block1a0 .port_a_data_width = 16;
// defparam \ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
// defparam \ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
// defparam \ram|auto_generated|ram_block1a0 .port_a_last_address = 255;
// defparam \ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
// defparam \ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
// defparam \ram|auto_generated|ram_block1a0 .port_b_address_width = 8;
// defparam \ram|auto_generated|ram_block1a0 .port_b_data_width = 16;
// defparam \ram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// defparam \ram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// defparam \ram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000130013001300130013001300130013001300130013001300130013001300130013001300130013001300130013001300130013CCE382930333039303130293;
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[16]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[16]));
// synopsys translate_off
// defparam \rs2[16]~I .ddio_mode = "none";
// defparam \rs2[16]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[16]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[16]~I .dqs_out_mode = "none";
// defparam \rs2[16]~I .inclk_input = "normal";
// defparam \rs2[16]~I .input_async_reset = "none";
// defparam \rs2[16]~I .input_power_up = "low";
// defparam \rs2[16]~I .input_register_mode = "none";
// defparam \rs2[16]~I .input_sync_reset = "none";
// defparam \rs2[16]~I .oe_async_reset = "none";
// defparam \rs2[16]~I .oe_power_up = "low";
// defparam \rs2[16]~I .oe_register_mode = "none";
// defparam \rs2[16]~I .oe_sync_reset = "none";
// defparam \rs2[16]~I .operation_mode = "input";
// defparam \rs2[16]~I .output_async_reset = "none";
// defparam \rs2[16]~I .output_power_up = "low";
// defparam \rs2[16]~I .output_register_mode = "none";
// defparam \rs2[16]~I .output_sync_reset = "none";
// defparam \rs2[16]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
stratixii_lcell_comb_1000_00001140CC00DD40_81_5 \Mux19~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[0]~combout ),
	.dataf(\rs2[16]~combout ),
	.combout(\Mux19~0_combout ));
// synopsys translate_off
// defparam \Mux19~0 .extended_lut = "off";
// defparam \Mux19~0 .lut_mask = 64'h00001140CC00DD40;
// defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
stratixii_lcell_comb_1000_CFCFCFCF08080808_52_3 \Mux1~0 (
	.dataa(\dmem_addr[0]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux1~0_combout ));
// synopsys translate_off
// defparam \Mux1~0 .extended_lut = "off";
// defparam \Mux1~0 .lut_mask = 64'hCFCFCFCF08080808;
// defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[17]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[17]));
// synopsys translate_off
// defparam \rs2[17]~I .ddio_mode = "none";
// defparam \rs2[17]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[17]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[17]~I .dqs_out_mode = "none";
// defparam \rs2[17]~I .inclk_input = "normal";
// defparam \rs2[17]~I .input_async_reset = "none";
// defparam \rs2[17]~I .input_power_up = "low";
// defparam \rs2[17]~I .input_register_mode = "none";
// defparam \rs2[17]~I .input_sync_reset = "none";
// defparam \rs2[17]~I .oe_async_reset = "none";
// defparam \rs2[17]~I .oe_power_up = "low";
// defparam \rs2[17]~I .oe_register_mode = "none";
// defparam \rs2[17]~I .oe_sync_reset = "none";
// defparam \rs2[17]~I .operation_mode = "input";
// defparam \rs2[17]~I .output_async_reset = "none";
// defparam \rs2[17]~I .output_power_up = "low";
// defparam \rs2[17]~I .output_register_mode = "none";
// defparam \rs2[17]~I .output_sync_reset = "none";
// defparam \rs2[17]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N10
stratixii_lcell_comb_1000_00000508AA00AF08_81_5 \Mux18~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[1]~combout ),
	.dataf(\rs2[17]~combout ),
	.combout(\Mux18~0_combout ));
// synopsys translate_off
// defparam \Mux18~0 .extended_lut = "off";
// defparam \Mux18~0 .lut_mask = 64'h00000508AA00AF08;
// defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[18]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[18]));
// synopsys translate_off
// defparam \rs2[18]~I .ddio_mode = "none";
// defparam \rs2[18]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[18]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[18]~I .dqs_out_mode = "none";
// defparam \rs2[18]~I .inclk_input = "normal";
// defparam \rs2[18]~I .input_async_reset = "none";
// defparam \rs2[18]~I .input_power_up = "low";
// defparam \rs2[18]~I .input_register_mode = "none";
// defparam \rs2[18]~I .input_sync_reset = "none";
// defparam \rs2[18]~I .oe_async_reset = "none";
// defparam \rs2[18]~I .oe_power_up = "low";
// defparam \rs2[18]~I .oe_register_mode = "none";
// defparam \rs2[18]~I .oe_sync_reset = "none";
// defparam \rs2[18]~I .operation_mode = "input";
// defparam \rs2[18]~I .output_async_reset = "none";
// defparam \rs2[18]~I .output_power_up = "low";
// defparam \rs2[18]~I .output_register_mode = "none";
// defparam \rs2[18]~I .output_sync_reset = "none";
// defparam \rs2[18]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
stratixii_lcell_comb_1000_00000058A0A0A0F8_81_5 \Mux17~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.datae(\rs2[2]~combout ),
	.dataf(\rs2[18]~combout ),
	.combout(\Mux17~0_combout ));
// synopsys translate_off
// defparam \Mux17~0 .extended_lut = "off";
// defparam \Mux17~0 .lut_mask = 64'h00000058A0A0A0F8;
// defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[19]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[19]));
// synopsys translate_off
// defparam \rs2[19]~I .ddio_mode = "none";
// defparam \rs2[19]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[19]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[19]~I .dqs_out_mode = "none";
// defparam \rs2[19]~I .inclk_input = "normal";
// defparam \rs2[19]~I .input_async_reset = "none";
// defparam \rs2[19]~I .input_power_up = "low";
// defparam \rs2[19]~I .input_register_mode = "none";
// defparam \rs2[19]~I .input_sync_reset = "none";
// defparam \rs2[19]~I .oe_async_reset = "none";
// defparam \rs2[19]~I .oe_power_up = "low";
// defparam \rs2[19]~I .oe_register_mode = "none";
// defparam \rs2[19]~I .oe_sync_reset = "none";
// defparam \rs2[19]~I .operation_mode = "input";
// defparam \rs2[19]~I .output_async_reset = "none";
// defparam \rs2[19]~I .output_power_up = "low";
// defparam \rs2[19]~I .output_register_mode = "none";
// defparam \rs2[19]~I .output_sync_reset = "none";
// defparam \rs2[19]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N30
stratixii_lcell_comb_1000_00000508AA00AF08_81_5 \Mux16~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\dmem_addr[1]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[3]~combout ),
	.dataf(\rs2[19]~combout ),
	.combout(\Mux16~0_combout ));
// synopsys translate_off
// defparam \Mux16~0 .extended_lut = "off";
// defparam \Mux16~0 .lut_mask = 64'h00000508AA00AF08;
// defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[20]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[20]));
// synopsys translate_off
// defparam \rs2[20]~I .ddio_mode = "none";
// defparam \rs2[20]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[20]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[20]~I .dqs_out_mode = "none";
// defparam \rs2[20]~I .inclk_input = "normal";
// defparam \rs2[20]~I .input_async_reset = "none";
// defparam \rs2[20]~I .input_power_up = "low";
// defparam \rs2[20]~I .input_register_mode = "none";
// defparam \rs2[20]~I .input_sync_reset = "none";
// defparam \rs2[20]~I .oe_async_reset = "none";
// defparam \rs2[20]~I .oe_power_up = "low";
// defparam \rs2[20]~I .oe_register_mode = "none";
// defparam \rs2[20]~I .oe_sync_reset = "none";
// defparam \rs2[20]~I .operation_mode = "input";
// defparam \rs2[20]~I .output_async_reset = "none";
// defparam \rs2[20]~I .output_power_up = "low";
// defparam \rs2[20]~I .output_register_mode = "none";
// defparam \rs2[20]~I .output_sync_reset = "none";
// defparam \rs2[20]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N28
stratixii_lcell_comb_1000_00000058A0A0A0F8_81_5 \Mux15~0 (
	.dataa(\cu_storetype[0]~combout ),
	.datab(\dmem_addr[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[1]~combout ),
	.datae(\rs2[4]~combout ),
	.dataf(\rs2[20]~combout ),
	.combout(\Mux15~0_combout ));
// synopsys translate_off
// defparam \Mux15~0 .extended_lut = "off";
// defparam \Mux15~0 .lut_mask = 64'h00000058A0A0A0F8;
// defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[21]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[21]));
// synopsys translate_off
// defparam \rs2[21]~I .ddio_mode = "none";
// defparam \rs2[21]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[21]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[21]~I .dqs_out_mode = "none";
// defparam \rs2[21]~I .inclk_input = "normal";
// defparam \rs2[21]~I .input_async_reset = "none";
// defparam \rs2[21]~I .input_power_up = "low";
// defparam \rs2[21]~I .input_register_mode = "none";
// defparam \rs2[21]~I .input_sync_reset = "none";
// defparam \rs2[21]~I .oe_async_reset = "none";
// defparam \rs2[21]~I .oe_power_up = "low";
// defparam \rs2[21]~I .oe_register_mode = "none";
// defparam \rs2[21]~I .oe_sync_reset = "none";
// defparam \rs2[21]~I .operation_mode = "input";
// defparam \rs2[21]~I .output_async_reset = "none";
// defparam \rs2[21]~I .output_power_up = "low";
// defparam \rs2[21]~I .output_register_mode = "none";
// defparam \rs2[21]~I .output_sync_reset = "none";
// defparam \rs2[21]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
stratixii_lcell_comb_1000_00001410C0C0D4D0_81_5 \Mux14~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[0]~combout ),
	.datae(\rs2[5]~combout ),
	.dataf(\rs2[21]~combout ),
	.combout(\Mux14~0_combout ));
// synopsys translate_off
// defparam \Mux14~0 .extended_lut = "off";
// defparam \Mux14~0 .lut_mask = 64'h00001410C0C0D4D0;
// defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[22]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[22]));
// synopsys translate_off
// defparam \rs2[22]~I .ddio_mode = "none";
// defparam \rs2[22]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[22]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[22]~I .dqs_out_mode = "none";
// defparam \rs2[22]~I .inclk_input = "normal";
// defparam \rs2[22]~I .input_async_reset = "none";
// defparam \rs2[22]~I .input_power_up = "low";
// defparam \rs2[22]~I .input_register_mode = "none";
// defparam \rs2[22]~I .input_sync_reset = "none";
// defparam \rs2[22]~I .oe_async_reset = "none";
// defparam \rs2[22]~I .oe_power_up = "low";
// defparam \rs2[22]~I .oe_register_mode = "none";
// defparam \rs2[22]~I .oe_sync_reset = "none";
// defparam \rs2[22]~I .operation_mode = "input";
// defparam \rs2[22]~I .output_async_reset = "none";
// defparam \rs2[22]~I .output_power_up = "low";
// defparam \rs2[22]~I .output_register_mode = "none";
// defparam \rs2[22]~I .output_sync_reset = "none";
// defparam \rs2[22]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
stratixii_lcell_comb_1000_00001410C0C0D4D0_81_5 \Mux13~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\cu_storetype[1]~combout ),
	.datad(\dmem_addr[0]~combout ),
	.datae(\rs2[6]~combout ),
	.dataf(\rs2[22]~combout ),
	.combout(\Mux13~0_combout ));
// synopsys translate_off
// defparam \Mux13~0 .extended_lut = "off";
// defparam \Mux13~0 .lut_mask = 64'h00001410C0C0D4D0;
// defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[23]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[23]));
// synopsys translate_off
// defparam \rs2[23]~I .ddio_mode = "none";
// defparam \rs2[23]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[23]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[23]~I .dqs_out_mode = "none";
// defparam \rs2[23]~I .inclk_input = "normal";
// defparam \rs2[23]~I .input_async_reset = "none";
// defparam \rs2[23]~I .input_power_up = "low";
// defparam \rs2[23]~I .input_register_mode = "none";
// defparam \rs2[23]~I .input_sync_reset = "none";
// defparam \rs2[23]~I .oe_async_reset = "none";
// defparam \rs2[23]~I .oe_power_up = "low";
// defparam \rs2[23]~I .oe_register_mode = "none";
// defparam \rs2[23]~I .oe_sync_reset = "none";
// defparam \rs2[23]~I .operation_mode = "input";
// defparam \rs2[23]~I .output_async_reset = "none";
// defparam \rs2[23]~I .output_power_up = "low";
// defparam \rs2[23]~I .output_register_mode = "none";
// defparam \rs2[23]~I .output_sync_reset = "none";
// defparam \rs2[23]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
stratixii_lcell_comb_1000_00001140CC00DD40_81_5 \Mux12~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.datad(\cu_storetype[1]~combout ),
	.datae(\rs2[7]~combout ),
	.dataf(\rs2[23]~combout ),
	.combout(\Mux12~0_combout ));
// synopsys translate_off
// defparam \Mux12~0 .extended_lut = "off";
// defparam \Mux12~0 .lut_mask = 64'h00001140CC00DD40;
// defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[24]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[24]));
// synopsys translate_off
// defparam \rs2[24]~I .ddio_mode = "none";
// defparam \rs2[24]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[24]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[24]~I .dqs_out_mode = "none";
// defparam \rs2[24]~I .inclk_input = "normal";
// defparam \rs2[24]~I .input_async_reset = "none";
// defparam \rs2[24]~I .input_power_up = "low";
// defparam \rs2[24]~I .input_register_mode = "none";
// defparam \rs2[24]~I .input_sync_reset = "none";
// defparam \rs2[24]~I .oe_async_reset = "none";
// defparam \rs2[24]~I .oe_power_up = "low";
// defparam \rs2[24]~I .oe_register_mode = "none";
// defparam \rs2[24]~I .oe_sync_reset = "none";
// defparam \rs2[24]~I .operation_mode = "input";
// defparam \rs2[24]~I .output_async_reset = "none";
// defparam \rs2[24]~I .output_power_up = "low";
// defparam \rs2[24]~I .output_register_mode = "none";
// defparam \rs2[24]~I .output_sync_reset = "none";
// defparam \rs2[24]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
stratixii_lcell_comb_1000_CCCCCCCC00000000_28_2 \Mux1~1 (
	.datab(\cu_storetype[0]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux1~1_combout ));
// synopsys translate_off
// defparam \Mux1~1 .extended_lut = "off";
// defparam \Mux1~1 .lut_mask = 64'hCCCCCCCC00000000;
// defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
stratixii_lcell_comb_1000_DDDDDDDD00000000_39_2 \Mux11~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux11~0_combout ));
// synopsys translate_off
// defparam \Mux11~0 .extended_lut = "off";
// defparam \Mux11~0 .lut_mask = 64'hDDDDDDDD00000000;
// defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
stratixii_lcell_comb_1000_1111111104040404_52_4 \Mux11~1 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datac(\dmem_addr[0]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux11~1_combout ));
// synopsys translate_off
// defparam \Mux11~1 .extended_lut = "off";
// defparam \Mux11~1 .lut_mask = 64'h1111111104040404;
// defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N8
stratixii_lcell_comb_1000_03035703030357FF_81_2 \Mux11~2 (
	.dataa(\rs2[0]~combout ),
	.datab(\rs2[24]~combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux11~0_combout ),
	.datae(\Mux11~1_combout ),
	.dataf(\rs2[8]~combout ),
	.combout(\Mux11~2_combout ));
// synopsys translate_off
// defparam \Mux11~2 .extended_lut = "off";
// defparam \Mux11~2 .lut_mask = 64'h03035703030357FF;
// defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[25]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[25]));
// synopsys translate_off
// defparam \rs2[25]~I .ddio_mode = "none";
// defparam \rs2[25]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[25]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[25]~I .dqs_out_mode = "none";
// defparam \rs2[25]~I .inclk_input = "normal";
// defparam \rs2[25]~I .input_async_reset = "none";
// defparam \rs2[25]~I .input_power_up = "low";
// defparam \rs2[25]~I .input_register_mode = "none";
// defparam \rs2[25]~I .input_sync_reset = "none";
// defparam \rs2[25]~I .oe_async_reset = "none";
// defparam \rs2[25]~I .oe_power_up = "low";
// defparam \rs2[25]~I .oe_register_mode = "none";
// defparam \rs2[25]~I .oe_sync_reset = "none";
// defparam \rs2[25]~I .operation_mode = "input";
// defparam \rs2[25]~I .output_async_reset = "none";
// defparam \rs2[25]~I .output_power_up = "low";
// defparam \rs2[25]~I .output_register_mode = "none";
// defparam \rs2[25]~I .output_sync_reset = "none";
// defparam \rs2[25]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N14
stratixii_lcell_comb_1000_000F444F000F777F_81_2 \Mux10~0 (
	.dataa(\rs2[1]~combout ),
	.datab(\Mux11~0_combout ),
	.datac(\rs2[25]~combout ),
	.datad(\Mux1~1_combout ),
	.datae(\Mux11~1_combout ),
	.dataf(\rs2[9]~combout ),
	.combout(\Mux10~0_combout ));
// synopsys translate_off
// defparam \Mux10~0 .extended_lut = "off";
// defparam \Mux10~0 .lut_mask = 64'h000F444F000F777F;
// defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[26]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[26]));
// synopsys translate_off
// defparam \rs2[26]~I .ddio_mode = "none";
// defparam \rs2[26]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[26]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[26]~I .dqs_out_mode = "none";
// defparam \rs2[26]~I .inclk_input = "normal";
// defparam \rs2[26]~I .input_async_reset = "none";
// defparam \rs2[26]~I .input_power_up = "low";
// defparam \rs2[26]~I .input_register_mode = "none";
// defparam \rs2[26]~I .input_sync_reset = "none";
// defparam \rs2[26]~I .oe_async_reset = "none";
// defparam \rs2[26]~I .oe_power_up = "low";
// defparam \rs2[26]~I .oe_register_mode = "none";
// defparam \rs2[26]~I .oe_sync_reset = "none";
// defparam \rs2[26]~I .operation_mode = "input";
// defparam \rs2[26]~I .output_async_reset = "none";
// defparam \rs2[26]~I .output_power_up = "low";
// defparam \rs2[26]~I .output_register_mode = "none";
// defparam \rs2[26]~I .output_sync_reset = "none";
// defparam \rs2[26]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N2
stratixii_lcell_comb_1000_000300CF555755DF_81_2 \Mux9~0 (
	.dataa(\Mux1~1_combout ),
	.datab(\Mux11~0_combout ),
	.datac(\rs2[10]~combout ),
	.datad(\Mux11~1_combout ),
	.datae(\rs2[2]~combout ),
	.dataf(\rs2[26]~combout ),
	.combout(\Mux9~0_combout ));
// synopsys translate_off
// defparam \Mux9~0 .extended_lut = "off";
// defparam \Mux9~0 .lut_mask = 64'h000300CF555755DF;
// defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[27]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[27]));
// synopsys translate_off
// defparam \rs2[27]~I .ddio_mode = "none";
// defparam \rs2[27]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[27]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[27]~I .dqs_out_mode = "none";
// defparam \rs2[27]~I .inclk_input = "normal";
// defparam \rs2[27]~I .input_async_reset = "none";
// defparam \rs2[27]~I .input_power_up = "low";
// defparam \rs2[27]~I .input_register_mode = "none";
// defparam \rs2[27]~I .input_sync_reset = "none";
// defparam \rs2[27]~I .oe_async_reset = "none";
// defparam \rs2[27]~I .oe_power_up = "low";
// defparam \rs2[27]~I .oe_register_mode = "none";
// defparam \rs2[27]~I .oe_sync_reset = "none";
// defparam \rs2[27]~I .operation_mode = "input";
// defparam \rs2[27]~I .output_async_reset = "none";
// defparam \rs2[27]~I .output_power_up = "low";
// defparam \rs2[27]~I .output_register_mode = "none";
// defparam \rs2[27]~I .output_sync_reset = "none";
// defparam \rs2[27]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N6
stratixii_lcell_comb_1000_000F555F03035757_81_2 \Mux8~0 (
	.dataa(\Mux1~1_combout ),
	.datab(\rs2[11]~combout ),
	.datac(\Mux11~1_combout ),
	.datad(\rs2[3]~combout ),
	.datae(\rs2[27]~combout ),
	.dataf(\Mux11~0_combout ),
	.combout(\Mux8~0_combout ));
// synopsys translate_off
// defparam \Mux8~0 .extended_lut = "off";
// defparam \Mux8~0 .lut_mask = 64'h000F555F03035757;
// defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[28]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[28]));
// synopsys translate_off
// defparam \rs2[28]~I .ddio_mode = "none";
// defparam \rs2[28]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[28]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[28]~I .dqs_out_mode = "none";
// defparam \rs2[28]~I .inclk_input = "normal";
// defparam \rs2[28]~I .input_async_reset = "none";
// defparam \rs2[28]~I .input_power_up = "low";
// defparam \rs2[28]~I .input_register_mode = "none";
// defparam \rs2[28]~I .input_sync_reset = "none";
// defparam \rs2[28]~I .oe_async_reset = "none";
// defparam \rs2[28]~I .oe_power_up = "low";
// defparam \rs2[28]~I .oe_register_mode = "none";
// defparam \rs2[28]~I .oe_sync_reset = "none";
// defparam \rs2[28]~I .operation_mode = "input";
// defparam \rs2[28]~I .output_async_reset = "none";
// defparam \rs2[28]~I .output_power_up = "low";
// defparam \rs2[28]~I .output_register_mode = "none";
// defparam \rs2[28]~I .output_sync_reset = "none";
// defparam \rs2[28]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N24
stratixii_lcell_comb_1000_00030C0F55575D5F_81_2 \Mux7~0 (
	.dataa(\Mux1~1_combout ),
	.datab(\Mux11~0_combout ),
	.datac(\Mux11~1_combout ),
	.datad(\rs2[12]~combout ),
	.datae(\rs2[4]~combout ),
	.dataf(\rs2[28]~combout ),
	.combout(\Mux7~0_combout ));
// synopsys translate_off
// defparam \Mux7~0 .extended_lut = "off";
// defparam \Mux7~0 .lut_mask = 64'h00030C0F55575D5F;
// defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[29]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[29]));
// synopsys translate_off
// defparam \rs2[29]~I .ddio_mode = "none";
// defparam \rs2[29]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[29]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[29]~I .dqs_out_mode = "none";
// defparam \rs2[29]~I .inclk_input = "normal";
// defparam \rs2[29]~I .input_async_reset = "none";
// defparam \rs2[29]~I .input_power_up = "low";
// defparam \rs2[29]~I .input_register_mode = "none";
// defparam \rs2[29]~I .input_sync_reset = "none";
// defparam \rs2[29]~I .oe_async_reset = "none";
// defparam \rs2[29]~I .oe_power_up = "low";
// defparam \rs2[29]~I .oe_register_mode = "none";
// defparam \rs2[29]~I .oe_sync_reset = "none";
// defparam \rs2[29]~I .operation_mode = "input";
// defparam \rs2[29]~I .output_async_reset = "none";
// defparam \rs2[29]~I .output_power_up = "low";
// defparam \rs2[29]~I .output_register_mode = "none";
// defparam \rs2[29]~I .output_sync_reset = "none";
// defparam \rs2[29]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N30
stratixii_lcell_comb_1000_00001D1D00FF1DFF_81_2 \Mux6~0 (
	.dataa(\rs2[13]~combout ),
	.datab(\Mux11~0_combout ),
	.datac(\rs2[5]~combout ),
	.datad(\Mux1~1_combout ),
	.datae(\Mux11~1_combout ),
	.dataf(\rs2[29]~combout ),
	.combout(\Mux6~0_combout ));
// synopsys translate_off
// defparam \Mux6~0 .extended_lut = "off";
// defparam \Mux6~0 .lut_mask = 64'h00001D1D00FF1DFF;
// defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
stratixii_lcell_comb_1000_0303000F5757555F_81_2 \Mux5~0 (
	.dataa(\rs2[30]~combout ),
	.datab(\rs2[6]~combout ),
	.datac(\Mux11~1_combout ),
	.datad(\rs2[14]~combout ),
	.datae(\Mux11~0_combout ),
	.dataf(\Mux1~1_combout ),
	.combout(\Mux5~0_combout ));
// synopsys translate_off
// defparam \Mux5~0 .extended_lut = "off";
// defparam \Mux5~0 .lut_mask = 64'h0303000F5757555F;
// defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2[31]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[31]));
// synopsys translate_off
// defparam \rs2[31]~I .ddio_mode = "none";
// defparam \rs2[31]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[31]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[31]~I .dqs_out_mode = "none";
// defparam \rs2[31]~I .inclk_input = "normal";
// defparam \rs2[31]~I .input_async_reset = "none";
// defparam \rs2[31]~I .input_power_up = "low";
// defparam \rs2[31]~I .input_register_mode = "none";
// defparam \rs2[31]~I .input_sync_reset = "none";
// defparam \rs2[31]~I .oe_async_reset = "none";
// defparam \rs2[31]~I .oe_power_up = "low";
// defparam \rs2[31]~I .oe_register_mode = "none";
// defparam \rs2[31]~I .oe_sync_reset = "none";
// defparam \rs2[31]~I .operation_mode = "input";
// defparam \rs2[31]~I .output_async_reset = "none";
// defparam \rs2[31]~I .output_power_up = "low";
// defparam \rs2[31]~I .output_register_mode = "none";
// defparam \rs2[31]~I .output_sync_reset = "none";
// defparam \rs2[31]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
stratixii_lcell_comb_1000_000F444F111F555F_81_2 \Mux4~0 (
	.dataa(\Mux11~1_combout ),
	.datab(\Mux11~0_combout ),
	.datac(\rs2[31]~combout ),
	.datad(\Mux1~1_combout ),
	.datae(\rs2[7]~combout ),
	.dataf(\rs2[15]~combout ),
	.combout(\Mux4~0_combout ));
// synopsys translate_off
// defparam \Mux4~0 .extended_lut = "off";
// defparam \Mux4~0 .lut_mask = 64'h000F444F111F555F;
// defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N16
stratixii_lcell_comb_1000_DDDDDDDD00440044_53_2 \Mux0~0 (
	.dataa(\dmem_addr[1]~combout ),
	.datab(\cu_storetype[0]~combout ),
	.datad(\dmem_addr[0]~combout ),
	.dataf(\cu_storetype[1]~combout ),
	.combout(\Mux0~0_combout ));
// synopsys translate_off
// defparam \Mux0~0 .extended_lut = "off";
// defparam \Mux0~0 .lut_mask = 64'hDDDDDDDD00440044;
// defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M4K_X32_Y8
stratixii_ram_block \ram|auto_generated|ram_block1a16 (
	.portawe(\cu_store~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\ALT_INV_clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mux4~0_combout ,\Mux5~0_combout ,\Mux6~0_combout ,\Mux7~0_combout ,\Mux8~0_combout ,\Mux9~0_combout ,\Mux10~0_combout ,
\Mux11~2_combout ,\Mux12~0_combout ,\Mux13~0_combout ,\Mux14~0_combout ,\Mux15~0_combout ,\Mux16~0_combout ,\Mux17~0_combout ,\Mux18~0_combout ,\Mux19~0_combout }),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\dmem_addr[9]~combout ,\dmem_addr[8]~combout ,\dmem_addr[7]~combout ,\dmem_addr[6]~combout ,\dmem_addr[5]~combout ,\dmem_addr[4]~combout ,\dmem_addr[3]~combout ,\dmem_addr[2]~combout }),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mux0~0_combout ,\Mux1~0_combout }),
	.portbdatain(72'b000000000000000000000000000000000000000000000000000000000000000000000000),
	.portbaddr(16'b0000000000000000),
	.portbbyteenamasks(16'b1111111111111111),
	.modesel(45'b000000111100000000000000000000000000000000001),
	.portadataout(\ram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
// defparam \ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
// defparam \ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
// defparam \ram|auto_generated|ram_block1a16 .init_file = "dmemory.mif";
// defparam \ram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
// defparam \ram|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:ram|altsyncram_3ov:auto_generated|ALTSYNCRAM";
// defparam \ram|auto_generated|ram_block1a16 .operation_mode = "single_port";
// defparam \ram|auto_generated|ram_block1a16 .port_a_address_width = 8;
// defparam \ram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 2;
// defparam \ram|auto_generated|ram_block1a16 .port_a_byte_size = 8;
// defparam \ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
// defparam \ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
// defparam \ram|auto_generated|ram_block1a16 .port_a_data_width = 16;
// defparam \ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
// defparam \ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
// defparam \ram|auto_generated|ram_block1a16 .port_a_last_address = 255;
// defparam \ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
// defparam \ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
// defparam \ram|auto_generated|ram_block1a16 .port_b_address_width = 8;
// defparam \ram|auto_generated|ram_block1a16 .port_b_data_width = 16;
// defparam \ram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
// defparam \ram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// defparam \ram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE720012005300B000000010;
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[10]));
// synopsys translate_off
// defparam \dmem_addr[10]~I .ddio_mode = "none";
// defparam \dmem_addr[10]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[10]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[10]~I .dqs_out_mode = "none";
// defparam \dmem_addr[10]~I .inclk_input = "normal";
// defparam \dmem_addr[10]~I .input_async_reset = "none";
// defparam \dmem_addr[10]~I .input_power_up = "low";
// defparam \dmem_addr[10]~I .input_register_mode = "none";
// defparam \dmem_addr[10]~I .input_sync_reset = "none";
// defparam \dmem_addr[10]~I .oe_async_reset = "none";
// defparam \dmem_addr[10]~I .oe_power_up = "low";
// defparam \dmem_addr[10]~I .oe_register_mode = "none";
// defparam \dmem_addr[10]~I .oe_sync_reset = "none";
// defparam \dmem_addr[10]~I .operation_mode = "input";
// defparam \dmem_addr[10]~I .output_async_reset = "none";
// defparam \dmem_addr[10]~I .output_power_up = "low";
// defparam \dmem_addr[10]~I .output_register_mode = "none";
// defparam \dmem_addr[10]~I .output_sync_reset = "none";
// defparam \dmem_addr[10]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[11]));
// synopsys translate_off
// defparam \dmem_addr[11]~I .ddio_mode = "none";
// defparam \dmem_addr[11]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[11]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[11]~I .dqs_out_mode = "none";
// defparam \dmem_addr[11]~I .inclk_input = "normal";
// defparam \dmem_addr[11]~I .input_async_reset = "none";
// defparam \dmem_addr[11]~I .input_power_up = "low";
// defparam \dmem_addr[11]~I .input_register_mode = "none";
// defparam \dmem_addr[11]~I .input_sync_reset = "none";
// defparam \dmem_addr[11]~I .oe_async_reset = "none";
// defparam \dmem_addr[11]~I .oe_power_up = "low";
// defparam \dmem_addr[11]~I .oe_register_mode = "none";
// defparam \dmem_addr[11]~I .oe_sync_reset = "none";
// defparam \dmem_addr[11]~I .operation_mode = "input";
// defparam \dmem_addr[11]~I .output_async_reset = "none";
// defparam \dmem_addr[11]~I .output_power_up = "low";
// defparam \dmem_addr[11]~I .output_register_mode = "none";
// defparam \dmem_addr[11]~I .output_sync_reset = "none";
// defparam \dmem_addr[11]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[12]));
// synopsys translate_off
// defparam \dmem_addr[12]~I .ddio_mode = "none";
// defparam \dmem_addr[12]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[12]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[12]~I .dqs_out_mode = "none";
// defparam \dmem_addr[12]~I .inclk_input = "normal";
// defparam \dmem_addr[12]~I .input_async_reset = "none";
// defparam \dmem_addr[12]~I .input_power_up = "low";
// defparam \dmem_addr[12]~I .input_register_mode = "none";
// defparam \dmem_addr[12]~I .input_sync_reset = "none";
// defparam \dmem_addr[12]~I .oe_async_reset = "none";
// defparam \dmem_addr[12]~I .oe_power_up = "low";
// defparam \dmem_addr[12]~I .oe_register_mode = "none";
// defparam \dmem_addr[12]~I .oe_sync_reset = "none";
// defparam \dmem_addr[12]~I .operation_mode = "input";
// defparam \dmem_addr[12]~I .output_async_reset = "none";
// defparam \dmem_addr[12]~I .output_power_up = "low";
// defparam \dmem_addr[12]~I .output_register_mode = "none";
// defparam \dmem_addr[12]~I .output_sync_reset = "none";
// defparam \dmem_addr[12]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[13]));
// synopsys translate_off
// defparam \dmem_addr[13]~I .ddio_mode = "none";
// defparam \dmem_addr[13]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[13]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[13]~I .dqs_out_mode = "none";
// defparam \dmem_addr[13]~I .inclk_input = "normal";
// defparam \dmem_addr[13]~I .input_async_reset = "none";
// defparam \dmem_addr[13]~I .input_power_up = "low";
// defparam \dmem_addr[13]~I .input_register_mode = "none";
// defparam \dmem_addr[13]~I .input_sync_reset = "none";
// defparam \dmem_addr[13]~I .oe_async_reset = "none";
// defparam \dmem_addr[13]~I .oe_power_up = "low";
// defparam \dmem_addr[13]~I .oe_register_mode = "none";
// defparam \dmem_addr[13]~I .oe_sync_reset = "none";
// defparam \dmem_addr[13]~I .operation_mode = "input";
// defparam \dmem_addr[13]~I .output_async_reset = "none";
// defparam \dmem_addr[13]~I .output_power_up = "low";
// defparam \dmem_addr[13]~I .output_register_mode = "none";
// defparam \dmem_addr[13]~I .output_sync_reset = "none";
// defparam \dmem_addr[13]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[14]));
// synopsys translate_off
// defparam \dmem_addr[14]~I .ddio_mode = "none";
// defparam \dmem_addr[14]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[14]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[14]~I .dqs_out_mode = "none";
// defparam \dmem_addr[14]~I .inclk_input = "normal";
// defparam \dmem_addr[14]~I .input_async_reset = "none";
// defparam \dmem_addr[14]~I .input_power_up = "low";
// defparam \dmem_addr[14]~I .input_register_mode = "none";
// defparam \dmem_addr[14]~I .input_sync_reset = "none";
// defparam \dmem_addr[14]~I .oe_async_reset = "none";
// defparam \dmem_addr[14]~I .oe_power_up = "low";
// defparam \dmem_addr[14]~I .oe_register_mode = "none";
// defparam \dmem_addr[14]~I .oe_sync_reset = "none";
// defparam \dmem_addr[14]~I .operation_mode = "input";
// defparam \dmem_addr[14]~I .output_async_reset = "none";
// defparam \dmem_addr[14]~I .output_power_up = "low";
// defparam \dmem_addr[14]~I .output_register_mode = "none";
// defparam \dmem_addr[14]~I .output_sync_reset = "none";
// defparam \dmem_addr[14]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[15]));
// synopsys translate_off
// defparam \dmem_addr[15]~I .ddio_mode = "none";
// defparam \dmem_addr[15]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[15]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[15]~I .dqs_out_mode = "none";
// defparam \dmem_addr[15]~I .inclk_input = "normal";
// defparam \dmem_addr[15]~I .input_async_reset = "none";
// defparam \dmem_addr[15]~I .input_power_up = "low";
// defparam \dmem_addr[15]~I .input_register_mode = "none";
// defparam \dmem_addr[15]~I .input_sync_reset = "none";
// defparam \dmem_addr[15]~I .oe_async_reset = "none";
// defparam \dmem_addr[15]~I .oe_power_up = "low";
// defparam \dmem_addr[15]~I .oe_register_mode = "none";
// defparam \dmem_addr[15]~I .oe_sync_reset = "none";
// defparam \dmem_addr[15]~I .operation_mode = "input";
// defparam \dmem_addr[15]~I .output_async_reset = "none";
// defparam \dmem_addr[15]~I .output_power_up = "low";
// defparam \dmem_addr[15]~I .output_register_mode = "none";
// defparam \dmem_addr[15]~I .output_sync_reset = "none";
// defparam \dmem_addr[15]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[16]));
// synopsys translate_off
// defparam \dmem_addr[16]~I .ddio_mode = "none";
// defparam \dmem_addr[16]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[16]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[16]~I .dqs_out_mode = "none";
// defparam \dmem_addr[16]~I .inclk_input = "normal";
// defparam \dmem_addr[16]~I .input_async_reset = "none";
// defparam \dmem_addr[16]~I .input_power_up = "low";
// defparam \dmem_addr[16]~I .input_register_mode = "none";
// defparam \dmem_addr[16]~I .input_sync_reset = "none";
// defparam \dmem_addr[16]~I .oe_async_reset = "none";
// defparam \dmem_addr[16]~I .oe_power_up = "low";
// defparam \dmem_addr[16]~I .oe_register_mode = "none";
// defparam \dmem_addr[16]~I .oe_sync_reset = "none";
// defparam \dmem_addr[16]~I .operation_mode = "input";
// defparam \dmem_addr[16]~I .output_async_reset = "none";
// defparam \dmem_addr[16]~I .output_power_up = "low";
// defparam \dmem_addr[16]~I .output_register_mode = "none";
// defparam \dmem_addr[16]~I .output_sync_reset = "none";
// defparam \dmem_addr[16]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[17]));
// synopsys translate_off
// defparam \dmem_addr[17]~I .ddio_mode = "none";
// defparam \dmem_addr[17]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[17]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[17]~I .dqs_out_mode = "none";
// defparam \dmem_addr[17]~I .inclk_input = "normal";
// defparam \dmem_addr[17]~I .input_async_reset = "none";
// defparam \dmem_addr[17]~I .input_power_up = "low";
// defparam \dmem_addr[17]~I .input_register_mode = "none";
// defparam \dmem_addr[17]~I .input_sync_reset = "none";
// defparam \dmem_addr[17]~I .oe_async_reset = "none";
// defparam \dmem_addr[17]~I .oe_power_up = "low";
// defparam \dmem_addr[17]~I .oe_register_mode = "none";
// defparam \dmem_addr[17]~I .oe_sync_reset = "none";
// defparam \dmem_addr[17]~I .operation_mode = "input";
// defparam \dmem_addr[17]~I .output_async_reset = "none";
// defparam \dmem_addr[17]~I .output_power_up = "low";
// defparam \dmem_addr[17]~I .output_register_mode = "none";
// defparam \dmem_addr[17]~I .output_sync_reset = "none";
// defparam \dmem_addr[17]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[18]));
// synopsys translate_off
// defparam \dmem_addr[18]~I .ddio_mode = "none";
// defparam \dmem_addr[18]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[18]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[18]~I .dqs_out_mode = "none";
// defparam \dmem_addr[18]~I .inclk_input = "normal";
// defparam \dmem_addr[18]~I .input_async_reset = "none";
// defparam \dmem_addr[18]~I .input_power_up = "low";
// defparam \dmem_addr[18]~I .input_register_mode = "none";
// defparam \dmem_addr[18]~I .input_sync_reset = "none";
// defparam \dmem_addr[18]~I .oe_async_reset = "none";
// defparam \dmem_addr[18]~I .oe_power_up = "low";
// defparam \dmem_addr[18]~I .oe_register_mode = "none";
// defparam \dmem_addr[18]~I .oe_sync_reset = "none";
// defparam \dmem_addr[18]~I .operation_mode = "input";
// defparam \dmem_addr[18]~I .output_async_reset = "none";
// defparam \dmem_addr[18]~I .output_power_up = "low";
// defparam \dmem_addr[18]~I .output_register_mode = "none";
// defparam \dmem_addr[18]~I .output_sync_reset = "none";
// defparam \dmem_addr[18]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[19]));
// synopsys translate_off
// defparam \dmem_addr[19]~I .ddio_mode = "none";
// defparam \dmem_addr[19]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[19]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[19]~I .dqs_out_mode = "none";
// defparam \dmem_addr[19]~I .inclk_input = "normal";
// defparam \dmem_addr[19]~I .input_async_reset = "none";
// defparam \dmem_addr[19]~I .input_power_up = "low";
// defparam \dmem_addr[19]~I .input_register_mode = "none";
// defparam \dmem_addr[19]~I .input_sync_reset = "none";
// defparam \dmem_addr[19]~I .oe_async_reset = "none";
// defparam \dmem_addr[19]~I .oe_power_up = "low";
// defparam \dmem_addr[19]~I .oe_register_mode = "none";
// defparam \dmem_addr[19]~I .oe_sync_reset = "none";
// defparam \dmem_addr[19]~I .operation_mode = "input";
// defparam \dmem_addr[19]~I .output_async_reset = "none";
// defparam \dmem_addr[19]~I .output_power_up = "low";
// defparam \dmem_addr[19]~I .output_register_mode = "none";
// defparam \dmem_addr[19]~I .output_sync_reset = "none";
// defparam \dmem_addr[19]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[20]));
// synopsys translate_off
// defparam \dmem_addr[20]~I .ddio_mode = "none";
// defparam \dmem_addr[20]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[20]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[20]~I .dqs_out_mode = "none";
// defparam \dmem_addr[20]~I .inclk_input = "normal";
// defparam \dmem_addr[20]~I .input_async_reset = "none";
// defparam \dmem_addr[20]~I .input_power_up = "low";
// defparam \dmem_addr[20]~I .input_register_mode = "none";
// defparam \dmem_addr[20]~I .input_sync_reset = "none";
// defparam \dmem_addr[20]~I .oe_async_reset = "none";
// defparam \dmem_addr[20]~I .oe_power_up = "low";
// defparam \dmem_addr[20]~I .oe_register_mode = "none";
// defparam \dmem_addr[20]~I .oe_sync_reset = "none";
// defparam \dmem_addr[20]~I .operation_mode = "input";
// defparam \dmem_addr[20]~I .output_async_reset = "none";
// defparam \dmem_addr[20]~I .output_power_up = "low";
// defparam \dmem_addr[20]~I .output_register_mode = "none";
// defparam \dmem_addr[20]~I .output_sync_reset = "none";
// defparam \dmem_addr[20]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[21]));
// synopsys translate_off
// defparam \dmem_addr[21]~I .ddio_mode = "none";
// defparam \dmem_addr[21]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[21]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[21]~I .dqs_out_mode = "none";
// defparam \dmem_addr[21]~I .inclk_input = "normal";
// defparam \dmem_addr[21]~I .input_async_reset = "none";
// defparam \dmem_addr[21]~I .input_power_up = "low";
// defparam \dmem_addr[21]~I .input_register_mode = "none";
// defparam \dmem_addr[21]~I .input_sync_reset = "none";
// defparam \dmem_addr[21]~I .oe_async_reset = "none";
// defparam \dmem_addr[21]~I .oe_power_up = "low";
// defparam \dmem_addr[21]~I .oe_register_mode = "none";
// defparam \dmem_addr[21]~I .oe_sync_reset = "none";
// defparam \dmem_addr[21]~I .operation_mode = "input";
// defparam \dmem_addr[21]~I .output_async_reset = "none";
// defparam \dmem_addr[21]~I .output_power_up = "low";
// defparam \dmem_addr[21]~I .output_register_mode = "none";
// defparam \dmem_addr[21]~I .output_sync_reset = "none";
// defparam \dmem_addr[21]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[22]));
// synopsys translate_off
// defparam \dmem_addr[22]~I .ddio_mode = "none";
// defparam \dmem_addr[22]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[22]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[22]~I .dqs_out_mode = "none";
// defparam \dmem_addr[22]~I .inclk_input = "normal";
// defparam \dmem_addr[22]~I .input_async_reset = "none";
// defparam \dmem_addr[22]~I .input_power_up = "low";
// defparam \dmem_addr[22]~I .input_register_mode = "none";
// defparam \dmem_addr[22]~I .input_sync_reset = "none";
// defparam \dmem_addr[22]~I .oe_async_reset = "none";
// defparam \dmem_addr[22]~I .oe_power_up = "low";
// defparam \dmem_addr[22]~I .oe_register_mode = "none";
// defparam \dmem_addr[22]~I .oe_sync_reset = "none";
// defparam \dmem_addr[22]~I .operation_mode = "input";
// defparam \dmem_addr[22]~I .output_async_reset = "none";
// defparam \dmem_addr[22]~I .output_power_up = "low";
// defparam \dmem_addr[22]~I .output_register_mode = "none";
// defparam \dmem_addr[22]~I .output_sync_reset = "none";
// defparam \dmem_addr[22]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[23]));
// synopsys translate_off
// defparam \dmem_addr[23]~I .ddio_mode = "none";
// defparam \dmem_addr[23]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[23]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[23]~I .dqs_out_mode = "none";
// defparam \dmem_addr[23]~I .inclk_input = "normal";
// defparam \dmem_addr[23]~I .input_async_reset = "none";
// defparam \dmem_addr[23]~I .input_power_up = "low";
// defparam \dmem_addr[23]~I .input_register_mode = "none";
// defparam \dmem_addr[23]~I .input_sync_reset = "none";
// defparam \dmem_addr[23]~I .oe_async_reset = "none";
// defparam \dmem_addr[23]~I .oe_power_up = "low";
// defparam \dmem_addr[23]~I .oe_register_mode = "none";
// defparam \dmem_addr[23]~I .oe_sync_reset = "none";
// defparam \dmem_addr[23]~I .operation_mode = "input";
// defparam \dmem_addr[23]~I .output_async_reset = "none";
// defparam \dmem_addr[23]~I .output_power_up = "low";
// defparam \dmem_addr[23]~I .output_register_mode = "none";
// defparam \dmem_addr[23]~I .output_sync_reset = "none";
// defparam \dmem_addr[23]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[24]));
// synopsys translate_off
// defparam \dmem_addr[24]~I .ddio_mode = "none";
// defparam \dmem_addr[24]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[24]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[24]~I .dqs_out_mode = "none";
// defparam \dmem_addr[24]~I .inclk_input = "normal";
// defparam \dmem_addr[24]~I .input_async_reset = "none";
// defparam \dmem_addr[24]~I .input_power_up = "low";
// defparam \dmem_addr[24]~I .input_register_mode = "none";
// defparam \dmem_addr[24]~I .input_sync_reset = "none";
// defparam \dmem_addr[24]~I .oe_async_reset = "none";
// defparam \dmem_addr[24]~I .oe_power_up = "low";
// defparam \dmem_addr[24]~I .oe_register_mode = "none";
// defparam \dmem_addr[24]~I .oe_sync_reset = "none";
// defparam \dmem_addr[24]~I .operation_mode = "input";
// defparam \dmem_addr[24]~I .output_async_reset = "none";
// defparam \dmem_addr[24]~I .output_power_up = "low";
// defparam \dmem_addr[24]~I .output_register_mode = "none";
// defparam \dmem_addr[24]~I .output_sync_reset = "none";
// defparam \dmem_addr[24]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[25]));
// synopsys translate_off
// defparam \dmem_addr[25]~I .ddio_mode = "none";
// defparam \dmem_addr[25]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[25]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[25]~I .dqs_out_mode = "none";
// defparam \dmem_addr[25]~I .inclk_input = "normal";
// defparam \dmem_addr[25]~I .input_async_reset = "none";
// defparam \dmem_addr[25]~I .input_power_up = "low";
// defparam \dmem_addr[25]~I .input_register_mode = "none";
// defparam \dmem_addr[25]~I .input_sync_reset = "none";
// defparam \dmem_addr[25]~I .oe_async_reset = "none";
// defparam \dmem_addr[25]~I .oe_power_up = "low";
// defparam \dmem_addr[25]~I .oe_register_mode = "none";
// defparam \dmem_addr[25]~I .oe_sync_reset = "none";
// defparam \dmem_addr[25]~I .operation_mode = "input";
// defparam \dmem_addr[25]~I .output_async_reset = "none";
// defparam \dmem_addr[25]~I .output_power_up = "low";
// defparam \dmem_addr[25]~I .output_register_mode = "none";
// defparam \dmem_addr[25]~I .output_sync_reset = "none";
// defparam \dmem_addr[25]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[26]));
// synopsys translate_off
// defparam \dmem_addr[26]~I .ddio_mode = "none";
// defparam \dmem_addr[26]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[26]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[26]~I .dqs_out_mode = "none";
// defparam \dmem_addr[26]~I .inclk_input = "normal";
// defparam \dmem_addr[26]~I .input_async_reset = "none";
// defparam \dmem_addr[26]~I .input_power_up = "low";
// defparam \dmem_addr[26]~I .input_register_mode = "none";
// defparam \dmem_addr[26]~I .input_sync_reset = "none";
// defparam \dmem_addr[26]~I .oe_async_reset = "none";
// defparam \dmem_addr[26]~I .oe_power_up = "low";
// defparam \dmem_addr[26]~I .oe_register_mode = "none";
// defparam \dmem_addr[26]~I .oe_sync_reset = "none";
// defparam \dmem_addr[26]~I .operation_mode = "input";
// defparam \dmem_addr[26]~I .output_async_reset = "none";
// defparam \dmem_addr[26]~I .output_power_up = "low";
// defparam \dmem_addr[26]~I .output_register_mode = "none";
// defparam \dmem_addr[26]~I .output_sync_reset = "none";
// defparam \dmem_addr[26]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[27]));
// synopsys translate_off
// defparam \dmem_addr[27]~I .ddio_mode = "none";
// defparam \dmem_addr[27]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[27]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[27]~I .dqs_out_mode = "none";
// defparam \dmem_addr[27]~I .inclk_input = "normal";
// defparam \dmem_addr[27]~I .input_async_reset = "none";
// defparam \dmem_addr[27]~I .input_power_up = "low";
// defparam \dmem_addr[27]~I .input_register_mode = "none";
// defparam \dmem_addr[27]~I .input_sync_reset = "none";
// defparam \dmem_addr[27]~I .oe_async_reset = "none";
// defparam \dmem_addr[27]~I .oe_power_up = "low";
// defparam \dmem_addr[27]~I .oe_register_mode = "none";
// defparam \dmem_addr[27]~I .oe_sync_reset = "none";
// defparam \dmem_addr[27]~I .operation_mode = "input";
// defparam \dmem_addr[27]~I .output_async_reset = "none";
// defparam \dmem_addr[27]~I .output_power_up = "low";
// defparam \dmem_addr[27]~I .output_register_mode = "none";
// defparam \dmem_addr[27]~I .output_sync_reset = "none";
// defparam \dmem_addr[27]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[28]));
// synopsys translate_off
// defparam \dmem_addr[28]~I .ddio_mode = "none";
// defparam \dmem_addr[28]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[28]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[28]~I .dqs_out_mode = "none";
// defparam \dmem_addr[28]~I .inclk_input = "normal";
// defparam \dmem_addr[28]~I .input_async_reset = "none";
// defparam \dmem_addr[28]~I .input_power_up = "low";
// defparam \dmem_addr[28]~I .input_register_mode = "none";
// defparam \dmem_addr[28]~I .input_sync_reset = "none";
// defparam \dmem_addr[28]~I .oe_async_reset = "none";
// defparam \dmem_addr[28]~I .oe_power_up = "low";
// defparam \dmem_addr[28]~I .oe_register_mode = "none";
// defparam \dmem_addr[28]~I .oe_sync_reset = "none";
// defparam \dmem_addr[28]~I .operation_mode = "input";
// defparam \dmem_addr[28]~I .output_async_reset = "none";
// defparam \dmem_addr[28]~I .output_power_up = "low";
// defparam \dmem_addr[28]~I .output_register_mode = "none";
// defparam \dmem_addr[28]~I .output_sync_reset = "none";
// defparam \dmem_addr[28]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[29]));
// synopsys translate_off
// defparam \dmem_addr[29]~I .ddio_mode = "none";
// defparam \dmem_addr[29]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[29]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[29]~I .dqs_out_mode = "none";
// defparam \dmem_addr[29]~I .inclk_input = "normal";
// defparam \dmem_addr[29]~I .input_async_reset = "none";
// defparam \dmem_addr[29]~I .input_power_up = "low";
// defparam \dmem_addr[29]~I .input_register_mode = "none";
// defparam \dmem_addr[29]~I .input_sync_reset = "none";
// defparam \dmem_addr[29]~I .oe_async_reset = "none";
// defparam \dmem_addr[29]~I .oe_power_up = "low";
// defparam \dmem_addr[29]~I .oe_register_mode = "none";
// defparam \dmem_addr[29]~I .oe_sync_reset = "none";
// defparam \dmem_addr[29]~I .operation_mode = "input";
// defparam \dmem_addr[29]~I .output_async_reset = "none";
// defparam \dmem_addr[29]~I .output_power_up = "low";
// defparam \dmem_addr[29]~I .output_register_mode = "none";
// defparam \dmem_addr[29]~I .output_sync_reset = "none";
// defparam \dmem_addr[29]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[30]));
// synopsys translate_off
// defparam \dmem_addr[30]~I .ddio_mode = "none";
// defparam \dmem_addr[30]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[30]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[30]~I .dqs_out_mode = "none";
// defparam \dmem_addr[30]~I .inclk_input = "normal";
// defparam \dmem_addr[30]~I .input_async_reset = "none";
// defparam \dmem_addr[30]~I .input_power_up = "low";
// defparam \dmem_addr[30]~I .input_register_mode = "none";
// defparam \dmem_addr[30]~I .input_sync_reset = "none";
// defparam \dmem_addr[30]~I .oe_async_reset = "none";
// defparam \dmem_addr[30]~I .oe_power_up = "low";
// defparam \dmem_addr[30]~I .oe_register_mode = "none";
// defparam \dmem_addr[30]~I .oe_sync_reset = "none";
// defparam \dmem_addr[30]~I .operation_mode = "input";
// defparam \dmem_addr[30]~I .output_async_reset = "none";
// defparam \dmem_addr[30]~I .output_power_up = "low";
// defparam \dmem_addr[30]~I .output_register_mode = "none";
// defparam \dmem_addr[30]~I .output_sync_reset = "none";
// defparam \dmem_addr[30]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \dmem_addr[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_addr[31]));
// synopsys translate_off
// defparam \dmem_addr[31]~I .ddio_mode = "none";
// defparam \dmem_addr[31]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_addr[31]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_addr[31]~I .dqs_out_mode = "none";
// defparam \dmem_addr[31]~I .inclk_input = "normal";
// defparam \dmem_addr[31]~I .input_async_reset = "none";
// defparam \dmem_addr[31]~I .input_power_up = "low";
// defparam \dmem_addr[31]~I .input_register_mode = "none";
// defparam \dmem_addr[31]~I .input_sync_reset = "none";
// defparam \dmem_addr[31]~I .oe_async_reset = "none";
// defparam \dmem_addr[31]~I .oe_power_up = "low";
// defparam \dmem_addr[31]~I .oe_register_mode = "none";
// defparam \dmem_addr[31]~I .oe_sync_reset = "none";
// defparam \dmem_addr[31]~I .operation_mode = "input";
// defparam \dmem_addr[31]~I .output_async_reset = "none";
// defparam \dmem_addr[31]~I .output_power_up = "low";
// defparam \dmem_addr[31]~I .output_register_mode = "none";
// defparam \dmem_addr[31]~I .output_sync_reset = "none";
// defparam \dmem_addr[31]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_addr[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_addr[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[0]~I (
	.datain(\ram|auto_generated|q_a[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[0]));
// synopsys translate_off
// defparam \dmem_out[0]~I .ddio_mode = "none";
// defparam \dmem_out[0]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[0]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[0]~I .dqs_out_mode = "none";
// defparam \dmem_out[0]~I .inclk_input = "normal";
// defparam \dmem_out[0]~I .input_async_reset = "none";
// defparam \dmem_out[0]~I .input_power_up = "low";
// defparam \dmem_out[0]~I .input_register_mode = "none";
// defparam \dmem_out[0]~I .input_sync_reset = "none";
// defparam \dmem_out[0]~I .oe_async_reset = "none";
// defparam \dmem_out[0]~I .oe_power_up = "low";
// defparam \dmem_out[0]~I .oe_register_mode = "none";
// defparam \dmem_out[0]~I .oe_sync_reset = "none";
// defparam \dmem_out[0]~I .operation_mode = "output";
// defparam \dmem_out[0]~I .output_async_reset = "none";
// defparam \dmem_out[0]~I .output_power_up = "low";
// defparam \dmem_out[0]~I .output_register_mode = "none";
// defparam \dmem_out[0]~I .output_sync_reset = "none";
// defparam \dmem_out[0]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[1]~I (
	.datain(\ram|auto_generated|q_a[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[1]));
// synopsys translate_off
// defparam \dmem_out[1]~I .ddio_mode = "none";
// defparam \dmem_out[1]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[1]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[1]~I .dqs_out_mode = "none";
// defparam \dmem_out[1]~I .inclk_input = "normal";
// defparam \dmem_out[1]~I .input_async_reset = "none";
// defparam \dmem_out[1]~I .input_power_up = "low";
// defparam \dmem_out[1]~I .input_register_mode = "none";
// defparam \dmem_out[1]~I .input_sync_reset = "none";
// defparam \dmem_out[1]~I .oe_async_reset = "none";
// defparam \dmem_out[1]~I .oe_power_up = "low";
// defparam \dmem_out[1]~I .oe_register_mode = "none";
// defparam \dmem_out[1]~I .oe_sync_reset = "none";
// defparam \dmem_out[1]~I .operation_mode = "output";
// defparam \dmem_out[1]~I .output_async_reset = "none";
// defparam \dmem_out[1]~I .output_power_up = "low";
// defparam \dmem_out[1]~I .output_register_mode = "none";
// defparam \dmem_out[1]~I .output_sync_reset = "none";
// defparam \dmem_out[1]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[2]~I (
	.datain(\ram|auto_generated|q_a[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[2]));
// synopsys translate_off
// defparam \dmem_out[2]~I .ddio_mode = "none";
// defparam \dmem_out[2]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[2]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[2]~I .dqs_out_mode = "none";
// defparam \dmem_out[2]~I .inclk_input = "normal";
// defparam \dmem_out[2]~I .input_async_reset = "none";
// defparam \dmem_out[2]~I .input_power_up = "low";
// defparam \dmem_out[2]~I .input_register_mode = "none";
// defparam \dmem_out[2]~I .input_sync_reset = "none";
// defparam \dmem_out[2]~I .oe_async_reset = "none";
// defparam \dmem_out[2]~I .oe_power_up = "low";
// defparam \dmem_out[2]~I .oe_register_mode = "none";
// defparam \dmem_out[2]~I .oe_sync_reset = "none";
// defparam \dmem_out[2]~I .operation_mode = "output";
// defparam \dmem_out[2]~I .output_async_reset = "none";
// defparam \dmem_out[2]~I .output_power_up = "low";
// defparam \dmem_out[2]~I .output_register_mode = "none";
// defparam \dmem_out[2]~I .output_sync_reset = "none";
// defparam \dmem_out[2]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[3]~I (
	.datain(\ram|auto_generated|q_a[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[3]));
// synopsys translate_off
// defparam \dmem_out[3]~I .ddio_mode = "none";
// defparam \dmem_out[3]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[3]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[3]~I .dqs_out_mode = "none";
// defparam \dmem_out[3]~I .inclk_input = "normal";
// defparam \dmem_out[3]~I .input_async_reset = "none";
// defparam \dmem_out[3]~I .input_power_up = "low";
// defparam \dmem_out[3]~I .input_register_mode = "none";
// defparam \dmem_out[3]~I .input_sync_reset = "none";
// defparam \dmem_out[3]~I .oe_async_reset = "none";
// defparam \dmem_out[3]~I .oe_power_up = "low";
// defparam \dmem_out[3]~I .oe_register_mode = "none";
// defparam \dmem_out[3]~I .oe_sync_reset = "none";
// defparam \dmem_out[3]~I .operation_mode = "output";
// defparam \dmem_out[3]~I .output_async_reset = "none";
// defparam \dmem_out[3]~I .output_power_up = "low";
// defparam \dmem_out[3]~I .output_register_mode = "none";
// defparam \dmem_out[3]~I .output_sync_reset = "none";
// defparam \dmem_out[3]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[4]~I (
	.datain(\ram|auto_generated|q_a[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[4]));
// synopsys translate_off
// defparam \dmem_out[4]~I .ddio_mode = "none";
// defparam \dmem_out[4]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[4]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[4]~I .dqs_out_mode = "none";
// defparam \dmem_out[4]~I .inclk_input = "normal";
// defparam \dmem_out[4]~I .input_async_reset = "none";
// defparam \dmem_out[4]~I .input_power_up = "low";
// defparam \dmem_out[4]~I .input_register_mode = "none";
// defparam \dmem_out[4]~I .input_sync_reset = "none";
// defparam \dmem_out[4]~I .oe_async_reset = "none";
// defparam \dmem_out[4]~I .oe_power_up = "low";
// defparam \dmem_out[4]~I .oe_register_mode = "none";
// defparam \dmem_out[4]~I .oe_sync_reset = "none";
// defparam \dmem_out[4]~I .operation_mode = "output";
// defparam \dmem_out[4]~I .output_async_reset = "none";
// defparam \dmem_out[4]~I .output_power_up = "low";
// defparam \dmem_out[4]~I .output_register_mode = "none";
// defparam \dmem_out[4]~I .output_sync_reset = "none";
// defparam \dmem_out[4]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[5]~I (
	.datain(\ram|auto_generated|q_a[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[5]));
// synopsys translate_off
// defparam \dmem_out[5]~I .ddio_mode = "none";
// defparam \dmem_out[5]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[5]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[5]~I .dqs_out_mode = "none";
// defparam \dmem_out[5]~I .inclk_input = "normal";
// defparam \dmem_out[5]~I .input_async_reset = "none";
// defparam \dmem_out[5]~I .input_power_up = "low";
// defparam \dmem_out[5]~I .input_register_mode = "none";
// defparam \dmem_out[5]~I .input_sync_reset = "none";
// defparam \dmem_out[5]~I .oe_async_reset = "none";
// defparam \dmem_out[5]~I .oe_power_up = "low";
// defparam \dmem_out[5]~I .oe_register_mode = "none";
// defparam \dmem_out[5]~I .oe_sync_reset = "none";
// defparam \dmem_out[5]~I .operation_mode = "output";
// defparam \dmem_out[5]~I .output_async_reset = "none";
// defparam \dmem_out[5]~I .output_power_up = "low";
// defparam \dmem_out[5]~I .output_register_mode = "none";
// defparam \dmem_out[5]~I .output_sync_reset = "none";
// defparam \dmem_out[5]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[6]~I (
	.datain(\ram|auto_generated|q_a[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[6]));
// synopsys translate_off
// defparam \dmem_out[6]~I .ddio_mode = "none";
// defparam \dmem_out[6]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[6]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[6]~I .dqs_out_mode = "none";
// defparam \dmem_out[6]~I .inclk_input = "normal";
// defparam \dmem_out[6]~I .input_async_reset = "none";
// defparam \dmem_out[6]~I .input_power_up = "low";
// defparam \dmem_out[6]~I .input_register_mode = "none";
// defparam \dmem_out[6]~I .input_sync_reset = "none";
// defparam \dmem_out[6]~I .oe_async_reset = "none";
// defparam \dmem_out[6]~I .oe_power_up = "low";
// defparam \dmem_out[6]~I .oe_register_mode = "none";
// defparam \dmem_out[6]~I .oe_sync_reset = "none";
// defparam \dmem_out[6]~I .operation_mode = "output";
// defparam \dmem_out[6]~I .output_async_reset = "none";
// defparam \dmem_out[6]~I .output_power_up = "low";
// defparam \dmem_out[6]~I .output_register_mode = "none";
// defparam \dmem_out[6]~I .output_sync_reset = "none";
// defparam \dmem_out[6]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[7]~I (
	.datain(\ram|auto_generated|q_a[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[7]));
// synopsys translate_off
// defparam \dmem_out[7]~I .ddio_mode = "none";
// defparam \dmem_out[7]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[7]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[7]~I .dqs_out_mode = "none";
// defparam \dmem_out[7]~I .inclk_input = "normal";
// defparam \dmem_out[7]~I .input_async_reset = "none";
// defparam \dmem_out[7]~I .input_power_up = "low";
// defparam \dmem_out[7]~I .input_register_mode = "none";
// defparam \dmem_out[7]~I .input_sync_reset = "none";
// defparam \dmem_out[7]~I .oe_async_reset = "none";
// defparam \dmem_out[7]~I .oe_power_up = "low";
// defparam \dmem_out[7]~I .oe_register_mode = "none";
// defparam \dmem_out[7]~I .oe_sync_reset = "none";
// defparam \dmem_out[7]~I .operation_mode = "output";
// defparam \dmem_out[7]~I .output_async_reset = "none";
// defparam \dmem_out[7]~I .output_power_up = "low";
// defparam \dmem_out[7]~I .output_register_mode = "none";
// defparam \dmem_out[7]~I .output_sync_reset = "none";
// defparam \dmem_out[7]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[8]~I (
	.datain(\ram|auto_generated|q_a[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[8]));
// synopsys translate_off
// defparam \dmem_out[8]~I .ddio_mode = "none";
// defparam \dmem_out[8]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[8]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[8]~I .dqs_out_mode = "none";
// defparam \dmem_out[8]~I .inclk_input = "normal";
// defparam \dmem_out[8]~I .input_async_reset = "none";
// defparam \dmem_out[8]~I .input_power_up = "low";
// defparam \dmem_out[8]~I .input_register_mode = "none";
// defparam \dmem_out[8]~I .input_sync_reset = "none";
// defparam \dmem_out[8]~I .oe_async_reset = "none";
// defparam \dmem_out[8]~I .oe_power_up = "low";
// defparam \dmem_out[8]~I .oe_register_mode = "none";
// defparam \dmem_out[8]~I .oe_sync_reset = "none";
// defparam \dmem_out[8]~I .operation_mode = "output";
// defparam \dmem_out[8]~I .output_async_reset = "none";
// defparam \dmem_out[8]~I .output_power_up = "low";
// defparam \dmem_out[8]~I .output_register_mode = "none";
// defparam \dmem_out[8]~I .output_sync_reset = "none";
// defparam \dmem_out[8]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[9]~I (
	.datain(\ram|auto_generated|q_a[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[9]));
// synopsys translate_off
// defparam \dmem_out[9]~I .ddio_mode = "none";
// defparam \dmem_out[9]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[9]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[9]~I .dqs_out_mode = "none";
// defparam \dmem_out[9]~I .inclk_input = "normal";
// defparam \dmem_out[9]~I .input_async_reset = "none";
// defparam \dmem_out[9]~I .input_power_up = "low";
// defparam \dmem_out[9]~I .input_register_mode = "none";
// defparam \dmem_out[9]~I .input_sync_reset = "none";
// defparam \dmem_out[9]~I .oe_async_reset = "none";
// defparam \dmem_out[9]~I .oe_power_up = "low";
// defparam \dmem_out[9]~I .oe_register_mode = "none";
// defparam \dmem_out[9]~I .oe_sync_reset = "none";
// defparam \dmem_out[9]~I .operation_mode = "output";
// defparam \dmem_out[9]~I .output_async_reset = "none";
// defparam \dmem_out[9]~I .output_power_up = "low";
// defparam \dmem_out[9]~I .output_register_mode = "none";
// defparam \dmem_out[9]~I .output_sync_reset = "none";
// defparam \dmem_out[9]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[10]~I (
	.datain(\ram|auto_generated|q_a[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[10]));
// synopsys translate_off
// defparam \dmem_out[10]~I .ddio_mode = "none";
// defparam \dmem_out[10]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[10]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[10]~I .dqs_out_mode = "none";
// defparam \dmem_out[10]~I .inclk_input = "normal";
// defparam \dmem_out[10]~I .input_async_reset = "none";
// defparam \dmem_out[10]~I .input_power_up = "low";
// defparam \dmem_out[10]~I .input_register_mode = "none";
// defparam \dmem_out[10]~I .input_sync_reset = "none";
// defparam \dmem_out[10]~I .oe_async_reset = "none";
// defparam \dmem_out[10]~I .oe_power_up = "low";
// defparam \dmem_out[10]~I .oe_register_mode = "none";
// defparam \dmem_out[10]~I .oe_sync_reset = "none";
// defparam \dmem_out[10]~I .operation_mode = "output";
// defparam \dmem_out[10]~I .output_async_reset = "none";
// defparam \dmem_out[10]~I .output_power_up = "low";
// defparam \dmem_out[10]~I .output_register_mode = "none";
// defparam \dmem_out[10]~I .output_sync_reset = "none";
// defparam \dmem_out[10]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[11]~I (
	.datain(\ram|auto_generated|q_a[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[11]));
// synopsys translate_off
// defparam \dmem_out[11]~I .ddio_mode = "none";
// defparam \dmem_out[11]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[11]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[11]~I .dqs_out_mode = "none";
// defparam \dmem_out[11]~I .inclk_input = "normal";
// defparam \dmem_out[11]~I .input_async_reset = "none";
// defparam \dmem_out[11]~I .input_power_up = "low";
// defparam \dmem_out[11]~I .input_register_mode = "none";
// defparam \dmem_out[11]~I .input_sync_reset = "none";
// defparam \dmem_out[11]~I .oe_async_reset = "none";
// defparam \dmem_out[11]~I .oe_power_up = "low";
// defparam \dmem_out[11]~I .oe_register_mode = "none";
// defparam \dmem_out[11]~I .oe_sync_reset = "none";
// defparam \dmem_out[11]~I .operation_mode = "output";
// defparam \dmem_out[11]~I .output_async_reset = "none";
// defparam \dmem_out[11]~I .output_power_up = "low";
// defparam \dmem_out[11]~I .output_register_mode = "none";
// defparam \dmem_out[11]~I .output_sync_reset = "none";
// defparam \dmem_out[11]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[12]~I (
	.datain(\ram|auto_generated|q_a[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[12]));
// synopsys translate_off
// defparam \dmem_out[12]~I .ddio_mode = "none";
// defparam \dmem_out[12]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[12]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[12]~I .dqs_out_mode = "none";
// defparam \dmem_out[12]~I .inclk_input = "normal";
// defparam \dmem_out[12]~I .input_async_reset = "none";
// defparam \dmem_out[12]~I .input_power_up = "low";
// defparam \dmem_out[12]~I .input_register_mode = "none";
// defparam \dmem_out[12]~I .input_sync_reset = "none";
// defparam \dmem_out[12]~I .oe_async_reset = "none";
// defparam \dmem_out[12]~I .oe_power_up = "low";
// defparam \dmem_out[12]~I .oe_register_mode = "none";
// defparam \dmem_out[12]~I .oe_sync_reset = "none";
// defparam \dmem_out[12]~I .operation_mode = "output";
// defparam \dmem_out[12]~I .output_async_reset = "none";
// defparam \dmem_out[12]~I .output_power_up = "low";
// defparam \dmem_out[12]~I .output_register_mode = "none";
// defparam \dmem_out[12]~I .output_sync_reset = "none";
// defparam \dmem_out[12]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[13]~I (
	.datain(\ram|auto_generated|q_a[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[13]));
// synopsys translate_off
// defparam \dmem_out[13]~I .ddio_mode = "none";
// defparam \dmem_out[13]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[13]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[13]~I .dqs_out_mode = "none";
// defparam \dmem_out[13]~I .inclk_input = "normal";
// defparam \dmem_out[13]~I .input_async_reset = "none";
// defparam \dmem_out[13]~I .input_power_up = "low";
// defparam \dmem_out[13]~I .input_register_mode = "none";
// defparam \dmem_out[13]~I .input_sync_reset = "none";
// defparam \dmem_out[13]~I .oe_async_reset = "none";
// defparam \dmem_out[13]~I .oe_power_up = "low";
// defparam \dmem_out[13]~I .oe_register_mode = "none";
// defparam \dmem_out[13]~I .oe_sync_reset = "none";
// defparam \dmem_out[13]~I .operation_mode = "output";
// defparam \dmem_out[13]~I .output_async_reset = "none";
// defparam \dmem_out[13]~I .output_power_up = "low";
// defparam \dmem_out[13]~I .output_register_mode = "none";
// defparam \dmem_out[13]~I .output_sync_reset = "none";
// defparam \dmem_out[13]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[14]~I (
	.datain(\ram|auto_generated|q_a[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[14]));
// synopsys translate_off
// defparam \dmem_out[14]~I .ddio_mode = "none";
// defparam \dmem_out[14]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[14]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[14]~I .dqs_out_mode = "none";
// defparam \dmem_out[14]~I .inclk_input = "normal";
// defparam \dmem_out[14]~I .input_async_reset = "none";
// defparam \dmem_out[14]~I .input_power_up = "low";
// defparam \dmem_out[14]~I .input_register_mode = "none";
// defparam \dmem_out[14]~I .input_sync_reset = "none";
// defparam \dmem_out[14]~I .oe_async_reset = "none";
// defparam \dmem_out[14]~I .oe_power_up = "low";
// defparam \dmem_out[14]~I .oe_register_mode = "none";
// defparam \dmem_out[14]~I .oe_sync_reset = "none";
// defparam \dmem_out[14]~I .operation_mode = "output";
// defparam \dmem_out[14]~I .output_async_reset = "none";
// defparam \dmem_out[14]~I .output_power_up = "low";
// defparam \dmem_out[14]~I .output_register_mode = "none";
// defparam \dmem_out[14]~I .output_sync_reset = "none";
// defparam \dmem_out[14]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[15]~I (
	.datain(\ram|auto_generated|q_a[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[15]));
// synopsys translate_off
// defparam \dmem_out[15]~I .ddio_mode = "none";
// defparam \dmem_out[15]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[15]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[15]~I .dqs_out_mode = "none";
// defparam \dmem_out[15]~I .inclk_input = "normal";
// defparam \dmem_out[15]~I .input_async_reset = "none";
// defparam \dmem_out[15]~I .input_power_up = "low";
// defparam \dmem_out[15]~I .input_register_mode = "none";
// defparam \dmem_out[15]~I .input_sync_reset = "none";
// defparam \dmem_out[15]~I .oe_async_reset = "none";
// defparam \dmem_out[15]~I .oe_power_up = "low";
// defparam \dmem_out[15]~I .oe_register_mode = "none";
// defparam \dmem_out[15]~I .oe_sync_reset = "none";
// defparam \dmem_out[15]~I .operation_mode = "output";
// defparam \dmem_out[15]~I .output_async_reset = "none";
// defparam \dmem_out[15]~I .output_power_up = "low";
// defparam \dmem_out[15]~I .output_register_mode = "none";
// defparam \dmem_out[15]~I .output_sync_reset = "none";
// defparam \dmem_out[15]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[16]~I (
	.datain(\ram|auto_generated|q_a[16] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[16]));
// synopsys translate_off
// defparam \dmem_out[16]~I .ddio_mode = "none";
// defparam \dmem_out[16]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[16]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[16]~I .dqs_out_mode = "none";
// defparam \dmem_out[16]~I .inclk_input = "normal";
// defparam \dmem_out[16]~I .input_async_reset = "none";
// defparam \dmem_out[16]~I .input_power_up = "low";
// defparam \dmem_out[16]~I .input_register_mode = "none";
// defparam \dmem_out[16]~I .input_sync_reset = "none";
// defparam \dmem_out[16]~I .oe_async_reset = "none";
// defparam \dmem_out[16]~I .oe_power_up = "low";
// defparam \dmem_out[16]~I .oe_register_mode = "none";
// defparam \dmem_out[16]~I .oe_sync_reset = "none";
// defparam \dmem_out[16]~I .operation_mode = "output";
// defparam \dmem_out[16]~I .output_async_reset = "none";
// defparam \dmem_out[16]~I .output_power_up = "low";
// defparam \dmem_out[16]~I .output_register_mode = "none";
// defparam \dmem_out[16]~I .output_sync_reset = "none";
// defparam \dmem_out[16]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[17]~I (
	.datain(\ram|auto_generated|q_a[17] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[17]));
// synopsys translate_off
// defparam \dmem_out[17]~I .ddio_mode = "none";
// defparam \dmem_out[17]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[17]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[17]~I .dqs_out_mode = "none";
// defparam \dmem_out[17]~I .inclk_input = "normal";
// defparam \dmem_out[17]~I .input_async_reset = "none";
// defparam \dmem_out[17]~I .input_power_up = "low";
// defparam \dmem_out[17]~I .input_register_mode = "none";
// defparam \dmem_out[17]~I .input_sync_reset = "none";
// defparam \dmem_out[17]~I .oe_async_reset = "none";
// defparam \dmem_out[17]~I .oe_power_up = "low";
// defparam \dmem_out[17]~I .oe_register_mode = "none";
// defparam \dmem_out[17]~I .oe_sync_reset = "none";
// defparam \dmem_out[17]~I .operation_mode = "output";
// defparam \dmem_out[17]~I .output_async_reset = "none";
// defparam \dmem_out[17]~I .output_power_up = "low";
// defparam \dmem_out[17]~I .output_register_mode = "none";
// defparam \dmem_out[17]~I .output_sync_reset = "none";
// defparam \dmem_out[17]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[18]~I (
	.datain(\ram|auto_generated|q_a[18] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[18]));
// synopsys translate_off
// defparam \dmem_out[18]~I .ddio_mode = "none";
// defparam \dmem_out[18]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[18]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[18]~I .dqs_out_mode = "none";
// defparam \dmem_out[18]~I .inclk_input = "normal";
// defparam \dmem_out[18]~I .input_async_reset = "none";
// defparam \dmem_out[18]~I .input_power_up = "low";
// defparam \dmem_out[18]~I .input_register_mode = "none";
// defparam \dmem_out[18]~I .input_sync_reset = "none";
// defparam \dmem_out[18]~I .oe_async_reset = "none";
// defparam \dmem_out[18]~I .oe_power_up = "low";
// defparam \dmem_out[18]~I .oe_register_mode = "none";
// defparam \dmem_out[18]~I .oe_sync_reset = "none";
// defparam \dmem_out[18]~I .operation_mode = "output";
// defparam \dmem_out[18]~I .output_async_reset = "none";
// defparam \dmem_out[18]~I .output_power_up = "low";
// defparam \dmem_out[18]~I .output_register_mode = "none";
// defparam \dmem_out[18]~I .output_sync_reset = "none";
// defparam \dmem_out[18]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[19]~I (
	.datain(\ram|auto_generated|q_a[19] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[19]));
// synopsys translate_off
// defparam \dmem_out[19]~I .ddio_mode = "none";
// defparam \dmem_out[19]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[19]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[19]~I .dqs_out_mode = "none";
// defparam \dmem_out[19]~I .inclk_input = "normal";
// defparam \dmem_out[19]~I .input_async_reset = "none";
// defparam \dmem_out[19]~I .input_power_up = "low";
// defparam \dmem_out[19]~I .input_register_mode = "none";
// defparam \dmem_out[19]~I .input_sync_reset = "none";
// defparam \dmem_out[19]~I .oe_async_reset = "none";
// defparam \dmem_out[19]~I .oe_power_up = "low";
// defparam \dmem_out[19]~I .oe_register_mode = "none";
// defparam \dmem_out[19]~I .oe_sync_reset = "none";
// defparam \dmem_out[19]~I .operation_mode = "output";
// defparam \dmem_out[19]~I .output_async_reset = "none";
// defparam \dmem_out[19]~I .output_power_up = "low";
// defparam \dmem_out[19]~I .output_register_mode = "none";
// defparam \dmem_out[19]~I .output_sync_reset = "none";
// defparam \dmem_out[19]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[20]~I (
	.datain(\ram|auto_generated|q_a[20] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[20]));
// synopsys translate_off
// defparam \dmem_out[20]~I .ddio_mode = "none";
// defparam \dmem_out[20]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[20]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[20]~I .dqs_out_mode = "none";
// defparam \dmem_out[20]~I .inclk_input = "normal";
// defparam \dmem_out[20]~I .input_async_reset = "none";
// defparam \dmem_out[20]~I .input_power_up = "low";
// defparam \dmem_out[20]~I .input_register_mode = "none";
// defparam \dmem_out[20]~I .input_sync_reset = "none";
// defparam \dmem_out[20]~I .oe_async_reset = "none";
// defparam \dmem_out[20]~I .oe_power_up = "low";
// defparam \dmem_out[20]~I .oe_register_mode = "none";
// defparam \dmem_out[20]~I .oe_sync_reset = "none";
// defparam \dmem_out[20]~I .operation_mode = "output";
// defparam \dmem_out[20]~I .output_async_reset = "none";
// defparam \dmem_out[20]~I .output_power_up = "low";
// defparam \dmem_out[20]~I .output_register_mode = "none";
// defparam \dmem_out[20]~I .output_sync_reset = "none";
// defparam \dmem_out[20]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[21]~I (
	.datain(\ram|auto_generated|q_a[21] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[21]));
// synopsys translate_off
// defparam \dmem_out[21]~I .ddio_mode = "none";
// defparam \dmem_out[21]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[21]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[21]~I .dqs_out_mode = "none";
// defparam \dmem_out[21]~I .inclk_input = "normal";
// defparam \dmem_out[21]~I .input_async_reset = "none";
// defparam \dmem_out[21]~I .input_power_up = "low";
// defparam \dmem_out[21]~I .input_register_mode = "none";
// defparam \dmem_out[21]~I .input_sync_reset = "none";
// defparam \dmem_out[21]~I .oe_async_reset = "none";
// defparam \dmem_out[21]~I .oe_power_up = "low";
// defparam \dmem_out[21]~I .oe_register_mode = "none";
// defparam \dmem_out[21]~I .oe_sync_reset = "none";
// defparam \dmem_out[21]~I .operation_mode = "output";
// defparam \dmem_out[21]~I .output_async_reset = "none";
// defparam \dmem_out[21]~I .output_power_up = "low";
// defparam \dmem_out[21]~I .output_register_mode = "none";
// defparam \dmem_out[21]~I .output_sync_reset = "none";
// defparam \dmem_out[21]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[22]~I (
	.datain(\ram|auto_generated|q_a[22] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[22]));
// synopsys translate_off
// defparam \dmem_out[22]~I .ddio_mode = "none";
// defparam \dmem_out[22]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[22]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[22]~I .dqs_out_mode = "none";
// defparam \dmem_out[22]~I .inclk_input = "normal";
// defparam \dmem_out[22]~I .input_async_reset = "none";
// defparam \dmem_out[22]~I .input_power_up = "low";
// defparam \dmem_out[22]~I .input_register_mode = "none";
// defparam \dmem_out[22]~I .input_sync_reset = "none";
// defparam \dmem_out[22]~I .oe_async_reset = "none";
// defparam \dmem_out[22]~I .oe_power_up = "low";
// defparam \dmem_out[22]~I .oe_register_mode = "none";
// defparam \dmem_out[22]~I .oe_sync_reset = "none";
// defparam \dmem_out[22]~I .operation_mode = "output";
// defparam \dmem_out[22]~I .output_async_reset = "none";
// defparam \dmem_out[22]~I .output_power_up = "low";
// defparam \dmem_out[22]~I .output_register_mode = "none";
// defparam \dmem_out[22]~I .output_sync_reset = "none";
// defparam \dmem_out[22]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[23]~I (
	.datain(\ram|auto_generated|q_a[23] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[23]));
// synopsys translate_off
// defparam \dmem_out[23]~I .ddio_mode = "none";
// defparam \dmem_out[23]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[23]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[23]~I .dqs_out_mode = "none";
// defparam \dmem_out[23]~I .inclk_input = "normal";
// defparam \dmem_out[23]~I .input_async_reset = "none";
// defparam \dmem_out[23]~I .input_power_up = "low";
// defparam \dmem_out[23]~I .input_register_mode = "none";
// defparam \dmem_out[23]~I .input_sync_reset = "none";
// defparam \dmem_out[23]~I .oe_async_reset = "none";
// defparam \dmem_out[23]~I .oe_power_up = "low";
// defparam \dmem_out[23]~I .oe_register_mode = "none";
// defparam \dmem_out[23]~I .oe_sync_reset = "none";
// defparam \dmem_out[23]~I .operation_mode = "output";
// defparam \dmem_out[23]~I .output_async_reset = "none";
// defparam \dmem_out[23]~I .output_power_up = "low";
// defparam \dmem_out[23]~I .output_register_mode = "none";
// defparam \dmem_out[23]~I .output_sync_reset = "none";
// defparam \dmem_out[23]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[24]~I (
	.datain(\ram|auto_generated|q_a[24] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[24]));
// synopsys translate_off
// defparam \dmem_out[24]~I .ddio_mode = "none";
// defparam \dmem_out[24]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[24]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[24]~I .dqs_out_mode = "none";
// defparam \dmem_out[24]~I .inclk_input = "normal";
// defparam \dmem_out[24]~I .input_async_reset = "none";
// defparam \dmem_out[24]~I .input_power_up = "low";
// defparam \dmem_out[24]~I .input_register_mode = "none";
// defparam \dmem_out[24]~I .input_sync_reset = "none";
// defparam \dmem_out[24]~I .oe_async_reset = "none";
// defparam \dmem_out[24]~I .oe_power_up = "low";
// defparam \dmem_out[24]~I .oe_register_mode = "none";
// defparam \dmem_out[24]~I .oe_sync_reset = "none";
// defparam \dmem_out[24]~I .operation_mode = "output";
// defparam \dmem_out[24]~I .output_async_reset = "none";
// defparam \dmem_out[24]~I .output_power_up = "low";
// defparam \dmem_out[24]~I .output_register_mode = "none";
// defparam \dmem_out[24]~I .output_sync_reset = "none";
// defparam \dmem_out[24]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[25]~I (
	.datain(\ram|auto_generated|q_a[25] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[25]));
// synopsys translate_off
// defparam \dmem_out[25]~I .ddio_mode = "none";
// defparam \dmem_out[25]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[25]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[25]~I .dqs_out_mode = "none";
// defparam \dmem_out[25]~I .inclk_input = "normal";
// defparam \dmem_out[25]~I .input_async_reset = "none";
// defparam \dmem_out[25]~I .input_power_up = "low";
// defparam \dmem_out[25]~I .input_register_mode = "none";
// defparam \dmem_out[25]~I .input_sync_reset = "none";
// defparam \dmem_out[25]~I .oe_async_reset = "none";
// defparam \dmem_out[25]~I .oe_power_up = "low";
// defparam \dmem_out[25]~I .oe_register_mode = "none";
// defparam \dmem_out[25]~I .oe_sync_reset = "none";
// defparam \dmem_out[25]~I .operation_mode = "output";
// defparam \dmem_out[25]~I .output_async_reset = "none";
// defparam \dmem_out[25]~I .output_power_up = "low";
// defparam \dmem_out[25]~I .output_register_mode = "none";
// defparam \dmem_out[25]~I .output_sync_reset = "none";
// defparam \dmem_out[25]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \dmem_out[26]~I (
	.datain(\ram|auto_generated|q_a[26] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[26]));
// synopsys translate_off
// defparam \dmem_out[26]~I .ddio_mode = "none";
// defparam \dmem_out[26]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[26]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[26]~I .dqs_out_mode = "none";
// defparam \dmem_out[26]~I .inclk_input = "normal";
// defparam \dmem_out[26]~I .input_async_reset = "none";
// defparam \dmem_out[26]~I .input_power_up = "low";
// defparam \dmem_out[26]~I .input_register_mode = "none";
// defparam \dmem_out[26]~I .input_sync_reset = "none";
// defparam \dmem_out[26]~I .oe_async_reset = "none";
// defparam \dmem_out[26]~I .oe_power_up = "low";
// defparam \dmem_out[26]~I .oe_register_mode = "none";
// defparam \dmem_out[26]~I .oe_sync_reset = "none";
// defparam \dmem_out[26]~I .operation_mode = "output";
// defparam \dmem_out[26]~I .output_async_reset = "none";
// defparam \dmem_out[26]~I .output_power_up = "low";
// defparam \dmem_out[26]~I .output_register_mode = "none";
// defparam \dmem_out[26]~I .output_sync_reset = "none";
// defparam \dmem_out[26]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[27]~I (
	.datain(\ram|auto_generated|q_a[27] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[27]));
// synopsys translate_off
// defparam \dmem_out[27]~I .ddio_mode = "none";
// defparam \dmem_out[27]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[27]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[27]~I .dqs_out_mode = "none";
// defparam \dmem_out[27]~I .inclk_input = "normal";
// defparam \dmem_out[27]~I .input_async_reset = "none";
// defparam \dmem_out[27]~I .input_power_up = "low";
// defparam \dmem_out[27]~I .input_register_mode = "none";
// defparam \dmem_out[27]~I .input_sync_reset = "none";
// defparam \dmem_out[27]~I .oe_async_reset = "none";
// defparam \dmem_out[27]~I .oe_power_up = "low";
// defparam \dmem_out[27]~I .oe_register_mode = "none";
// defparam \dmem_out[27]~I .oe_sync_reset = "none";
// defparam \dmem_out[27]~I .operation_mode = "output";
// defparam \dmem_out[27]~I .output_async_reset = "none";
// defparam \dmem_out[27]~I .output_power_up = "low";
// defparam \dmem_out[27]~I .output_register_mode = "none";
// defparam \dmem_out[27]~I .output_sync_reset = "none";
// defparam \dmem_out[27]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[28]~I (
	.datain(\ram|auto_generated|q_a[28] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[28]));
// synopsys translate_off
// defparam \dmem_out[28]~I .ddio_mode = "none";
// defparam \dmem_out[28]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[28]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[28]~I .dqs_out_mode = "none";
// defparam \dmem_out[28]~I .inclk_input = "normal";
// defparam \dmem_out[28]~I .input_async_reset = "none";
// defparam \dmem_out[28]~I .input_power_up = "low";
// defparam \dmem_out[28]~I .input_register_mode = "none";
// defparam \dmem_out[28]~I .input_sync_reset = "none";
// defparam \dmem_out[28]~I .oe_async_reset = "none";
// defparam \dmem_out[28]~I .oe_power_up = "low";
// defparam \dmem_out[28]~I .oe_register_mode = "none";
// defparam \dmem_out[28]~I .oe_sync_reset = "none";
// defparam \dmem_out[28]~I .operation_mode = "output";
// defparam \dmem_out[28]~I .output_async_reset = "none";
// defparam \dmem_out[28]~I .output_power_up = "low";
// defparam \dmem_out[28]~I .output_register_mode = "none";
// defparam \dmem_out[28]~I .output_sync_reset = "none";
// defparam \dmem_out[28]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[29]~I (
	.datain(\ram|auto_generated|q_a[29] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[29]));
// synopsys translate_off
// defparam \dmem_out[29]~I .ddio_mode = "none";
// defparam \dmem_out[29]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[29]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[29]~I .dqs_out_mode = "none";
// defparam \dmem_out[29]~I .inclk_input = "normal";
// defparam \dmem_out[29]~I .input_async_reset = "none";
// defparam \dmem_out[29]~I .input_power_up = "low";
// defparam \dmem_out[29]~I .input_register_mode = "none";
// defparam \dmem_out[29]~I .input_sync_reset = "none";
// defparam \dmem_out[29]~I .oe_async_reset = "none";
// defparam \dmem_out[29]~I .oe_power_up = "low";
// defparam \dmem_out[29]~I .oe_register_mode = "none";
// defparam \dmem_out[29]~I .oe_sync_reset = "none";
// defparam \dmem_out[29]~I .operation_mode = "output";
// defparam \dmem_out[29]~I .output_async_reset = "none";
// defparam \dmem_out[29]~I .output_power_up = "low";
// defparam \dmem_out[29]~I .output_register_mode = "none";
// defparam \dmem_out[29]~I .output_sync_reset = "none";
// defparam \dmem_out[29]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[30]~I (
	.datain(\ram|auto_generated|q_a[30] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[30]));
// synopsys translate_off
// defparam \dmem_out[30]~I .ddio_mode = "none";
// defparam \dmem_out[30]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[30]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[30]~I .dqs_out_mode = "none";
// defparam \dmem_out[30]~I .inclk_input = "normal";
// defparam \dmem_out[30]~I .input_async_reset = "none";
// defparam \dmem_out[30]~I .input_power_up = "low";
// defparam \dmem_out[30]~I .input_register_mode = "none";
// defparam \dmem_out[30]~I .input_sync_reset = "none";
// defparam \dmem_out[30]~I .oe_async_reset = "none";
// defparam \dmem_out[30]~I .oe_power_up = "low";
// defparam \dmem_out[30]~I .oe_register_mode = "none";
// defparam \dmem_out[30]~I .oe_sync_reset = "none";
// defparam \dmem_out[30]~I .operation_mode = "output";
// defparam \dmem_out[30]~I .output_async_reset = "none";
// defparam \dmem_out[30]~I .output_power_up = "low";
// defparam \dmem_out[30]~I .output_register_mode = "none";
// defparam \dmem_out[30]~I .output_sync_reset = "none";
// defparam \dmem_out[30]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \dmem_out[31]~I (
	.datain(\ram|auto_generated|q_a[31] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(dmem_out[31]));
// synopsys translate_off
// defparam \dmem_out[31]~I .ddio_mode = "none";
// defparam \dmem_out[31]~I .ddioinclk_input = "negated_inclk";
// defparam \dmem_out[31]~I .dqs_delay_buffer_mode = "none";
// defparam \dmem_out[31]~I .dqs_out_mode = "none";
// defparam \dmem_out[31]~I .inclk_input = "normal";
// defparam \dmem_out[31]~I .input_async_reset = "none";
// defparam \dmem_out[31]~I .input_power_up = "low";
// defparam \dmem_out[31]~I .input_register_mode = "none";
// defparam \dmem_out[31]~I .input_sync_reset = "none";
// defparam \dmem_out[31]~I .oe_async_reset = "none";
// defparam \dmem_out[31]~I .oe_power_up = "low";
// defparam \dmem_out[31]~I .oe_register_mode = "none";
// defparam \dmem_out[31]~I .oe_sync_reset = "none";
// defparam \dmem_out[31]~I .operation_mode = "output";
// defparam \dmem_out[31]~I .output_async_reset = "none";
// defparam \dmem_out[31]~I .output_power_up = "low";
// defparam \dmem_out[31]~I .output_register_mode = "none";
// defparam \dmem_out[31]~I .output_sync_reset = "none";
// defparam \dmem_out[31]~I .sim_dqs_delay_increment = 0;
// defparam \dmem_out[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \dmem_out[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule

module stratixii_lcell_comb_1000_00000000EAA0EAA0_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (((!datac) # (!datad)))) # (dataa & (!datab & (!datac & !datad))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000008E0E0E0E8_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datac) # ((!datab & datad)))) # (dataa & (!datab & (!datac))) ) ) ) # ( !datae & ( dataf & ( (!datac & ((!dataa) # (!datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000008EE00EE08_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datad) # ((!datab & datac)))) # (dataa & (!datab & ((!datad)))) ) ) ) # ( !datae & ( dataf & ( (!datad & ((!dataa) # (!datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000020FA00FA20_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datad) # ((datab & !datac)))) # (dataa & (((!datac & !datad)))) ) ) ) # ( !datae & ( dataf & ( (!datad & ((!dataa) # (!datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000058A0A0A0F8_81_5 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datac) # ((!datab & datad)))) # (dataa & (((!datac & datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & !datac) ) ) ) # ( datae & ( !dataf & ( (datad & ((!dataa & (!datab & datac)) # (dataa & ((!datac))))) ) ) 
// )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000200F0A0F2A0_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datac) # ((datab & !datad)))) # (dataa & (((!datac & !datad)))) ) ) ) # ( !datae & ( dataf & ( (!datac & ((!dataa) # (!datad))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000508AA00AF08_81_5 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datad) # ((!datab & datac)))) # (dataa & (((datac & !datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & !datad) ) ) ) # ( datae & ( !dataf & ( (datac & ((!dataa & (!datab & datad)) # (dataa & ((!datad))))) ) ) 
// )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00001140CC00DD40_81_5 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (!datab & ((!datad)))) # (dataa & ((!datad) # ((!datab & !datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & !datad) ) ) ) # ( datae & ( !dataf & ( (dataa & ((!datab & (!datac & datad)) # (datab & ((!datad))))) ) 
// ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00001410C0C0D4D0_81_5 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (!datab & (!datac))) # (dataa & ((!datac) # ((!datab & !datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & !datac) ) ) ) # ( datae & ( !dataf & ( (dataa & ((!datab & (datac & !datad)) # (datab & (!datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00001D1D00FF1DFF_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datac))) # (datab & (dataa))) # (datad) ) ) ) # ( !datae & ( dataf & ( datad ) ) ) # ( datae & ( !dataf & ( (!datab & ((datac))) # (datab & (dataa)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000300CF555755DF_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((datad & ((!datab) # (datac)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( ((datab & (datac & datad))) # (dataa) ) ) ) # ( datae & ( !dataf & ( (datad & ((!datab) # (datac))) ) ) ) # ( !datae & ( !dataf & ( (datab & (datac & 
// datad)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00030C0F55575D5F_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((datac & ((!datab) # (datad)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( ((datab & (datac & datad))) # (dataa) ) ) ) # ( datae & ( !dataf & ( (datac & ((!datab) # (datad))) ) ) ) # ( !datae & ( !dataf & ( (datab & (datac & 
// datad)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000F444F000F777F_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (((datac & datad)) # (datab)) # (dataa) ) ) ) # ( !datae & ( dataf & ( (datac & datad) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & ((!datab) # ((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( 
// (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000F444F111F555F_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((datac & datad)) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & datad)))) # (dataa & (((datac & datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & ((!datab) # 
// ((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000F555F03035757_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((datab & datac)) # (dataa) ) ) ) # ( !datae & ( dataf & ( (datab & datac) ) ) ) # ( datae & ( !dataf & ( ((datac & datad)) # (dataa) ) ) ) # ( !datae & ( !dataf & ( (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00EA00EA00A000A0_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datac & datad)) ) ) # ( !dataf & ( (datad & ((!dataa) # ((!datab & !datac)))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00EE00EE00800080_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datab & (!datac & datad))) ) ) # ( !dataf & ( (datad & ((!dataa) # (!datab))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00FA00FA00800080_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datab & (!datac & datad))) ) ) # ( !dataf & ( (datad & ((!dataa) # (!datac))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0303000F5757555F_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((datac & datad)) # (dataa) ) ) ) # ( !datae & ( dataf & ( ((datab & datac)) # (dataa) ) ) ) # ( datae & ( !dataf & ( (datac & datad) ) ) ) # ( !datae & ( !dataf & ( (datab & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_03035703030357FF_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (((datab & datac)) # (datad)) # (dataa) ) ) ) # ( !datae & ( dataf & ( (datab & datac) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & ((!datad) # ((datab & datac)))) ) ) ) # ( !datae & ( !dataf & ( 
// (datab & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0E0A0E0A0A000A00_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (datac & !datad)) ) ) # ( !dataf & ( (datac & ((!dataa) # ((!datab & !datad)))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0F0A0F0A08000800_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datab & (datac & !datad))) ) ) # ( !dataf & ( (datac & ((!dataa) # (!datad))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1111111104040404_52_4 (
	dataa, datab, datac, dataf,
	combout);
input dataa, datab, datac, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (dataa & (!datab & datac)) ) ) # ( !dataf & ( (dataa & datab) ) )

wire dataa_combout, datab_combout, datac_combout, dataf_combout, combout;
wire [3:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_CCCCCCCC00000000_28_2 (
	datab, dataf,
	combout);
input datab, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( !datab ) )

wire datab_combout, dataf_combout, combout;
wire [1:0] combout_in;

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {datab_combout, dataf_combout};

bbuf_pu_2x1 combout_inst(
	.bin(combout_in[1:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_CFCFCFCF08080808_52_3 (
	dataa, datab, datac, dataf,
	combout);
input dataa, datab, datac, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datab & datac)) ) ) # ( !dataf & ( (!datab) # (datac) ) )

wire dataa_combout, datab_combout, datac_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_DDDDDDDD00000000_39_2 (
	dataa, datab, dataf,
	combout);
input dataa, datab, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!datab) # (dataa) ) )

wire dataa_combout, datab_combout, dataf_combout, combout;
wire [2:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, dataf_combout};

bbuf_pu_3x1 combout_inst(
	.bin(combout_in[2:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_DDDDDDDD00440044_53_2 (
	dataa, datab, datad, dataf,
	combout);
input dataa, datab, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (dataa & (!datab & datad)) ) ) # ( !dataf & ( (!datab) # (dataa) ) )

wire dataa_combout, datab_combout, datad_combout, dataf_combout, combout;
wire [3:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datad_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_E0E0E0E0E8E8E8E8_52_3 (
	dataa, datab, datac, dataf,
	combout);
input dataa, datab, datac, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & ((!datab) # (!datac))) # (dataa & (!datab & !datac)) ) ) # ( !dataf & ( (!datac & ((!dataa) # (!datab))) ) )

wire dataa_combout, datab_combout, datac_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_FFAAFFAA88008800_53_4 (
	dataa, datab, datad, dataf,
	combout);
input dataa, datab, datad, dataf;
output combout;

// Equation(s):
// combout = ( dataf & ( (!dataa & (!datab & !datad)) ) ) # ( !dataf & ( (!dataa) # (!datad) ) )

wire dataa_combout, datab_combout, datad_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datad_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule
