[
 {
  "InstFile" : "C:/Users/Cetin/Documents/single_port_ram/src/ram_verilog.v",
  "InstLine" : 1,
  "InstName" : "single_port_ram",
  "ModuleFile" : "C:/Users/Cetin/Documents/single_port_ram/src/ram_verilog.v",
  "ModuleLine" : 1,
  "ModuleName" : "single_port_ram"
 }
]