$version Generated by VerilatedVcd $end
$date Tue Mar 28 17:53:23 2017
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 Z clock $end
  $var wire 32 c io_dram_cmd_bits_addr [31:0] $end
  $var wire  1 d io_dram_cmd_bits_isWr $end
  $var wire 32 f io_dram_cmd_bits_streamId [31:0] $end
  $var wire 32 e io_dram_cmd_bits_tag [31:0] $end
  $var wire 32 g io_dram_cmd_bits_wdata_0 [31:0] $end
  $var wire 32 h io_dram_cmd_bits_wdata_1 [31:0] $end
  $var wire 32 q io_dram_cmd_bits_wdata_10 [31:0] $end
  $var wire 32 r io_dram_cmd_bits_wdata_11 [31:0] $end
  $var wire 32 s io_dram_cmd_bits_wdata_12 [31:0] $end
  $var wire 32 t io_dram_cmd_bits_wdata_13 [31:0] $end
  $var wire 32 u io_dram_cmd_bits_wdata_14 [31:0] $end
  $var wire 32 v io_dram_cmd_bits_wdata_15 [31:0] $end
  $var wire 32 i io_dram_cmd_bits_wdata_2 [31:0] $end
  $var wire 32 j io_dram_cmd_bits_wdata_3 [31:0] $end
  $var wire 32 k io_dram_cmd_bits_wdata_4 [31:0] $end
  $var wire 32 l io_dram_cmd_bits_wdata_5 [31:0] $end
  $var wire 32 m io_dram_cmd_bits_wdata_6 [31:0] $end
  $var wire 32 n io_dram_cmd_bits_wdata_7 [31:0] $end
  $var wire 32 o io_dram_cmd_bits_wdata_8 [31:0] $end
  $var wire 32 p io_dram_cmd_bits_wdata_9 [31:0] $end
  $var wire  1 a io_dram_cmd_ready $end
  $var wire  1 b io_dram_cmd_valid $end
  $var wire 32 y io_dram_resp_bits_rdata_0 [31:0] $end
  $var wire 32 z io_dram_resp_bits_rdata_1 [31:0] $end
  $var wire 32 "% io_dram_resp_bits_rdata_10 [31:0] $end
  $var wire 32 "& io_dram_resp_bits_rdata_11 [31:0] $end
  $var wire 32 "' io_dram_resp_bits_rdata_12 [31:0] $end
  $var wire 32 "( io_dram_resp_bits_rdata_13 [31:0] $end
  $var wire 32 ") io_dram_resp_bits_rdata_14 [31:0] $end
  $var wire 32 "* io_dram_resp_bits_rdata_15 [31:0] $end
  $var wire 32 { io_dram_resp_bits_rdata_2 [31:0] $end
  $var wire 32 | io_dram_resp_bits_rdata_3 [31:0] $end
  $var wire 32 } io_dram_resp_bits_rdata_4 [31:0] $end
  $var wire 32 ~ io_dram_resp_bits_rdata_5 [31:0] $end
  $var wire 32 "! io_dram_resp_bits_rdata_6 [31:0] $end
  $var wire 32 "" io_dram_resp_bits_rdata_7 [31:0] $end
  $var wire 32 "# io_dram_resp_bits_rdata_8 [31:0] $end
  $var wire 32 "$ io_dram_resp_bits_rdata_9 [31:0] $end
  $var wire 32 ", io_dram_resp_bits_streamId [31:0] $end
  $var wire 32 "+ io_dram_resp_bits_tag [31:0] $end
  $var wire  1 w io_dram_resp_ready $end
  $var wire  1 x io_dram_resp_valid $end
  $var wire  2 \ io_raddr [1:0] $end
  $var wire 32 ` io_rdata [31:0] $end
  $var wire  2 ^ io_waddr [1:0] $end
  $var wire 32 _ io_wdata [31:0] $end
  $var wire  1 ] io_wen $end
  $var wire  1 [ reset $end
  $scope module v $end
   $var wire  1 Z Fringe_clock $end
   $var wire 32 4 Fringe_io_argIns_0 [31:0] $end
   $var wire 32 5 Fringe_io_argOuts_0_bits [31:0] $end
   $var wire  1 "6 Fringe_io_argOuts_0_ready $end
   $var wire  1 "7 Fringe_io_argOuts_0_valid $end
   $var wire  1 # Fringe_io_done $end
   $var wire 32 6 Fringe_io_dram_cmd_bits_addr [31:0] $end
   $var wire  1 "8 Fringe_io_dram_cmd_bits_isWr $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_streamId [31:0] $end
   $var wire 32 7 Fringe_io_dram_cmd_bits_tag [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_0 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_1 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_10 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_11 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_12 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_13 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_14 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_15 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_2 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_3 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_4 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_5 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_6 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_7 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_8 [31:0] $end
   $var wire 32 "9 Fringe_io_dram_cmd_bits_wdata_9 [31:0] $end
   $var wire  1 a Fringe_io_dram_cmd_ready $end
   $var wire  1 "8 Fringe_io_dram_cmd_valid $end
   $var wire 32 y Fringe_io_dram_resp_bits_rdata_0 [31:0] $end
   $var wire 32 z Fringe_io_dram_resp_bits_rdata_1 [31:0] $end
   $var wire 32 "% Fringe_io_dram_resp_bits_rdata_10 [31:0] $end
   $var wire 32 "& Fringe_io_dram_resp_bits_rdata_11 [31:0] $end
   $var wire 32 "' Fringe_io_dram_resp_bits_rdata_12 [31:0] $end
   $var wire 32 "( Fringe_io_dram_resp_bits_rdata_13 [31:0] $end
   $var wire 32 ") Fringe_io_dram_resp_bits_rdata_14 [31:0] $end
   $var wire 32 "* Fringe_io_dram_resp_bits_rdata_15 [31:0] $end
   $var wire 32 { Fringe_io_dram_resp_bits_rdata_2 [31:0] $end
   $var wire 32 | Fringe_io_dram_resp_bits_rdata_3 [31:0] $end
   $var wire 32 } Fringe_io_dram_resp_bits_rdata_4 [31:0] $end
   $var wire 32 ~ Fringe_io_dram_resp_bits_rdata_5 [31:0] $end
   $var wire 32 "! Fringe_io_dram_resp_bits_rdata_6 [31:0] $end
   $var wire 32 "" Fringe_io_dram_resp_bits_rdata_7 [31:0] $end
   $var wire 32 "# Fringe_io_dram_resp_bits_rdata_8 [31:0] $end
   $var wire 32 "$ Fringe_io_dram_resp_bits_rdata_9 [31:0] $end
   $var wire 32 ", Fringe_io_dram_resp_bits_streamId [31:0] $end
   $var wire 32 "+ Fringe_io_dram_resp_bits_tag [31:0] $end
   $var wire  1 a Fringe_io_dram_resp_ready $end
   $var wire  1 x Fringe_io_dram_resp_valid $end
   $var wire  1 3 Fringe_io_enable $end
   $var wire  2 \ Fringe_io_raddr [1:0] $end
   $var wire 32 "- Fringe_io_rdata [31:0] $end
   $var wire  2 ^ Fringe_io_waddr [1:0] $end
   $var wire 32 _ Fringe_io_wdata [31:0] $end
   $var wire  1 ] Fringe_io_wen $end
   $var wire  1 [ Fringe_reset $end
   $var wire  1 Z accel_clock $end
   $var wire 32 4 accel_io_argIns_0 [31:0] $end
   $var wire 32 5 accel_io_argOuts_0_bits [31:0] $end
   $var wire  1 "5 accel_io_argOuts_0_ready $end
   $var wire  1 . accel_io_argOuts_0_valid $end
   $var wire  1 # accel_io_done $end
   $var wire  1 3 accel_io_enable $end
   $var wire  1 [ accel_reset $end
   $var wire  1 Z clock $end
   $var wire 32 c io_dram_cmd_bits_addr [31:0] $end
   $var wire  1 d io_dram_cmd_bits_isWr $end
   $var wire 32 f io_dram_cmd_bits_streamId [31:0] $end
   $var wire 32 e io_dram_cmd_bits_tag [31:0] $end
   $var wire 32 g io_dram_cmd_bits_wdata_0 [31:0] $end
   $var wire 32 h io_dram_cmd_bits_wdata_1 [31:0] $end
   $var wire 32 q io_dram_cmd_bits_wdata_10 [31:0] $end
   $var wire 32 r io_dram_cmd_bits_wdata_11 [31:0] $end
   $var wire 32 s io_dram_cmd_bits_wdata_12 [31:0] $end
   $var wire 32 t io_dram_cmd_bits_wdata_13 [31:0] $end
   $var wire 32 u io_dram_cmd_bits_wdata_14 [31:0] $end
   $var wire 32 v io_dram_cmd_bits_wdata_15 [31:0] $end
   $var wire 32 i io_dram_cmd_bits_wdata_2 [31:0] $end
   $var wire 32 j io_dram_cmd_bits_wdata_3 [31:0] $end
   $var wire 32 k io_dram_cmd_bits_wdata_4 [31:0] $end
   $var wire 32 l io_dram_cmd_bits_wdata_5 [31:0] $end
   $var wire 32 m io_dram_cmd_bits_wdata_6 [31:0] $end
   $var wire 32 n io_dram_cmd_bits_wdata_7 [31:0] $end
   $var wire 32 o io_dram_cmd_bits_wdata_8 [31:0] $end
   $var wire 32 p io_dram_cmd_bits_wdata_9 [31:0] $end
   $var wire  1 a io_dram_cmd_ready $end
   $var wire  1 b io_dram_cmd_valid $end
   $var wire 32 y io_dram_resp_bits_rdata_0 [31:0] $end
   $var wire 32 z io_dram_resp_bits_rdata_1 [31:0] $end
   $var wire 32 "% io_dram_resp_bits_rdata_10 [31:0] $end
   $var wire 32 "& io_dram_resp_bits_rdata_11 [31:0] $end
   $var wire 32 "' io_dram_resp_bits_rdata_12 [31:0] $end
   $var wire 32 "( io_dram_resp_bits_rdata_13 [31:0] $end
   $var wire 32 ") io_dram_resp_bits_rdata_14 [31:0] $end
   $var wire 32 "* io_dram_resp_bits_rdata_15 [31:0] $end
   $var wire 32 { io_dram_resp_bits_rdata_2 [31:0] $end
   $var wire 32 | io_dram_resp_bits_rdata_3 [31:0] $end
   $var wire 32 } io_dram_resp_bits_rdata_4 [31:0] $end
   $var wire 32 ~ io_dram_resp_bits_rdata_5 [31:0] $end
   $var wire 32 "! io_dram_resp_bits_rdata_6 [31:0] $end
   $var wire 32 "" io_dram_resp_bits_rdata_7 [31:0] $end
   $var wire 32 "# io_dram_resp_bits_rdata_8 [31:0] $end
   $var wire 32 "$ io_dram_resp_bits_rdata_9 [31:0] $end
   $var wire 32 ", io_dram_resp_bits_streamId [31:0] $end
   $var wire 32 "+ io_dram_resp_bits_tag [31:0] $end
   $var wire  1 w io_dram_resp_ready $end
   $var wire  1 x io_dram_resp_valid $end
   $var wire  2 \ io_raddr [1:0] $end
   $var wire 32 ` io_rdata [31:0] $end
   $var wire  2 ^ io_waddr [1:0] $end
   $var wire 32 _ io_wdata [31:0] $end
   $var wire  1 ] io_wen $end
   $var wire  1 [ reset $end
   $scope module Fringe $end
    $var wire  1 Z clock $end
    $var wire  1 Z depulser_clock $end
    $var wire  1 # depulser_io_in $end
    $var wire  1 A depulser_io_out $end
    $var wire  1 "H depulser_io_rst $end
    $var wire  1 [ depulser_reset $end
    $var wire 32 4 io_argIns_0 [31:0] $end
    $var wire 32 5 io_argOuts_0_bits [31:0] $end
    $var wire  1 "6 io_argOuts_0_ready $end
    $var wire  1 "7 io_argOuts_0_valid $end
    $var wire  1 # io_done $end
    $var wire 32 6 io_dram_cmd_bits_addr [31:0] $end
    $var wire  1 "8 io_dram_cmd_bits_isWr $end
    $var wire 32 "9 io_dram_cmd_bits_streamId [31:0] $end
    $var wire 32 7 io_dram_cmd_bits_tag [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_0 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_1 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_10 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_11 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_12 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_13 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_14 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_15 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_2 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_3 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_4 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_5 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_6 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_7 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_8 [31:0] $end
    $var wire 32 "9 io_dram_cmd_bits_wdata_9 [31:0] $end
    $var wire  1 a io_dram_cmd_ready $end
    $var wire  1 "8 io_dram_cmd_valid $end
    $var wire 32 y io_dram_resp_bits_rdata_0 [31:0] $end
    $var wire 32 z io_dram_resp_bits_rdata_1 [31:0] $end
    $var wire 32 "% io_dram_resp_bits_rdata_10 [31:0] $end
    $var wire 32 "& io_dram_resp_bits_rdata_11 [31:0] $end
    $var wire 32 "' io_dram_resp_bits_rdata_12 [31:0] $end
    $var wire 32 "( io_dram_resp_bits_rdata_13 [31:0] $end
    $var wire 32 ") io_dram_resp_bits_rdata_14 [31:0] $end
    $var wire 32 "* io_dram_resp_bits_rdata_15 [31:0] $end
    $var wire 32 { io_dram_resp_bits_rdata_2 [31:0] $end
    $var wire 32 | io_dram_resp_bits_rdata_3 [31:0] $end
    $var wire 32 } io_dram_resp_bits_rdata_4 [31:0] $end
    $var wire 32 ~ io_dram_resp_bits_rdata_5 [31:0] $end
    $var wire 32 "! io_dram_resp_bits_rdata_6 [31:0] $end
    $var wire 32 "" io_dram_resp_bits_rdata_7 [31:0] $end
    $var wire 32 "# io_dram_resp_bits_rdata_8 [31:0] $end
    $var wire 32 "$ io_dram_resp_bits_rdata_9 [31:0] $end
    $var wire 32 ", io_dram_resp_bits_streamId [31:0] $end
    $var wire 32 "+ io_dram_resp_bits_tag [31:0] $end
    $var wire  1 a io_dram_resp_ready $end
    $var wire  1 x io_dram_resp_valid $end
    $var wire  1 3 io_enable $end
    $var wire  2 \ io_raddr [1:0] $end
    $var wire 32 "- io_rdata [31:0] $end
    $var wire  2 ^ io_waddr [1:0] $end
    $var wire 32 _ io_wdata [31:0] $end
    $var wire  1 ] io_wen $end
    $var wire  1 "8 magConfig_scatterGather $end
    $var wire  1 Z mag_clock $end
    $var wire  1 "8 mag_io_config_scatterGather $end
    $var wire 32 6 mag_io_dram_cmd_bits_addr [31:0] $end
    $var wire  1 "8 mag_io_dram_cmd_bits_isWr $end
    $var wire 32 "9 mag_io_dram_cmd_bits_streamId [31:0] $end
    $var wire 32 7 mag_io_dram_cmd_bits_tag [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_0 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_1 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_10 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_11 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_12 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_13 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_14 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_15 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_2 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_3 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_4 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_5 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_6 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_7 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_8 [31:0] $end
    $var wire 32 "9 mag_io_dram_cmd_bits_wdata_9 [31:0] $end
    $var wire  1 a mag_io_dram_cmd_ready $end
    $var wire  1 "8 mag_io_dram_cmd_valid $end
    $var wire 32 y mag_io_dram_resp_bits_rdata_0 [31:0] $end
    $var wire 32 z mag_io_dram_resp_bits_rdata_1 [31:0] $end
    $var wire 32 "% mag_io_dram_resp_bits_rdata_10 [31:0] $end
    $var wire 32 "& mag_io_dram_resp_bits_rdata_11 [31:0] $end
    $var wire 32 "' mag_io_dram_resp_bits_rdata_12 [31:0] $end
    $var wire 32 "( mag_io_dram_resp_bits_rdata_13 [31:0] $end
    $var wire 32 ") mag_io_dram_resp_bits_rdata_14 [31:0] $end
    $var wire 32 "* mag_io_dram_resp_bits_rdata_15 [31:0] $end
    $var wire 32 { mag_io_dram_resp_bits_rdata_2 [31:0] $end
    $var wire 32 | mag_io_dram_resp_bits_rdata_3 [31:0] $end
    $var wire 32 } mag_io_dram_resp_bits_rdata_4 [31:0] $end
    $var wire 32 ~ mag_io_dram_resp_bits_rdata_5 [31:0] $end
    $var wire 32 "! mag_io_dram_resp_bits_rdata_6 [31:0] $end
    $var wire 32 "" mag_io_dram_resp_bits_rdata_7 [31:0] $end
    $var wire 32 "# mag_io_dram_resp_bits_rdata_8 [31:0] $end
    $var wire 32 "$ mag_io_dram_resp_bits_rdata_9 [31:0] $end
    $var wire 32 ", mag_io_dram_resp_bits_streamId [31:0] $end
    $var wire 32 "+ mag_io_dram_resp_bits_tag [31:0] $end
    $var wire  1 "J mag_io_dram_resp_ready $end
    $var wire  1 x mag_io_dram_resp_valid $end
    $var wire  1 [ mag_reset $end
    $var wire  1 Z regs_clock $end
    $var wire 32 ? regs_io_argIns_0 [31:0] $end
    $var wire 32 @ regs_io_argIns_1 [31:0] $end
    $var wire 32 4 regs_io_argIns_2 [31:0] $end
    $var wire 32 B regs_io_argOuts_0_bits [31:0] $end
    $var wire  1 "F regs_io_argOuts_0_ready $end
    $var wire  1 A regs_io_argOuts_0_valid $end
    $var wire 32 5 regs_io_argOuts_1_bits [31:0] $end
    $var wire  1 "G regs_io_argOuts_1_ready $end
    $var wire  1 "7 regs_io_argOuts_1_valid $end
    $var wire  2 \ regs_io_raddr [1:0] $end
    $var wire 32 "- regs_io_rdata [31:0] $end
    $var wire  2 ^ regs_io_waddr [1:0] $end
    $var wire 32 _ regs_io_wdata [31:0] $end
    $var wire  1 ] regs_io_wen $end
    $var wire  1 [ regs_reset $end
    $var wire  1 [ reset $end
    $var wire 32 B status_bits [31:0] $end
    $var wire  1 "I status_ready $end
    $var wire  1 A status_valid $end
    $scope module depulser $end
     $var wire  1 Z clock $end
     $var wire  1 # io_in $end
     $var wire  1 A io_out $end
     $var wire  1 "H io_rst $end
     $var wire  1 Z r_clock $end
     $var wire  1 ( r_io_enable $end
     $var wire  1 ' r_io_in $end
     $var wire  1 "8 r_io_init $end
     $var wire  1 A r_io_out $end
     $var wire  1 [ r_reset $end
     $var wire  1 [ reset $end
     $scope module r $end
      $var wire  1 Z clock $end
      $var wire  1 ) d $end
      $var wire  1 A ff $end
      $var wire  1 ( io_enable $end
      $var wire  1 ' io_in $end
      $var wire  1 "8 io_init $end
      $var wire  1 A io_out $end
      $var wire  1 [ reset $end
     $upscope $end
    $upscope $end
    $scope module mag $end
     $var wire  1 "7 addrFifoConfig_chainRead $end
     $var wire  1 "7 addrFifoConfig_chainWrite $end
     $var wire  1 Z addrFifo_clock $end
     $var wire  1 "7 addrFifo_io_config_chainRead $end
     $var wire  1 "7 addrFifo_io_config_chainWrite $end
     $var wire  1 "8 addrFifo_io_deqVld $end
     $var wire 32 "9 addrFifo_io_deq_0 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_1 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_10 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_11 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_12 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_13 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_14 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_15 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_2 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_3 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_4 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_5 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_6 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_7 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_8 [31:0] $end
     $var wire 32 "9 addrFifo_io_deq_9 [31:0] $end
     $var wire  1 "7 addrFifo_io_empty $end
     $var wire  1 "P addrFifo_io_forceTag_bits $end
     $var wire  1 "O addrFifo_io_forceTag_ready $end
     $var wire  1 "8 addrFifo_io_forceTag_valid $end
     $var wire  1 "8 addrFifo_io_tag $end
     $var wire  1 [ addrFifo_reset $end
     $var wire 26 "Q burstAddrs_0 [25:0] $end
     $var wire  1 Z burstCounter_clock $end
     $var wire  1 "8 burstCounter_io_done $end
     $var wire  1 "8 burstCounter_io_enable $end
     $var wire 32 "9 burstCounter_io_max [31:0] $end
     $var wire 32 "9 burstCounter_io_next [31:0] $end
     $var wire 32 D burstCounter_io_out [31:0] $end
     $var wire  1 "8 burstCounter_io_reset $end
     $var wire  1 "8 burstCounter_io_saturate $end
     $var wire 32 "C burstCounter_io_stride [31:0] $end
     $var wire  1 [ burstCounter_reset $end
     $var wire  1 Z burstTagCounter_clock $end
     $var wire  1 "8 burstTagCounter_io_done $end
     $var wire  1 "8 burstTagCounter_io_enable $end
     $var wire 11 "X burstTagCounter_io_max [10:0] $end
     $var wire 11 H burstTagCounter_io_next [10:0] $end
     $var wire 11 G burstTagCounter_io_out [10:0] $end
     $var wire  1 "8 burstTagCounter_io_reset $end
     $var wire  1 "Z burstTagCounter_io_saturate $end
     $var wire 11 "Y burstTagCounter_io_stride [10:0] $end
     $var wire  1 [ burstTagCounter_reset $end
     $var wire  1 "8 burstVld $end
     $var wire  1 Z clock $end
     $var wire  1 "8 dataFifoConfig_chainRead $end
     $var wire  1 "8 dataFifoConfig_chainWrite $end
     $var wire  1 Z dataFifo_clock $end
     $var wire  1 "8 dataFifo_io_config_chainRead $end
     $var wire  1 "8 dataFifo_io_config_chainWrite $end
     $var wire  1 "8 dataFifo_io_deqVld $end
     $var wire 32 "9 dataFifo_io_deq_0 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_1 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_10 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_11 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_12 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_13 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_14 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_15 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_2 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_3 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_4 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_5 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_6 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_7 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_8 [31:0] $end
     $var wire 32 "9 dataFifo_io_deq_9 [31:0] $end
     $var wire  1 "7 dataFifo_io_empty $end
     $var wire  1 "8 dataFifo_io_forceTag_bits $end
     $var wire  1 "V dataFifo_io_forceTag_ready $end
     $var wire  1 "7 dataFifo_io_forceTag_valid $end
     $var wire  1 "8 dataFifo_io_tag $end
     $var wire  1 [ dataFifo_reset $end
     $var wire  1 "8 io_config_scatterGather $end
     $var wire 32 6 io_dram_cmd_bits_addr [31:0] $end
     $var wire  1 "8 io_dram_cmd_bits_isWr $end
     $var wire 32 "9 io_dram_cmd_bits_streamId [31:0] $end
     $var wire 32 7 io_dram_cmd_bits_tag [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_0 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_1 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_10 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_11 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_12 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_13 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_14 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_15 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_2 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_3 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_4 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_5 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_6 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_7 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_8 [31:0] $end
     $var wire 32 "9 io_dram_cmd_bits_wdata_9 [31:0] $end
     $var wire  1 a io_dram_cmd_ready $end
     $var wire  1 "8 io_dram_cmd_valid $end
     $var wire 32 y io_dram_resp_bits_rdata_0 [31:0] $end
     $var wire 32 z io_dram_resp_bits_rdata_1 [31:0] $end
     $var wire 32 "% io_dram_resp_bits_rdata_10 [31:0] $end
     $var wire 32 "& io_dram_resp_bits_rdata_11 [31:0] $end
     $var wire 32 "' io_dram_resp_bits_rdata_12 [31:0] $end
     $var wire 32 "( io_dram_resp_bits_rdata_13 [31:0] $end
     $var wire 32 ") io_dram_resp_bits_rdata_14 [31:0] $end
     $var wire 32 "* io_dram_resp_bits_rdata_15 [31:0] $end
     $var wire 32 { io_dram_resp_bits_rdata_2 [31:0] $end
     $var wire 32 | io_dram_resp_bits_rdata_3 [31:0] $end
     $var wire 32 } io_dram_resp_bits_rdata_4 [31:0] $end
     $var wire 32 ~ io_dram_resp_bits_rdata_5 [31:0] $end
     $var wire 32 "! io_dram_resp_bits_rdata_6 [31:0] $end
     $var wire 32 "" io_dram_resp_bits_rdata_7 [31:0] $end
     $var wire 32 "# io_dram_resp_bits_rdata_8 [31:0] $end
     $var wire 32 "$ io_dram_resp_bits_rdata_9 [31:0] $end
     $var wire 32 ", io_dram_resp_bits_streamId [31:0] $end
     $var wire 32 "+ io_dram_resp_bits_tag [31:0] $end
     $var wire  1 "J io_dram_resp_ready $end
     $var wire  1 x io_dram_resp_valid $end
     $var wire  1 "7 isWrFifoConfig_chainRead $end
     $var wire  1 "7 isWrFifoConfig_chainWrite $end
     $var wire  1 Z isWrFifo_clock $end
     $var wire  1 "7 isWrFifo_io_config_chainRead $end
     $var wire  1 "7 isWrFifo_io_config_chainWrite $end
     $var wire  1 "8 isWrFifo_io_deqVld $end
     $var wire  1 "8 isWrFifo_io_deq_0 $end
     $var wire  1 "8 isWrFifo_io_deq_1 $end
     $var wire  1 "8 isWrFifo_io_deq_10 $end
     $var wire  1 "8 isWrFifo_io_deq_11 $end
     $var wire  1 "8 isWrFifo_io_deq_12 $end
     $var wire  1 "8 isWrFifo_io_deq_13 $end
     $var wire  1 "8 isWrFifo_io_deq_14 $end
     $var wire  1 "8 isWrFifo_io_deq_15 $end
     $var wire  1 "8 isWrFifo_io_deq_2 $end
     $var wire  1 "8 isWrFifo_io_deq_3 $end
     $var wire  1 "8 isWrFifo_io_deq_4 $end
     $var wire  1 "8 isWrFifo_io_deq_5 $end
     $var wire  1 "8 isWrFifo_io_deq_6 $end
     $var wire  1 "8 isWrFifo_io_deq_7 $end
     $var wire  1 "8 isWrFifo_io_deq_8 $end
     $var wire  1 "8 isWrFifo_io_deq_9 $end
     $var wire  1 "7 isWrFifo_io_empty $end
     $var wire  1 "S isWrFifo_io_forceTag_bits $end
     $var wire  1 "R isWrFifo_io_forceTag_ready $end
     $var wire  1 "8 isWrFifo_io_forceTag_valid $end
     $var wire  1 "8 isWrFifo_io_tag $end
     $var wire  1 [ isWrFifo_reset $end
     $var wire  1 [ reset $end
     $var wire  1 "7 sizeFifoConfig_chainRead $end
     $var wire  1 "7 sizeFifoConfig_chainWrite $end
     $var wire  1 Z sizeFifo_clock $end
     $var wire  1 "7 sizeFifo_io_config_chainRead $end
     $var wire  1 "7 sizeFifo_io_config_chainWrite $end
     $var wire  1 "8 sizeFifo_io_deqVld $end
     $var wire 32 "9 sizeFifo_io_deq_0 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_1 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_10 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_11 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_12 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_13 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_14 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_15 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_2 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_3 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_4 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_5 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_6 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_7 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_8 [31:0] $end
     $var wire 32 "9 sizeFifo_io_deq_9 [31:0] $end
     $var wire  1 "7 sizeFifo_io_empty $end
     $var wire  1 "U sizeFifo_io_forceTag_bits $end
     $var wire  1 "T sizeFifo_io_forceTag_ready $end
     $var wire  1 "8 sizeFifo_io_forceTag_valid $end
     $var wire  1 "8 sizeFifo_io_tag $end
     $var wire  1 [ sizeFifo_reset $end
     $var wire 26 "Q sizeInBursts [25:0] $end
     $var wire 31 I tagOut_burstTag [30:0] $end
     $var wire  1 "8 tagOut_streamTag $end
     $var wire  1 Z wrPhase_clock $end
     $var wire  1 "W wrPhase_io_input_asyn_reset $end
     $var wire  1 E wrPhase_io_input_reset $end
     $var wire  1 "8 wrPhase_io_input_set $end
     $var wire  1 F wrPhase_io_output_data $end
     $var wire  1 [ wrPhase_reset $end
     $scope module addrFifo $end
      $var wire  1 Z clock $end
      $var wire  1 "7 io_config_chainRead $end
      $var wire  1 "7 io_config_chainWrite $end
      $var wire  1 "8 io_deqVld $end
      $var wire 32 "9 io_deq_0 [31:0] $end
      $var wire 32 "9 io_deq_1 [31:0] $end
      $var wire 32 "9 io_deq_10 [31:0] $end
      $var wire 32 "9 io_deq_11 [31:0] $end
      $var wire 32 "9 io_deq_12 [31:0] $end
      $var wire 32 "9 io_deq_13 [31:0] $end
      $var wire 32 "9 io_deq_14 [31:0] $end
      $var wire 32 "9 io_deq_15 [31:0] $end
      $var wire 32 "9 io_deq_2 [31:0] $end
      $var wire 32 "9 io_deq_3 [31:0] $end
      $var wire 32 "9 io_deq_4 [31:0] $end
      $var wire 32 "9 io_deq_5 [31:0] $end
      $var wire 32 "9 io_deq_6 [31:0] $end
      $var wire 32 "9 io_deq_7 [31:0] $end
      $var wire 32 "9 io_deq_8 [31:0] $end
      $var wire 32 "9 io_deq_9 [31:0] $end
      $var wire  1 "7 io_empty $end
      $var wire  1 "P io_forceTag_bits $end
      $var wire  1 "O io_forceTag_ready $end
      $var wire  1 "8 io_forceTag_valid $end
      $var wire  1 "8 io_tag $end
      $var wire  1 [ reset $end
      $var wire  1 Z tagFF_clock $end
      $var wire  1 "\ tagFF_io_enable $end
      $var wire  1 "[ tagFF_io_in $end
      $var wire  1 "8 tagFF_io_init $end
      $var wire  1 J tagFF_io_out $end
      $var wire  1 [ tagFF_reset $end
      $scope module tagFF $end
       $var wire  1 Z clock $end
       $var wire  1 K d $end
       $var wire  1 J ff $end
       $var wire  1 "\ io_enable $end
       $var wire  1 "[ io_in $end
       $var wire  1 "8 io_init $end
       $var wire  1 J io_out $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module burstCounter $end
      $var wire  1 Z clock $end
      $var wire 33 R count [32:0] $end
      $var wire  1 "8 io_done $end
      $var wire  1 "8 io_enable $end
      $var wire 32 "9 io_max [31:0] $end
      $var wire 32 "9 io_next [31:0] $end
      $var wire 32 D io_out [31:0] $end
      $var wire  1 "8 io_reset $end
      $var wire  1 "8 io_saturate $end
      $var wire 32 "C io_stride [31:0] $end
      $var wire  1 "7 isMax $end
      $var wire 33 T newval [32:0] $end
      $var wire 33 "c next [32:0] $end
      $var wire  1 Z reg$_clock $end
      $var wire  1 "8 reg$_io_enable $end
      $var wire 32 "9 reg$_io_in [31:0] $end
      $var wire 32 "9 reg$_io_init [31:0] $end
      $var wire 32 D reg$_io_out [31:0] $end
      $var wire  1 [ reg$_reset $end
      $var wire  1 [ reset $end
      $scope module reg$ $end
       $var wire  1 Z clock $end
       $var wire 32 D d [31:0] $end
       $var wire 32 D ff [31:0] $end
       $var wire  1 "8 io_enable $end
       $var wire 32 "9 io_in [31:0] $end
       $var wire 32 "9 io_init [31:0] $end
       $var wire 32 D io_out [31:0] $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module burstTagCounter $end
      $var wire  1 Z clock $end
      $var wire 12 V count [11:0] $end
      $var wire  1 "8 io_done $end
      $var wire  1 "8 io_enable $end
      $var wire 11 "X io_max [10:0] $end
      $var wire 11 H io_next [10:0] $end
      $var wire 11 G io_out [10:0] $end
      $var wire  1 "8 io_reset $end
      $var wire  1 "Z io_saturate $end
      $var wire 11 "Y io_stride [10:0] $end
      $var wire  1 X isMax $end
      $var wire 12 W newval [11:0] $end
      $var wire 12 Y next [11:0] $end
      $var wire  1 Z reg$_clock $end
      $var wire  1 "8 reg$_io_enable $end
      $var wire 11 H reg$_io_in [10:0] $end
      $var wire 11 "e reg$_io_init [10:0] $end
      $var wire 11 G reg$_io_out [10:0] $end
      $var wire  1 [ reg$_reset $end
      $var wire  1 [ reset $end
      $scope module reg$ $end
       $var wire  1 Z clock $end
       $var wire 11 G d [10:0] $end
       $var wire 11 G ff [10:0] $end
       $var wire  1 "8 io_enable $end
       $var wire 11 H io_in [10:0] $end
       $var wire 11 "e io_init [10:0] $end
       $var wire 11 G io_out [10:0] $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module dataFifo $end
      $var wire  1 Z clock $end
      $var wire  1 "8 io_config_chainRead $end
      $var wire  1 "8 io_config_chainWrite $end
      $var wire  1 "8 io_deqVld $end
      $var wire 32 "9 io_deq_0 [31:0] $end
      $var wire 32 "9 io_deq_1 [31:0] $end
      $var wire 32 "9 io_deq_10 [31:0] $end
      $var wire 32 "9 io_deq_11 [31:0] $end
      $var wire 32 "9 io_deq_12 [31:0] $end
      $var wire 32 "9 io_deq_13 [31:0] $end
      $var wire 32 "9 io_deq_14 [31:0] $end
      $var wire 32 "9 io_deq_15 [31:0] $end
      $var wire 32 "9 io_deq_2 [31:0] $end
      $var wire 32 "9 io_deq_3 [31:0] $end
      $var wire 32 "9 io_deq_4 [31:0] $end
      $var wire 32 "9 io_deq_5 [31:0] $end
      $var wire 32 "9 io_deq_6 [31:0] $end
      $var wire 32 "9 io_deq_7 [31:0] $end
      $var wire 32 "9 io_deq_8 [31:0] $end
      $var wire 32 "9 io_deq_9 [31:0] $end
      $var wire  1 "7 io_empty $end
      $var wire  1 "8 io_forceTag_bits $end
      $var wire  1 "V io_forceTag_ready $end
      $var wire  1 "7 io_forceTag_valid $end
      $var wire  1 "8 io_tag $end
      $var wire  1 [ reset $end
      $var wire  1 Z tagFF_clock $end
      $var wire  1 "b tagFF_io_enable $end
      $var wire  1 "a tagFF_io_in $end
      $var wire  1 "8 tagFF_io_init $end
      $var wire  1 P tagFF_io_out $end
      $var wire  1 [ tagFF_reset $end
      $scope module tagFF $end
       $var wire  1 Z clock $end
       $var wire  1 Q d $end
       $var wire  1 P ff $end
       $var wire  1 "b io_enable $end
       $var wire  1 "a io_in $end
       $var wire  1 "8 io_init $end
       $var wire  1 P io_out $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module isWrFifo $end
      $var wire  1 Z clock $end
      $var wire  1 "7 io_config_chainRead $end
      $var wire  1 "7 io_config_chainWrite $end
      $var wire  1 "8 io_deqVld $end
      $var wire  1 "8 io_deq_0 $end
      $var wire  1 "8 io_deq_1 $end
      $var wire  1 "8 io_deq_10 $end
      $var wire  1 "8 io_deq_11 $end
      $var wire  1 "8 io_deq_12 $end
      $var wire  1 "8 io_deq_13 $end
      $var wire  1 "8 io_deq_14 $end
      $var wire  1 "8 io_deq_15 $end
      $var wire  1 "8 io_deq_2 $end
      $var wire  1 "8 io_deq_3 $end
      $var wire  1 "8 io_deq_4 $end
      $var wire  1 "8 io_deq_5 $end
      $var wire  1 "8 io_deq_6 $end
      $var wire  1 "8 io_deq_7 $end
      $var wire  1 "8 io_deq_8 $end
      $var wire  1 "8 io_deq_9 $end
      $var wire  1 "7 io_empty $end
      $var wire  1 "S io_forceTag_bits $end
      $var wire  1 "R io_forceTag_ready $end
      $var wire  1 "8 io_forceTag_valid $end
      $var wire  1 "8 io_tag $end
      $var wire  1 [ reset $end
      $var wire  1 Z tagFF_clock $end
      $var wire  1 "^ tagFF_io_enable $end
      $var wire  1 "] tagFF_io_in $end
      $var wire  1 "8 tagFF_io_init $end
      $var wire  1 L tagFF_io_out $end
      $var wire  1 [ tagFF_reset $end
      $scope module tagFF $end
       $var wire  1 Z clock $end
       $var wire  1 M d $end
       $var wire  1 L ff $end
       $var wire  1 "^ io_enable $end
       $var wire  1 "] io_in $end
       $var wire  1 "8 io_init $end
       $var wire  1 L io_out $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module sizeFifo $end
      $var wire  1 Z clock $end
      $var wire  1 "7 io_config_chainRead $end
      $var wire  1 "7 io_config_chainWrite $end
      $var wire  1 "8 io_deqVld $end
      $var wire 32 "9 io_deq_0 [31:0] $end
      $var wire 32 "9 io_deq_1 [31:0] $end
      $var wire 32 "9 io_deq_10 [31:0] $end
      $var wire 32 "9 io_deq_11 [31:0] $end
      $var wire 32 "9 io_deq_12 [31:0] $end
      $var wire 32 "9 io_deq_13 [31:0] $end
      $var wire 32 "9 io_deq_14 [31:0] $end
      $var wire 32 "9 io_deq_15 [31:0] $end
      $var wire 32 "9 io_deq_2 [31:0] $end
      $var wire 32 "9 io_deq_3 [31:0] $end
      $var wire 32 "9 io_deq_4 [31:0] $end
      $var wire 32 "9 io_deq_5 [31:0] $end
      $var wire 32 "9 io_deq_6 [31:0] $end
      $var wire 32 "9 io_deq_7 [31:0] $end
      $var wire 32 "9 io_deq_8 [31:0] $end
      $var wire 32 "9 io_deq_9 [31:0] $end
      $var wire  1 "7 io_empty $end
      $var wire  1 "U io_forceTag_bits $end
      $var wire  1 "T io_forceTag_ready $end
      $var wire  1 "8 io_forceTag_valid $end
      $var wire  1 "8 io_tag $end
      $var wire  1 [ reset $end
      $var wire  1 Z tagFF_clock $end
      $var wire  1 "` tagFF_io_enable $end
      $var wire  1 "_ tagFF_io_in $end
      $var wire  1 "8 tagFF_io_init $end
      $var wire  1 N tagFF_io_out $end
      $var wire  1 [ tagFF_reset $end
      $scope module tagFF $end
       $var wire  1 Z clock $end
       $var wire  1 O d $end
       $var wire  1 N ff $end
       $var wire  1 "` io_enable $end
       $var wire  1 "_ io_in $end
       $var wire  1 "8 io_init $end
       $var wire  1 N io_out $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
     $scope module wrPhase $end
      $var wire  1 Z clock $end
      $var wire  1 "W io_input_asyn_reset $end
      $var wire  1 E io_input_reset $end
      $var wire  1 "8 io_input_set $end
      $var wire  1 F io_output_data $end
      $var wire  1 [ reset $end
     $upscope $end
    $upscope $end
    $scope module regs $end
     $var wire  1 Z clock $end
     $var wire 32 ? io_argIns_0 [31:0] $end
     $var wire 32 @ io_argIns_1 [31:0] $end
     $var wire 32 4 io_argIns_2 [31:0] $end
     $var wire 32 B io_argOuts_0_bits [31:0] $end
     $var wire  1 "F io_argOuts_0_ready $end
     $var wire  1 A io_argOuts_0_valid $end
     $var wire 32 5 io_argOuts_1_bits [31:0] $end
     $var wire  1 "G io_argOuts_1_ready $end
     $var wire  1 "7 io_argOuts_1_valid $end
     $var wire  2 \ io_raddr [1:0] $end
     $var wire 32 "- io_rdata [31:0] $end
     $var wire  2 ^ io_waddr [1:0] $end
     $var wire 32 _ io_wdata [31:0] $end
     $var wire  1 ] io_wen $end
     $var wire 32 ? regOuts_0 [31:0] $end
     $var wire 32 @ regOuts_1 [31:0] $end
     $var wire 32 4 regOuts_2 [31:0] $end
     $var wire 32 C regOuts_3 [31:0] $end
     $var wire  1 Z regs_0_clock $end
     $var wire  1 ". regs_0_io_enable $end
     $var wire 32 _ regs_0_io_in [31:0] $end
     $var wire 32 "K regs_0_io_init [31:0] $end
     $var wire 32 ? regs_0_io_out [31:0] $end
     $var wire  1 [ regs_0_reset $end
     $var wire  1 Z regs_1_clock $end
     $var wire  1 "0 regs_1_io_enable $end
     $var wire 32 "/ regs_1_io_in [31:0] $end
     $var wire 32 "L regs_1_io_init [31:0] $end
     $var wire 32 @ regs_1_io_out [31:0] $end
     $var wire  1 [ regs_1_reset $end
     $var wire  1 Z regs_2_clock $end
     $var wire  1 "1 regs_2_io_enable $end
     $var wire 32 _ regs_2_io_in [31:0] $end
     $var wire 32 "M regs_2_io_init [31:0] $end
     $var wire 32 4 regs_2_io_out [31:0] $end
     $var wire  1 [ regs_2_reset $end
     $var wire  1 Z regs_3_clock $end
     $var wire  1 "7 regs_3_io_enable $end
     $var wire 32 5 regs_3_io_in [31:0] $end
     $var wire 32 "N regs_3_io_init [31:0] $end
     $var wire 32 C regs_3_io_out [31:0] $end
     $var wire  1 [ regs_3_reset $end
     $var wire  1 [ reset $end
     $var wire  1 Z rport_clock $end
     $var wire 32 ? rport_io_ins_0 [31:0] $end
     $var wire 32 @ rport_io_ins_1 [31:0] $end
     $var wire 32 4 rport_io_ins_2 [31:0] $end
     $var wire 32 C rport_io_ins_3 [31:0] $end
     $var wire 32 "- rport_io_out [31:0] $end
     $var wire  2 \ rport_io_sel [1:0] $end
     $var wire  1 [ rport_reset $end
     $scope module regs_0 $end
      $var wire  1 Z clock $end
      $var wire 32 "2 d [31:0] $end
      $var wire 32 ? ff [31:0] $end
      $var wire  1 ". io_enable $end
      $var wire 32 _ io_in [31:0] $end
      $var wire 32 "K io_init [31:0] $end
      $var wire 32 ? io_out [31:0] $end
      $var wire  1 [ reset $end
     $upscope $end
     $scope module regs_1 $end
      $var wire  1 Z clock $end
      $var wire 32 "3 d [31:0] $end
      $var wire 32 @ ff [31:0] $end
      $var wire  1 "0 io_enable $end
      $var wire 32 "/ io_in [31:0] $end
      $var wire 32 "L io_init [31:0] $end
      $var wire 32 @ io_out [31:0] $end
      $var wire  1 [ reset $end
     $upscope $end
     $scope module regs_2 $end
      $var wire  1 Z clock $end
      $var wire 32 "4 d [31:0] $end
      $var wire 32 4 ff [31:0] $end
      $var wire  1 "1 io_enable $end
      $var wire 32 _ io_in [31:0] $end
      $var wire 32 "M io_init [31:0] $end
      $var wire 32 4 io_out [31:0] $end
      $var wire  1 [ reset $end
     $upscope $end
     $scope module regs_3 $end
      $var wire  1 Z clock $end
      $var wire 32 5 d [31:0] $end
      $var wire 32 C ff [31:0] $end
      $var wire  1 "7 io_enable $end
      $var wire 32 5 io_in [31:0] $end
      $var wire 32 "N io_init [31:0] $end
      $var wire 32 C io_out [31:0] $end
      $var wire  1 [ reset $end
     $upscope $end
     $scope module rport $end
      $var wire  1 Z clock $end
      $var wire 32 ? io_ins_0 [31:0] $end
      $var wire 32 @ io_ins_1 [31:0] $end
      $var wire 32 4 io_ins_2 [31:0] $end
      $var wire 32 C io_ins_3 [31:0] $end
      $var wire 32 "- io_out [31:0] $end
      $var wire  2 \ io_sel [1:0] $end
      $var wire  1 [ reset $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module accel $end
    $var wire  1 / AccelController_done $end
    $var wire  1 . AccelController_en $end
    $var wire  1 Z AccelController_sm_clock $end
    $var wire  1 8 AccelController_sm_io_input_ctr_done $end
    $var wire 32 "; AccelController_sm_io_input_ctr_maxIn_0 [31:0] $end
    $var wire  1 "> AccelController_sm_io_input_doneCondition $end
    $var wire  1 . AccelController_sm_io_input_enable $end
    $var wire  1 "8 AccelController_sm_io_input_forever $end
    $var wire 32 "= AccelController_sm_io_input_initState [31:0] $end
    $var wire 32 "< AccelController_sm_io_input_nextState [31:0] $end
    $var wire  1 0 AccelController_sm_io_output_ctr_en $end
    $var wire  1 * AccelController_sm_io_output_ctr_inc $end
    $var wire 32 9 AccelController_sm_io_output_ctr_maxOut_0 [31:0] $end
    $var wire  1 / AccelController_sm_io_output_done $end
    $var wire  1 + AccelController_sm_io_output_rst_en $end
    $var wire 32 "? AccelController_sm_io_output_state [31:0] $end
    $var wire  1 [ AccelController_sm_reset $end
    $var wire  1 Z clock $end
    $var wire  1 Z done_latch_clock $end
    $var wire  1 "@ done_latch_io_input_asyn_reset $end
    $var wire  1 "8 done_latch_io_input_reset $end
    $var wire  1 / done_latch_io_input_set $end
    $var wire  1 # done_latch_io_output_data $end
    $var wire  1 [ done_latch_reset $end
    $var wire 32 4 io_argIns_0 [31:0] $end
    $var wire 32 5 io_argOuts_0_bits [31:0] $end
    $var wire  1 "5 io_argOuts_0_ready $end
    $var wire  1 . io_argOuts_0_valid $end
    $var wire  1 # io_done $end
    $var wire  1 3 io_enable $end
    $var wire  1 [ reset $end
    $var wire 32 5 x151_argout [31:0] $end
    $var wire  1 ": x153_readx150_debug_overflow $end
    $var wire 32 4 x153_readx150_number [31:0] $end
    $var wire  1 ; x154_sumx153_unk_debug_overflow $end
    $var wire 32 : x154_sumx153_unk_number [31:0] $end
    $scope module AccelController_sm $end
     $var wire  1 Z SingleCounter_clock $end
     $var wire  1 = SingleCounter_io_input_enable $end
     $var wire 32 "D SingleCounter_io_input_gap [31:0] $end
     $var wire 32 "B SingleCounter_io_input_max [31:0] $end
     $var wire  1 < SingleCounter_io_input_reset $end
     $var wire  1 "7 SingleCounter_io_input_saturate $end
     $var wire 32 "A SingleCounter_io_input_start [31:0] $end
     $var wire 32 "C SingleCounter_io_input_stride [31:0] $end
     $var wire 32 % SingleCounter_io_output_countWithoutWrap_0 [31:0] $end
     $var wire 32 $ SingleCounter_io_output_count_0 [31:0] $end
     $var wire  1 , SingleCounter_io_output_done $end
     $var wire  1 - SingleCounter_io_output_extendedDone $end
     $var wire  1 1 SingleCounter_io_output_saturated $end
     $var wire  1 [ SingleCounter_reset $end
     $var wire  1 Z clock $end
     $var wire  1 8 io_input_ctr_done $end
     $var wire 32 "; io_input_ctr_maxIn_0 [31:0] $end
     $var wire  1 "> io_input_doneCondition $end
     $var wire  1 . io_input_enable $end
     $var wire  1 "8 io_input_forever $end
     $var wire 32 "= io_input_initState [31:0] $end
     $var wire 32 "< io_input_nextState [31:0] $end
     $var wire  1 0 io_output_ctr_en $end
     $var wire  1 * io_output_ctr_inc $end
     $var wire 32 9 io_output_ctr_maxOut_0 [31:0] $end
     $var wire  1 / io_output_done $end
     $var wire  1 + io_output_rst_en $end
     $var wire 32 "? io_output_state [31:0] $end
     $var wire  1 [ reset $end
     $scope module SingleCounter $end
      $var wire  1 Z FF_clock $end
      $var wire 32 2 FF_io_input_data [31:0] $end
      $var wire  1 & FF_io_input_enable $end
      $var wire 32 "A FF_io_input_init [31:0] $end
      $var wire  1 "E FF_io_input_reset $end
      $var wire 32 $ FF_io_output_data [31:0] $end
      $var wire  1 [ FF_reset $end
      $var wire  1 Z clock $end
      $var wire  1 = io_input_enable $end
      $var wire 32 "D io_input_gap [31:0] $end
      $var wire 32 "B io_input_max [31:0] $end
      $var wire  1 < io_input_reset $end
      $var wire  1 "7 io_input_saturate $end
      $var wire 32 "A io_input_start [31:0] $end
      $var wire 32 "C io_input_stride [31:0] $end
      $var wire 32 % io_output_countWithoutWrap_0 [31:0] $end
      $var wire 32 $ io_output_count_0 [31:0] $end
      $var wire  1 , io_output_done $end
      $var wire  1 - io_output_extendedDone $end
      $var wire  1 1 io_output_saturated $end
      $var wire  1 [ reset $end
      $scope module FF $end
       $var wire  1 Z clock $end
       $var wire 32 > ff [31:0] $end
       $var wire 32 2 io_input_data [31:0] $end
       $var wire  1 & io_input_enable $end
       $var wire 32 "A io_input_init [31:0] $end
       $var wire  1 "E io_input_reset $end
       $var wire 32 $ io_output_data [31:0] $end
       $var wire  1 [ reset $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module done_latch $end
     $var wire  1 Z clock $end
     $var wire  1 "@ io_input_asyn_reset $end
     $var wire  1 "8 io_input_reset $end
     $var wire  1 / io_input_set $end
     $var wire  1 # io_output_data $end
     $var wire  1 [ reset $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000001010 %
1&
b00000000000000000000000000000000 $
0#
0'
0(
0)
0*
0+
0,
0-
00
0.
01
b00000000000000000000000000000000 2
0/
08
b00000000000000000000000000000000 9
b00000000000000000000000000000111 :
0;
1<
0=
b00000000000000000000000000000000 >
03
b00000000000000000000000000000000 B
b00000000000000000000000000000000 5
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000011 4
b00000000000000000000000000000000 C
0A
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
0E
0F
b0000000000000000000000000000000 I
0K
0J
0M
0L
0O
0N
0Q
0P
b000000000000000000000000000000000 R
b000000000000000000000000000000001 T
b00000000000000000000000000000000 D
b000000000000 V
b000000000001 W
0X
b000000000001 Y
b00000000001 H
b00000000000 G
b00000000000000000000000000000000 `
0b
b00000000000000000000000000000000 c
0d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
1w
1]
b10 ^
0".
b00000000000000000000000000000011 "/
0"0
1"1
b00000000000000000000000000000000 "2
b00000000000000000000000000000000 "3
b00000000000000000000000000000011 _
b00000000000000000000000000000011 "4
b00 \
b00000000000000000000000000000000 "-
1a
0x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 "!
b00000000000000000000000000000000 ""
b00000000000000000000000000000000 "#
b00000000000000000000000000000000 "$
b00000000000000000000000000000000 "%
b00000000000000000000000000000000 "&
b00000000000000000000000000000000 "'
b00000000000000000000000000000000 "(
b00000000000000000000000000000000 ")
b00000000000000000000000000000000 "*
b00000000000000000000000000000000 "+
b00000000000000000000000000000000 ",
1Z
0[
0"5
0"6
0":
b00000000000000000000000000000000 ";
b00000000000000000000000000000000 "<
b00000000000000000000000000000000 "=
0">
b00000000000000000000000000000000 "?
0"@
b00000000000000000000000000001010 "B
b00000000000000000000000000000000 "D
0"E
b00000000000000000000000000000000 "A
0"F
0"G
0"H
0"I
0"J
b00000000000000000000000000000000 "K
b00000000000000000000000000000000 "L
b00000000000000000000000000000000 "M
b00000000000000000000000000000000 "N
0"O
0"P
b00000000000000000000000000 "Q
0"R
0"S
0"T
0"U
0"V
0"W
b10000000000 "X
b00000000001 "Y
0"Z
0"[
0"\
0"]
0"^
0"_
0"`
0"a
0"b
b00000000000000000000000000000001 "C
1"7
b000000000000000000000000000000000 "c
b00000000000000000000000000000000 "9
b00000000000 "e
0"8
#1
0Z
#2
1Z
#2
#2
b01 ^
b00000000000000000000000000000000 "/
1"0
0"1
b00000000000000000000000000000000 _
#3
0Z
#4
1Z
#4
#4
b00 ^
1".
b00000000000000000000000000000001 "/
0"0
b00000000000000000000000000000001 "2
b00000000000000000000000000000001 _
#5
0Z
#6
1.
13
b00000000000000000000000000000001 ?
b00000000000000000000000000000001 `
b00000000000000000000000000000001 "-
1Z
#6
#6
0]
0".
#7
0Z
#8
1+
b00000000000000000000000000000001 2
0<
1=
b00000000000000000000000000000111 5
1Z
#8
#8
b00000000000000000000000000000000 `
b01 \
b00000000000000000000000000000000 "-
#9
0Z
#10
b00000000000000000000000000000001 %
b00000000000000000000000000000001 $
b00000000000000000000000000000010 2
b00000000000000000000000000000001 >
b00000000000000000000000000000111 C
1Z
#10
#10
#10
#11
0Z
#12
b00000000000000000000000000000010 %
b00000000000000000000000000000010 $
b00000000000000000000000000000011 2
b00000000000000000000000000000010 >
1Z
#12
#12
#13
0Z
#14
b00000000000000000000000000000011 %
b00000000000000000000000000000011 $
b00000000000000000000000000000100 2
b00000000000000000000000000000011 >
1Z
#14
#14
#14
#15
0Z
#16
b00000000000000000000000000000100 %
b00000000000000000000000000000100 $
b00000000000000000000000000000101 2
b00000000000000000000000000000100 >
1Z
#16
#16
#17
0Z
#18
b00000000000000000000000000000101 %
b00000000000000000000000000000101 $
b00000000000000000000000000000110 2
b00000000000000000000000000000101 >
1Z
#18
#18
#18
#19
0Z
#20
b00000000000000000000000000000110 %
b00000000000000000000000000000110 $
b00000000000000000000000000000111 2
b00000000000000000000000000000110 >
1Z
#20
#20
#21
0Z
#22
b00000000000000000000000000000111 %
b00000000000000000000000000000111 $
b00000000000000000000000000001000 2
b00000000000000000000000000000111 >
1Z
#22
#22
#22
#23
0Z
#24
b00000000000000000000000000001000 %
b00000000000000000000000000001000 $
b00000000000000000000000000001001 2
b00000000000000000000000000001000 >
1Z
#24
#24
#25
0Z
#26
b00000000000000000000000000001001 %
b00000000000000000000000000001001 $
0+
1,
1-
11
b00000000000000000000000000001001 >
1Z
#26
#26
#26
#27
0Z
#28
1*
0,
10
b00000000000000000000000000000000 2
1<
0=
1Z
#28
#28
#29
0Z
#30
b00000000000000000000000000001010 %
b00000000000000000000000000000000 $
0*
0-
01
18
b00000000000000000000000000000000 >
1Z
#30
#30
#30
#31
0Z
#32
00
1/
1Z
#32
#32
#33
0Z
#34
1#
1'
1(
1)
0.
b00000000000000000000000000000001 2
0/
08
0<
1=
1Z
#34
#34
#34
#35
0Z
#36
b00000000000000000000000000000001 %
b00000000000000000000000000000001 $
b00000000000000000000000000000000 2
1<
0=
b00000000000000000000000000000001 >
b00000000000000000000000000000001 B
1A
1"0
b00000000000000000000000000000001 "3
1Z
#36
#36
#37
0Z
#38
b00000000000000000000000000001010 %
b00000000000000000000000000000000 $
b00000000000000000000000000000000 >
03
b00000000000000000000000000000001 @
b00000000000000000000000000000001 `
b00000000000000000000000000000001 "-
1Z
#38
#38
#38
1]
1".
b00000000000000000000000000000000 "2
b00000000000000000000000000000000 _
#39
0Z
#40
b00000000000000000000000000000000 B
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 "/
b00000000000000000000000000000000 "3
1Z
#40
#40
0]
0".
#41
0Z
#42
b00000000000000000000000000000000 @
b00000000000000000000000000000000 `
b00000000000000000000000000000000 "-
1Z
#42
#42
#43
0Z
#44
1Z
#44
#44
#44
b00000000000000000000000000000111 `
b11 \
b00000000000000000000000000000111 "-
#45
0Z
#46
1Z
