// Seed: 2701947370
`resetall
module module_0;
  logic id_0;
  reg id_2, id_3, id_4;
  logic id_5;
  always @(posedge 1) begin
    id_3 <= id_1 * 1'b0 + 1;
  end
endmodule
