{"vcs1":{"timestamp_begin":1709284052.002969182, "rt":0.96, "ut":0.21, "st":0.17}}
{"vcselab":{"timestamp_begin":1709284053.026380539, "rt":0.97, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1709284054.065227800, "rt":0.27, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709284051.474882335}
{"VCS_COMP_START_TIME": 1709284051.474882335}
{"VCS_COMP_END_TIME": 1709284055.442794050}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330184}}
{"stitch_vcselab": {"peak_mem": 231548}}
