 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: decoder3to8                         Date:  3-14-2023,  3:05PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /36  ( 22%) 8   /180  (  4%) 6  /108 (  6%)   0  /36  (  0%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18        3/54        4/90       4/17
FB2           4/18        3/54        4/90       7/17
             -----       -----       -----      -----    
              8/36        6/108       8/180     11/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    10      28
Output        :    8           8    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 8 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'decoder3to8.ise'.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Output<4>           1     3     FB1_2   41   I/O     O       LOW  FAST 
Output<5>           1     3     FB1_8   3    I/O     O       LOW  FAST 
Output<6>           1     3     FB1_12  8    I/O     O       LOW  FAST 
Output<7>           1     3     FB1_16  16   I/O     O       LOW  FAST 
Output<0>           1     3     FB2_2   38   I/O     O       LOW  FAST 
Output<1>           1     3     FB2_8   31   I/O     O       LOW  FAST 
Output<2>           1     3     FB2_12  27   I/O     O       LOW  FAST 
Output<3>           1     3     FB2_16  20   I/O     O       LOW  FAST 

** 3 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Inp<2>              FB2_6   33   GSR/I/O I
Inp<0>              FB2_9   30   I/O     I
Inp<1>              FB2_11  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
Output<4>             1       0     0   4     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
Output<5>             1       0     0   4     FB1_8   3     I/O     O
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0     0   5     FB1_10  6     I/O     
(unused)              0       0     0   5     FB1_11  7     I/O     
Output<6>             1       0     0   4     FB1_12  8     I/O     O
(unused)              0       0     0   5     FB1_13  12    I/O     
(unused)              0       0     0   5     FB1_14  13    I/O     
(unused)              0       0     0   5     FB1_15  14    I/O     
Output<7>             1       0     0   4     FB1_16  16    I/O     O
(unused)              0       0     0   5     FB1_17  18    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Inp<0>             2: Inp<1>             3: Inp<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Output<4>            XXX..................................... 3
Output<5>            XXX..................................... 3
Output<6>            XXX..................................... 3
Output<7>            XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
Output<0>             1       0     0   4     FB2_2   38    I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     
Output<1>             1       0     0   4     FB2_8   31    I/O     O
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     I
Output<2>             1       0     0   4     FB2_12  27    I/O     O
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
(unused)              0       0     0   5     FB2_15  21    I/O     
Output<3>             1       0     0   4     FB2_16  20    I/O     O
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: Inp<0>             2: Inp<1>             3: Inp<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Output<0>            XXX..................................... 3
Output<1>            XXX..................................... 3
Output<2>            XXX..................................... 3
Output<3>            XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


Output(0) <= (NOT Inp(2) AND NOT Inp(1) AND NOT Inp(0));


Output(1) <= (NOT Inp(2) AND NOT Inp(1) AND Inp(0));


Output(2) <= (NOT Inp(2) AND Inp(1) AND NOT Inp(0));


Output(3) <= (NOT Inp(2) AND Inp(1) AND Inp(0));


Output(4) <= (Inp(2) AND NOT Inp(1) AND NOT Inp(0));


Output(5) <= (Inp(2) AND NOT Inp(1) AND Inp(0));


Output(6) <= (Inp(2) AND Inp(1) AND NOT Inp(0));


Output(7) <= (Inp(2) AND Inp(1) AND Inp(0));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 Output<5>                        25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 Output<2>                     
  6 KPR                              28 Inp<1>                        
  7 KPR                              29 KPR                           
  8 Output<6>                        30 Inp<0>                        
  9 TDI                              31 Output<1>                     
 10 TMS                              32 KPR                           
 11 TCK                              33 Inp<2>                        
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 Output<7>                        38 Output<0>                     
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 Output<4>                     
 20 Output<3>                        42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
