INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr71.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr71
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr72.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr72
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr74.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
