/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_2z[3];
  assign celloutsig_0_14z = ~celloutsig_0_3z;
  assign celloutsig_0_0z = in_data[19] | in_data[65];
  assign celloutsig_0_3z = celloutsig_0_2z[3] | celloutsig_0_2z[1];
  assign celloutsig_1_3z = in_data[151] | celloutsig_1_0z[1];
  assign celloutsig_1_19z = celloutsig_1_0z[6] | celloutsig_1_10z;
  assign celloutsig_0_7z = celloutsig_0_6z[4] | celloutsig_0_4z[5];
  assign celloutsig_0_8z = celloutsig_0_6z[0] | celloutsig_0_3z;
  assign celloutsig_0_30z = celloutsig_0_27z[5] | celloutsig_0_18z;
  assign celloutsig_1_6z = ~(celloutsig_1_2z[3] ^ in_data[115]);
  assign celloutsig_0_29z = ~(celloutsig_0_13z[4] ^ celloutsig_0_14z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_4z[6:1];
  assign celloutsig_1_8z = { in_data[174:173], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } & in_data[133:116];
  assign celloutsig_1_0z = in_data[166:159] & in_data[155:148];
  assign celloutsig_0_5z = in_data[49:31] / { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2:1], _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[63:59] / { 1'h1, in_data[87:86], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_12z[4:1] == in_data[113:110];
  assign celloutsig_0_11z = in_data[53:44] > { in_data[21:13], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_17z[6:5], celloutsig_0_8z } <= { celloutsig_0_2z[3:2], celloutsig_0_14z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z } * in_data[59:52];
  assign celloutsig_0_17z = { _00_[2], celloutsig_0_11z, celloutsig_0_8z, _00_, celloutsig_0_7z } * in_data[57:48];
  assign celloutsig_0_27z = celloutsig_0_13z[19:11] * celloutsig_0_6z[12:4];
  assign celloutsig_1_10z = ^ { celloutsig_1_2z[2:0], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } << { celloutsig_0_5z[18:15], celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_8z[13:7], celloutsig_1_6z, celloutsig_1_7z } >>> in_data[136:128];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 6'h00;
    else if (!clkin_data[96]) celloutsig_1_2z = celloutsig_1_0z[6:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
