	component Lab4_sys is
		port (
			clk_clk          : in  std_logic                    := 'X';             -- clk
			d_slave_export   : out std_logic_vector(7 downto 0);                    -- export
			data_d_export    : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			dd_slave_export  : out std_logic_vector(7 downto 0);                    -- export
			def_slave_export : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n    : in  std_logic                    := 'X'              -- reset_n
		);
	end component Lab4_sys;

