
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.128024                       # Number of seconds simulated
sim_ticks                                128024416408                       # Number of ticks simulated
final_tick                               1269659752039                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120837                       # Simulator instruction rate (inst/s)
host_op_rate                                   154649                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3309093                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928280                       # Number of bytes of host memory used
host_seconds                                 38688.67                       # Real time elapsed on the host
sim_insts                                  4675041864                       # Number of instructions simulated
sim_ops                                    5983148704                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2593664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4504576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1093760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2323072                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10522624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3003392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3003392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8545                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18149                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 82208                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23464                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23464                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20259136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35185288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8543370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        11998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18145539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82192322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        11998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23459525                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23459525                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23459525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20259136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35185288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8543370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        11998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18145539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              105651847                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               153690777                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22330931                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19571700                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741609                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11040527                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10781305                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554131                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54125                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117754036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124117490                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22330931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12335436                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25257231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714195                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2348552                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13420245                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149322219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.945681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.314910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       124064988     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271498      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329727      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947501      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569822      2.39%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865707      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845317      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663326      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10764333      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149322219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.145298                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.807579                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116761247                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3533757                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25044429                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25559                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3957219                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400050                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5184                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140118018                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3957219                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117235118                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1836875                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       810225                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24584390                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       898385                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139130464                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89961                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       562812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184758346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631288757                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631288757                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35862175                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19867                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9946                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2768624                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23179040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4495363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82736                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000111                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137520740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129146495                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104238                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22975900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49248602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149322219                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.864885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.476985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95550770     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21922748     14.68%     78.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10996203      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7196714      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506497      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883074      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1746331      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       437201      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82681      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149322219                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324876     59.47%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        140750     25.76%     85.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80664     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101953520     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082049      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21639487     16.76%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461518      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129146495                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.840301                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             546290                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408265737                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160516812                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126221418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129692785                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242171                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4248969                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142008                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3957219                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1272577                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53887                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137540608                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23179040                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4495363                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9946                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878535                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127759829                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21304627                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386666                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25765933                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19677905                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461306                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.831278                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126334369                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126221418                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72900775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173114012                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.821269                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421114                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23930162                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746379                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145365000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.781561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103165441     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16384561     11.27%     82.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11831774      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645588      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014884      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069171      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453287      3.06%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       900752      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1899542      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145365000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1899542                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281007206                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279040795                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4368558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.536908                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.536908                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.650657                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.650657                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591006510                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165825150                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146914206                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               153690777                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24597142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19932617                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2130716                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9934745                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9441962                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2628637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107190841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             135377818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24597142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12070599                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29576231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6935513                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4043900                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12508415                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1718429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145568696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115992465     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2770579      1.90%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2120114      1.46%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5211370      3.58%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1182160      0.81%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1680368      1.15%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1269819      0.87%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          800484      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14541337      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145568696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160043                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.880845                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105915447                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5702621                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29117219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4714039                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4245892                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43697                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163339109                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82050                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4714039                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106817222                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1569349                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2568005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28323856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1576220                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161645180                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30402                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287828                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       633413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       199440                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    227076812                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752893193                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752893193                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179122588                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47954224                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38918                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21569                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5274598                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15622204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7606069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128576                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1693293                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158805075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38892                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147456595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200482                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29048700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63078754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145568696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562579                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83801684     57.57%     57.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25951966     17.83%     75.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12140668      8.34%     83.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8893013      6.11%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7899760      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3138510      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3104861      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       482374      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       155860      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145568696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591006     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121309     14.09%     82.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148504     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123770820     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2216240      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17348      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13919443      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7532744      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147456595                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.959437                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             860819                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    441543187                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187893114                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143747938                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148317414                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365530                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3834985                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4714039                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         908726                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97256                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158843967                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15622204                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7606069                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21544                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2374541                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144805329                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13378476                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2651266                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20909558                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20569828                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7531082                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.942186                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143936906                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143747938                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86240393                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238919659                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935306                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360960                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104933316                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128866330                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29979788                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2133824                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140854657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.914889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88006037     62.48%     62.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24728269     17.56%     80.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10891694      7.73%     87.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5710282      4.05%     91.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4550263      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1633854      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1391253      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1038053      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2904952      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140854657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104933316                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128866330                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19158599                       # Number of memory references committed
system.switch_cpus1.commit.loads             11787219                       # Number of loads committed
system.switch_cpus1.commit.membars              17348                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18515240                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116113213                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2623255                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2904952                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           296795823                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          322406536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  80799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                8122081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104933316                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128866330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104933316                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464652                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464652                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682756                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682756                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652927421                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200232761                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      152769178                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34696                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               153690777                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25623202                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20995461                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2176735                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10431642                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10124204                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2623824                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99820                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113738790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137588054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25623202                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12748028                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29804311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6520828                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5230594                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13307083                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1702508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    153099012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.099773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.525312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       123294701     80.53%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2401402      1.57%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4082696      2.67%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2369434      1.55%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1862189      1.22%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1643254      1.07%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1005908      0.66%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2516852      1.64%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13922576      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    153099012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166719                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895226                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113020229                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6502046                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29172906                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78925                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4324894                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4194456                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165848789                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2399                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4324894                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113593013                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         653901                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4869857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28660409                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       996927                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164718260                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101732                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       576076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    232494475                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766325865                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766325865                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186080780                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46413695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36981                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18517                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2905179                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15333063                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7823771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82012                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1826523                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         159313372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149517378                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        97739                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23772873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     52812120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    153099012                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.976606                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.542569                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92090219     60.15%     60.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23389168     15.28%     75.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12655926      8.27%     83.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9358828      6.11%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9118100      5.96%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3384929      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2563484      1.67%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       344939      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       193419      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    153099012                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133674     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178945     37.53%     65.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164189     34.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126179015     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2029333      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18464      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13495501      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7795065      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149517378                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972845                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             476813                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003189                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    452708320                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183123597                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146333388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149994191                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307926                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3226096                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          376                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130710                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4324894                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         437221                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58802                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    159350353                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       829650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15333063                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7823771                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18517                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          376                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1252057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1157948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2410005                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147193681                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13154614                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2323697                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20949353                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20821828                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794739                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.957726                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146333517                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146333388                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86528761                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239669500                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952129                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361034                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108218966                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133391662                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25958956                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2194829                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    148774118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.896605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.708481                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94842740     63.75%     63.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25985978     17.47%     81.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10165757      6.83%     88.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5348532      3.60%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4549017      3.06%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2189016      1.47%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1031638      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1593922      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3067518      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    148774118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108218966                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133391662                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19800028                       # Number of memory references committed
system.switch_cpus2.commit.loads             12106967                       # Number of loads committed
system.switch_cpus2.commit.membars              18464                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19347559                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120087399                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2756502                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3067518                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305057218                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          323027930                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 591765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108218966                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133391662                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108218966                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.420183                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420183                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704134                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704134                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       661960821                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204263999                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154846936                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36928                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               153690777                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23223915                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19149016                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2064634                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9343729                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8896538                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2432388                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91028                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112925335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             127571070                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23223915                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11328926                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26654719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6136535                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5120469                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13101127                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1707601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148737772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.473799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       122083053     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1387181      0.93%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1970666      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2568516      1.73%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2882485      1.94%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2148105      1.44%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1238747      0.83%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1804322      1.21%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12654697      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148737772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.151108                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.830050                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111676905                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6785925                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26176525                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61398                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4037018                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3705581                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     153892124                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4037018                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112454263                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1127216                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4263833                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25463399                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1392042                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     152877664                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1433                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281546                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       574370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1200                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    213189930                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    714219496                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    714219496                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174066547                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39123374                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40522                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23529                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4197777                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14519470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7544074                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       124660                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1640948                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148614376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138984045                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26698                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21523058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50929858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6527                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148737772                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934423                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500405                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89942534     60.47%     60.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23675174     15.92%     76.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13104822      8.81%     85.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8466866      5.69%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7775207      5.23%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3097011      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1879657      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       537204      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       259297      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148737772                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66489     22.62%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98362     33.47%     56.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129043     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116682052     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2125861      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16992      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12671664      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7487476      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138984045                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904310                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             293894                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    427026454                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170178291                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136345941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139277939                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       340489                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3032816                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       182079                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4037018                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         868959                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113447                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148654887                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1418144                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14519470                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7544074                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23519                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         85408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1211782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2381277                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137122234                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12499819                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1861811                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19985886                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19211269                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7486067                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892196                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136346180                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136345941                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79874168                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        217003140                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.887145                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368078                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101944566                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125293629                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23367802                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2098668                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144700754                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.865881                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676126                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93913596     64.90%     64.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24422100     16.88%     81.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9585985      6.62%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4935548      3.41%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4306372      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2068872      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1789771      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       843639      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2834871      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144700754                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101944566                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125293629                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18848649                       # Number of memory references committed
system.switch_cpus3.commit.loads             11486654                       # Number of loads committed
system.switch_cpus3.commit.membars              16992                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17970740                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112934463                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2556555                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2834871                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290527314                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          301359938                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4953005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101944566                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125293629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101944566                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.507592                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.507592                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663310                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663310                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       617870718                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      189169843                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144185710                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33984                       # number of misc regfile writes
system.l20.replacements                         20285                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125572                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22333                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.622711                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.976515                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.975148                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1731.535354                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           290.512982                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012196                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000476                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.845476                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.141852                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29220                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29220                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6876                       # number of Writeback hits
system.l20.Writeback_hits::total                 6876                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29220                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29220                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29220                       # number of overall hits
system.l20.overall_hits::total                  29220                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20263                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20277                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20263                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20277                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20263                       # number of overall misses
system.l20.overall_misses::total                20277                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3969045                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6054351720                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6058320765                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3969045                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6054351720                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6058320765                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3969045                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6054351720                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6058320765                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49483                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49497                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6876                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6876                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49483                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49497                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49483                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49497                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.409494                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.409661                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.409494                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.409661                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.409494                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.409661                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 283503.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298788.517001                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298777.963456                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 283503.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298788.517001                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298777.963456                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 283503.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298788.517001                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298777.963456                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3063                       # number of writebacks
system.l20.writebacks::total                     3063                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20263                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20277                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20263                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20277                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20263                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20277                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3073920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4759749531                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4762823451                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3073920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4759749531                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4762823451                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3073920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4759749531                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4762823451                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.409494                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.409661                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.409494                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.409661                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.409494                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.409661                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219565.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234898.560480                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234887.974109                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 219565.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234898.560480                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234887.974109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 219565.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234898.560480                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234887.974109                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         35205                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          163407                       # Total number of references to valid blocks.
system.l21.sampled_refs                         37253                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.386412                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.704904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1673.480768                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           368.814328                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817129                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.180085                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41444                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41444                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8883                       # number of Writeback hits
system.l21.Writeback_hits::total                 8883                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41444                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41444                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41444                       # number of overall hits
system.l21.overall_hits::total                  41444                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        35192                       # number of ReadReq misses
system.l21.ReadReq_misses::total                35205                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        35192                       # number of demand (read+write) misses
system.l21.demand_misses::total                 35205                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        35192                       # number of overall misses
system.l21.overall_misses::total                35205                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4626848                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12050338807                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12054965655                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4626848                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12050338807                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12054965655                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4626848                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12050338807                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12054965655                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76636                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76649                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8883                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8883                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76636                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76649                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76636                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76649                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.459210                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.459301                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.459210                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.459301                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.459210                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.459301                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 355911.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 342416.992697                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 342421.975714                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 355911.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 342416.992697                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 342421.975714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 355911.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 342416.992697                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 342421.975714                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5102                       # number of writebacks
system.l21.writebacks::total                     5102                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        35192                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           35205                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        35192                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            35205                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        35192                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           35205                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3795263                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9800006491                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9803801754                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3795263                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9800006491                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9803801754                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3795263                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9800006491                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9803801754                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.459210                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.459301                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.459210                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.459301                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.459210                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.459301                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 291943.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 278472.564532                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 278477.538816                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 291943.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 278472.564532                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 278477.538816                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 291943.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 278472.564532                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 278477.538816                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8566                       # number of replacements
system.l22.tagsinuse                      2047.908123                       # Cycle average of tags in use
system.l22.total_refs                          215540                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10614                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.307142                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.213830                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.197279                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1381.463790                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           626.033225                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018171                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001561                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.674543                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.305680                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27328                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27328                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8736                       # number of Writeback hits
system.l22.Writeback_hits::total                 8736                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27328                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27328                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27328                       # number of overall hits
system.l22.overall_hits::total                  27328                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8524                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8544                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           21                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8545                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8565                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8545                       # number of overall misses
system.l22.overall_misses::total                 8565                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6468630                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2624120909                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2630589539                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6491254                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6491254                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6468630                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2630612163                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2637080793                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6468630                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2630612163                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2637080793                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35852                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35872                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8736                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8736                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35873                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35893                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35873                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35893                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.237755                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.238180                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.238201                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238626                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.238201                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238626                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 323431.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 307850.880924                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 307887.352411                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 309107.333333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 309107.333333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 323431.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 307853.968754                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 307890.343608                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 323431.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 307853.968754                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 307890.343608                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4732                       # number of writebacks
system.l22.writebacks::total                     4732                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8524                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8544                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           21                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8545                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8565                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8545                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8565                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5191020                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2079432575                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2084623595                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5150928                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5150928                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5191020                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2084583503                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2089774523                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5191020                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2084583503                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2089774523                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.237755                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.238180                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.238201                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238626                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.238201                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238626                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       259551                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 243950.325551                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 243986.843984                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 245282.285714                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 245282.285714                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       259551                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 243953.598947                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 243990.020198                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       259551                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 243953.598947                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 243990.020198                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18168                       # number of replacements
system.l23.tagsinuse                      2047.989310                       # Cycle average of tags in use
system.l23.total_refs                          222471                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20216                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.004699                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.437451                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.111338                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1653.357986                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.082535                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008026                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000543                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.807304                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184122                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35085                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35085                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19811                       # number of Writeback hits
system.l23.Writeback_hits::total                19811                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35085                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35085                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35085                       # number of overall hits
system.l23.overall_hits::total                  35085                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18145                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18157                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18149                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18161                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18149                       # number of overall misses
system.l23.overall_misses::total                18161                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3435599                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6088150271                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6091585870                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1337574                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1337574                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3435599                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6089487845                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6092923444                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3435599                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6089487845                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6092923444                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53230                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53242                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19811                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19811                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53234                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53246                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53234                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53246                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340879                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341028                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340929                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341077                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340929                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341077                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 286299.916667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 335527.708515                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 335495.173762                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 334393.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 334393.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 286299.916667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 335527.458538                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 335494.931116                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 286299.916667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 335527.458538                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 335494.931116                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10567                       # number of writebacks
system.l23.writebacks::total                    10567                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18145                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18157                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18149                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18161                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18149                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18161                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2669738                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4928361152                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4931030890                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1081013                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1081013                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2669738                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4929442165                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4932111903                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2669738                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4929442165                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4932111903                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340879                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341028                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340929                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341077                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340929                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341077                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 222478.166667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 271609.873354                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 271577.402104                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 270253.250000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 270253.250000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 222478.166667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 271609.574357                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 271577.110456                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 222478.166667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 271609.574357                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 271577.110456                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.732137                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013452342                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873294.532348                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.732137                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866558                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13420228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13420228                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13420228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13420228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13420228                       # number of overall hits
system.cpu0.icache.overall_hits::total       13420228                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5059633                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5059633                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5059633                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5059633                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5059633                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5059633                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13420245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13420245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13420245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13420245                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13420245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13420245                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 297625.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 297625.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 297625.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 297625.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 297625.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 297625.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4099445                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4099445                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4099445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4099445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4099445                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4099445                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 292817.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 292817.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 292817.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 292817.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 292817.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 292817.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49483                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245047394                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49739                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4926.665072                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.126753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.873247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824714                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175286                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19264618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19264618                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23598110                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23598110                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23598110                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23598110                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       194551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       194551                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       194551                       # number of overall misses
system.cpu0.dcache.overall_misses::total       194551                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37013604790                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37013604790                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37013604790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37013604790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37013604790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37013604790                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19459169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19459169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23792661                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23792661                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23792661                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23792661                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008177                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 190251.423997                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 190251.423997                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 190251.423997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 190251.423997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 190251.423997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 190251.423997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6876                       # number of writebacks
system.cpu0.dcache.writebacks::total             6876                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       145068                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       145068                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       145068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       145068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       145068                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       145068                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49483                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49483                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49483                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49483                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49483                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8128212396                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8128212396                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8128212396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8128212396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8128212396                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8128212396                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164262.724491                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164262.724491                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164262.724491                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164262.724491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164262.724491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164262.724491                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996832                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099481810                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216697.197581                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996832                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12508396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12508396                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12508396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12508396                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12508396                       # number of overall hits
system.cpu1.icache.overall_hits::total       12508396                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6113514                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6113514                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6113514                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6113514                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6113514                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6113514                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12508415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12508415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12508415                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12508415                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12508415                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12508415                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 321763.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 321763.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 321763.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 321763.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 321763.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 321763.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4734748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4734748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4734748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4734748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4734748                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4734748                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 364211.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 364211.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 364211.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 364211.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 364211.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 364211.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76636                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193643274                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76892                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2518.379988                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.249892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.750108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10067211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10067211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7336684                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7336684                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21347                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17348                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17403895                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17403895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17403895                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17403895                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188431                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188431                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188431                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188431                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188431                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36214475002                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36214475002                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36214475002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36214475002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36214475002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36214475002                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10255642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10255642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7336684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7336684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17592326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17592326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17592326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17592326                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018373                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010711                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010711                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010711                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010711                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 192189.581343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 192189.581343                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 192189.581343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192189.581343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 192189.581343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192189.581343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8883                       # number of writebacks
system.cpu1.dcache.writebacks::total             8883                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111795                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111795                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111795                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76636                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76636                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15046909959                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15046909959                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15046909959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15046909959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15046909959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15046909959                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 196342.579975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 196342.579975                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 196342.579975                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 196342.579975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 196342.579975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 196342.579975                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.492129                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101248348                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363193.879828                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.492129                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742776                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13307061                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13307061                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13307061                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13307061                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13307061                       # number of overall hits
system.cpu2.icache.overall_hits::total       13307061                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7532304                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7532304                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7532304                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7532304                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7532304                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7532304                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13307083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13307083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13307083                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13307083                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13307083                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13307083                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 342377.454545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 342377.454545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 342377.454545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 342377.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 342377.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 342377.454545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6634630                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6634630                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6634630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6634630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6634630                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6634630                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 331731.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 331731.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 331731.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 331731.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 331731.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 331731.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35873                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177092024                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36129                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4901.658612                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.183813                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.816187                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9813711                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9813711                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7655691                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7655691                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18489                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18489                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18464                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17469402                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17469402                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17469402                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17469402                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91837                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91837                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          172                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        92009                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         92009                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        92009                       # number of overall misses
system.cpu2.dcache.overall_misses::total        92009                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  11274423025                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11274423025                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     58444392                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     58444392                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  11332867417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11332867417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  11332867417                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11332867417                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9905548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9905548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7655863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7655863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18464                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18464                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17561411                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17561411                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17561411                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17561411                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005239                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005239                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005239                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005239                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122765.584949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122765.584949                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 339792.976744                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 339792.976744                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 123171.292124                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123171.292124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 123171.292124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123171.292124                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       628827                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       628827                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8736                       # number of writebacks
system.cpu2.dcache.writebacks::total             8736                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55985                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55985                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56136                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56136                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56136                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56136                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35852                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35852                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35873                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35873                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35873                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35873                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4476086490                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4476086490                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6668467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6668467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4482754957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4482754957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4482754957                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4482754957                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124849.003961                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124849.003961                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 317546.047619                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 317546.047619                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124961.808519                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124961.808519                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124961.808519                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124961.808519                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997187                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098154307                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218493.549495                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997187                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13101112                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13101112                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13101112                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13101112                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13101112                       # number of overall hits
system.cpu3.icache.overall_hits::total       13101112                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4276090                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4276090                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4276090                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4276090                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4276090                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4276090                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13101127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13101127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13101127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13101127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13101127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13101127                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 285072.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 285072.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 285072.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 285072.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 285072.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 285072.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3535199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3535199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3535199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3535199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3535199                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3535199                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 294599.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 294599.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 294599.916667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 294599.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 294599.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 294599.916667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53234                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185746459                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53490                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3472.545504                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.707941                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.292059                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912922                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087078                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9306280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9306280                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7323989                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7323989                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18019                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18019                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16992                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16992                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16630269                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16630269                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16630269                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16630269                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155303                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155303                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3045                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3045                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158348                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158348                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158348                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158348                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28338788018                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28338788018                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    850383052                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    850383052                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  29189171070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  29189171070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  29189171070                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  29189171070                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9461583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9461583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7327034                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7327034                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16788617                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16788617                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16788617                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16788617                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 182474.182843                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182474.182843                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 279271.938259                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 279271.938259                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184335.584093                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184335.584093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184335.584093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184335.584093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1606531                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 200816.375000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19811                       # number of writebacks
system.cpu3.dcache.writebacks::total            19811                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102073                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102073                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3041                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3041                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105114                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105114                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53230                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53230                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53234                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53234                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8539427654                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8539427654                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1370774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1370774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8540798428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8540798428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8540798428                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8540798428                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 160425.092128                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 160425.092128                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 342693.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 342693.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 160438.787767                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 160438.787767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 160438.787767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 160438.787767                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
