# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test" "+UVM_VERBOSITY=DEBUG" -wlf wave/wave_test.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test.ucdb; run -all; quit -f; exit" 
# Start time: 19:20:15 on Feb 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "watchdog(fast)".
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'mem_addr'. The port definition is at: ../cluster-5-switch-v-design/design/source/switch_top.v(19).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT File: src/testbench.sv Line: 23
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO src/test/test.svh(53) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/test.svh(79) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/environment.svh(58) @ 0: uvm_test_top.env [env] ---> ENTER PHASE: --> BUILD <--
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO src/test/environment/environment.svh(86) @ 0: uvm_test_top.env [env] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_agent.svh(39) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(22) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(27) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(23) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(32) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_agent.svh(39) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(30) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(32) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_agent.svh(39) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(22) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(27) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(23) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(32) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(60) @ 0: uvm_test_top.env.scb [scb] <--- ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(87) @ 0: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO src/test/test.svh(83) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> START OF SIMULATION <--
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test                        -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @733 
#       an_port_control        uvm_analysis_imp_control    -     @772 
#       an_port_memory         uvm_analysis_imp_memory     -     @788 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @740 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @748 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @756 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @764 
#       an_port_reset          uvm_analysis_imp_reset      -     @780 
#     ctrl_agent               control_agent               -     @603 
#       control_agent_driver   control_driver              -     @935 
#         rsp_port             uvm_analysis_port           -     @950 
#         seq_item_port        uvm_seq_item_pull_port      -     @942 
#       control_agent_monitor  control_monitor             -     @958 
#         mon_an_port          uvm_analysis_port           -     @978 
#       control_agent_seqr     uvm_sequencer               -     @826 
#         rsp_export           uvm_analysis_export         -     @833 
#         seq_item_export      uvm_seq_item_pull_imp       -     @927 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @610 
#       memory_agent_driver    memory_driver               -     @1103
#         rsp_port             uvm_analysis_port           -     @1118
#         seq_item_port        uvm_seq_item_pull_port      -     @1110
#       memory_agent_monitor   memory_monitor              -     @1126
#         mon_an_port          uvm_analysis_port           -     @1150
#       memory_agent_seqr      uvm_sequencer               -     @994 
#         rsp_export           uvm_analysis_export         -     @1001
#         seq_item_export      uvm_seq_item_pull_imp       -     @1095
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @556 
#       port_0_driver          port_driver                 -     @1331
#         rsp_port             uvm_analysis_port           -     @1346
#         seq_item_port        uvm_seq_item_pull_port      -     @1338
#       port_0_monitor         port_monitor                -     @1356
#         mon_an_port          uvm_analysis_port           -     @1373
#       port_0_seqr            port_sequencer              -     @1167
#         export_port          uvm_analysis_export         -     @1276
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1284
#           analysis_export    uvm_analysis_imp            -     @1323
#           get_ap             uvm_analysis_port           -     @1315
#           get_peek_export    uvm_get_peek_imp            -     @1299
#           put_ap             uvm_analysis_port           -     @1307
#           put_export         uvm_put_imp                 -     @1291
#         rsp_export           uvm_analysis_export         -     @1174
#         seq_item_export      uvm_seq_item_pull_imp       -     @1268
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @564 
#       port_1_driver          port_driver                 -     @1554
#         rsp_port             uvm_analysis_port           -     @1569
#         seq_item_port        uvm_seq_item_pull_port      -     @1561
#       port_1_monitor         port_monitor                -     @1579
#         mon_an_port          uvm_analysis_port           -     @1596
#       port_1_seqr            port_sequencer              -     @1390
#         export_port          uvm_analysis_export         -     @1499
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1507
#           analysis_export    uvm_analysis_imp            -     @1546
#           get_ap             uvm_analysis_port           -     @1538
#           get_peek_export    uvm_get_peek_imp            -     @1522
#           put_ap             uvm_analysis_port           -     @1530
#           put_export         uvm_put_imp                 -     @1514
#         rsp_export           uvm_analysis_export         -     @1397
#         seq_item_export      uvm_seq_item_pull_imp       -     @1491
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @572 
#       port_2_driver          port_driver                 -     @1777
#         rsp_port             uvm_analysis_port           -     @1792
#         seq_item_port        uvm_seq_item_pull_port      -     @1784
#       port_2_monitor         port_monitor                -     @1802
#         mon_an_port          uvm_analysis_port           -     @1819
#       port_2_seqr            port_sequencer              -     @1613
#         export_port          uvm_analysis_export         -     @1722
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1730
#           analysis_export    uvm_analysis_imp            -     @1769
#           get_ap             uvm_analysis_port           -     @1761
#           get_peek_export    uvm_get_peek_imp            -     @1745
#           put_ap             uvm_analysis_port           -     @1753
#           put_export         uvm_put_imp                 -     @1737
#         rsp_export           uvm_analysis_export         -     @1620
#         seq_item_export      uvm_seq_item_pull_imp       -     @1714
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @580 
#       port_3_driver          port_driver                 -     @2000
#         rsp_port             uvm_analysis_port           -     @2015
#         seq_item_port        uvm_seq_item_pull_port      -     @2007
#       port_3_monitor         port_monitor                -     @2025
#         mon_an_port          uvm_analysis_port           -     @2042
#       port_3_seqr            port_sequencer              -     @1836
#         export_port          uvm_analysis_export         -     @1945
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1953
#           analysis_export    uvm_analysis_imp            -     @1992
#           get_ap             uvm_analysis_port           -     @1984
#           get_peek_export    uvm_get_peek_imp            -     @1968
#           put_ap             uvm_analysis_port           -     @1976
#           put_export         uvm_put_imp                 -     @1960
#         rsp_export           uvm_analysis_export         -     @1843
#         seq_item_export      uvm_seq_item_pull_imp       -     @1937
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @596 
#       reset_agent_driver     reset_driver                -     @2167
#         rsp_port             uvm_analysis_port           -     @2182
#         seq_item_port        uvm_seq_item_pull_port      -     @2174
#       reset_agent_monitor    reset_monitor               -     @2190
#         mon_an_port          uvm_analysis_port           -     @2210
#       reset_agent_seqr       uvm_sequencer               -     @2058
#         rsp_export           uvm_analysis_export         -     @2065
#         seq_item_export      uvm_seq_item_pull_imp       -     @2159
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @726 
#       an_port_control        uvm_analysis_imp_control    -     @2224
#       an_port_memory         uvm_analysis_imp_memory     -     @2240
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2248
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2256
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2264
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2272
#       an_port_reset          uvm_analysis_imp_reset      -     @2232
#     virtual_sequencer        virtual_sequencer           -     @617 
#       rsp_export             uvm_analysis_export         -     @624 
#       seq_item_export        uvm_seq_item_pull_imp       -     @718 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/test.svh(85) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> START OF SIMULATION <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(36) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(36) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(31) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(45) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(33) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(40) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 5: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 5: uvm_test_top.env.scb [scb] Received item : data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(116) @ 5: uvm_test_top.env.scb [scb] Data status inactive.
# UVM_INFO src/test/environment/scoreboard.svh(117) @ 5: uvm_test_top.env.scb [scb] End of input transaction. Finish packet.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 5: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 5: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(41) @ 15: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 15: uvm_test_top.env.scb [scb] Received reset : reset: 0 
# UVM_INFO src/test/environment/scoreboard.svh(135) @ 15: uvm_test_top.env.scb [scb] Reset acivated : reset: 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 15: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.reset' (id=184) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(52) @ 15: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> CONFIGURE <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 25: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 35: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 45: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1 
# UVM_INFO src/test/environment/scoreboard.svh(126) @ 45: uvm_test_top.env.scb [scb] Memory data changed.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 55: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2 
# UVM_INFO src/test/environment/scoreboard.svh(126) @ 55: uvm_test_top.env.scb [scb] Memory data changed.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 65: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3 
# UVM_INFO src/test/environment/scoreboard.svh(126) @ 65: uvm_test_top.env.scb [scb] Memory data changed.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 75: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(126) @ 75: uvm_test_top.env.scb [scb] Memory data changed.
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(75) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> CONFIGURE <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 85: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 85: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 85: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.configure' (id=220) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO src/test/test.svh(89) @ 85: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(47) @ 85: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(82) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(46) @ 85: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 105: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 105: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 115: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h0000008d  mem_addr: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 115: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h0000008d  mem_addr: 'h1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 125: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00005e00  mem_addr: 'h2
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 125: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00005e00  mem_addr: 'h2 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 135: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00660000  mem_addr: 'h3
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 135: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00660000  mem_addr: 'h3 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 145: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h66000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 145: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h66000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 155: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(124) @ 155: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 185: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 195: uvm_test_top.env.scb [scb] Received item : data_in: 'h0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(116) @ 195: uvm_test_top.env.scb [scb] Data status inactive.
# UVM_INFO src/test/environment/scoreboard.svh(117) @ 195: uvm_test_top.env.scb [scb] End of input transaction. Finish packet.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 205: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 205: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(102) @ 205: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(108) @ 205: uvm_test_top.env.scb [scb] Memory data and received item match at beginning of transaction.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 215: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 215: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 215: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 225: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 225: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h10  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 225: uvm_test_top.env.scb [scb] Received item : data_in: 'h10  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 225: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 225: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 235: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 235: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hbf  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 235: uvm_test_top.env.scb [scb] Received item : data_in: 'hbf  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 235: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 235: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 245: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 245: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hdd  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 245: uvm_test_top.env.scb [scb] Received item : data_in: 'hdd  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 245: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 245: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 255: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 255: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 255: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h55  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 255: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h55  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 255: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 255: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 255: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 265: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 265: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 265: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 265: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h10  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 265: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h10  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h1f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 265: uvm_test_top.env.scb [scb] Received item : data_in: 'h1f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 265: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 265: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 275: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 275: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 275: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 275: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hbf  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 275: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hbf  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 275: uvm_test_top.env.scb [scb] Received item : data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 275: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 275: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 285: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 285: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 285: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 285: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hdd  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 285: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hdd  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 285: uvm_test_top.env.scb [scb] Received item : data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 285: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 285: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 295: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 295: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 295: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 295: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 295: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfa  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 295: uvm_test_top.env.scb [scb] Received item : data_in: 'hfa  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 295: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 295: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 305: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 305: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 305: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 305: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h1f  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 305: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h1f  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf9  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 305: uvm_test_top.env.scb [scb] Received item : data_in: 'hf9  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 305: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 305: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 315: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 315: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 315: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 315: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h4d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 315: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h4d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 315: uvm_test_top.env.scb [scb] Received item : data_in: 'h6a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 315: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 315: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 325: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 325: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 325: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 325: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 325: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 325: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 325: uvm_test_top.env.scb [scb] Received item : data_in: 'ha0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 325: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 325: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 335: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 335: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 335: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 335: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 335: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfa  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 335: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfa  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 335: uvm_test_top.env.scb [scb] Received item : data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 335: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 335: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 345: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 345: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 345: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 345: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 345: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf9  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 345: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf9  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 345: uvm_test_top.env.scb [scb] Received item : data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 345: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 345: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 355: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 355: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 355: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 355: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 355: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 355: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf5  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 355: uvm_test_top.env.scb [scb] Received item : data_in: 'hf5  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 355: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 355: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 365: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 365: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 365: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 365: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 365: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 365: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 365: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 365: uvm_test_top.env.scb [scb] Received item : data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 365: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 365: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 375: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 375: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 375: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 375: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 375: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h5c  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 375: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h5c  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 375: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 375: uvm_test_top.env.scb [scb] Received item : data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 375: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 375: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 385: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 385: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 385: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 385: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 385: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6b  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 385: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6b  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 385: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 385: uvm_test_top.env.scb [scb] Received item : data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 385: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 385: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 395: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 395: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 395: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 395: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 395: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf5  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 395: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf5  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 395: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h34  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 395: uvm_test_top.env.scb [scb] Received item : data_in: 'h34  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 395: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 395: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 405: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 405: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 405: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 405: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 405: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 405: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 415: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 415: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 415: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 415: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 415: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h37  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 415: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h37  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 425: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 425: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 425: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 425: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 425: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h34  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 425: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h34  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 435: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 435: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 435: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 435: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd2: DA: 'h8d  SA: 'hfb  LENGTH: 'h57 PAYLOAD['h57]: '{105, 208, 63, 242, 216, 35, 149, 96, 161, 196, 157, 153, 138, 164, 35, 172, 105, 135, 23, 145, 141, 63, 182, 167, 254, 173, 51, 58, 182, 176, 234, 253, 138, 150, 211, 232, 137, 67, 123, 131, 27, 25, 125, 208, 157, 185, 121, 64, 10, 212, 225, 172, 21, 77, 118, 244, 8, 206, 157, 122, 115, 85, 64, 247, 181, 55, 179, 130, 82, 197, 105, 176, 220, 236, 32, 109, 239, 161, 107, 130, 138, 127, 102, 142, 206, 47, 172}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 435: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h8d  SA: 'hfb  LENGTH: 'h57 PAYLOAD['h57]: '{105, 208, 63, 242, 216, 35, 149, 96, 161, 196, 157, 153, 138, 164, 35, 172, 105, 135, 23, 145, 141, 63, 182, 167, 254, 173, 51, 58, 182, 176, 234, 253, 138, 150, 211, 232, 137, 67, 123, 131, 27, 25, 125, 208, 157, 185, 121, 64, 10, 212, 225, 172, 21, 77, 118, 244, 8, 206, 157, 122, 115, 85, 64, 247, 181, 55, 179, 130, 82, 197, 105, 176, 220, 236, 32, 109, 239, 161, 107, 130, 138, 127, 102, 142, 206, 47, 172}
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 445: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 445: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 455: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 455: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 455: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 455: uvm_test_top.env.scb [scb] Received item : data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(116) @ 455: uvm_test_top.env.scb [scb] Data status inactive.
# UVM_INFO src/test/environment/scoreboard.svh(117) @ 455: uvm_test_top.env.scb [scb] End of input transaction. Finish packet.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 465: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 465: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 465: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(102) @ 465: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(108) @ 465: uvm_test_top.env.scb [scb] Memory data and received item match at beginning of transaction.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 475: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfb  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 475: uvm_test_top.env.scb [scb] Received item : data_in: 'hfb  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 475: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 475: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 485: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 485: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 485: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h57  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 485: uvm_test_top.env.scb [scb] Received item : data_in: 'h57  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 485: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 485: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 495: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 495: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 495: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 495: uvm_test_top.env.scb [scb] Received item : data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 495: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 495: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 505: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 505: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 505: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 505: uvm_test_top.env.scb [scb] Received item : data_in: 'hd0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 505: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 505: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 515: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 515: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 515: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 515: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 515: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfb  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 515: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfb  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 515: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 515: uvm_test_top.env.scb [scb] Received item : data_in: 'h3f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 515: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 515: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 525: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 525: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 525: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 525: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 525: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h57  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 525: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h57  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 525: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf2  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 525: uvm_test_top.env.scb [scb] Received item : data_in: 'hf2  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 525: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 525: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 535: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 535: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 535: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 535: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 535: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h69  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 535: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h69  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 535: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd8  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 535: uvm_test_top.env.scb [scb] Received item : data_in: 'hd8  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 535: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 535: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 545: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 545: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 545: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 545: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 545: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 545: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 545: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h23  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 545: uvm_test_top.env.scb [scb] Received item : data_in: 'h23  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 545: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 545: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 555: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 555: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 555: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 555: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 555: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h3f  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 555: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h3f  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 555: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h95  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 555: uvm_test_top.env.scb [scb] Received item : data_in: 'h95  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 555: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 555: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 565: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 565: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 565: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 565: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 565: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf2  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 565: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf2  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 565: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h60  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 565: uvm_test_top.env.scb [scb] Received item : data_in: 'h60  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 565: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 565: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 575: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 575: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 575: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 575: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 575: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd8  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 575: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd8  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 575: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha1  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 575: uvm_test_top.env.scb [scb] Received item : data_in: 'ha1  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 575: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 575: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 585: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 585: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 585: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 585: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 585: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h23  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 585: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h23  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 585: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hc4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 585: uvm_test_top.env.scb [scb] Received item : data_in: 'hc4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 585: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 585: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 595: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 595: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 595: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 595: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 595: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h95  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 595: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h95  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 595: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 595: uvm_test_top.env.scb [scb] Received item : data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 595: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 595: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 605: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 605: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 605: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 605: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 605: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h60  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 605: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h60  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 605: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h99  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 605: uvm_test_top.env.scb [scb] Received item : data_in: 'h99  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 605: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 605: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 615: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 615: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 615: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 615: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 615: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha1  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 615: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha1  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 615: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 615: uvm_test_top.env.scb [scb] Received item : data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 615: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 615: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 625: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 625: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 625: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 625: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 625: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hc4  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 625: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hc4  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 625: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 625: uvm_test_top.env.scb [scb] Received item : data_in: 'ha4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 625: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 625: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 635: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 635: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 635: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 635: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 635: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h9d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 635: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h9d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 635: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h23  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 635: uvm_test_top.env.scb [scb] Received item : data_in: 'h23  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 635: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 635: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 645: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 645: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 645: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 645: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 645: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h99  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 645: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h99  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 645: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 645: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 645: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 645: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 655: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 655: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 655: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 655: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 655: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 655: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 655: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 655: uvm_test_top.env.scb [scb] Received item : data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 655: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 655: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 665: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 665: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 665: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 665: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 665: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha4  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 665: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha4  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 665: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h87  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 665: uvm_test_top.env.scb [scb] Received item : data_in: 'h87  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 665: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 665: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 675: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 675: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 675: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 675: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 675: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h23  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 675: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h23  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 675: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h17  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 675: uvm_test_top.env.scb [scb] Received item : data_in: 'h17  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 675: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 675: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 685: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 685: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 685: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 685: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 685: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 685: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 685: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h91  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 685: uvm_test_top.env.scb [scb] Received item : data_in: 'h91  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 685: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 685: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 695: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 695: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 695: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 695: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 695: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h69  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 695: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h69  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 695: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 695: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 695: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 695: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 705: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 705: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 705: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 705: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 705: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h87  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 705: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h87  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 705: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 705: uvm_test_top.env.scb [scb] Received item : data_in: 'h3f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 705: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 705: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 715: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 715: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 715: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 715: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 715: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h17  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 715: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h17  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 715: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb6  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 715: uvm_test_top.env.scb [scb] Received item : data_in: 'hb6  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 715: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 715: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 725: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 725: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 725: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 725: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 725: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h91  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 725: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h91  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 725: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha7  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 725: uvm_test_top.env.scb [scb] Received item : data_in: 'ha7  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 725: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 725: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 735: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 735: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 735: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 735: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 735: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 735: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 735: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfe  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 735: uvm_test_top.env.scb [scb] Received item : data_in: 'hfe  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 735: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 735: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 745: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 745: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 745: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 745: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 745: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h3f  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 745: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h3f  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 745: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'had  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 745: uvm_test_top.env.scb [scb] Received item : data_in: 'had  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 745: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 745: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 755: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 755: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 755: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 755: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 755: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb6  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 755: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb6  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 755: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h33  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 755: uvm_test_top.env.scb [scb] Received item : data_in: 'h33  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 755: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 755: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 765: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 765: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 765: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 765: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 765: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha7  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 765: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha7  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 765: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 765: uvm_test_top.env.scb [scb] Received item : data_in: 'h3a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 765: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 765: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 775: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 775: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 775: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 775: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 775: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfe  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 775: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfe  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 775: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb6  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 775: uvm_test_top.env.scb [scb] Received item : data_in: 'hb6  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 775: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 775: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 785: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 785: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 785: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 785: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 785: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'had  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 785: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'had  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 785: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 785: uvm_test_top.env.scb [scb] Received item : data_in: 'hb0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 785: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 785: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 795: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 795: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 795: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 795: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 795: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h33  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 795: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h33  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 795: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hea  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 795: uvm_test_top.env.scb [scb] Received item : data_in: 'hea  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 795: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 795: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 805: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 805: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 805: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 805: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 805: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h3a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 805: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h3a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 805: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfd  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 805: uvm_test_top.env.scb [scb] Received item : data_in: 'hfd  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 805: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 805: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 815: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 815: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 815: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 815: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 815: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb6  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 815: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb6  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 815: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 815: uvm_test_top.env.scb [scb] Received item : data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 815: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 815: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 825: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 825: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 825: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 825: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 825: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 825: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 825: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h96  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 825: uvm_test_top.env.scb [scb] Received item : data_in: 'h96  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 825: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 825: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 835: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 835: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 835: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 835: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 835: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hea  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 835: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hea  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 835: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 835: uvm_test_top.env.scb [scb] Received item : data_in: 'hd3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 835: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 835: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 845: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 845: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 845: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 845: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 845: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfd  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 845: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfd  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 845: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'he8  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 845: uvm_test_top.env.scb [scb] Received item : data_in: 'he8  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 845: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 845: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 855: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 855: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 855: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 855: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 855: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 855: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 855: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h89  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 855: uvm_test_top.env.scb [scb] Received item : data_in: 'h89  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 855: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 855: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 865: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 865: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 865: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 865: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 865: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h96  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 865: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h96  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 865: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h43  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 865: uvm_test_top.env.scb [scb] Received item : data_in: 'h43  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 865: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 865: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 875: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 875: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 875: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 875: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 875: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd3  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 875: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd3  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 875: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7b  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 875: uvm_test_top.env.scb [scb] Received item : data_in: 'h7b  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 875: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 875: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 885: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 885: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 885: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 885: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 885: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'he8  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 885: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'he8  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 885: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h83  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 885: uvm_test_top.env.scb [scb] Received item : data_in: 'h83  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 885: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 885: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 895: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 895: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 895: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 895: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 895: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h89  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 895: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h89  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 895: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h1b  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 895: uvm_test_top.env.scb [scb] Received item : data_in: 'h1b  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 895: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 895: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 905: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 905: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 905: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 905: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 905: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h43  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 905: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h43  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 905: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h19  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 905: uvm_test_top.env.scb [scb] Received item : data_in: 'h19  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 905: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 905: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 915: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 915: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 915: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 915: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 915: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7b  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 915: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7b  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 915: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 915: uvm_test_top.env.scb [scb] Received item : data_in: 'h7d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 915: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 915: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 925: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 925: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 925: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 925: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 925: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h83  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 925: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h83  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 925: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 925: uvm_test_top.env.scb [scb] Received item : data_in: 'hd0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 925: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 925: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 935: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 935: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 935: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 935: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 935: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h1b  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 935: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h1b  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 935: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 935: uvm_test_top.env.scb [scb] Received item : data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 935: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 935: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 945: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 945: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 945: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 945: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 945: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h19  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 945: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h19  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 945: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb9  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 945: uvm_test_top.env.scb [scb] Received item : data_in: 'hb9  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 945: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 945: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 955: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 955: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 955: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 955: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 955: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 955: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 955: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h79  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 955: uvm_test_top.env.scb [scb] Received item : data_in: 'h79  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 955: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 955: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 965: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 965: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 965: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 965: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 965: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 965: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 965: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h40  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 965: uvm_test_top.env.scb [scb] Received item : data_in: 'h40  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 965: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 965: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 975: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 975: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 975: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 975: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 975: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h9d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 975: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h9d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 975: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 975: uvm_test_top.env.scb [scb] Received item : data_in: 'ha  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 975: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 975: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 985: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 985: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 985: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 985: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 985: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb9  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 985: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb9  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 985: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 985: uvm_test_top.env.scb [scb] Received item : data_in: 'hd4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 985: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 985: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 995: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 995: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 995: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 995: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 995: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h79  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 995: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h79  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 995: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'he1  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 995: uvm_test_top.env.scb [scb] Received item : data_in: 'he1  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 995: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 995: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1005: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1005: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1005: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1005: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1005: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h40  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1005: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h40  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1005: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1005: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1005: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1005: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1015: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1015: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1015: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1015: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1015: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1015: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1015: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h15  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1015: uvm_test_top.env.scb [scb] Received item : data_in: 'h15  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1015: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1015: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1025: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1025: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1025: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1025: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1025: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd4  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1025: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd4  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1025: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1025: uvm_test_top.env.scb [scb] Received item : data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1025: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1025: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1035: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1035: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1035: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1035: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1035: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'he1  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1035: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'he1  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1035: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h76  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1035: uvm_test_top.env.scb [scb] Received item : data_in: 'h76  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1035: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1035: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1045: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1045: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1045: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1045: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1045: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1045: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1045: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1045: uvm_test_top.env.scb [scb] Received item : data_in: 'hf4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1045: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1045: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1055: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1055: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1055: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1055: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1055: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h15  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1055: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h15  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1055: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1055: uvm_test_top.env.scb [scb] Received item : data_in: 'h8  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1055: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1055: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1065: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1065: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1065: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1065: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1065: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h4d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1065: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h4d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1065: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hce  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1065: uvm_test_top.env.scb [scb] Received item : data_in: 'hce  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1065: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1065: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1075: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1075: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1075: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1075: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1075: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h76  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1075: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h76  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1075: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1075: uvm_test_top.env.scb [scb] Received item : data_in: 'h9d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1075: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1075: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1085: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1085: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1085: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1085: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1085: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf4  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1085: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf4  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1085: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1085: uvm_test_top.env.scb [scb] Received item : data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1085: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1085: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1095: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1095: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1095: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1095: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1095: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1095: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1095: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h73  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1095: uvm_test_top.env.scb [scb] Received item : data_in: 'h73  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1095: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1095: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1105: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1105: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1105: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1105: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1105: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hce  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1105: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hce  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1105: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1105: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1105: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1115: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1115: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1115: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1115: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1115: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h9d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1115: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h9d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h40  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1115: uvm_test_top.env.scb [scb] Received item : data_in: 'h40  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1115: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1115: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1125: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1125: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1125: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1125: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1125: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7a  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1125: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7a  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf7  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1125: uvm_test_top.env.scb [scb] Received item : data_in: 'hf7  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1125: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1125: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1135: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1135: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1135: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1135: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1135: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h73  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1135: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h73  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb5  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1135: uvm_test_top.env.scb [scb] Received item : data_in: 'hb5  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1135: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1135: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1145: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1145: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1145: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1145: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1145: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h55  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1145: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h55  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1145: uvm_test_top.env.scb [scb] Received item : data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1145: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1145: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1155: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1155: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1155: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1155: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1155: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h40  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1155: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h40  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1155: uvm_test_top.env.scb [scb] Received item : data_in: 'hb3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1155: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1155: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1165: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1165: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1165: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1165: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1165: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf7  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1165: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf7  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h82  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1165: uvm_test_top.env.scb [scb] Received item : data_in: 'h82  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1165: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1165: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1175: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1175: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1175: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1175: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1175: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb5  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1175: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb5  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1175: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h52  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1175: uvm_test_top.env.scb [scb] Received item : data_in: 'h52  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1175: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1175: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1185: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1185: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1185: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1185: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1185: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h37  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1185: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h37  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1185: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hc5  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1185: uvm_test_top.env.scb [scb] Received item : data_in: 'hc5  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1185: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1185: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1195: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1195: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1195: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1195: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1195: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb3  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1195: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb3  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1195: uvm_test_top.env.scb [scb] Received item : data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1195: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1195: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1205: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1205: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1205: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1205: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1205: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h82  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1205: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h82  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1205: uvm_test_top.env.scb [scb] Received item : data_in: 'hb0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1205: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1205: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1215: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1215: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1215: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1215: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1215: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h52  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1215: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h52  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hdc  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1215: uvm_test_top.env.scb [scb] Received item : data_in: 'hdc  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1215: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1215: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1225: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1225: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1225: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1225: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1225: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hc5  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1225: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hc5  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hec  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1225: uvm_test_top.env.scb [scb] Received item : data_in: 'hec  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1225: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1225: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1235: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1235: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1235: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1235: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1235: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h69  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1235: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h69  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h20  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1235: uvm_test_top.env.scb [scb] Received item : data_in: 'h20  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1235: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1235: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1245: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1245: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1245: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1245: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1245: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1245: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1245: uvm_test_top.env.scb [scb] Received item : data_in: 'h6d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1245: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1245: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1255: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1255: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1255: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1255: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hdc  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1255: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hdc  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hef  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1255: uvm_test_top.env.scb [scb] Received item : data_in: 'hef  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1255: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1255: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1265: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1265: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1265: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1265: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hec  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1265: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hec  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha1  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1265: uvm_test_top.env.scb [scb] Received item : data_in: 'ha1  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1265: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1265: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1275: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1275: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1275: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h20  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1275: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h20  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1275: uvm_test_top.env.scb [scb] Received item : data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1275: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1275: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1285: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1285: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1285: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1285: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6d  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1285: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6d  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h82  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1285: uvm_test_top.env.scb [scb] Received item : data_in: 'h82  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1285: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1285: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1295: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1295: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1295: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1295: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hef  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1295: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hef  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1295: uvm_test_top.env.scb [scb] Received item : data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1295: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1295: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1305: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1305: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1305: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1305: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha1  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1305: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha1  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1305: uvm_test_top.env.scb [scb] Received item : data_in: 'h7f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1305: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1305: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1315: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1315: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1315: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1315: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6b  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1315: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6b  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1315: uvm_test_top.env.scb [scb] Received item : data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1315: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1315: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1325: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1325: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1325: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1325: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1325: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h82  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1325: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h82  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1325: uvm_test_top.env.scb [scb] Received item : data_in: 'h8e  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1325: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1325: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1335: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1335: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1335: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1335: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8a  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1335: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8a  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hce  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1335: uvm_test_top.env.scb [scb] Received item : data_in: 'hce  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1335: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1335: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1345: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1345: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1345: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1345: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7f  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1345: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7f  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h2f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1345: uvm_test_top.env.scb [scb] Received item : data_in: 'h2f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1345: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1345: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1355: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1355: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1355: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1355: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h66  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1355: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h66  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1355: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1355: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1355: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h8e  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1365: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h8e  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1365: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1365: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h8e  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(177) @ 1365: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h8e  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1365: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1365: uvm_test_top.env.scb [scb] A valid read was made from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1365: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8e  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1365: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8e  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1365: uvm_test_top.env.scb [scb] A valid read was made from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1365: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1365: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(93) @ 1365: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(96) @ 1365: uvm_test_top.env.scb [scb] Data status active.
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 1365: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'hce  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1375: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'hce  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1375: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1375: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'hce  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(177) @ 1375: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'hce  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1375: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1375: uvm_test_top.env.scb [scb] A valid read was made from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1375: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hce  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1375: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hce  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1375: uvm_test_top.env.scb [scb] A valid read was made from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1375: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h2f  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1385: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h2f  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1385: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1385: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h2f  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(177) @ 1385: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h2f  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1385: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1385: uvm_test_top.env.scb [scb] A valid read was made from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1385: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h2f  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1385: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h2f  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1385: uvm_test_top.env.scb [scb] A valid read was made from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1385: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1395: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'hac  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1395: uvm_test_top.env.scb [scb] A valid read was made from port 3.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1395: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'hac  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(177) @ 1395: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'hac  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1395: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1395: uvm_test_top.env.scb [scb] A valid read was made from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(156) @ 1395: uvm_test_top.env.scb [scb] MATCH
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1395: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(151) @ 1395: uvm_test_top.env.scb [scb] A valid read was made from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(159) @ 1395: uvm_test_top.env.scb [scb] MISS
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1405: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(182) @ 1405: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'hac  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1405: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(172) @ 1405: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1405: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1405: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h8d  SA: 'hfb  LENGTH: 'h57 PAYLOAD['h57]: '{105, 208, 63, 242, 216, 35, 149, 96, 161, 196, 157, 153, 138, 164, 35, 172, 105, 135, 23, 145, 141, 63, 182, 167, 254, 173, 51, 58, 182, 176, 234, 253, 138, 150, 211, 232, 137, 67, 123, 131, 27, 25, 125, 208, 157, 185, 121, 64, 10, 212, 225, 172, 21, 77, 118, 244, 8, 206, 157, 122, 115, 85, 64, 247, 181, 55, 179, 130, 82, 197, 105, 176, 220, 236, 32, 109, 239, 161, 107, 130, 138, 127, 102, 142, 206, 47, 172}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/test.svh(99) @ 1405: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 1405: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.main' (id=256) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1405: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# UVM_INFO src/test/environment/coverage/coverage.svh(129) @ 1405: uvm_test_top.env.cov [cov] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 1405: uvm_test_top.env.cov [cov] Ports coverage   = 75.89%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 1405: uvm_test_top.env.cov [cov] Memory coverage  = 68.75%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 1405: uvm_test_top.env.cov [cov] Control coverage = 83.33%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 1405: uvm_test_top.env.cov [cov] Data coverage    = 0.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 1405: uvm_test_top.env.cov [cov] Event coverage   = 37.70%
# UVM_INFO src/test/environment/coverage/coverage.svh(135) @ 1405: uvm_test_top.env.cov [cov] <--- EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(188) @ 1405: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(190) @ 1405: uvm_test_top.env.scb [scb] PORT 0: Number of matched 8 bits: 0
# UVM_INFO src/test/environment/scoreboard.svh(191) @ 1405: uvm_test_top.env.scb [scb] PORT 0: Number of missed 8 bits: 4
# UVM_INFO src/test/environment/scoreboard.svh(190) @ 1405: uvm_test_top.env.scb [scb] PORT 1: Number of matched 8 bits: 4
# UVM_INFO src/test/environment/scoreboard.svh(191) @ 1405: uvm_test_top.env.scb [scb] PORT 1: Number of missed 8 bits: 0
# UVM_INFO src/test/environment/scoreboard.svh(190) @ 1405: uvm_test_top.env.scb [scb] PORT 2: Number of matched 8 bits: 0
# UVM_INFO src/test/environment/scoreboard.svh(191) @ 1405: uvm_test_top.env.scb [scb] PORT 2: Number of missed 8 bits: 0
# UVM_INFO src/test/environment/scoreboard.svh(190) @ 1405: uvm_test_top.env.scb [scb] PORT 3: Number of matched 8 bits: 103
# UVM_INFO src/test/environment/scoreboard.svh(191) @ 1405: uvm_test_top.env.scb [scb] PORT 3: Number of missed 8 bits: 4
# UVM_INFO src/test/environment/scoreboard.svh(193) @ 1405: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> REPORT <--
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 1446
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH/TRC/EXE/ALLDROP]     3
# [PHASESEQ]   104
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]     9
# [control_agent_monitor]   117
# [cov]     7
# [ctrl_agent]     4
# [ctrl_seq]     4
# [env]     2
# [mem_agent]     4
# [memory_agent_driver]     7
# [memory_agent_monitor]    16
# [port_0_agent]     4
# [port_0_driver]     5
# [port_0_monitor]   112
# [port_1_agent]     4
# [port_1_driver]     5
# [port_1_monitor]    11
# [port_2_agent]     4
# [port_2_driver]     5
# [port_2_monitor]     7
# [port_3_agent]     4
# [port_3_driver]     5
# [port_3_monitor]   119
# [reset_agent_driver]     5
# [reset_agent_monitor]     6
# [rst_agent]     4
# [scb]   844
# [uvm_test_top]     6
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1405 ns  Iteration: 110  Instance: /testbench
# Saving coverage database on exit...
# End time: 19:20:22 on Feb 26,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
