<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="jiafa_add.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="jiafa_add.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="jiafa_add.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="jiafa_add.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="jiafa_add.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="jiafa_add.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="jiafa_add.lso"/>
    <file xil_pn:fileType="FILE_MSK" xil_pn:name="jiafa_add.msk"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jiafa_add.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="jiafa_add.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="jiafa_add.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="jiafa_add.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="jiafa_add.ntrc_log"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="jiafa_add.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="jiafa_add.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="jiafa_add.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jiafa_add.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="jiafa_add.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="jiafa_add.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="jiafa_add.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="jiafa_add.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="jiafa_add.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="jiafa_add.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="jiafa_add.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="jiafa_add.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="jiafa_add.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="jiafa_add_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jiafa_add_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jiafa_add_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jiafa_add_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="jiafa_add_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jiafa_add_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jiafa_add_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="jiafa_add_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="jiafa_add_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jiafa_add_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="jiafa_add_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="jiafa_add_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="jiafa_add_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jiafa_add_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9020265981587254424" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7862988181630837977" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3416261623567978202" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951239" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5919770066554013647" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951250" xil_pn:in_ck="167361476126383591" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6636581492658009558" xil_pn:start_ts="1401951239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.lso"/>
      <outfile xil_pn:name="jiafa_add.ngc"/>
      <outfile xil_pn:name="jiafa_add.ngr"/>
      <outfile xil_pn:name="jiafa_add.ntrc_log"/>
      <outfile xil_pn:name="jiafa_add.prj"/>
      <outfile xil_pn:name="jiafa_add.stx"/>
      <outfile xil_pn:name="jiafa_add.syr"/>
      <outfile xil_pn:name="jiafa_add.xst"/>
      <outfile xil_pn:name="jiafa_add_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1401951250" xil_pn:in_ck="-2210793235463783281" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119201334333315963" xil_pn:start_ts="1401951250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401951258" xil_pn:in_ck="9084642430610516600" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4918416195705104744" xil_pn:start_ts="1401951250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.bld"/>
      <outfile xil_pn:name="jiafa_add.ngd"/>
      <outfile xil_pn:name="jiafa_add_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1401951271" xil_pn:in_ck="8784764202930365465" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1401951258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.pcf"/>
      <outfile xil_pn:name="jiafa_add_map.map"/>
      <outfile xil_pn:name="jiafa_add_map.mrp"/>
      <outfile xil_pn:name="jiafa_add_map.ncd"/>
      <outfile xil_pn:name="jiafa_add_map.ngm"/>
      <outfile xil_pn:name="jiafa_add_map.xrpt"/>
      <outfile xil_pn:name="jiafa_add_summary.xml"/>
      <outfile xil_pn:name="jiafa_add_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1401951291" xil_pn:in_ck="6220828365575966674" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1401951271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.ncd"/>
      <outfile xil_pn:name="jiafa_add.pad"/>
      <outfile xil_pn:name="jiafa_add.par"/>
      <outfile xil_pn:name="jiafa_add.ptwx"/>
      <outfile xil_pn:name="jiafa_add.unroutes"/>
      <outfile xil_pn:name="jiafa_add.xpi"/>
      <outfile xil_pn:name="jiafa_add_pad.csv"/>
      <outfile xil_pn:name="jiafa_add_pad.txt"/>
      <outfile xil_pn:name="jiafa_add_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1401951325" xil_pn:in_ck="-2210793235463790906" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="60834123659729680" xil_pn:start_ts="1401951291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.bgn"/>
      <outfile xil_pn:name="jiafa_add.bit"/>
      <outfile xil_pn:name="jiafa_add.drc"/>
      <outfile xil_pn:name="jiafa_add.msk"/>
      <outfile xil_pn:name="jiafa_add.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1401951291" xil_pn:in_ck="-6971541964418339563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969897" xil_pn:start_ts="1401951282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="jiafa_add.twr"/>
      <outfile xil_pn:name="jiafa_add.twx"/>
    </transform>
  </transforms>

</generated_project>
