

================================================================
== Vivado HLS Report for 'softmax_divide_preci'
================================================================
* Date:           Tue Feb  7 00:12:51 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        33|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      4|        0|     273|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|     2283|    1738|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     126|    -|
|Register         |        0|      -|      368|      32|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      4|     2651|    2169|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+-------+------+------+
    |                Instance               |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+---------------------------------+---------+-------+------+------+
    |kernel_4_sdiv_26ns_32ns_32_30_1_U1926  |kernel_4_sdiv_26ns_32ns_32_30_1  |        0|      0|  2283|  1738|
    +---------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                                  |                                 |        0|      0|  2283|  1738|
    +---------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_203_p2                     |     *    |      4|  0|  20|          32|          32|
    |indvar_flatten_next_fu_214_p2       |     +    |      0|  0|  71|          64|           1|
    |iter_fu_239_p2                      |     +    |      0|  0|  39|           1|          32|
    |ap_block_state35_pp0_stage0_iter32  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_209_p2          |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i2_fu_220_p2               |   icmp   |      0|  0|  20|          32|          32|
    |tmp_41_i_fu_281_p2                  |   icmp   |      0|  0|  20|          24|           1|
    |tmp_i_fu_233_p2                     |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |iter_i_mid2_fu_225_p3               |  select  |      0|  0|  32|           1|           1|
    |tmp_V_104_fu_291_p3                 |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      4|  0| 273|         259|         180|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter32     |   9|          2|    1|          2|
    |in_proc_2_V_V_blk_n          |   9|          2|    1|          2|
    |in_proc_2_iter_c_V_V_blk_n   |   9|          2|    1|          2|
    |in_proc_2_iter_r_V_V_blk_n   |   9|          2|    1|          2|
    |in_write_2_iter_c_V_s_blk_n  |   9|          2|    1|          2|
    |in_write_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_175       |   9|          2|   64|        128|
    |iter_i_reg_186               |   9|          2|   32|         64|
    |sum_V_V_blk_n                |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 126|         27|  106|        215|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |bound_reg_316             |  64|   0|   64|          0|
    |exitcond_flatten_reg_321  |   1|   0|    1|          0|
    |indvar_flatten_reg_175    |  64|   0|   64|          0|
    |iter_i_reg_186            |  32|   0|   32|          0|
    |tmp_V_101_reg_305         |  32|   0|   32|          0|
    |tmp_V_104_reg_349         |   8|   0|    8|          0|
    |tmp_V_105_reg_311         |  32|   0|   32|          0|
    |tmp_V_fu_132              |  32|   0|   32|          0|
    |tmp_i_reg_330             |   1|   0|    1|          0|
    |exitcond_flatten_reg_321  |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 368|  32|  305|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  softmax_divide_preci | return value |
|in_proc_2_iter_c_V_V_dout     |  in |   32|   ap_fifo  |  in_proc_2_iter_c_V_V |    pointer   |
|in_proc_2_iter_c_V_V_empty_n  |  in |    1|   ap_fifo  |  in_proc_2_iter_c_V_V |    pointer   |
|in_proc_2_iter_c_V_V_read     | out |    1|   ap_fifo  |  in_proc_2_iter_c_V_V |    pointer   |
|in_proc_2_iter_r_V_V_dout     |  in |   32|   ap_fifo  |  in_proc_2_iter_r_V_V |    pointer   |
|in_proc_2_iter_r_V_V_empty_n  |  in |    1|   ap_fifo  |  in_proc_2_iter_r_V_V |    pointer   |
|in_proc_2_iter_r_V_V_read     | out |    1|   ap_fifo  |  in_proc_2_iter_r_V_V |    pointer   |
|in_write_2_iter_c_V_s_din     | out |   32|   ap_fifo  | in_write_2_iter_c_V_s |    pointer   |
|in_write_2_iter_c_V_s_full_n  |  in |    1|   ap_fifo  | in_write_2_iter_c_V_s |    pointer   |
|in_write_2_iter_c_V_s_write   | out |    1|   ap_fifo  | in_write_2_iter_c_V_s |    pointer   |
|sum_V_V_dout                  |  in |   32|   ap_fifo  |        sum_V_V        |    pointer   |
|sum_V_V_empty_n               |  in |    1|   ap_fifo  |        sum_V_V        |    pointer   |
|sum_V_V_read                  | out |    1|   ap_fifo  |        sum_V_V        |    pointer   |
|in_proc_2_V_V_dout            |  in |   16|   ap_fifo  |     in_proc_2_V_V     |    pointer   |
|in_proc_2_V_V_empty_n         |  in |    1|   ap_fifo  |     in_proc_2_V_V     |    pointer   |
|in_proc_2_V_V_read            | out |    1|   ap_fifo  |     in_proc_2_V_V     |    pointer   |
|in_write_V_V_din              | out |    8|   ap_fifo  |      in_write_V_V     |    pointer   |
|in_write_V_V_full_n           |  in |    1|   ap_fifo  |      in_write_V_V     |    pointer   |
|in_write_V_V_write            | out |    1|   ap_fifo  |      in_write_V_V     |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

