
23-011_Box_domotique_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004588  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08004648  08004648  00014648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046d4  080046d4  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080046d4  080046d4  000146d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046dc  080046dc  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046dc  080046dc  000146dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046e0  080046e0  000146e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080046e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000014  080046f8  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  080046f8  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bfac  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002081  00000000  00000000  0002c02b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f8  00000000  00000000  0002e0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ae  00000000  00000000  0002eaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000024ac  00000000  00000000  0002f256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d26f  00000000  00000000  00031702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00064ea9  00000000  00000000  0003e971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022cc  00000000  00000000  000a381c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000a5ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004630 	.word	0x08004630

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08004630 	.word	0x08004630

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <NRF_WriteReg_EN>:



// write a single byte to the particular register
static void NRF_WriteReg_EN (uint8_t Reg, uint8_t Data)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0
 80004be:	0002      	movs	r2, r0
 80004c0:	1dfb      	adds	r3, r7, #7
 80004c2:	701a      	strb	r2, [r3, #0]
 80004c4:	1dbb      	adds	r3, r7, #6
 80004c6:	1c0a      	adds	r2, r1, #0
 80004c8:	701a      	strb	r2, [r3, #0]
	uint8_t buf_U8A[2];
	buf_U8A[0] = Reg|1<<5;
 80004ca:	1dfb      	adds	r3, r7, #7
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2220      	movs	r2, #32
 80004d0:	4313      	orrs	r3, r2
 80004d2:	b2da      	uxtb	r2, r3
 80004d4:	210c      	movs	r1, #12
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	701a      	strb	r2, [r3, #0]
	buf_U8A[1] = Data;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	1dba      	adds	r2, r7, #6
 80004de:	7812      	ldrb	r2, [r2, #0]
 80004e0:	705a      	strb	r2, [r3, #1]
	HAL_writeSpiValue_EN(buf_U8A, 2);
 80004e2:	187b      	adds	r3, r7, r1
 80004e4:	2102      	movs	r1, #2
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 fac2 	bl	8000a70 <HAL_writeSpiValue_EN>
}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b004      	add	sp, #16
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <NRF_WriteReg_Multi_EN>:

//write multiple bytes starting from a particular register
void NRF_WriteReg_Multi_EN (uint8_t Reg, uint8_t *data, int size)
{
 80004f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004f6:	46c6      	mov	lr, r8
 80004f8:	b500      	push	{lr}
 80004fa:	b08e      	sub	sp, #56	; 0x38
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6239      	str	r1, [r7, #32]
 8000500:	61fa      	str	r2, [r7, #28]
 8000502:	230f      	movs	r3, #15
 8000504:	2118      	movs	r1, #24
 8000506:	185b      	adds	r3, r3, r1
 8000508:	19db      	adds	r3, r3, r7
 800050a:	1c02      	adds	r2, r0, #0
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	466b      	mov	r3, sp
 8000510:	4698      	mov	r8, r3
	uint8_t buf_U8A[1+size];
 8000512:	69fb      	ldr	r3, [r7, #28]
 8000514:	3301      	adds	r3, #1
 8000516:	1e5a      	subs	r2, r3, #1
 8000518:	633a      	str	r2, [r7, #48]	; 0x30
 800051a:	001a      	movs	r2, r3
 800051c:	60ba      	str	r2, [r7, #8]
 800051e:	2200      	movs	r2, #0
 8000520:	60fa      	str	r2, [r7, #12]
 8000522:	68b8      	ldr	r0, [r7, #8]
 8000524:	68f9      	ldr	r1, [r7, #12]
 8000526:	0002      	movs	r2, r0
 8000528:	0f52      	lsrs	r2, r2, #29
 800052a:	000e      	movs	r6, r1
 800052c:	00f6      	lsls	r6, r6, #3
 800052e:	617e      	str	r6, [r7, #20]
 8000530:	697e      	ldr	r6, [r7, #20]
 8000532:	4316      	orrs	r6, r2
 8000534:	617e      	str	r6, [r7, #20]
 8000536:	0002      	movs	r2, r0
 8000538:	00d2      	lsls	r2, r2, #3
 800053a:	613a      	str	r2, [r7, #16]
 800053c:	001a      	movs	r2, r3
 800053e:	603a      	str	r2, [r7, #0]
 8000540:	2200      	movs	r2, #0
 8000542:	607a      	str	r2, [r7, #4]
 8000544:	6838      	ldr	r0, [r7, #0]
 8000546:	6879      	ldr	r1, [r7, #4]
 8000548:	0002      	movs	r2, r0
 800054a:	0f52      	lsrs	r2, r2, #29
 800054c:	000e      	movs	r6, r1
 800054e:	00f5      	lsls	r5, r6, #3
 8000550:	4315      	orrs	r5, r2
 8000552:	0002      	movs	r2, r0
 8000554:	00d4      	lsls	r4, r2, #3
 8000556:	3307      	adds	r3, #7
 8000558:	08db      	lsrs	r3, r3, #3
 800055a:	00db      	lsls	r3, r3, #3
 800055c:	466a      	mov	r2, sp
 800055e:	1ad2      	subs	r2, r2, r3
 8000560:	4695      	mov	sp, r2
 8000562:	466b      	mov	r3, sp
 8000564:	3300      	adds	r3, #0
 8000566:	62fb      	str	r3, [r7, #44]	; 0x2c
	buf_U8A[0] = Reg|1<<5;
 8000568:	230f      	movs	r3, #15
 800056a:	2118      	movs	r1, #24
 800056c:	185b      	adds	r3, r3, r1
 800056e:	19db      	adds	r3, r3, r7
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2220      	movs	r2, #32
 8000574:	4313      	orrs	r3, r2
 8000576:	b2da      	uxtb	r2, r3
 8000578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800057a:	701a      	strb	r2, [r3, #0]


	for(uint16_t counter_U16=0 ; counter_U16<size ; counter_U16++){
 800057c:	231e      	movs	r3, #30
 800057e:	185b      	adds	r3, r3, r1
 8000580:	19db      	adds	r3, r3, r7
 8000582:	2200      	movs	r2, #0
 8000584:	801a      	strh	r2, [r3, #0]
 8000586:	e014      	b.n	80005b2 <NRF_WriteReg_Multi_EN+0xbe>
		buf_U8A[1+counter_U16] = data[counter_U16];
 8000588:	201e      	movs	r0, #30
 800058a:	2418      	movs	r4, #24
 800058c:	1903      	adds	r3, r0, r4
 800058e:	19db      	adds	r3, r3, r7
 8000590:	881b      	ldrh	r3, [r3, #0]
 8000592:	6a3a      	ldr	r2, [r7, #32]
 8000594:	18d2      	adds	r2, r2, r3
 8000596:	1903      	adds	r3, r0, r4
 8000598:	19db      	adds	r3, r3, r7
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	3301      	adds	r3, #1
 800059e:	7811      	ldrb	r1, [r2, #0]
 80005a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80005a2:	54d1      	strb	r1, [r2, r3]
	for(uint16_t counter_U16=0 ; counter_U16<size ; counter_U16++){
 80005a4:	1903      	adds	r3, r0, r4
 80005a6:	19db      	adds	r3, r3, r7
 80005a8:	881a      	ldrh	r2, [r3, #0]
 80005aa:	1903      	adds	r3, r0, r4
 80005ac:	19db      	adds	r3, r3, r7
 80005ae:	3201      	adds	r2, #1
 80005b0:	801a      	strh	r2, [r3, #0]
 80005b2:	231e      	movs	r3, #30
 80005b4:	2218      	movs	r2, #24
 80005b6:	189b      	adds	r3, r3, r2
 80005b8:	19db      	adds	r3, r3, r7
 80005ba:	881b      	ldrh	r3, [r3, #0]
 80005bc:	69fa      	ldr	r2, [r7, #28]
 80005be:	429a      	cmp	r2, r3
 80005c0:	dce2      	bgt.n	8000588 <NRF_WriteReg_Multi_EN+0x94>
	}

	HAL_writeSpiValue_EN(buf_U8A, 1+size);
 80005c2:	69fb      	ldr	r3, [r7, #28]
 80005c4:	b29b      	uxth	r3, r3
 80005c6:	3301      	adds	r3, #1
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005cc:	0011      	movs	r1, r2
 80005ce:	0018      	movs	r0, r3
 80005d0:	f000 fa4e 	bl	8000a70 <HAL_writeSpiValue_EN>
 80005d4:	46c5      	mov	sp, r8
}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	b00e      	add	sp, #56	; 0x38
 80005dc:	bc80      	pop	{r7}
 80005de:	46b8      	mov	r8, r7
 80005e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005e2 <nrf24_ReadReg_EN>:


static NRF_ret_val_en nrf24_ReadReg_EN(uint8_t register_REG, uint8_t* read_value_U8P)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b082      	sub	sp, #8
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	0002      	movs	r2, r0
 80005ea:	6039      	str	r1, [r7, #0]
 80005ec:	1dfb      	adds	r3, r7, #7
 80005ee:	701a      	strb	r2, [r3, #0]
	*read_value_U8P = 0;
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	2200      	movs	r2, #0
 80005f4:	701a      	strb	r2, [r3, #0]
	HAL_readSpiValue_EN((uint8_t)register_REG,read_value_U8P,1);
 80005f6:	6839      	ldr	r1, [r7, #0]
 80005f8:	1dfb      	adds	r3, r7, #7
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2201      	movs	r2, #1
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 fa66 	bl	8000ad0 <HAL_readSpiValue_EN>
	return NRF_OK_EN;
 8000604:	2303      	movs	r3, #3
}
 8000606:	0018      	movs	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	b002      	add	sp, #8
 800060c:	bd80      	pop	{r7, pc}

0800060e <nrf24_ReadReg_Multi_EN>:


/* Read multiple bytes from the register */
static void nrf24_ReadReg_Multi_EN (uint8_t Reg, uint8_t *data, int size)
{
 800060e:	b590      	push	{r4, r7, lr}
 8000610:	b085      	sub	sp, #20
 8000612:	af00      	add	r7, sp, #0
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
 8000618:	240f      	movs	r4, #15
 800061a:	193b      	adds	r3, r7, r4
 800061c:	1c02      	adds	r2, r0, #0
 800061e:	701a      	strb	r2, [r3, #0]
	HAL_readSpiValue_EN((uint8_t)Reg,data,size);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	b29a      	uxth	r2, r3
 8000624:	68b9      	ldr	r1, [r7, #8]
 8000626:	193b      	adds	r3, r7, r4
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	0018      	movs	r0, r3
 800062c:	f000 fa50 	bl	8000ad0 <HAL_readSpiValue_EN>
}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b005      	add	sp, #20
 8000636:	bd90      	pop	{r4, r7, pc}

08000638 <nrfsendCmd_EN>:


// send the command to the NRF
void nrfsendCmd_EN (uint8_t cmd)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	0002      	movs	r2, r0
 8000640:	1dfb      	adds	r3, r7, #7
 8000642:	701a      	strb	r2, [r3, #0]
	HAL_writeSpiValue_EN(&cmd, 1);
 8000644:	1dfb      	adds	r3, r7, #7
 8000646:	2101      	movs	r1, #1
 8000648:	0018      	movs	r0, r3
 800064a:	f000 fa11 	bl	8000a70 <HAL_writeSpiValue_EN>
}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b002      	add	sp, #8
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b088      	sub	sp, #32
 800065c:	af00      	add	r7, sp, #0
 800065e:	0002      	movs	r2, r0
 8000660:	1dfb      	adds	r3, r7, #7
 8000662:	701a      	strb	r2, [r3, #0]
	if (REG == STATUS)
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b07      	cmp	r3, #7
 800066a:	d104      	bne.n	8000676 <nrf24_reset+0x1e>
	{
		NRF_WriteReg_EN(STATUS, 0x00);
 800066c:	2100      	movs	r1, #0
 800066e:	2007      	movs	r0, #7
 8000670:	f7ff ff22 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P5, 0);
	NRF_WriteReg_EN(FIFO_STATUS, 0x11);
	NRF_WriteReg_EN(DYNPD, 0);
	NRF_WriteReg_EN(FEATURE, 0);
	}
}
 8000674:	e08b      	b.n	800078e <nrf24_reset+0x136>
	else if (REG == FIFO_STATUS)
 8000676:	1dfb      	adds	r3, r7, #7
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b17      	cmp	r3, #23
 800067c:	d104      	bne.n	8000688 <nrf24_reset+0x30>
		NRF_WriteReg_EN(FIFO_STATUS, 0x11);
 800067e:	2111      	movs	r1, #17
 8000680:	2017      	movs	r0, #23
 8000682:	f7ff ff19 	bl	80004b8 <NRF_WriteReg_EN>
}
 8000686:	e082      	b.n	800078e <nrf24_reset+0x136>
	NRF_WriteReg_EN(CONFIG, 0x08);
 8000688:	2108      	movs	r1, #8
 800068a:	2000      	movs	r0, #0
 800068c:	f7ff ff14 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(EN_AA, 0x3F);
 8000690:	213f      	movs	r1, #63	; 0x3f
 8000692:	2001      	movs	r0, #1
 8000694:	f7ff ff10 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(EN_RXADDR, 0x03);
 8000698:	2103      	movs	r1, #3
 800069a:	2002      	movs	r0, #2
 800069c:	f7ff ff0c 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(SETUP_AW, 0x03);
 80006a0:	2103      	movs	r1, #3
 80006a2:	2003      	movs	r0, #3
 80006a4:	f7ff ff08 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(SETUP_RETR, 0x03);
 80006a8:	2103      	movs	r1, #3
 80006aa:	2004      	movs	r0, #4
 80006ac:	f7ff ff04 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RF_CH, 0x02);
 80006b0:	2102      	movs	r1, #2
 80006b2:	2005      	movs	r0, #5
 80006b4:	f7ff ff00 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RF_SETUP, 0x0E);
 80006b8:	210e      	movs	r1, #14
 80006ba:	2006      	movs	r0, #6
 80006bc:	f7ff fefc 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(STATUS, 0x00);
 80006c0:	2100      	movs	r1, #0
 80006c2:	2007      	movs	r0, #7
 80006c4:	f7ff fef8 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(OBSERVE_TX, 0x00);
 80006c8:	2100      	movs	r1, #0
 80006ca:	2008      	movs	r0, #8
 80006cc:	f7ff fef4 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(CD, 0x00);
 80006d0:	2100      	movs	r1, #0
 80006d2:	2009      	movs	r0, #9
 80006d4:	f7ff fef0 	bl	80004b8 <NRF_WriteReg_EN>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80006d8:	2018      	movs	r0, #24
 80006da:	183b      	adds	r3, r7, r0
 80006dc:	4a2e      	ldr	r2, [pc, #184]	; (8000798 <nrf24_reset+0x140>)
 80006de:	6811      	ldr	r1, [r2, #0]
 80006e0:	6019      	str	r1, [r3, #0]
 80006e2:	7912      	ldrb	r2, [r2, #4]
 80006e4:	711a      	strb	r2, [r3, #4]
	NRF_WriteReg_Multi_EN(RX_ADDR_P0, rx_addr_p0_def, 5);
 80006e6:	183b      	adds	r3, r7, r0
 80006e8:	2205      	movs	r2, #5
 80006ea:	0019      	movs	r1, r3
 80006ec:	200a      	movs	r0, #10
 80006ee:	f7ff ff01 	bl	80004f4 <NRF_WriteReg_Multi_EN>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 80006f2:	2010      	movs	r0, #16
 80006f4:	183b      	adds	r3, r7, r0
 80006f6:	4a29      	ldr	r2, [pc, #164]	; (800079c <nrf24_reset+0x144>)
 80006f8:	6811      	ldr	r1, [r2, #0]
 80006fa:	6019      	str	r1, [r3, #0]
 80006fc:	7912      	ldrb	r2, [r2, #4]
 80006fe:	711a      	strb	r2, [r3, #4]
	NRF_WriteReg_Multi_EN(RX_ADDR_P1, rx_addr_p1_def, 5);
 8000700:	183b      	adds	r3, r7, r0
 8000702:	2205      	movs	r2, #5
 8000704:	0019      	movs	r1, r3
 8000706:	200b      	movs	r0, #11
 8000708:	f7ff fef4 	bl	80004f4 <NRF_WriteReg_Multi_EN>
	NRF_WriteReg_EN(RX_ADDR_P2, 0xC3);
 800070c:	21c3      	movs	r1, #195	; 0xc3
 800070e:	200c      	movs	r0, #12
 8000710:	f7ff fed2 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_ADDR_P3, 0xC4);
 8000714:	21c4      	movs	r1, #196	; 0xc4
 8000716:	200d      	movs	r0, #13
 8000718:	f7ff fece 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_ADDR_P4, 0xC5);
 800071c:	21c5      	movs	r1, #197	; 0xc5
 800071e:	200e      	movs	r0, #14
 8000720:	f7ff feca 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_ADDR_P5, 0xC6);
 8000724:	21c6      	movs	r1, #198	; 0xc6
 8000726:	200f      	movs	r0, #15
 8000728:	f7ff fec6 	bl	80004b8 <NRF_WriteReg_EN>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800072c:	2008      	movs	r0, #8
 800072e:	183b      	adds	r3, r7, r0
 8000730:	4a19      	ldr	r2, [pc, #100]	; (8000798 <nrf24_reset+0x140>)
 8000732:	6811      	ldr	r1, [r2, #0]
 8000734:	6019      	str	r1, [r3, #0]
 8000736:	7912      	ldrb	r2, [r2, #4]
 8000738:	711a      	strb	r2, [r3, #4]
	NRF_WriteReg_Multi_EN(TX_ADDR, tx_addr_def, 5);
 800073a:	183b      	adds	r3, r7, r0
 800073c:	2205      	movs	r2, #5
 800073e:	0019      	movs	r1, r3
 8000740:	2010      	movs	r0, #16
 8000742:	f7ff fed7 	bl	80004f4 <NRF_WriteReg_Multi_EN>
	NRF_WriteReg_EN(RX_PW_P0, 0);
 8000746:	2100      	movs	r1, #0
 8000748:	2011      	movs	r0, #17
 800074a:	f7ff feb5 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P1, 0);
 800074e:	2100      	movs	r1, #0
 8000750:	2012      	movs	r0, #18
 8000752:	f7ff feb1 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P2, 0);
 8000756:	2100      	movs	r1, #0
 8000758:	2013      	movs	r0, #19
 800075a:	f7ff fead 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P3, 0);
 800075e:	2100      	movs	r1, #0
 8000760:	2014      	movs	r0, #20
 8000762:	f7ff fea9 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P4, 0);
 8000766:	2100      	movs	r1, #0
 8000768:	2015      	movs	r0, #21
 800076a:	f7ff fea5 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(RX_PW_P5, 0);
 800076e:	2100      	movs	r1, #0
 8000770:	2016      	movs	r0, #22
 8000772:	f7ff fea1 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(FIFO_STATUS, 0x11);
 8000776:	2111      	movs	r1, #17
 8000778:	2017      	movs	r0, #23
 800077a:	f7ff fe9d 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(DYNPD, 0);
 800077e:	2100      	movs	r1, #0
 8000780:	201c      	movs	r0, #28
 8000782:	f7ff fe99 	bl	80004b8 <NRF_WriteReg_EN>
	NRF_WriteReg_EN(FEATURE, 0);
 8000786:	2100      	movs	r1, #0
 8000788:	201d      	movs	r0, #29
 800078a:	f7ff fe95 	bl	80004b8 <NRF_WriteReg_EN>
}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b008      	add	sp, #32
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	08004648 	.word	0x08004648
 800079c:	08004650 	.word	0x08004650

080007a0 <NRF24_Init_EN>:




void NRF24_Init_EN(NRF_HAL_function_str NRF_HAL_function_STR)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	003c      	movs	r4, r7
 80007a8:	6020      	str	r0, [r4, #0]
 80007aa:	6061      	str	r1, [r4, #4]
 80007ac:	60a2      	str	r2, [r4, #8]
 80007ae:	60e3      	str	r3, [r4, #12]
	NRF_HAL_function_local_STR.readSpiValue_EN_PF = NRF_HAL_function_STR.readSpiValue_EN_PF;
 80007b0:	003b      	movs	r3, r7
 80007b2:	68da      	ldr	r2, [r3, #12]
 80007b4:	4b1d      	ldr	r3, [pc, #116]	; (800082c <NRF24_Init_EN+0x8c>)
 80007b6:	60da      	str	r2, [r3, #12]
	NRF_HAL_function_local_STR.setCe_PF = NRF_HAL_function_STR.setCe_PF;
 80007b8:	003b      	movs	r3, r7
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4b1b      	ldr	r3, [pc, #108]	; (800082c <NRF24_Init_EN+0x8c>)
 80007be:	601a      	str	r2, [r3, #0]
	NRF_HAL_function_local_STR.setIrq_PF = NRF_HAL_function_STR.setIrq_PF;
 80007c0:	003b      	movs	r3, r7
 80007c2:	685a      	ldr	r2, [r3, #4]
 80007c4:	4b19      	ldr	r3, [pc, #100]	; (800082c <NRF24_Init_EN+0x8c>)
 80007c6:	605a      	str	r2, [r3, #4]
	NRF_HAL_function_local_STR.writeSpiValue_EN_PF = NRF_HAL_function_STR.writeSpiValue_EN_PF;
 80007c8:	003b      	movs	r3, r7
 80007ca:	689a      	ldr	r2, [r3, #8]
 80007cc:	4b17      	ldr	r3, [pc, #92]	; (800082c <NRF24_Init_EN+0x8c>)
 80007ce:	609a      	str	r2, [r3, #8]

	// disable the chip before configuring the device
	NRF_HAL_function_local_STR.setCe_PF(false);
 80007d0:	4b16      	ldr	r3, [pc, #88]	; (800082c <NRF24_Init_EN+0x8c>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2000      	movs	r0, #0
 80007d6:	4798      	blx	r3
	//CS_UnSelect();


	// reset everything
	nrf24_reset (0);
 80007d8:	2000      	movs	r0, #0
 80007da:	f7ff ff3d 	bl	8000658 <nrf24_reset>

	NRF_WriteReg_EN(CONFIG, 0);  // will be configured later
 80007de:	2100      	movs	r1, #0
 80007e0:	2000      	movs	r0, #0
 80007e2:	f7ff fe69 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN(EN_AA, 0);  // No Auto ACK
 80007e6:	2100      	movs	r1, #0
 80007e8:	2001      	movs	r0, #1
 80007ea:	f7ff fe65 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 80007ee:	2100      	movs	r1, #0
 80007f0:	2002      	movs	r0, #2
 80007f2:	f7ff fe61 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 80007f6:	2103      	movs	r1, #3
 80007f8:	2003      	movs	r0, #3
 80007fa:	f7ff fe5d 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN (SETUP_RETR, 0);   // No retransmission
 80007fe:	2100      	movs	r1, #0
 8000800:	2004      	movs	r0, #4
 8000802:	f7ff fe59 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN (RF_CH, 0);  // will be setup during Tx or RX
 8000806:	2100      	movs	r1, #0
 8000808:	2005      	movs	r0, #5
 800080a:	f7ff fe55 	bl	80004b8 <NRF_WriteReg_EN>

	NRF_WriteReg_EN (RF_SETUP, 0x0E);   // Power= 0db, data rate = 2Mbps
 800080e:	210e      	movs	r1, #14
 8000810:	2006      	movs	r0, #6
 8000812:	f7ff fe51 	bl	80004b8 <NRF_WriteReg_EN>

	// Enable the chip after configuring the device
	NRF_HAL_function_local_STR.setCe_PF(true);
 8000816:	4b05      	ldr	r3, [pc, #20]	; (800082c <NRF24_Init_EN+0x8c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2001      	movs	r0, #1
 800081c:	4798      	blx	r3
	//CS_Select();
	NRF_isInit_B = true;
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <NRF24_Init_EN+0x90>)
 8000820:	2201      	movs	r2, #1
 8000822:	701a      	strb	r2, [r3, #0]

}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b005      	add	sp, #20
 800082a:	bd90      	pop	{r4, r7, pc}
 800082c:	20000030 	.word	0x20000030
 8000830:	20000040 	.word	0x20000040

08000834 <NRF24_RxMode>:
	return 0;
}


void NRF24_RxMode (uint8_t *Address, uint8_t channel)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	000a      	movs	r2, r1
 800083e:	1cfb      	adds	r3, r7, #3
 8000840:	701a      	strb	r2, [r3, #0]
	// disable the chip before configuring the device
	NRF_HAL_function_local_STR.setCe_PF(false);
 8000842:	4b27      	ldr	r3, [pc, #156]	; (80008e0 <NRF24_RxMode+0xac>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2000      	movs	r0, #0
 8000848:	4798      	blx	r3

	nrf24_reset (STATUS);
 800084a:	2007      	movs	r0, #7
 800084c:	f7ff ff04 	bl	8000658 <nrf24_reset>

	NRF_WriteReg_EN (RF_CH, channel);  // select the channel
 8000850:	1cfb      	adds	r3, r7, #3
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	0019      	movs	r1, r3
 8000856:	2005      	movs	r0, #5
 8000858:	f7ff fe2e 	bl	80004b8 <NRF_WriteReg_EN>

	// select data pipe 2
	uint8_t en_rxaddr = 0;
 800085c:	210f      	movs	r1, #15
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	701a      	strb	r2, [r3, #0]
	nrf24_ReadReg_EN(EN_RXADDR,&en_rxaddr);
 8000864:	000c      	movs	r4, r1
 8000866:	187b      	adds	r3, r7, r1
 8000868:	0019      	movs	r1, r3
 800086a:	2002      	movs	r0, #2
 800086c:	f7ff feb9 	bl	80005e2 <nrf24_ReadReg_EN>
	en_rxaddr = en_rxaddr | (1<<1);
 8000870:	0021      	movs	r1, r4
 8000872:	187b      	adds	r3, r7, r1
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2202      	movs	r2, #2
 8000878:	4313      	orrs	r3, r2
 800087a:	b2da      	uxtb	r2, r3
 800087c:	187b      	adds	r3, r7, r1
 800087e:	701a      	strb	r2, [r3, #0]
	NRF_WriteReg_EN (EN_RXADDR, en_rxaddr);
 8000880:	187b      	adds	r3, r7, r1
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	0019      	movs	r1, r3
 8000886:	2002      	movs	r0, #2
 8000888:	f7ff fe16 	bl	80004b8 <NRF_WriteReg_EN>
	 * Pipe 1 ADDR = 0xAABBCCDD11
	 * Pipe 2 ADDR = 0xAABBCCDD22
	 * Pipe 3 ADDR = 0xAABBCCDD33
	 *
	 */
	NRF_WriteReg_Multi_EN(RX_ADDR_P1, Address, 5);  // Write the Pipe1 address
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2205      	movs	r2, #5
 8000890:	0019      	movs	r1, r3
 8000892:	200b      	movs	r0, #11
 8000894:	f7ff fe2e 	bl	80004f4 <NRF_WriteReg_Multi_EN>
	//NRF_WriteReg_EN(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address

	NRF_WriteReg_EN (RX_PW_P1, 32);   // 32 bit payload size for pipe 2
 8000898:	2120      	movs	r1, #32
 800089a:	2012      	movs	r0, #18
 800089c:	f7ff fe0c 	bl	80004b8 <NRF_WriteReg_EN>


	// power up the device in Rx mode
	uint8_t config = 0;
 80008a0:	210e      	movs	r1, #14
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
	nrf24_ReadReg_EN(CONFIG,&config);
 80008a8:	000c      	movs	r4, r1
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	0019      	movs	r1, r3
 80008ae:	2000      	movs	r0, #0
 80008b0:	f7ff fe97 	bl	80005e2 <nrf24_ReadReg_EN>
	config = config | (1<<1) | (1<<0);
 80008b4:	0021      	movs	r1, r4
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	2203      	movs	r2, #3
 80008bc:	4313      	orrs	r3, r2
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	701a      	strb	r2, [r3, #0]
	NRF_WriteReg_EN (CONFIG, config);
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	0019      	movs	r1, r3
 80008ca:	2000      	movs	r0, #0
 80008cc:	f7ff fdf4 	bl	80004b8 <NRF_WriteReg_EN>

	// Enable the chip after configuring the device
	NRF_HAL_function_local_STR.setCe_PF(true);
 80008d0:	4b03      	ldr	r3, [pc, #12]	; (80008e0 <NRF24_RxMode+0xac>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2001      	movs	r0, #1
 80008d6:	4798      	blx	r3
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	b005      	add	sp, #20
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	20000030 	.word	0x20000030

080008e4 <isDataAvailable_EN>:


NRF_ret_val_en isDataAvailable_EN(int pipenum)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 80008ec:	210f      	movs	r1, #15
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
	nrf24_ReadReg_EN(STATUS,&status);
 80008f4:	000c      	movs	r4, r1
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	0019      	movs	r1, r3
 80008fa:	2007      	movs	r0, #7
 80008fc:	f7ff fe71 	bl	80005e2 <nrf24_ReadReg_EN>

	if ((status&(1<<6))&&(status&(pipenum<<1)))
 8000900:	0021      	movs	r1, r4
 8000902:	187b      	adds	r3, r7, r1
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	001a      	movs	r2, r3
 8000908:	2340      	movs	r3, #64	; 0x40
 800090a:	4013      	ands	r3, r2
 800090c:	d00c      	beq.n	8000928 <isDataAvailable_EN+0x44>
 800090e:	187b      	adds	r3, r7, r1
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	001a      	movs	r2, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4013      	ands	r3, r2
 800091a:	d005      	beq.n	8000928 <isDataAvailable_EN+0x44>
	{

		NRF_WriteReg_EN(STATUS, (1<<6));
 800091c:	2140      	movs	r1, #64	; 0x40
 800091e:	2007      	movs	r0, #7
 8000920:	f7ff fdca 	bl	80004b8 <NRF_WriteReg_EN>

		return NRF_DATA_AVAILABLE_EN;
 8000924:	2304      	movs	r3, #4
 8000926:	e000      	b.n	800092a <isDataAvailable_EN+0x46>
	}

	return NRF_DATA_NOT_AVAILABLE_EN;
 8000928:	2305      	movs	r3, #5
}
 800092a:	0018      	movs	r0, r3
 800092c:	46bd      	mov	sp, r7
 800092e:	b005      	add	sp, #20
 8000930:	bd90      	pop	{r4, r7, pc}

08000932 <NRF24_Receive>:


void NRF24_Receive (uint8_t *data)
{
 8000932:	b590      	push	{r4, r7, lr}
 8000934:	b085      	sub	sp, #20
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 800093a:	240f      	movs	r4, #15
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]

	// payload command
	HAL_readSpiValue_EN(R_RX_PAYLOAD,data,32);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2220      	movs	r2, #32
 8000946:	0019      	movs	r1, r3
 8000948:	2061      	movs	r0, #97	; 0x61
 800094a:	f000 f8c1 	bl	8000ad0 <HAL_readSpiValue_EN>

	HAL_delay_ms(1);
 800094e:	2001      	movs	r0, #1
 8000950:	f000 f90c 	bl	8000b6c <HAL_delay_ms>

	cmdtosend = FLUSH_RX;
 8000954:	193b      	adds	r3, r7, r4
 8000956:	22e2      	movs	r2, #226	; 0xe2
 8000958:	701a      	strb	r2, [r3, #0]
	nrfsendCmd_EN(cmdtosend);
 800095a:	193b      	adds	r3, r7, r4
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0018      	movs	r0, r3
 8000960:	f7ff fe6a 	bl	8000638 <nrfsendCmd_EN>
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b005      	add	sp, #20
 800096a:	bd90      	pop	{r4, r7, pc}

0800096c <NRF24_ReadAll>:



// Read all the Register data
void NRF24_ReadAll (uint8_t *data)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	for (int i=0; i<10; i++)
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	e00a      	b.n	8000990 <NRF24_ReadAll+0x24>
	{
		nrf24_ReadReg_EN(i,(uint8_t*)(data+i));
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	b2d8      	uxtb	r0, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	687a      	ldr	r2, [r7, #4]
 8000982:	18d3      	adds	r3, r2, r3
 8000984:	0019      	movs	r1, r3
 8000986:	f7ff fe2c 	bl	80005e2 <nrf24_ReadReg_EN>
	for (int i=0; i<10; i++)
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3301      	adds	r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	2b09      	cmp	r3, #9
 8000994:	ddf1      	ble.n	800097a <NRF24_ReadAll+0xe>
	}

	nrf24_ReadReg_Multi_EN(RX_ADDR_P0, (data+10), 5);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	330a      	adds	r3, #10
 800099a:	2205      	movs	r2, #5
 800099c:	0019      	movs	r1, r3
 800099e:	200a      	movs	r0, #10
 80009a0:	f7ff fe35 	bl	800060e <nrf24_ReadReg_Multi_EN>

	nrf24_ReadReg_Multi_EN(RX_ADDR_P1, (data+15), 5);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	330f      	adds	r3, #15
 80009a8:	2205      	movs	r2, #5
 80009aa:	0019      	movs	r1, r3
 80009ac:	200b      	movs	r0, #11
 80009ae:	f7ff fe2e 	bl	800060e <nrf24_ReadReg_Multi_EN>

	nrf24_ReadReg_EN(RX_ADDR_P2,(uint8_t*)(data+20));
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3314      	adds	r3, #20
 80009b6:	0019      	movs	r1, r3
 80009b8:	200c      	movs	r0, #12
 80009ba:	f7ff fe12 	bl	80005e2 <nrf24_ReadReg_EN>
	nrf24_ReadReg_EN(RX_ADDR_P3,(uint8_t*)(data+21));
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3315      	adds	r3, #21
 80009c2:	0019      	movs	r1, r3
 80009c4:	200d      	movs	r0, #13
 80009c6:	f7ff fe0c 	bl	80005e2 <nrf24_ReadReg_EN>
	nrf24_ReadReg_EN(RX_ADDR_P4,(uint8_t*)(data+22));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3316      	adds	r3, #22
 80009ce:	0019      	movs	r1, r3
 80009d0:	200e      	movs	r0, #14
 80009d2:	f7ff fe06 	bl	80005e2 <nrf24_ReadReg_EN>
	nrf24_ReadReg_EN(RX_ADDR_P5,(uint8_t*)(data+23));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	3317      	adds	r3, #23
 80009da:	0019      	movs	r1, r3
 80009dc:	200f      	movs	r0, #15
 80009de:	f7ff fe00 	bl	80005e2 <nrf24_ReadReg_EN>

	nrf24_ReadReg_Multi_EN(RX_ADDR_P0, (data+24), 5);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	3318      	adds	r3, #24
 80009e6:	2205      	movs	r2, #5
 80009e8:	0019      	movs	r1, r3
 80009ea:	200a      	movs	r0, #10
 80009ec:	f7ff fe0f 	bl	800060e <nrf24_ReadReg_Multi_EN>

	for (int i=29; i<38; i++)
 80009f0:	231d      	movs	r3, #29
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	e00c      	b.n	8000a10 <NRF24_ReadAll+0xa4>
	{
		nrf24_ReadReg_EN(i-12,(uint8_t*)(data+i));
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	3b0c      	subs	r3, #12
 80009fc:	b2d8      	uxtb	r0, r3
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	18d3      	adds	r3, r2, r3
 8000a04:	0019      	movs	r1, r3
 8000a06:	f7ff fdec 	bl	80005e2 <nrf24_ReadReg_EN>
	for (int i=29; i<38; i++)
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	2b25      	cmp	r3, #37	; 0x25
 8000a14:	ddef      	ble.n	80009f6 <NRF24_ReadAll+0x8a>
	}

}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	46c0      	nop			; (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b004      	add	sp, #16
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <HAL_setCE>:
	HAL_spiIsInit = true;
	SPI_init();
}

inline void HAL_setCE(bool state_B)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	0002      	movs	r2, r0
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, CE_Pin, state_B);
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	781a      	ldrb	r2, [r3, #0]
 8000a30:	2380      	movs	r3, #128	; 0x80
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	4803      	ldr	r0, [pc, #12]	; (8000a44 <HAL_setCE+0x24>)
 8000a36:	0019      	movs	r1, r3
 8000a38:	f001 f816 	bl	8001a68 <HAL_GPIO_WritePin>
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b002      	add	sp, #8
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	50000400 	.word	0x50000400

08000a48 <HAL_setIRQ>:

inline void HAL_setIRQ(bool state_B)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	0002      	movs	r2, r0
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, IRQ_Pin, state_B);
 8000a54:	1dfb      	adds	r3, r7, #7
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <HAL_setIRQ+0x24>)
 8000a5e:	0019      	movs	r1, r3
 8000a60:	f001 f802 	bl	8001a68 <HAL_GPIO_WritePin>
}
 8000a64:	46c0      	nop			; (mov r8, r8)
 8000a66:	46bd      	mov	sp, r7
 8000a68:	b002      	add	sp, #8
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	50000400 	.word	0x50000400

08000a70 <HAL_writeSpiValue_EN>:

HAL_ret_val_en HAL_writeSpiValue_EN(uint8_t* value_U8A, uint16_t size_value_U16)
{
 8000a70:	b5b0      	push	{r4, r5, r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	000a      	movs	r2, r1
 8000a7a:	1cbb      	adds	r3, r7, #2
 8000a7c:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	0219      	lsls	r1, r3, #8
 8000a82:	23a0      	movs	r3, #160	; 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	2200      	movs	r2, #0
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f000 ffed 	bl	8001a68 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, value_U8A, size_value_U16, 100);
 8000a8e:	250f      	movs	r5, #15
 8000a90:	197c      	adds	r4, r7, r5
 8000a92:	1cbb      	adds	r3, r7, #2
 8000a94:	881a      	ldrh	r2, [r3, #0]
 8000a96:	6879      	ldr	r1, [r7, #4]
 8000a98:	480c      	ldr	r0, [pc, #48]	; (8000acc <HAL_writeSpiValue_EN+0x5c>)
 8000a9a:	2364      	movs	r3, #100	; 0x64
 8000a9c:	f001 ff57 	bl	800294e <HAL_SPI_Transmit>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000aa4:	2380      	movs	r3, #128	; 0x80
 8000aa6:	0219      	lsls	r1, r3, #8
 8000aa8:	23a0      	movs	r3, #160	; 0xa0
 8000aaa:	05db      	lsls	r3, r3, #23
 8000aac:	2201      	movs	r2, #1
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f000 ffda 	bl	8001a68 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 8000ab4:	197b      	adds	r3, r7, r5
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <HAL_writeSpiValue_EN+0x50>
	{
		return SPI_WRITE_ERROR_EN;
 8000abc:	2302      	movs	r3, #2
 8000abe:	e000      	b.n	8000ac2 <HAL_writeSpiValue_EN+0x52>
	}
	else
	{
		return SPI_WRITE_OK_EN;
 8000ac0:	2303      	movs	r3, #3
	}
}
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	20000044 	.word	0x20000044

08000ad0 <HAL_readSpiValue_EN>:

HAL_ret_val_en HAL_readSpiValue_EN(uint8_t reg_U8, uint8_t* read_value_U8A,uint16_t size_read_value_U16)
{
 8000ad0:	b5b0      	push	{r4, r5, r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6039      	str	r1, [r7, #0]
 8000ad8:	0011      	movs	r1, r2
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	1c02      	adds	r2, r0, #0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	1c0a      	adds	r2, r1, #0
 8000ae4:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	0219      	lsls	r1, r3, #8
 8000aea:	23a0      	movs	r3, #160	; 0xa0
 8000aec:	05db      	lsls	r3, r3, #23
 8000aee:	2200      	movs	r2, #0
 8000af0:	0018      	movs	r0, r3
 8000af2:	f000 ffb9 	bl	8001a68 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, &reg_U8, 1, 100);
 8000af6:	250f      	movs	r5, #15
 8000af8:	197c      	adds	r4, r7, r5
 8000afa:	1df9      	adds	r1, r7, #7
 8000afc:	481a      	ldr	r0, [pc, #104]	; (8000b68 <HAL_readSpiValue_EN+0x98>)
 8000afe:	2364      	movs	r3, #100	; 0x64
 8000b00:	2201      	movs	r2, #1
 8000b02:	f001 ff24 	bl	800294e <HAL_SPI_Transmit>
 8000b06:	0003      	movs	r3, r0
 8000b08:	7023      	strb	r3, [r4, #0]
	if (ret_val != HAL_OK)
 8000b0a:	197b      	adds	r3, r7, r5
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d009      	beq.n	8000b26 <HAL_readSpiValue_EN+0x56>
	{
		HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	0219      	lsls	r1, r3, #8
 8000b16:	23a0      	movs	r3, #160	; 0xa0
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 ffa3 	bl	8001a68 <HAL_GPIO_WritePin>
		return SPI_READ_ERROR_EN;
 8000b22:	2304      	movs	r3, #4
 8000b24:	e01b      	b.n	8000b5e <HAL_readSpiValue_EN+0x8e>
	}
	ret_val = HAL_SPI_Receive(&hspi1, read_value_U8A, size_read_value_U16+1, 100);
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	250f      	movs	r5, #15
 8000b30:	197c      	adds	r4, r7, r5
 8000b32:	6839      	ldr	r1, [r7, #0]
 8000b34:	480c      	ldr	r0, [pc, #48]	; (8000b68 <HAL_readSpiValue_EN+0x98>)
 8000b36:	2364      	movs	r3, #100	; 0x64
 8000b38:	f002 f866 	bl	8002c08 <HAL_SPI_Receive>
 8000b3c:	0003      	movs	r3, r0
 8000b3e:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	0219      	lsls	r1, r3, #8
 8000b44:	23a0      	movs	r3, #160	; 0xa0
 8000b46:	05db      	lsls	r3, r3, #23
 8000b48:	2201      	movs	r2, #1
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 ff8c 	bl	8001a68 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 8000b50:	197b      	adds	r3, r7, r5
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <HAL_readSpiValue_EN+0x8c>
	{
		return SPI_READ_ERROR_EN;
 8000b58:	2304      	movs	r3, #4
 8000b5a:	e000      	b.n	8000b5e <HAL_readSpiValue_EN+0x8e>
	}
	else
	{
		return SPI_READ_OK_EN;
 8000b5c:	2305      	movs	r3, #5
	}
}
 8000b5e:	0018      	movs	r0, r3
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b004      	add	sp, #16
 8000b64:	bdb0      	pop	{r4, r5, r7, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	20000044 	.word	0x20000044

08000b6c <HAL_delay_ms>:

inline void HAL_delay_ms(uint32_t time_ms_U32)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	HAL_Delay(time_ms_U32);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 fb58 	bl	800122c <HAL_Delay>
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b002      	add	sp, #8
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b88:	f000 fae0 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8c:	f000 f83a 	bl	8000c04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b90:	f000 f92a 	bl	8000de8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b94:	f000 f90a 	bl	8000dac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b98:	f000 f8d8 	bl	8000d4c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000b9c:	f000 f89e 	bl	8000cdc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  NRF24_Init_EN(NRF_HAL_function_local_STR);
 8000ba0:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <main+0x6c>)
 8000ba2:	6818      	ldr	r0, [r3, #0]
 8000ba4:	6859      	ldr	r1, [r3, #4]
 8000ba6:	689a      	ldr	r2, [r3, #8]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	f7ff fdf9 	bl	80007a0 <NRF24_Init_EN>

#ifdef RX_MODE
  NRF24_RxMode(RxAddress, 10);
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <main+0x70>)
 8000bb0:	210a      	movs	r1, #10
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f7ff fe3e 	bl	8000834 <NRF24_RxMode>
#else
  NRF24_TxMode(TxAddress, 10);
#endif
  NRF24_ReadAll(data);
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <main+0x74>)
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f7ff fed6 	bl	800096c <NRF24_ReadAll>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef RX_MODE
	  if (isDataAvailable_EN(1) == NRF_DATA_AVAILABLE_EN)
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f7ff fe8f 	bl	80008e4 <isDataAvailable_EN>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	2b04      	cmp	r3, #4
 8000bca:	d1f9      	bne.n	8000bc0 <main+0x3c>
	  {
		  NRF24_Receive(RxData);
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <main+0x78>)
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f7ff feaf 	bl	8000932 <NRF24_Receive>
		  HAL_UART_Transmit(&huart2, RxData, strlen((char *)RxData), 1000);
 8000bd4:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <main+0x78>)
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff fa96 	bl	8000108 <strlen>
 8000bdc:	0003      	movs	r3, r0
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	23fa      	movs	r3, #250	; 0xfa
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	4905      	ldr	r1, [pc, #20]	; (8000bfc <main+0x78>)
 8000be6:	4806      	ldr	r0, [pc, #24]	; (8000c00 <main+0x7c>)
 8000be8:	f002 fc9a 	bl	8003520 <HAL_UART_Transmit>
	  if (isDataAvailable_EN(1) == NRF_DATA_AVAILABLE_EN)
 8000bec:	e7e8      	b.n	8000bc0 <main+0x3c>
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	08004658 	.word	0x08004658
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	2000018c 	.word	0x2000018c
 8000bfc:	2000016c 	.word	0x2000016c
 8000c00:	2000009c 	.word	0x2000009c

08000c04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c04:	b590      	push	{r4, r7, lr}
 8000c06:	b099      	sub	sp, #100	; 0x64
 8000c08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0a:	242c      	movs	r4, #44	; 0x2c
 8000c0c:	193b      	adds	r3, r7, r4
 8000c0e:	0018      	movs	r0, r3
 8000c10:	2334      	movs	r3, #52	; 0x34
 8000c12:	001a      	movs	r2, r3
 8000c14:	2100      	movs	r1, #0
 8000c16:	f003 fcdf 	bl	80045d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1a:	2318      	movs	r3, #24
 8000c1c:	18fb      	adds	r3, r7, r3
 8000c1e:	0018      	movs	r0, r3
 8000c20:	2314      	movs	r3, #20
 8000c22:	001a      	movs	r2, r3
 8000c24:	2100      	movs	r1, #0
 8000c26:	f003 fcd7 	bl	80045d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c2a:	003b      	movs	r3, r7
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	2318      	movs	r3, #24
 8000c30:	001a      	movs	r2, r3
 8000c32:	2100      	movs	r1, #0
 8000c34:	f003 fcd0 	bl	80045d8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c38:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <SystemClock_Config+0xd0>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a26      	ldr	r2, [pc, #152]	; (8000cd8 <SystemClock_Config+0xd4>)
 8000c3e:	401a      	ands	r2, r3
 8000c40:	4b24      	ldr	r3, [pc, #144]	; (8000cd4 <SystemClock_Config+0xd0>)
 8000c42:	2180      	movs	r1, #128	; 0x80
 8000c44:	0109      	lsls	r1, r1, #4
 8000c46:	430a      	orrs	r2, r1
 8000c48:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c4a:	0021      	movs	r1, r4
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2210      	movs	r2, #16
 8000c50:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2201      	movs	r2, #1
 8000c56:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	22a0      	movs	r2, #160	; 0xa0
 8000c62:	0212      	lsls	r2, r2, #8
 8000c64:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 ff18 	bl	8001aa4 <HAL_RCC_OscConfig>
 8000c74:	1e03      	subs	r3, r0, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c78:	f000 f918 	bl	8000eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c7c:	2118      	movs	r1, #24
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	220f      	movs	r2, #15
 8000c82:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2200      	movs	r2, #0
 8000c88:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f001 fa7b 	bl	800219c <HAL_RCC_ClockConfig>
 8000ca6:	1e03      	subs	r3, r0, #0
 8000ca8:	d001      	beq.n	8000cae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000caa:	f000 f8ff 	bl	8000eac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cae:	003b      	movs	r3, r7
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cb4:	003b      	movs	r3, r7
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cba:	003b      	movs	r3, r7
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f001 fc91 	bl	80025e4 <HAL_RCCEx_PeriphCLKConfig>
 8000cc2:	1e03      	subs	r3, r0, #0
 8000cc4:	d001      	beq.n	8000cca <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000cc6:	f000 f8f1 	bl	8000eac <Error_Handler>
  }
}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b019      	add	sp, #100	; 0x64
 8000cd0:	bd90      	pop	{r4, r7, pc}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	40007000 	.word	0x40007000
 8000cd8:	ffffe7ff 	.word	0xffffe7ff

08000cdc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ce0:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000ce2:	4a19      	ldr	r2, [pc, #100]	; (8000d48 <MX_SPI1_Init+0x6c>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ce6:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000ce8:	2282      	movs	r2, #130	; 0x82
 8000cea:	0052      	lsls	r2, r2, #1
 8000cec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cee:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cf4:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cfa:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d00:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d08:	2280      	movs	r2, #128	; 0x80
 8000d0a:	0092      	lsls	r2, r2, #2
 8000d0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d14:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d26:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d28:	2207      	movs	r2, #7
 8000d2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <MX_SPI1_Init+0x68>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f001 fd84 	bl	800283c <HAL_SPI_Init>
 8000d34:	1e03      	subs	r3, r0, #0
 8000d36:	d001      	beq.n	8000d3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d38:	f000 f8b8 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	20000044 	.word	0x20000044
 8000d48:	40013000 	.word	0x40013000

08000d4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d50:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d52:	4a15      	ldr	r2, [pc, #84]	; (8000da8 <MX_USART2_UART_Init+0x5c>)
 8000d54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d56:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d58:	22e1      	movs	r2, #225	; 0xe1
 8000d5a:	0252      	lsls	r2, r2, #9
 8000d5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d5e:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d72:	220c      	movs	r2, #12
 8000d74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d76:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d82:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d88:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d8e:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <MX_USART2_UART_Init+0x58>)
 8000d90:	0018      	movs	r0, r3
 8000d92:	f002 fb71 	bl	8003478 <HAL_UART_Init>
 8000d96:	1e03      	subs	r3, r0, #0
 8000d98:	d001      	beq.n	8000d9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d9a:	f000 f887 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000009c 	.word	0x2000009c
 8000da8:	40004400 	.word	0x40004400

08000dac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <MX_DMA_Init+0x38>)
 8000db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000db6:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <MX_DMA_Init+0x38>)
 8000db8:	2101      	movs	r1, #1
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	631a      	str	r2, [r3, #48]	; 0x30
 8000dbe:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <MX_DMA_Init+0x38>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2100      	movs	r1, #0
 8000dce:	200b      	movs	r0, #11
 8000dd0:	f000 fafc 	bl	80013cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000dd4:	200b      	movs	r0, #11
 8000dd6:	f000 fb0e 	bl	80013f6 <HAL_NVIC_EnableIRQ>

}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	40021000 	.word	0x40021000

08000de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de8:	b590      	push	{r4, r7, lr}
 8000dea:	b089      	sub	sp, #36	; 0x24
 8000dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dee:	240c      	movs	r4, #12
 8000df0:	193b      	adds	r3, r7, r4
 8000df2:	0018      	movs	r0, r3
 8000df4:	2314      	movs	r3, #20
 8000df6:	001a      	movs	r2, r3
 8000df8:	2100      	movs	r1, #0
 8000dfa:	f003 fbed 	bl	80045d8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	4b29      	ldr	r3, [pc, #164]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e02:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e04:	2101      	movs	r1, #1
 8000e06:	430a      	orrs	r2, r1
 8000e08:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e0a:	4b26      	ldr	r3, [pc, #152]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4013      	ands	r3, r2
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e16:	4b23      	ldr	r3, [pc, #140]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e1a:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e1c:	2102      	movs	r1, #2
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e22:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e26:	2202      	movs	r2, #2
 8000e28:	4013      	ands	r3, r2
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	0219      	lsls	r1, r3, #8
 8000e32:	23a0      	movs	r3, #160	; 0xa0
 8000e34:	05db      	lsls	r3, r3, #23
 8000e36:	2200      	movs	r2, #0
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f000 fe15 	bl	8001a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IRQ_Pin|CE_Pin, GPIO_PIN_RESET);
 8000e3e:	23c0      	movs	r3, #192	; 0xc0
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4819      	ldr	r0, [pc, #100]	; (8000ea8 <MX_GPIO_Init+0xc0>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	0019      	movs	r1, r3
 8000e48:	f000 fe0e 	bl	8001a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 8000e4c:	193b      	adds	r3, r7, r4
 8000e4e:	2280      	movs	r2, #128	; 0x80
 8000e50:	0212      	lsls	r2, r2, #8
 8000e52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e54:	193b      	adds	r3, r7, r4
 8000e56:	2201      	movs	r2, #1
 8000e58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	193b      	adds	r3, r7, r4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	193b      	adds	r3, r7, r4
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8000e66:	193a      	adds	r2, r7, r4
 8000e68:	23a0      	movs	r3, #160	; 0xa0
 8000e6a:	05db      	lsls	r3, r3, #23
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f000 fc8c 	bl	800178c <HAL_GPIO_Init>

  /*Configure GPIO pins : IRQ_Pin CE_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin|CE_Pin;
 8000e74:	0021      	movs	r1, r4
 8000e76:	187b      	adds	r3, r7, r1
 8000e78:	22c0      	movs	r2, #192	; 0xc0
 8000e7a:	0092      	lsls	r2, r2, #2
 8000e7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2201      	movs	r2, #1
 8000e82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	4a05      	ldr	r2, [pc, #20]	; (8000ea8 <MX_GPIO_Init+0xc0>)
 8000e94:	0019      	movs	r1, r3
 8000e96:	0010      	movs	r0, r2
 8000e98:	f000 fc78 	bl	800178c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b009      	add	sp, #36	; 0x24
 8000ea2:	bd90      	pop	{r4, r7, pc}
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	50000400 	.word	0x50000400

08000eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb0:	b672      	cpsid	i
}
 8000eb2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <Error_Handler+0x8>
	...

08000eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <HAL_MspInit+0x24>)
 8000ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_MspInit+0x24>)
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <HAL_MspInit+0x24>)
 8000eca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ecc:	4b03      	ldr	r3, [pc, #12]	; (8000edc <HAL_MspInit+0x24>)
 8000ece:	2180      	movs	r1, #128	; 0x80
 8000ed0:	0549      	lsls	r1, r1, #21
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40021000 	.word	0x40021000

08000ee0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	240c      	movs	r4, #12
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	0018      	movs	r0, r3
 8000eee:	2314      	movs	r3, #20
 8000ef0:	001a      	movs	r2, r3
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	f003 fb70 	bl	80045d8 <memset>
  if(hspi->Instance==SPI1)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <HAL_SPI_MspInit+0x7c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d128      	bne.n	8000f54 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f02:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <HAL_SPI_MspInit+0x80>)
 8000f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_SPI_MspInit+0x80>)
 8000f08:	2180      	movs	r1, #128	; 0x80
 8000f0a:	0149      	lsls	r1, r1, #5
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <HAL_SPI_MspInit+0x80>)
 8000f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_SPI_MspInit+0x80>)
 8000f16:	2102      	movs	r1, #2
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <HAL_SPI_MspInit+0x80>)
 8000f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f20:	2202      	movs	r2, #2
 8000f22:	4013      	ands	r3, r2
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000f28:	0021      	movs	r1, r4
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2238      	movs	r2, #56	; 0x38
 8000f2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2202      	movs	r2, #2
 8000f34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2203      	movs	r2, #3
 8000f40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <HAL_SPI_MspInit+0x84>)
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	0010      	movs	r0, r2
 8000f50:	f000 fc1c 	bl	800178c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b009      	add	sp, #36	; 0x24
 8000f5a:	bd90      	pop	{r4, r7, pc}
 8000f5c:	40013000 	.word	0x40013000
 8000f60:	40021000 	.word	0x40021000
 8000f64:	50000400 	.word	0x50000400

08000f68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	240c      	movs	r4, #12
 8000f72:	193b      	adds	r3, r7, r4
 8000f74:	0018      	movs	r0, r3
 8000f76:	2314      	movs	r3, #20
 8000f78:	001a      	movs	r2, r3
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	f003 fb2c 	bl	80045d8 <memset>
  if(huart->Instance==USART2)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a31      	ldr	r2, [pc, #196]	; (800104c <HAL_UART_MspInit+0xe4>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d15b      	bne.n	8001042 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f8a:	4b31      	ldr	r3, [pc, #196]	; (8001050 <HAL_UART_MspInit+0xe8>)
 8000f8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f8e:	4b30      	ldr	r3, [pc, #192]	; (8001050 <HAL_UART_MspInit+0xe8>)
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	0289      	lsls	r1, r1, #10
 8000f94:	430a      	orrs	r2, r1
 8000f96:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b2d      	ldr	r3, [pc, #180]	; (8001050 <HAL_UART_MspInit+0xe8>)
 8000f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f9c:	4b2c      	ldr	r3, [pc, #176]	; (8001050 <HAL_UART_MspInit+0xe8>)
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fa4:	4b2a      	ldr	r3, [pc, #168]	; (8001050 <HAL_UART_MspInit+0xe8>)
 8000fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4013      	ands	r3, r2
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fb0:	193b      	adds	r3, r7, r4
 8000fb2:	22c0      	movs	r2, #192	; 0xc0
 8000fb4:	00d2      	lsls	r2, r2, #3
 8000fb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb8:	0021      	movs	r1, r4
 8000fba:	187b      	adds	r3, r7, r1
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc0:	187b      	adds	r3, r7, r1
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc6:	187b      	adds	r3, r7, r1
 8000fc8:	2203      	movs	r2, #3
 8000fca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000fcc:	187b      	adds	r3, r7, r1
 8000fce:	2204      	movs	r2, #4
 8000fd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	187a      	adds	r2, r7, r1
 8000fd4:	23a0      	movs	r3, #160	; 0xa0
 8000fd6:	05db      	lsls	r3, r3, #23
 8000fd8:	0011      	movs	r1, r2
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f000 fbd6 	bl	800178c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000fe0:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <HAL_UART_MspInit+0xec>)
 8000fe2:	4a1d      	ldr	r2, [pc, #116]	; (8001058 <HAL_UART_MspInit+0xf0>)
 8000fe4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 8000fe6:	4b1b      	ldr	r3, [pc, #108]	; (8001054 <HAL_UART_MspInit+0xec>)
 8000fe8:	2204      	movs	r2, #4
 8000fea:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <HAL_UART_MspInit+0xec>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff2:	4b18      	ldr	r3, [pc, #96]	; (8001054 <HAL_UART_MspInit+0xec>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <HAL_UART_MspInit+0xec>)
 8000ffa:	2280      	movs	r2, #128	; 0x80
 8000ffc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <HAL_UART_MspInit+0xec>)
 8001000:	2200      	movs	r2, #0
 8001002:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001004:	4b13      	ldr	r3, [pc, #76]	; (8001054 <HAL_UART_MspInit+0xec>)
 8001006:	2200      	movs	r2, #0
 8001008:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <HAL_UART_MspInit+0xec>)
 800100c:	2220      	movs	r2, #32
 800100e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001010:	4b10      	ldr	r3, [pc, #64]	; (8001054 <HAL_UART_MspInit+0xec>)
 8001012:	2200      	movs	r2, #0
 8001014:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <HAL_UART_MspInit+0xec>)
 8001018:	0018      	movs	r0, r3
 800101a:	f000 fa09 	bl	8001430 <HAL_DMA_Init>
 800101e:	1e03      	subs	r3, r0, #0
 8001020:	d001      	beq.n	8001026 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8001022:	f7ff ff43 	bl	8000eac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <HAL_UART_MspInit+0xec>)
 800102a:	675a      	str	r2, [r3, #116]	; 0x74
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <HAL_UART_MspInit+0xec>)
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	201c      	movs	r0, #28
 8001038:	f000 f9c8 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800103c:	201c      	movs	r0, #28
 800103e:	f000 f9da 	bl	80013f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	46bd      	mov	sp, r7
 8001046:	b009      	add	sp, #36	; 0x24
 8001048:	bd90      	pop	{r4, r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	40004400 	.word	0x40004400
 8001050:	40021000 	.word	0x40021000
 8001054:	20000124 	.word	0x20000124
 8001058:	40020058 	.word	0x40020058

0800105c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <NMI_Handler+0x4>

08001062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <HardFault_Handler+0x4>

08001068 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001080:	f000 f8b8 	bl	80011f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8001092:	0018      	movs	r0, r3
 8001094:	f000 facb 	bl	800162e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	20000124 	.word	0x20000124

080010a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <USART2_IRQHandler+0x14>)
 80010aa:	0018      	movs	r0, r3
 80010ac:	f002 fad8 	bl	8003660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010b0:	46c0      	nop			; (mov r8, r8)
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	2000009c 	.word	0x2000009c

080010bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c0:	46c0      	nop			; (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80010c8:	4813      	ldr	r0, [pc, #76]	; (8001118 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80010ca:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010cc:	f7ff fff6 	bl	80010bc <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80010d0:	4812      	ldr	r0, [pc, #72]	; (800111c <LoopForever+0x6>)
    LDR R1, [R0]
 80010d2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80010d4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80010d6:	4a12      	ldr	r2, [pc, #72]	; (8001120 <LoopForever+0xa>)
    CMP R1, R2
 80010d8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80010da:	d105      	bne.n	80010e8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80010dc:	4811      	ldr	r0, [pc, #68]	; (8001124 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80010de:	4912      	ldr	r1, [pc, #72]	; (8001128 <LoopForever+0x12>)
    STR R1, [R0]
 80010e0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80010e2:	4812      	ldr	r0, [pc, #72]	; (800112c <LoopForever+0x16>)
    LDR R1,=0x00000000
 80010e4:	4912      	ldr	r1, [pc, #72]	; (8001130 <LoopForever+0x1a>)
    STR R1, [R0]
 80010e6:	6001      	str	r1, [r0, #0]

080010e8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e8:	4812      	ldr	r0, [pc, #72]	; (8001134 <LoopForever+0x1e>)
  ldr r1, =_edata
 80010ea:	4913      	ldr	r1, [pc, #76]	; (8001138 <LoopForever+0x22>)
  ldr r2, =_sidata
 80010ec:	4a13      	ldr	r2, [pc, #76]	; (800113c <LoopForever+0x26>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a10      	ldr	r2, [pc, #64]	; (8001140 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001100:	4c10      	ldr	r4, [pc, #64]	; (8001144 <LoopForever+0x2e>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800110e:	f003 fa6b 	bl	80045e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001112:	f7ff fd37 	bl	8000b84 <main>

08001116 <LoopForever>:

LoopForever:
    b LoopForever
 8001116:	e7fe      	b.n	8001116 <LoopForever>
   ldr   r0, =_estack
 8001118:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 800111c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001120:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001124:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001128:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800112c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001130:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800113c:	080046e4 	.word	0x080046e4
  ldr r2, =_sbss
 8001140:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001144:	200001c4 	.word	0x200001c4

08001148 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC1_IRQHandler>
	...

0800114c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <HAL_Init+0x3c>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <HAL_Init+0x3c>)
 800115e:	2140      	movs	r1, #64	; 0x40
 8001160:	430a      	orrs	r2, r1
 8001162:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001164:	2003      	movs	r0, #3
 8001166:	f000 f811 	bl	800118c <HAL_InitTick>
 800116a:	1e03      	subs	r3, r0, #0
 800116c:	d003      	beq.n	8001176 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e001      	b.n	800117a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001176:	f7ff fe9f 	bl	8000eb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
}
 800117e:	0018      	movs	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	40022000 	.word	0x40022000

0800118c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001194:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <HAL_InitTick+0x5c>)
 8001196:	681c      	ldr	r4, [r3, #0]
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_InitTick+0x60>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	0019      	movs	r1, r3
 800119e:	23fa      	movs	r3, #250	; 0xfa
 80011a0:	0098      	lsls	r0, r3, #2
 80011a2:	f7fe ffb9 	bl	8000118 <__udivsi3>
 80011a6:	0003      	movs	r3, r0
 80011a8:	0019      	movs	r1, r3
 80011aa:	0020      	movs	r0, r4
 80011ac:	f7fe ffb4 	bl	8000118 <__udivsi3>
 80011b0:	0003      	movs	r3, r0
 80011b2:	0018      	movs	r0, r3
 80011b4:	f000 f92f 	bl	8001416 <HAL_SYSTICK_Config>
 80011b8:	1e03      	subs	r3, r0, #0
 80011ba:	d001      	beq.n	80011c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e00f      	b.n	80011e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b03      	cmp	r3, #3
 80011c4:	d80b      	bhi.n	80011de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	2301      	movs	r3, #1
 80011ca:	425b      	negs	r3, r3
 80011cc:	2200      	movs	r2, #0
 80011ce:	0018      	movs	r0, r3
 80011d0:	f000 f8fc 	bl	80013cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_InitTick+0x64>)
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011da:	2300      	movs	r3, #0
 80011dc:	e000      	b.n	80011e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	0018      	movs	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b003      	add	sp, #12
 80011e6:	bd90      	pop	{r4, r7, pc}
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000010 	.word	0x20000010
 80011f0:	2000000c 	.word	0x2000000c

080011f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <HAL_IncTick+0x1c>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	001a      	movs	r2, r3
 80011fe:	4b05      	ldr	r3, [pc, #20]	; (8001214 <HAL_IncTick+0x20>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	18d2      	adds	r2, r2, r3
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <HAL_IncTick+0x20>)
 8001206:	601a      	str	r2, [r3, #0]
}
 8001208:	46c0      	nop			; (mov r8, r8)
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	20000010 	.word	0x20000010
 8001214:	200001c0 	.word	0x200001c0

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b02      	ldr	r3, [pc, #8]	; (8001228 <HAL_GetTick+0x10>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	0018      	movs	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	200001c0 	.word	0x200001c0

0800122c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001234:	f7ff fff0 	bl	8001218 <HAL_GetTick>
 8001238:	0003      	movs	r3, r0
 800123a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	3301      	adds	r3, #1
 8001244:	d005      	beq.n	8001252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001246:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <HAL_Delay+0x44>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	001a      	movs	r2, r3
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	189b      	adds	r3, r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	f7ff ffe0 	bl	8001218 <HAL_GetTick>
 8001258:	0002      	movs	r2, r0
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	429a      	cmp	r2, r3
 8001262:	d8f7      	bhi.n	8001254 <HAL_Delay+0x28>
  {
  }
}
 8001264:	46c0      	nop			; (mov r8, r8)
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	b004      	add	sp, #16
 800126c:	bd80      	pop	{r7, pc}
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	20000010 	.word	0x20000010

08001274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	0002      	movs	r2, r0
 800127c:	1dfb      	adds	r3, r7, #7
 800127e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001280:	1dfb      	adds	r3, r7, #7
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b7f      	cmp	r3, #127	; 0x7f
 8001286:	d809      	bhi.n	800129c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	001a      	movs	r2, r3
 800128e:	231f      	movs	r3, #31
 8001290:	401a      	ands	r2, r3
 8001292:	4b04      	ldr	r3, [pc, #16]	; (80012a4 <__NVIC_EnableIRQ+0x30>)
 8001294:	2101      	movs	r1, #1
 8001296:	4091      	lsls	r1, r2
 8001298:	000a      	movs	r2, r1
 800129a:	601a      	str	r2, [r3, #0]
  }
}
 800129c:	46c0      	nop			; (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	b002      	add	sp, #8
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	e000e100 	.word	0xe000e100

080012a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	0002      	movs	r2, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b7f      	cmp	r3, #127	; 0x7f
 80012bc:	d828      	bhi.n	8001310 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012be:	4a2f      	ldr	r2, [pc, #188]	; (800137c <__NVIC_SetPriority+0xd4>)
 80012c0:	1dfb      	adds	r3, r7, #7
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	33c0      	adds	r3, #192	; 0xc0
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	589b      	ldr	r3, [r3, r2]
 80012ce:	1dfa      	adds	r2, r7, #7
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	0011      	movs	r1, r2
 80012d4:	2203      	movs	r2, #3
 80012d6:	400a      	ands	r2, r1
 80012d8:	00d2      	lsls	r2, r2, #3
 80012da:	21ff      	movs	r1, #255	; 0xff
 80012dc:	4091      	lsls	r1, r2
 80012de:	000a      	movs	r2, r1
 80012e0:	43d2      	mvns	r2, r2
 80012e2:	401a      	ands	r2, r3
 80012e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	019b      	lsls	r3, r3, #6
 80012ea:	22ff      	movs	r2, #255	; 0xff
 80012ec:	401a      	ands	r2, r3
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	2303      	movs	r3, #3
 80012f6:	4003      	ands	r3, r0
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012fc:	481f      	ldr	r0, [pc, #124]	; (800137c <__NVIC_SetPriority+0xd4>)
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	b25b      	sxtb	r3, r3
 8001304:	089b      	lsrs	r3, r3, #2
 8001306:	430a      	orrs	r2, r1
 8001308:	33c0      	adds	r3, #192	; 0xc0
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800130e:	e031      	b.n	8001374 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001310:	4a1b      	ldr	r2, [pc, #108]	; (8001380 <__NVIC_SetPriority+0xd8>)
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	0019      	movs	r1, r3
 8001318:	230f      	movs	r3, #15
 800131a:	400b      	ands	r3, r1
 800131c:	3b08      	subs	r3, #8
 800131e:	089b      	lsrs	r3, r3, #2
 8001320:	3306      	adds	r3, #6
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	18d3      	adds	r3, r2, r3
 8001326:	3304      	adds	r3, #4
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	1dfa      	adds	r2, r7, #7
 800132c:	7812      	ldrb	r2, [r2, #0]
 800132e:	0011      	movs	r1, r2
 8001330:	2203      	movs	r2, #3
 8001332:	400a      	ands	r2, r1
 8001334:	00d2      	lsls	r2, r2, #3
 8001336:	21ff      	movs	r1, #255	; 0xff
 8001338:	4091      	lsls	r1, r2
 800133a:	000a      	movs	r2, r1
 800133c:	43d2      	mvns	r2, r2
 800133e:	401a      	ands	r2, r3
 8001340:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	019b      	lsls	r3, r3, #6
 8001346:	22ff      	movs	r2, #255	; 0xff
 8001348:	401a      	ands	r2, r3
 800134a:	1dfb      	adds	r3, r7, #7
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	0018      	movs	r0, r3
 8001350:	2303      	movs	r3, #3
 8001352:	4003      	ands	r3, r0
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001358:	4809      	ldr	r0, [pc, #36]	; (8001380 <__NVIC_SetPriority+0xd8>)
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	001c      	movs	r4, r3
 8001360:	230f      	movs	r3, #15
 8001362:	4023      	ands	r3, r4
 8001364:	3b08      	subs	r3, #8
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	430a      	orrs	r2, r1
 800136a:	3306      	adds	r3, #6
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	18c3      	adds	r3, r0, r3
 8001370:	3304      	adds	r3, #4
 8001372:	601a      	str	r2, [r3, #0]
}
 8001374:	46c0      	nop			; (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	b003      	add	sp, #12
 800137a:	bd90      	pop	{r4, r7, pc}
 800137c:	e000e100 	.word	0xe000e100
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	1e5a      	subs	r2, r3, #1
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	045b      	lsls	r3, r3, #17
 8001394:	429a      	cmp	r2, r3
 8001396:	d301      	bcc.n	800139c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001398:	2301      	movs	r3, #1
 800139a:	e010      	b.n	80013be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800139c:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <SysTick_Config+0x44>)
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	3a01      	subs	r2, #1
 80013a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013a4:	2301      	movs	r3, #1
 80013a6:	425b      	negs	r3, r3
 80013a8:	2103      	movs	r1, #3
 80013aa:	0018      	movs	r0, r3
 80013ac:	f7ff ff7c 	bl	80012a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <SysTick_Config+0x44>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b6:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <SysTick_Config+0x44>)
 80013b8:	2207      	movs	r2, #7
 80013ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013bc:	2300      	movs	r3, #0
}
 80013be:	0018      	movs	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	b002      	add	sp, #8
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	e000e010 	.word	0xe000e010

080013cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60b9      	str	r1, [r7, #8]
 80013d4:	607a      	str	r2, [r7, #4]
 80013d6:	210f      	movs	r1, #15
 80013d8:	187b      	adds	r3, r7, r1
 80013da:	1c02      	adds	r2, r0, #0
 80013dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	187b      	adds	r3, r7, r1
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	b25b      	sxtb	r3, r3
 80013e6:	0011      	movs	r1, r2
 80013e8:	0018      	movs	r0, r3
 80013ea:	f7ff ff5d 	bl	80012a8 <__NVIC_SetPriority>
}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b004      	add	sp, #16
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	0002      	movs	r2, r0
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001402:	1dfb      	adds	r3, r7, #7
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b25b      	sxtb	r3, r3
 8001408:	0018      	movs	r0, r3
 800140a:	f7ff ff33 	bl	8001274 <__NVIC_EnableIRQ>
}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	46bd      	mov	sp, r7
 8001412:	b002      	add	sp, #8
 8001414:	bd80      	pop	{r7, pc}

08001416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	0018      	movs	r0, r3
 8001422:	f7ff ffaf 	bl	8001384 <SysTick_Config>
 8001426:	0003      	movs	r3, r0
}
 8001428:	0018      	movs	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	b002      	add	sp, #8
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e061      	b.n	8001506 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a32      	ldr	r2, [pc, #200]	; (8001510 <HAL_DMA_Init+0xe0>)
 8001448:	4694      	mov	ip, r2
 800144a:	4463      	add	r3, ip
 800144c:	2114      	movs	r1, #20
 800144e:	0018      	movs	r0, r3
 8001450:	f7fe fe62 	bl	8000118 <__udivsi3>
 8001454:	0003      	movs	r3, r0
 8001456:	009a      	lsls	r2, r3, #2
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a2d      	ldr	r2, [pc, #180]	; (8001514 <HAL_DMA_Init+0xe4>)
 8001460:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2225      	movs	r2, #37	; 0x25
 8001466:	2102      	movs	r1, #2
 8001468:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	4a28      	ldr	r2, [pc, #160]	; (8001518 <HAL_DMA_Init+0xe8>)
 8001476:	4013      	ands	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001482:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800148e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800149a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	68fa      	ldr	r2, [r7, #12]
 80014ae:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	01db      	lsls	r3, r3, #7
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d018      	beq.n	80014ee <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80014bc:	4b17      	ldr	r3, [pc, #92]	; (800151c <HAL_DMA_Init+0xec>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c4:	211c      	movs	r1, #28
 80014c6:	400b      	ands	r3, r1
 80014c8:	210f      	movs	r1, #15
 80014ca:	4099      	lsls	r1, r3
 80014cc:	000b      	movs	r3, r1
 80014ce:	43d9      	mvns	r1, r3
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_DMA_Init+0xec>)
 80014d2:	400a      	ands	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <HAL_DMA_Init+0xec>)
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	201c      	movs	r0, #28
 80014e4:	4003      	ands	r3, r0
 80014e6:	409a      	lsls	r2, r3
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <HAL_DMA_Init+0xec>)
 80014ea:	430a      	orrs	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2225      	movs	r2, #37	; 0x25
 80014f8:	2101      	movs	r1, #1
 80014fa:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2224      	movs	r2, #36	; 0x24
 8001500:	2100      	movs	r1, #0
 8001502:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	0018      	movs	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	b004      	add	sp, #16
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	bffdfff8 	.word	0xbffdfff8
 8001514:	40020000 	.word	0x40020000
 8001518:	ffff800f 	.word	0xffff800f
 800151c:	400200a8 	.word	0x400200a8

08001520 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001528:	230f      	movs	r3, #15
 800152a:	18fb      	adds	r3, r7, r3
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2225      	movs	r2, #37	; 0x25
 8001534:	5c9b      	ldrb	r3, [r3, r2]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d008      	beq.n	800154e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2204      	movs	r2, #4
 8001540:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2224      	movs	r2, #36	; 0x24
 8001546:	2100      	movs	r1, #0
 8001548:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e024      	b.n	8001598 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	210e      	movs	r1, #14
 800155a:	438a      	bics	r2, r1
 800155c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2101      	movs	r1, #1
 800156a:	438a      	bics	r2, r1
 800156c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	221c      	movs	r2, #28
 8001574:	401a      	ands	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	2101      	movs	r1, #1
 800157c:	4091      	lsls	r1, r2
 800157e:	000a      	movs	r2, r1
 8001580:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2225      	movs	r2, #37	; 0x25
 8001586:	2101      	movs	r1, #1
 8001588:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2224      	movs	r2, #36	; 0x24
 800158e:	2100      	movs	r1, #0
 8001590:	5499      	strb	r1, [r3, r2]

    return status;
 8001592:	230f      	movs	r3, #15
 8001594:	18fb      	adds	r3, r7, r3
 8001596:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001598:	0018      	movs	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	b004      	add	sp, #16
 800159e:	bd80      	pop	{r7, pc}

080015a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015a8:	210f      	movs	r1, #15
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2225      	movs	r2, #37	; 0x25
 80015b4:	5c9b      	ldrb	r3, [r3, r2]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d006      	beq.n	80015ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2204      	movs	r2, #4
 80015c0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
 80015c8:	e02a      	b.n	8001620 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	210e      	movs	r1, #14
 80015d6:	438a      	bics	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2101      	movs	r1, #1
 80015e6:	438a      	bics	r2, r1
 80015e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	221c      	movs	r2, #28
 80015f0:	401a      	ands	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	2101      	movs	r1, #1
 80015f8:	4091      	lsls	r1, r2
 80015fa:	000a      	movs	r2, r1
 80015fc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2225      	movs	r2, #37	; 0x25
 8001602:	2101      	movs	r1, #1
 8001604:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2224      	movs	r2, #36	; 0x24
 800160a:	2100      	movs	r1, #0
 800160c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001612:	2b00      	cmp	r3, #0
 8001614:	d004      	beq.n	8001620 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	0010      	movs	r0, r2
 800161e:	4798      	blx	r3
    }
  }
  return status;
 8001620:	230f      	movs	r3, #15
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	781b      	ldrb	r3, [r3, #0]
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b004      	add	sp, #16
 800162c:	bd80      	pop	{r7, pc}

0800162e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b084      	sub	sp, #16
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164a:	221c      	movs	r2, #28
 800164c:	4013      	ands	r3, r2
 800164e:	2204      	movs	r2, #4
 8001650:	409a      	lsls	r2, r3
 8001652:	0013      	movs	r3, r2
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	4013      	ands	r3, r2
 8001658:	d026      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x7a>
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2204      	movs	r2, #4
 800165e:	4013      	ands	r3, r2
 8001660:	d022      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2220      	movs	r2, #32
 800166a:	4013      	ands	r3, r2
 800166c:	d107      	bne.n	800167e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2104      	movs	r1, #4
 800167a:	438a      	bics	r2, r1
 800167c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	221c      	movs	r2, #28
 8001684:	401a      	ands	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	2104      	movs	r1, #4
 800168c:	4091      	lsls	r1, r2
 800168e:	000a      	movs	r2, r1
 8001690:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	2b00      	cmp	r3, #0
 8001698:	d100      	bne.n	800169c <HAL_DMA_IRQHandler+0x6e>
 800169a:	e071      	b.n	8001780 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	0010      	movs	r0, r2
 80016a4:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80016a6:	e06b      	b.n	8001780 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ac:	221c      	movs	r2, #28
 80016ae:	4013      	ands	r3, r2
 80016b0:	2202      	movs	r2, #2
 80016b2:	409a      	lsls	r2, r3
 80016b4:	0013      	movs	r3, r2
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4013      	ands	r3, r2
 80016ba:	d02d      	beq.n	8001718 <HAL_DMA_IRQHandler+0xea>
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2202      	movs	r2, #2
 80016c0:	4013      	ands	r3, r2
 80016c2:	d029      	beq.n	8001718 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2220      	movs	r2, #32
 80016cc:	4013      	ands	r3, r2
 80016ce:	d10b      	bne.n	80016e8 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	210a      	movs	r1, #10
 80016dc:	438a      	bics	r2, r1
 80016de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2225      	movs	r2, #37	; 0x25
 80016e4:	2101      	movs	r1, #1
 80016e6:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ec:	221c      	movs	r2, #28
 80016ee:	401a      	ands	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	2102      	movs	r1, #2
 80016f6:	4091      	lsls	r1, r2
 80016f8:	000a      	movs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2224      	movs	r2, #36	; 0x24
 8001700:	2100      	movs	r1, #0
 8001702:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	2b00      	cmp	r3, #0
 800170a:	d039      	beq.n	8001780 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	0010      	movs	r0, r2
 8001714:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001716:	e033      	b.n	8001780 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171c:	221c      	movs	r2, #28
 800171e:	4013      	ands	r3, r2
 8001720:	2208      	movs	r2, #8
 8001722:	409a      	lsls	r2, r3
 8001724:	0013      	movs	r3, r2
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4013      	ands	r3, r2
 800172a:	d02a      	beq.n	8001782 <HAL_DMA_IRQHandler+0x154>
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2208      	movs	r2, #8
 8001730:	4013      	ands	r3, r2
 8001732:	d026      	beq.n	8001782 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	210e      	movs	r1, #14
 8001740:	438a      	bics	r2, r1
 8001742:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001748:	221c      	movs	r2, #28
 800174a:	401a      	ands	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	2101      	movs	r1, #1
 8001752:	4091      	lsls	r1, r2
 8001754:	000a      	movs	r2, r1
 8001756:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2225      	movs	r2, #37	; 0x25
 8001762:	2101      	movs	r1, #1
 8001764:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2224      	movs	r2, #36	; 0x24
 800176a:	2100      	movs	r1, #0
 800176c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001772:	2b00      	cmp	r3, #0
 8001774:	d005      	beq.n	8001782 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	0010      	movs	r0, r2
 800177e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001780:	46c0      	nop			; (mov r8, r8)
 8001782:	46c0      	nop			; (mov r8, r8)
}
 8001784:	46bd      	mov	sp, r7
 8001786:	b004      	add	sp, #16
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800179e:	2300      	movs	r3, #0
 80017a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017a2:	e149      	b.n	8001a38 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2101      	movs	r1, #1
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	4091      	lsls	r1, r2
 80017ae:	000a      	movs	r2, r1
 80017b0:	4013      	ands	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d100      	bne.n	80017bc <HAL_GPIO_Init+0x30>
 80017ba:	e13a      	b.n	8001a32 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2203      	movs	r2, #3
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d005      	beq.n	80017d4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2203      	movs	r2, #3
 80017ce:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d130      	bne.n	8001836 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	2203      	movs	r2, #3
 80017e0:	409a      	lsls	r2, r3
 80017e2:	0013      	movs	r3, r2
 80017e4:	43da      	mvns	r2, r3
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	4013      	ands	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	68da      	ldr	r2, [r3, #12]
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	409a      	lsls	r2, r3
 80017f6:	0013      	movs	r3, r2
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800180a:	2201      	movs	r2, #1
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
 8001810:	0013      	movs	r3, r2
 8001812:	43da      	mvns	r2, r3
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	4013      	ands	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	091b      	lsrs	r3, r3, #4
 8001820:	2201      	movs	r2, #1
 8001822:	401a      	ands	r2, r3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	409a      	lsls	r2, r3
 8001828:	0013      	movs	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2203      	movs	r2, #3
 800183c:	4013      	ands	r3, r2
 800183e:	2b03      	cmp	r3, #3
 8001840:	d017      	beq.n	8001872 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	2203      	movs	r2, #3
 800184e:	409a      	lsls	r2, r3
 8001850:	0013      	movs	r3, r2
 8001852:	43da      	mvns	r2, r3
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	409a      	lsls	r2, r3
 8001864:	0013      	movs	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2203      	movs	r2, #3
 8001878:	4013      	ands	r3, r2
 800187a:	2b02      	cmp	r3, #2
 800187c:	d123      	bne.n	80018c6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	08da      	lsrs	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3208      	adds	r2, #8
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	58d3      	ldr	r3, [r2, r3]
 800188a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	2207      	movs	r2, #7
 8001890:	4013      	ands	r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	220f      	movs	r2, #15
 8001896:	409a      	lsls	r2, r3
 8001898:	0013      	movs	r3, r2
 800189a:	43da      	mvns	r2, r3
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	691a      	ldr	r2, [r3, #16]
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2107      	movs	r1, #7
 80018aa:	400b      	ands	r3, r1
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	409a      	lsls	r2, r3
 80018b0:	0013      	movs	r3, r2
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	08da      	lsrs	r2, r3, #3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3208      	adds	r2, #8
 80018c0:	0092      	lsls	r2, r2, #2
 80018c2:	6939      	ldr	r1, [r7, #16]
 80018c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	2203      	movs	r2, #3
 80018d2:	409a      	lsls	r2, r3
 80018d4:	0013      	movs	r3, r2
 80018d6:	43da      	mvns	r2, r3
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2203      	movs	r2, #3
 80018e4:	401a      	ands	r2, r3
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	409a      	lsls	r2, r3
 80018ec:	0013      	movs	r3, r2
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	23c0      	movs	r3, #192	; 0xc0
 8001900:	029b      	lsls	r3, r3, #10
 8001902:	4013      	ands	r3, r2
 8001904:	d100      	bne.n	8001908 <HAL_GPIO_Init+0x17c>
 8001906:	e094      	b.n	8001a32 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001908:	4b51      	ldr	r3, [pc, #324]	; (8001a50 <HAL_GPIO_Init+0x2c4>)
 800190a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800190c:	4b50      	ldr	r3, [pc, #320]	; (8001a50 <HAL_GPIO_Init+0x2c4>)
 800190e:	2101      	movs	r1, #1
 8001910:	430a      	orrs	r2, r1
 8001912:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001914:	4a4f      	ldr	r2, [pc, #316]	; (8001a54 <HAL_GPIO_Init+0x2c8>)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3302      	adds	r3, #2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	589b      	ldr	r3, [r3, r2]
 8001920:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2203      	movs	r2, #3
 8001926:	4013      	ands	r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	220f      	movs	r2, #15
 800192c:	409a      	lsls	r2, r3
 800192e:	0013      	movs	r3, r2
 8001930:	43da      	mvns	r2, r3
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	4013      	ands	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	23a0      	movs	r3, #160	; 0xa0
 800193c:	05db      	lsls	r3, r3, #23
 800193e:	429a      	cmp	r2, r3
 8001940:	d013      	beq.n	800196a <HAL_GPIO_Init+0x1de>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a44      	ldr	r2, [pc, #272]	; (8001a58 <HAL_GPIO_Init+0x2cc>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d00d      	beq.n	8001966 <HAL_GPIO_Init+0x1da>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a43      	ldr	r2, [pc, #268]	; (8001a5c <HAL_GPIO_Init+0x2d0>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d007      	beq.n	8001962 <HAL_GPIO_Init+0x1d6>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a42      	ldr	r2, [pc, #264]	; (8001a60 <HAL_GPIO_Init+0x2d4>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d101      	bne.n	800195e <HAL_GPIO_Init+0x1d2>
 800195a:	2305      	movs	r3, #5
 800195c:	e006      	b.n	800196c <HAL_GPIO_Init+0x1e0>
 800195e:	2306      	movs	r3, #6
 8001960:	e004      	b.n	800196c <HAL_GPIO_Init+0x1e0>
 8001962:	2302      	movs	r3, #2
 8001964:	e002      	b.n	800196c <HAL_GPIO_Init+0x1e0>
 8001966:	2301      	movs	r3, #1
 8001968:	e000      	b.n	800196c <HAL_GPIO_Init+0x1e0>
 800196a:	2300      	movs	r3, #0
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	2103      	movs	r1, #3
 8001970:	400a      	ands	r2, r1
 8001972:	0092      	lsls	r2, r2, #2
 8001974:	4093      	lsls	r3, r2
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4313      	orrs	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800197c:	4935      	ldr	r1, [pc, #212]	; (8001a54 <HAL_GPIO_Init+0x2c8>)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	089b      	lsrs	r3, r3, #2
 8001982:	3302      	adds	r3, #2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800198a:	4b36      	ldr	r3, [pc, #216]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	43da      	mvns	r2, r3
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	2380      	movs	r3, #128	; 0x80
 80019a0:	035b      	lsls	r3, r3, #13
 80019a2:	4013      	ands	r3, r2
 80019a4:	d003      	beq.n	80019ae <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019ae:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019b4:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	43da      	mvns	r2, r3
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	039b      	lsls	r3, r3, #14
 80019cc:	4013      	ands	r3, r2
 80019ce:	d003      	beq.n	80019d8 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019d8:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	43da      	mvns	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4013      	ands	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	029b      	lsls	r3, r3, #10
 80019f6:	4013      	ands	r3, r2
 80019f8:	d003      	beq.n	8001a02 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a08:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	43da      	mvns	r2, r3
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4013      	ands	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685a      	ldr	r2, [r3, #4]
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	025b      	lsls	r3, r3, #9
 8001a20:	4013      	ands	r3, r2
 8001a22:	d003      	beq.n	8001a2c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a2c:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_GPIO_Init+0x2d8>)
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	40da      	lsrs	r2, r3
 8001a40:	1e13      	subs	r3, r2, #0
 8001a42:	d000      	beq.n	8001a46 <HAL_GPIO_Init+0x2ba>
 8001a44:	e6ae      	b.n	80017a4 <HAL_GPIO_Init+0x18>
  }
}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b006      	add	sp, #24
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40010000 	.word	0x40010000
 8001a58:	50000400 	.word	0x50000400
 8001a5c:	50000800 	.word	0x50000800
 8001a60:	50001c00 	.word	0x50001c00
 8001a64:	40010400 	.word	0x40010400

08001a68 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	0008      	movs	r0, r1
 8001a72:	0011      	movs	r1, r2
 8001a74:	1cbb      	adds	r3, r7, #2
 8001a76:	1c02      	adds	r2, r0, #0
 8001a78:	801a      	strh	r2, [r3, #0]
 8001a7a:	1c7b      	adds	r3, r7, #1
 8001a7c:	1c0a      	adds	r2, r1, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a80:	1c7b      	adds	r3, r7, #1
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d004      	beq.n	8001a92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a88:	1cbb      	adds	r3, r7, #2
 8001a8a:	881a      	ldrh	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001a90:	e003      	b.n	8001a9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001a92:	1cbb      	adds	r3, r7, #2
 8001a94:	881a      	ldrh	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a9a:	46c0      	nop			; (mov r8, r8)
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	b002      	add	sp, #8
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa4:	b5b0      	push	{r4, r5, r7, lr}
 8001aa6:	b08a      	sub	sp, #40	; 0x28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d102      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	f000 fb6c 	bl	8002190 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ab8:	4bc8      	ldr	r3, [pc, #800]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	220c      	movs	r2, #12
 8001abe:	4013      	ands	r3, r2
 8001ac0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ac2:	4bc6      	ldr	r3, [pc, #792]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	025b      	lsls	r3, r3, #9
 8001aca:	4013      	ands	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d100      	bne.n	8001ada <HAL_RCC_OscConfig+0x36>
 8001ad8:	e07d      	b.n	8001bd6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d007      	beq.n	8001af0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	2b0c      	cmp	r3, #12
 8001ae4:	d112      	bne.n	8001b0c <HAL_RCC_OscConfig+0x68>
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	025b      	lsls	r3, r3, #9
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d10d      	bne.n	8001b0c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af0:	4bba      	ldr	r3, [pc, #744]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	029b      	lsls	r3, r3, #10
 8001af8:	4013      	ands	r3, r2
 8001afa:	d100      	bne.n	8001afe <HAL_RCC_OscConfig+0x5a>
 8001afc:	e06a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x130>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d166      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	f000 fb42 	bl	8002190 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	025b      	lsls	r3, r3, #9
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d107      	bne.n	8001b28 <HAL_RCC_OscConfig+0x84>
 8001b18:	4bb0      	ldr	r3, [pc, #704]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4baf      	ldr	r3, [pc, #700]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b1e:	2180      	movs	r1, #128	; 0x80
 8001b20:	0249      	lsls	r1, r1, #9
 8001b22:	430a      	orrs	r2, r1
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	e027      	b.n	8001b78 <HAL_RCC_OscConfig+0xd4>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	23a0      	movs	r3, #160	; 0xa0
 8001b2e:	02db      	lsls	r3, r3, #11
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d10e      	bne.n	8001b52 <HAL_RCC_OscConfig+0xae>
 8001b34:	4ba9      	ldr	r3, [pc, #676]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4ba8      	ldr	r3, [pc, #672]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b3a:	2180      	movs	r1, #128	; 0x80
 8001b3c:	02c9      	lsls	r1, r1, #11
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	4ba6      	ldr	r3, [pc, #664]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	4ba5      	ldr	r3, [pc, #660]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b48:	2180      	movs	r1, #128	; 0x80
 8001b4a:	0249      	lsls	r1, r1, #9
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	e012      	b.n	8001b78 <HAL_RCC_OscConfig+0xd4>
 8001b52:	4ba2      	ldr	r3, [pc, #648]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4ba1      	ldr	r3, [pc, #644]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b58:	49a1      	ldr	r1, [pc, #644]	; (8001de0 <HAL_RCC_OscConfig+0x33c>)
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	4b9f      	ldr	r3, [pc, #636]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	2380      	movs	r3, #128	; 0x80
 8001b64:	025b      	lsls	r3, r3, #9
 8001b66:	4013      	ands	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4b9b      	ldr	r3, [pc, #620]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b9a      	ldr	r3, [pc, #616]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b72:	499c      	ldr	r1, [pc, #624]	; (8001de4 <HAL_RCC_OscConfig+0x340>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d014      	beq.n	8001baa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7ff fb4a 	bl	8001218 <HAL_GetTick>
 8001b84:	0003      	movs	r3, r0
 8001b86:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b8a:	f7ff fb45 	bl	8001218 <HAL_GetTick>
 8001b8e:	0002      	movs	r2, r0
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b64      	cmp	r3, #100	; 0x64
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e2f9      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b9c:	4b8f      	ldr	r3, [pc, #572]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	029b      	lsls	r3, r3, #10
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0xe6>
 8001ba8:	e015      	b.n	8001bd6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001baa:	f7ff fb35 	bl	8001218 <HAL_GetTick>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bb4:	f7ff fb30 	bl	8001218 <HAL_GetTick>
 8001bb8:	0002      	movs	r2, r0
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b64      	cmp	r3, #100	; 0x64
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e2e4      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bc6:	4b85      	ldr	r3, [pc, #532]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	2380      	movs	r3, #128	; 0x80
 8001bcc:	029b      	lsls	r3, r3, #10
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x110>
 8001bd2:	e000      	b.n	8001bd6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d100      	bne.n	8001be2 <HAL_RCC_OscConfig+0x13e>
 8001be0:	e099      	b.n	8001d16 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bea:	2220      	movs	r2, #32
 8001bec:	4013      	ands	r3, r2
 8001bee:	d009      	beq.n	8001c04 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001bf0:	4b7a      	ldr	r3, [pc, #488]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4b79      	ldr	r3, [pc, #484]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001bf6:	2120      	movs	r1, #32
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfe:	2220      	movs	r2, #32
 8001c00:	4393      	bics	r3, r2
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d005      	beq.n	8001c16 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	2b0c      	cmp	r3, #12
 8001c0e:	d13e      	bne.n	8001c8e <HAL_RCC_OscConfig+0x1ea>
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d13b      	bne.n	8001c8e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001c16:	4b71      	ldr	r3, [pc, #452]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2204      	movs	r2, #4
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d004      	beq.n	8001c2a <HAL_RCC_OscConfig+0x186>
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e2b2      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c2a:	4b6c      	ldr	r3, [pc, #432]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	4a6e      	ldr	r2, [pc, #440]	; (8001de8 <HAL_RCC_OscConfig+0x344>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	0019      	movs	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	021a      	lsls	r2, r3, #8
 8001c3a:	4b68      	ldr	r3, [pc, #416]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c40:	4b66      	ldr	r3, [pc, #408]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2209      	movs	r2, #9
 8001c46:	4393      	bics	r3, r2
 8001c48:	0019      	movs	r1, r3
 8001c4a:	4b64      	ldr	r3, [pc, #400]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c52:	f000 fbeb 	bl	800242c <HAL_RCC_GetSysClockFreq>
 8001c56:	0001      	movs	r1, r0
 8001c58:	4b60      	ldr	r3, [pc, #384]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	220f      	movs	r2, #15
 8001c60:	4013      	ands	r3, r2
 8001c62:	4a62      	ldr	r2, [pc, #392]	; (8001dec <HAL_RCC_OscConfig+0x348>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	000a      	movs	r2, r1
 8001c68:	40da      	lsrs	r2, r3
 8001c6a:	4b61      	ldr	r3, [pc, #388]	; (8001df0 <HAL_RCC_OscConfig+0x34c>)
 8001c6c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001c6e:	4b61      	ldr	r3, [pc, #388]	; (8001df4 <HAL_RCC_OscConfig+0x350>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2513      	movs	r5, #19
 8001c74:	197c      	adds	r4, r7, r5
 8001c76:	0018      	movs	r0, r3
 8001c78:	f7ff fa88 	bl	800118c <HAL_InitTick>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001c80:	197b      	adds	r3, r7, r5
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d046      	beq.n	8001d16 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001c88:	197b      	adds	r3, r7, r5
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	e280      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d027      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c94:	4b51      	ldr	r3, [pc, #324]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2209      	movs	r2, #9
 8001c9a:	4393      	bics	r3, r2
 8001c9c:	0019      	movs	r1, r3
 8001c9e:	4b4f      	ldr	r3, [pc, #316]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7ff fab7 	bl	8001218 <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cb0:	f7ff fab2 	bl	8001218 <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e266      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cc2:	4b46      	ldr	r3, [pc, #280]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d0f1      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	4b43      	ldr	r3, [pc, #268]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	4a45      	ldr	r2, [pc, #276]	; (8001de8 <HAL_RCC_OscConfig+0x344>)
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	021a      	lsls	r2, r3, #8
 8001cdc:	4b3f      	ldr	r3, [pc, #252]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	e018      	b.n	8001d16 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce4:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b3c      	ldr	r3, [pc, #240]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001cea:	2101      	movs	r1, #1
 8001cec:	438a      	bics	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fa92 	bl	8001218 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fa8d 	bl	8001218 <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e241      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d0c:	4b33      	ldr	r3, [pc, #204]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2204      	movs	r2, #4
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f1      	bne.n	8001cfa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2210      	movs	r2, #16
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <HAL_RCC_OscConfig+0x27e>
 8001d20:	e0a1      	b.n	8001e66 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d140      	bne.n	8001daa <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d28:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4013      	ands	r3, r2
 8001d32:	d005      	beq.n	8001d40 <HAL_RCC_OscConfig+0x29c>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e227      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d40:	4b26      	ldr	r3, [pc, #152]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4a2c      	ldr	r2, [pc, #176]	; (8001df8 <HAL_RCC_OscConfig+0x354>)
 8001d46:	4013      	ands	r3, r2
 8001d48:	0019      	movs	r1, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a1a      	ldr	r2, [r3, #32]
 8001d4e:	4b23      	ldr	r3, [pc, #140]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d50:	430a      	orrs	r2, r1
 8001d52:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d54:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	0a19      	lsrs	r1, r3, #8
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	061a      	lsls	r2, r3, #24
 8001d62:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d64:	430a      	orrs	r2, r1
 8001d66:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	0b5b      	lsrs	r3, r3, #13
 8001d6e:	3301      	adds	r3, #1
 8001d70:	2280      	movs	r2, #128	; 0x80
 8001d72:	0212      	lsls	r2, r2, #8
 8001d74:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001d76:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	091b      	lsrs	r3, r3, #4
 8001d7c:	210f      	movs	r1, #15
 8001d7e:	400b      	ands	r3, r1
 8001d80:	491a      	ldr	r1, [pc, #104]	; (8001dec <HAL_RCC_OscConfig+0x348>)
 8001d82:	5ccb      	ldrb	r3, [r1, r3]
 8001d84:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d86:	4b1a      	ldr	r3, [pc, #104]	; (8001df0 <HAL_RCC_OscConfig+0x34c>)
 8001d88:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001d8a:	4b1a      	ldr	r3, [pc, #104]	; (8001df4 <HAL_RCC_OscConfig+0x350>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2513      	movs	r5, #19
 8001d90:	197c      	adds	r4, r7, r5
 8001d92:	0018      	movs	r0, r3
 8001d94:	f7ff f9fa 	bl	800118c <HAL_InitTick>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001d9c:	197b      	adds	r3, r7, r5
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d060      	beq.n	8001e66 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001da4:	197b      	adds	r3, r7, r5
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	e1f2      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d03f      	beq.n	8001e32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_RCC_OscConfig+0x338>)
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	0049      	lsls	r1, r1, #1
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fa2a 	bl	8001218 <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001dc8:	e018      	b.n	8001dfc <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dca:	f7ff fa25 	bl	8001218 <HAL_GetTick>
 8001dce:	0002      	movs	r2, r0
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d911      	bls.n	8001dfc <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e1d9      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	fffeffff 	.word	0xfffeffff
 8001de4:	fffbffff 	.word	0xfffbffff
 8001de8:	ffffe0ff 	.word	0xffffe0ff
 8001dec:	08004668 	.word	0x08004668
 8001df0:	20000008 	.word	0x20000008
 8001df4:	2000000c 	.word	0x2000000c
 8001df8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001dfc:	4bc9      	ldr	r3, [pc, #804]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	; 0x80
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d0e0      	beq.n	8001dca <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e08:	4bc6      	ldr	r3, [pc, #792]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	4ac6      	ldr	r2, [pc, #792]	; (8002128 <HAL_RCC_OscConfig+0x684>)
 8001e0e:	4013      	ands	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a1a      	ldr	r2, [r3, #32]
 8001e16:	4bc3      	ldr	r3, [pc, #780]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e1c:	4bc1      	ldr	r3, [pc, #772]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	0a19      	lsrs	r1, r3, #8
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	061a      	lsls	r2, r3, #24
 8001e2a:	4bbe      	ldr	r3, [pc, #760]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	e019      	b.n	8001e66 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e32:	4bbc      	ldr	r3, [pc, #752]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	4bbb      	ldr	r3, [pc, #748]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e38:	49bc      	ldr	r1, [pc, #752]	; (800212c <HAL_RCC_OscConfig+0x688>)
 8001e3a:	400a      	ands	r2, r1
 8001e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3e:	f7ff f9eb 	bl	8001218 <HAL_GetTick>
 8001e42:	0003      	movs	r3, r0
 8001e44:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e48:	f7ff f9e6 	bl	8001218 <HAL_GetTick>
 8001e4c:	0002      	movs	r2, r0
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e19a      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e5a:	4bb2      	ldr	r3, [pc, #712]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4013      	ands	r3, r2
 8001e64:	d1f0      	bne.n	8001e48 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d036      	beq.n	8001ede <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d019      	beq.n	8001eac <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e78:	4baa      	ldr	r3, [pc, #680]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e7c:	4ba9      	ldr	r3, [pc, #676]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001e7e:	2101      	movs	r1, #1
 8001e80:	430a      	orrs	r2, r1
 8001e82:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e84:	f7ff f9c8 	bl	8001218 <HAL_GetTick>
 8001e88:	0003      	movs	r3, r0
 8001e8a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e8e:	f7ff f9c3 	bl	8001218 <HAL_GetTick>
 8001e92:	0002      	movs	r2, r0
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e177      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ea0:	4ba0      	ldr	r3, [pc, #640]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001ea2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d0f1      	beq.n	8001e8e <HAL_RCC_OscConfig+0x3ea>
 8001eaa:	e018      	b.n	8001ede <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eac:	4b9d      	ldr	r3, [pc, #628]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001eae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eb0:	4b9c      	ldr	r3, [pc, #624]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	438a      	bics	r2, r1
 8001eb6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb8:	f7ff f9ae 	bl	8001218 <HAL_GetTick>
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ec2:	f7ff f9a9 	bl	8001218 <HAL_GetTick>
 8001ec6:	0002      	movs	r2, r0
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e15d      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ed4:	4b93      	ldr	r3, [pc, #588]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ed8:	2202      	movs	r2, #2
 8001eda:	4013      	ands	r3, r2
 8001edc:	d1f1      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2204      	movs	r2, #4
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	d100      	bne.n	8001eea <HAL_RCC_OscConfig+0x446>
 8001ee8:	e0ae      	b.n	8002048 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eea:	2023      	movs	r0, #35	; 0x23
 8001eec:	183b      	adds	r3, r7, r0
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef2:	4b8c      	ldr	r3, [pc, #560]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	055b      	lsls	r3, r3, #21
 8001efa:	4013      	ands	r3, r2
 8001efc:	d109      	bne.n	8001f12 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	4b89      	ldr	r3, [pc, #548]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f02:	4b88      	ldr	r3, [pc, #544]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f04:	2180      	movs	r1, #128	; 0x80
 8001f06:	0549      	lsls	r1, r1, #21
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f0c:	183b      	adds	r3, r7, r0
 8001f0e:	2201      	movs	r2, #1
 8001f10:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f12:	4b87      	ldr	r3, [pc, #540]	; (8002130 <HAL_RCC_OscConfig+0x68c>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d11a      	bne.n	8001f54 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f1e:	4b84      	ldr	r3, [pc, #528]	; (8002130 <HAL_RCC_OscConfig+0x68c>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4b83      	ldr	r3, [pc, #524]	; (8002130 <HAL_RCC_OscConfig+0x68c>)
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	0049      	lsls	r1, r1, #1
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f2c:	f7ff f974 	bl	8001218 <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f36:	f7ff f96f 	bl	8001218 <HAL_GetTick>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b64      	cmp	r3, #100	; 0x64
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e123      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f48:	4b79      	ldr	r3, [pc, #484]	; (8002130 <HAL_RCC_OscConfig+0x68c>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4013      	ands	r3, r2
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	2380      	movs	r3, #128	; 0x80
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d107      	bne.n	8001f70 <HAL_RCC_OscConfig+0x4cc>
 8001f60:	4b70      	ldr	r3, [pc, #448]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f64:	4b6f      	ldr	r3, [pc, #444]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f66:	2180      	movs	r1, #128	; 0x80
 8001f68:	0049      	lsls	r1, r1, #1
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	651a      	str	r2, [r3, #80]	; 0x50
 8001f6e:	e031      	b.n	8001fd4 <HAL_RCC_OscConfig+0x530>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d10c      	bne.n	8001f92 <HAL_RCC_OscConfig+0x4ee>
 8001f78:	4b6a      	ldr	r3, [pc, #424]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f7c:	4b69      	ldr	r3, [pc, #420]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f7e:	496b      	ldr	r1, [pc, #428]	; (800212c <HAL_RCC_OscConfig+0x688>)
 8001f80:	400a      	ands	r2, r1
 8001f82:	651a      	str	r2, [r3, #80]	; 0x50
 8001f84:	4b67      	ldr	r3, [pc, #412]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f88:	4b66      	ldr	r3, [pc, #408]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001f8a:	496a      	ldr	r1, [pc, #424]	; (8002134 <HAL_RCC_OscConfig+0x690>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	651a      	str	r2, [r3, #80]	; 0x50
 8001f90:	e020      	b.n	8001fd4 <HAL_RCC_OscConfig+0x530>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	23a0      	movs	r3, #160	; 0xa0
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d10e      	bne.n	8001fbc <HAL_RCC_OscConfig+0x518>
 8001f9e:	4b61      	ldr	r3, [pc, #388]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fa0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fa2:	4b60      	ldr	r3, [pc, #384]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fa4:	2180      	movs	r1, #128	; 0x80
 8001fa6:	00c9      	lsls	r1, r1, #3
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	651a      	str	r2, [r3, #80]	; 0x50
 8001fac:	4b5d      	ldr	r3, [pc, #372]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fb0:	4b5c      	ldr	r3, [pc, #368]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fb2:	2180      	movs	r1, #128	; 0x80
 8001fb4:	0049      	lsls	r1, r1, #1
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	651a      	str	r2, [r3, #80]	; 0x50
 8001fba:	e00b      	b.n	8001fd4 <HAL_RCC_OscConfig+0x530>
 8001fbc:	4b59      	ldr	r3, [pc, #356]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fbe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fc0:	4b58      	ldr	r3, [pc, #352]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fc2:	495a      	ldr	r1, [pc, #360]	; (800212c <HAL_RCC_OscConfig+0x688>)
 8001fc4:	400a      	ands	r2, r1
 8001fc6:	651a      	str	r2, [r3, #80]	; 0x50
 8001fc8:	4b56      	ldr	r3, [pc, #344]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fcc:	4b55      	ldr	r3, [pc, #340]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001fce:	4959      	ldr	r1, [pc, #356]	; (8002134 <HAL_RCC_OscConfig+0x690>)
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d015      	beq.n	8002008 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fdc:	f7ff f91c 	bl	8001218 <HAL_GetTick>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fe4:	e009      	b.n	8001ffa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7ff f917 	bl	8001218 <HAL_GetTick>
 8001fea:	0002      	movs	r2, r0
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	4a51      	ldr	r2, [pc, #324]	; (8002138 <HAL_RCC_OscConfig+0x694>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e0ca      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ffa:	4b4a      	ldr	r3, [pc, #296]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8001ffc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4013      	ands	r3, r2
 8002004:	d0ef      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x542>
 8002006:	e014      	b.n	8002032 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002008:	f7ff f906 	bl	8001218 <HAL_GetTick>
 800200c:	0003      	movs	r3, r0
 800200e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002010:	e009      	b.n	8002026 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002012:	f7ff f901 	bl	8001218 <HAL_GetTick>
 8002016:	0002      	movs	r2, r0
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	4a46      	ldr	r2, [pc, #280]	; (8002138 <HAL_RCC_OscConfig+0x694>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e0b4      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002026:	4b3f      	ldr	r3, [pc, #252]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002028:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800202a:	2380      	movs	r3, #128	; 0x80
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4013      	ands	r3, r2
 8002030:	d1ef      	bne.n	8002012 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002032:	2323      	movs	r3, #35	; 0x23
 8002034:	18fb      	adds	r3, r7, r3
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d105      	bne.n	8002048 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203c:	4b39      	ldr	r3, [pc, #228]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 800203e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002040:	4b38      	ldr	r3, [pc, #224]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002042:	493e      	ldr	r1, [pc, #248]	; (800213c <HAL_RCC_OscConfig+0x698>)
 8002044:	400a      	ands	r2, r1
 8002046:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204c:	2b00      	cmp	r3, #0
 800204e:	d100      	bne.n	8002052 <HAL_RCC_OscConfig+0x5ae>
 8002050:	e09d      	b.n	800218e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	2b0c      	cmp	r3, #12
 8002056:	d100      	bne.n	800205a <HAL_RCC_OscConfig+0x5b6>
 8002058:	e076      	b.n	8002148 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205e:	2b02      	cmp	r3, #2
 8002060:	d145      	bne.n	80020ee <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002062:	4b30      	ldr	r3, [pc, #192]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b2f      	ldr	r3, [pc, #188]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002068:	4935      	ldr	r1, [pc, #212]	; (8002140 <HAL_RCC_OscConfig+0x69c>)
 800206a:	400a      	ands	r2, r1
 800206c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206e:	f7ff f8d3 	bl	8001218 <HAL_GetTick>
 8002072:	0003      	movs	r3, r0
 8002074:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002078:	f7ff f8ce 	bl	8001218 <HAL_GetTick>
 800207c:	0002      	movs	r2, r0
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e082      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800208a:	4b26      	ldr	r3, [pc, #152]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	049b      	lsls	r3, r3, #18
 8002092:	4013      	ands	r3, r2
 8002094:	d1f0      	bne.n	8002078 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002096:	4b23      	ldr	r3, [pc, #140]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	4a2a      	ldr	r2, [pc, #168]	; (8002144 <HAL_RCC_OscConfig+0x6a0>)
 800209c:	4013      	ands	r3, r2
 800209e:	0019      	movs	r1, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a8:	431a      	orrs	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	431a      	orrs	r2, r3
 80020b0:	4b1c      	ldr	r3, [pc, #112]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020b2:	430a      	orrs	r2, r1
 80020b4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b6:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	0449      	lsls	r1, r1, #17
 80020c0:	430a      	orrs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff f8a8 	bl	8001218 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ce:	f7ff f8a3 	bl	8001218 <HAL_GetTick>
 80020d2:	0002      	movs	r2, r0
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e057      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80020e0:	4b10      	ldr	r3, [pc, #64]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	; 0x80
 80020e6:	049b      	lsls	r3, r3, #18
 80020e8:	4013      	ands	r3, r2
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x62a>
 80020ec:	e04f      	b.n	800218e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ee:	4b0d      	ldr	r3, [pc, #52]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 80020f4:	4912      	ldr	r1, [pc, #72]	; (8002140 <HAL_RCC_OscConfig+0x69c>)
 80020f6:	400a      	ands	r2, r1
 80020f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7ff f88d 	bl	8001218 <HAL_GetTick>
 80020fe:	0003      	movs	r3, r0
 8002100:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002104:	f7ff f888 	bl	8001218 <HAL_GetTick>
 8002108:	0002      	movs	r2, r0
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e03c      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002116:	4b03      	ldr	r3, [pc, #12]	; (8002124 <HAL_RCC_OscConfig+0x680>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	049b      	lsls	r3, r3, #18
 800211e:	4013      	ands	r3, r2
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x660>
 8002122:	e034      	b.n	800218e <HAL_RCC_OscConfig+0x6ea>
 8002124:	40021000 	.word	0x40021000
 8002128:	ffff1fff 	.word	0xffff1fff
 800212c:	fffffeff 	.word	0xfffffeff
 8002130:	40007000 	.word	0x40007000
 8002134:	fffffbff 	.word	0xfffffbff
 8002138:	00001388 	.word	0x00001388
 800213c:	efffffff 	.word	0xefffffff
 8002140:	feffffff 	.word	0xfeffffff
 8002144:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e01d      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002154:	4b10      	ldr	r3, [pc, #64]	; (8002198 <HAL_RCC_OscConfig+0x6f4>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	025b      	lsls	r3, r3, #9
 8002160:	401a      	ands	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002166:	429a      	cmp	r2, r3
 8002168:	d10f      	bne.n	800218a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	23f0      	movs	r3, #240	; 0xf0
 800216e:	039b      	lsls	r3, r3, #14
 8002170:	401a      	ands	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	429a      	cmp	r2, r3
 8002178:	d107      	bne.n	800218a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	23c0      	movs	r3, #192	; 0xc0
 800217e:	041b      	lsls	r3, r3, #16
 8002180:	401a      	ands	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002186:	429a      	cmp	r2, r3
 8002188:	d001      	beq.n	800218e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800218e:	2300      	movs	r3, #0
}
 8002190:	0018      	movs	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	b00a      	add	sp, #40	; 0x28
 8002196:	bdb0      	pop	{r4, r5, r7, pc}
 8002198:	40021000 	.word	0x40021000

0800219c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800219c:	b5b0      	push	{r4, r5, r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e128      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b0:	4b96      	ldr	r3, [pc, #600]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2201      	movs	r2, #1
 80021b6:	4013      	ands	r3, r2
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d91e      	bls.n	80021fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021be:	4b93      	ldr	r3, [pc, #588]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2201      	movs	r2, #1
 80021c4:	4393      	bics	r3, r2
 80021c6:	0019      	movs	r1, r3
 80021c8:	4b90      	ldr	r3, [pc, #576]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021d0:	f7ff f822 	bl	8001218 <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d8:	e009      	b.n	80021ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021da:	f7ff f81d 	bl	8001218 <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	4a8a      	ldr	r2, [pc, #552]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e109      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b87      	ldr	r3, [pc, #540]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2201      	movs	r2, #1
 80021f4:	4013      	ands	r3, r2
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d1ee      	bne.n	80021da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2202      	movs	r2, #2
 8002202:	4013      	ands	r3, r2
 8002204:	d009      	beq.n	800221a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002206:	4b83      	ldr	r3, [pc, #524]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	22f0      	movs	r2, #240	; 0xf0
 800220c:	4393      	bics	r3, r2
 800220e:	0019      	movs	r1, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	4b7f      	ldr	r3, [pc, #508]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002216:	430a      	orrs	r2, r1
 8002218:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2201      	movs	r2, #1
 8002220:	4013      	ands	r3, r2
 8002222:	d100      	bne.n	8002226 <HAL_RCC_ClockConfig+0x8a>
 8002224:	e089      	b.n	800233a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d107      	bne.n	800223e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800222e:	4b79      	ldr	r3, [pc, #484]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	029b      	lsls	r3, r3, #10
 8002236:	4013      	ands	r3, r2
 8002238:	d120      	bne.n	800227c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e0e1      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b03      	cmp	r3, #3
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002246:	4b73      	ldr	r3, [pc, #460]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	049b      	lsls	r3, r3, #18
 800224e:	4013      	ands	r3, r2
 8002250:	d114      	bne.n	800227c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0d5      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d106      	bne.n	800226c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800225e:	4b6d      	ldr	r3, [pc, #436]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2204      	movs	r2, #4
 8002264:	4013      	ands	r3, r2
 8002266:	d109      	bne.n	800227c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0ca      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800226c:	4b69      	ldr	r3, [pc, #420]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4013      	ands	r3, r2
 8002276:	d101      	bne.n	800227c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0c2      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800227c:	4b65      	ldr	r3, [pc, #404]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2203      	movs	r2, #3
 8002282:	4393      	bics	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	4b62      	ldr	r3, [pc, #392]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 800228c:	430a      	orrs	r2, r1
 800228e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002290:	f7fe ffc2 	bl	8001218 <HAL_GetTick>
 8002294:	0003      	movs	r3, r0
 8002296:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d111      	bne.n	80022c4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a0:	e009      	b.n	80022b6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a2:	f7fe ffb9 	bl	8001218 <HAL_GetTick>
 80022a6:	0002      	movs	r2, r0
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	4a58      	ldr	r2, [pc, #352]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e0a5      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b6:	4b57      	ldr	r3, [pc, #348]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	220c      	movs	r2, #12
 80022bc:	4013      	ands	r3, r2
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d1ef      	bne.n	80022a2 <HAL_RCC_ClockConfig+0x106>
 80022c2:	e03a      	b.n	800233a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d111      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022cc:	e009      	b.n	80022e2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ce:	f7fe ffa3 	bl	8001218 <HAL_GetTick>
 80022d2:	0002      	movs	r2, r0
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	4a4d      	ldr	r2, [pc, #308]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e08f      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e2:	4b4c      	ldr	r3, [pc, #304]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	220c      	movs	r2, #12
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b0c      	cmp	r3, #12
 80022ec:	d1ef      	bne.n	80022ce <HAL_RCC_ClockConfig+0x132>
 80022ee:	e024      	b.n	800233a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d11b      	bne.n	8002330 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80022f8:	e009      	b.n	800230e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022fa:	f7fe ff8d 	bl	8001218 <HAL_GetTick>
 80022fe:	0002      	movs	r2, r0
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	4a42      	ldr	r2, [pc, #264]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d901      	bls.n	800230e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e079      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800230e:	4b41      	ldr	r3, [pc, #260]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	220c      	movs	r2, #12
 8002314:	4013      	ands	r3, r2
 8002316:	2b04      	cmp	r3, #4
 8002318:	d1ef      	bne.n	80022fa <HAL_RCC_ClockConfig+0x15e>
 800231a:	e00e      	b.n	800233a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800231c:	f7fe ff7c 	bl	8001218 <HAL_GetTick>
 8002320:	0002      	movs	r2, r0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	4a3a      	ldr	r2, [pc, #232]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e068      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002330:	4b38      	ldr	r3, [pc, #224]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	220c      	movs	r2, #12
 8002336:	4013      	ands	r3, r2
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800233a:	4b34      	ldr	r3, [pc, #208]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2201      	movs	r2, #1
 8002340:	4013      	ands	r3, r2
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	429a      	cmp	r2, r3
 8002346:	d21e      	bcs.n	8002386 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002348:	4b30      	ldr	r3, [pc, #192]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2201      	movs	r2, #1
 800234e:	4393      	bics	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	4b2e      	ldr	r3, [pc, #184]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800235a:	f7fe ff5d 	bl	8001218 <HAL_GetTick>
 800235e:	0003      	movs	r3, r0
 8002360:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002362:	e009      	b.n	8002378 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002364:	f7fe ff58 	bl	8001218 <HAL_GetTick>
 8002368:	0002      	movs	r2, r0
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	4a28      	ldr	r2, [pc, #160]	; (8002410 <HAL_RCC_ClockConfig+0x274>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e044      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002378:	4b24      	ldr	r3, [pc, #144]	; (800240c <HAL_RCC_ClockConfig+0x270>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2201      	movs	r2, #1
 800237e:	4013      	ands	r3, r2
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d1ee      	bne.n	8002364 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2204      	movs	r2, #4
 800238c:	4013      	ands	r3, r2
 800238e:	d009      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002390:	4b20      	ldr	r3, [pc, #128]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4a20      	ldr	r2, [pc, #128]	; (8002418 <HAL_RCC_ClockConfig+0x27c>)
 8002396:	4013      	ands	r3, r2
 8002398:	0019      	movs	r1, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	4b1d      	ldr	r3, [pc, #116]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2208      	movs	r2, #8
 80023aa:	4013      	ands	r3, r2
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ae:	4b19      	ldr	r3, [pc, #100]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	4a1a      	ldr	r2, [pc, #104]	; (800241c <HAL_RCC_ClockConfig+0x280>)
 80023b4:	4013      	ands	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	00da      	lsls	r2, r3, #3
 80023be:	4b15      	ldr	r3, [pc, #84]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80023c0:	430a      	orrs	r2, r1
 80023c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023c4:	f000 f832 	bl	800242c <HAL_RCC_GetSysClockFreq>
 80023c8:	0001      	movs	r1, r0
 80023ca:	4b12      	ldr	r3, [pc, #72]	; (8002414 <HAL_RCC_ClockConfig+0x278>)
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	091b      	lsrs	r3, r3, #4
 80023d0:	220f      	movs	r2, #15
 80023d2:	4013      	ands	r3, r2
 80023d4:	4a12      	ldr	r2, [pc, #72]	; (8002420 <HAL_RCC_ClockConfig+0x284>)
 80023d6:	5cd3      	ldrb	r3, [r2, r3]
 80023d8:	000a      	movs	r2, r1
 80023da:	40da      	lsrs	r2, r3
 80023dc:	4b11      	ldr	r3, [pc, #68]	; (8002424 <HAL_RCC_ClockConfig+0x288>)
 80023de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_RCC_ClockConfig+0x28c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	250b      	movs	r5, #11
 80023e6:	197c      	adds	r4, r7, r5
 80023e8:	0018      	movs	r0, r3
 80023ea:	f7fe fecf 	bl	800118c <HAL_InitTick>
 80023ee:	0003      	movs	r3, r0
 80023f0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80023f2:	197b      	adds	r3, r7, r5
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d002      	beq.n	8002400 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80023fa:	197b      	adds	r3, r7, r5
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	e000      	b.n	8002402 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	0018      	movs	r0, r3
 8002404:	46bd      	mov	sp, r7
 8002406:	b004      	add	sp, #16
 8002408:	bdb0      	pop	{r4, r5, r7, pc}
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	40022000 	.word	0x40022000
 8002410:	00001388 	.word	0x00001388
 8002414:	40021000 	.word	0x40021000
 8002418:	fffff8ff 	.word	0xfffff8ff
 800241c:	ffffc7ff 	.word	0xffffc7ff
 8002420:	08004668 	.word	0x08004668
 8002424:	20000008 	.word	0x20000008
 8002428:	2000000c 	.word	0x2000000c

0800242c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800242c:	b5b0      	push	{r4, r5, r7, lr}
 800242e:	b08e      	sub	sp, #56	; 0x38
 8002430:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002432:	4b4c      	ldr	r3, [pc, #304]	; (8002564 <HAL_RCC_GetSysClockFreq+0x138>)
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002438:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800243a:	230c      	movs	r3, #12
 800243c:	4013      	ands	r3, r2
 800243e:	2b0c      	cmp	r3, #12
 8002440:	d014      	beq.n	800246c <HAL_RCC_GetSysClockFreq+0x40>
 8002442:	d900      	bls.n	8002446 <HAL_RCC_GetSysClockFreq+0x1a>
 8002444:	e07b      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x112>
 8002446:	2b04      	cmp	r3, #4
 8002448:	d002      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x24>
 800244a:	2b08      	cmp	r3, #8
 800244c:	d00b      	beq.n	8002466 <HAL_RCC_GetSysClockFreq+0x3a>
 800244e:	e076      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002450:	4b44      	ldr	r3, [pc, #272]	; (8002564 <HAL_RCC_GetSysClockFreq+0x138>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2210      	movs	r2, #16
 8002456:	4013      	ands	r3, r2
 8002458:	d002      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800245a:	4b43      	ldr	r3, [pc, #268]	; (8002568 <HAL_RCC_GetSysClockFreq+0x13c>)
 800245c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800245e:	e07c      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002460:	4b42      	ldr	r3, [pc, #264]	; (800256c <HAL_RCC_GetSysClockFreq+0x140>)
 8002462:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002464:	e079      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002466:	4b42      	ldr	r3, [pc, #264]	; (8002570 <HAL_RCC_GetSysClockFreq+0x144>)
 8002468:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800246a:	e076      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800246c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800246e:	0c9a      	lsrs	r2, r3, #18
 8002470:	230f      	movs	r3, #15
 8002472:	401a      	ands	r2, r3
 8002474:	4b3f      	ldr	r3, [pc, #252]	; (8002574 <HAL_RCC_GetSysClockFreq+0x148>)
 8002476:	5c9b      	ldrb	r3, [r3, r2]
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800247a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800247c:	0d9a      	lsrs	r2, r3, #22
 800247e:	2303      	movs	r3, #3
 8002480:	4013      	ands	r3, r2
 8002482:	3301      	adds	r3, #1
 8002484:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002486:	4b37      	ldr	r3, [pc, #220]	; (8002564 <HAL_RCC_GetSysClockFreq+0x138>)
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	2380      	movs	r3, #128	; 0x80
 800248c:	025b      	lsls	r3, r3, #9
 800248e:	4013      	ands	r3, r2
 8002490:	d01a      	beq.n	80024c8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002494:	61bb      	str	r3, [r7, #24]
 8002496:	2300      	movs	r3, #0
 8002498:	61fb      	str	r3, [r7, #28]
 800249a:	4a35      	ldr	r2, [pc, #212]	; (8002570 <HAL_RCC_GetSysClockFreq+0x144>)
 800249c:	2300      	movs	r3, #0
 800249e:	69b8      	ldr	r0, [r7, #24]
 80024a0:	69f9      	ldr	r1, [r7, #28]
 80024a2:	f7fd fee5 	bl	8000270 <__aeabi_lmul>
 80024a6:	0002      	movs	r2, r0
 80024a8:	000b      	movs	r3, r1
 80024aa:	0010      	movs	r0, r2
 80024ac:	0019      	movs	r1, r3
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	613b      	str	r3, [r7, #16]
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f7fd feb9 	bl	8000230 <__aeabi_uldivmod>
 80024be:	0002      	movs	r2, r0
 80024c0:	000b      	movs	r3, r1
 80024c2:	0013      	movs	r3, r2
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
 80024c6:	e037      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80024c8:	4b26      	ldr	r3, [pc, #152]	; (8002564 <HAL_RCC_GetSysClockFreq+0x138>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2210      	movs	r2, #16
 80024ce:	4013      	ands	r3, r2
 80024d0:	d01a      	beq.n	8002508 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80024d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	4a23      	ldr	r2, [pc, #140]	; (8002568 <HAL_RCC_GetSysClockFreq+0x13c>)
 80024dc:	2300      	movs	r3, #0
 80024de:	68b8      	ldr	r0, [r7, #8]
 80024e0:	68f9      	ldr	r1, [r7, #12]
 80024e2:	f7fd fec5 	bl	8000270 <__aeabi_lmul>
 80024e6:	0002      	movs	r2, r0
 80024e8:	000b      	movs	r3, r1
 80024ea:	0010      	movs	r0, r2
 80024ec:	0019      	movs	r1, r3
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	603b      	str	r3, [r7, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f7fd fe99 	bl	8000230 <__aeabi_uldivmod>
 80024fe:	0002      	movs	r2, r0
 8002500:	000b      	movs	r3, r1
 8002502:	0013      	movs	r3, r2
 8002504:	637b      	str	r3, [r7, #52]	; 0x34
 8002506:	e017      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250a:	0018      	movs	r0, r3
 800250c:	2300      	movs	r3, #0
 800250e:	0019      	movs	r1, r3
 8002510:	4a16      	ldr	r2, [pc, #88]	; (800256c <HAL_RCC_GetSysClockFreq+0x140>)
 8002512:	2300      	movs	r3, #0
 8002514:	f7fd feac 	bl	8000270 <__aeabi_lmul>
 8002518:	0002      	movs	r2, r0
 800251a:	000b      	movs	r3, r1
 800251c:	0010      	movs	r0, r2
 800251e:	0019      	movs	r1, r3
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	001c      	movs	r4, r3
 8002524:	2300      	movs	r3, #0
 8002526:	001d      	movs	r5, r3
 8002528:	0022      	movs	r2, r4
 800252a:	002b      	movs	r3, r5
 800252c:	f7fd fe80 	bl	8000230 <__aeabi_uldivmod>
 8002530:	0002      	movs	r2, r0
 8002532:	000b      	movs	r3, r1
 8002534:	0013      	movs	r3, r2
 8002536:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800253a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800253c:	e00d      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <HAL_RCC_GetSysClockFreq+0x138>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	0b5b      	lsrs	r3, r3, #13
 8002544:	2207      	movs	r2, #7
 8002546:	4013      	ands	r3, r2
 8002548:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800254a:	6a3b      	ldr	r3, [r7, #32]
 800254c:	3301      	adds	r3, #1
 800254e:	2280      	movs	r2, #128	; 0x80
 8002550:	0212      	lsls	r2, r2, #8
 8002552:	409a      	lsls	r2, r3
 8002554:	0013      	movs	r3, r2
 8002556:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002558:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800255c:	0018      	movs	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	b00e      	add	sp, #56	; 0x38
 8002562:	bdb0      	pop	{r4, r5, r7, pc}
 8002564:	40021000 	.word	0x40021000
 8002568:	003d0900 	.word	0x003d0900
 800256c:	00f42400 	.word	0x00f42400
 8002570:	007a1200 	.word	0x007a1200
 8002574:	08004680 	.word	0x08004680

08002578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800257c:	4b02      	ldr	r3, [pc, #8]	; (8002588 <HAL_RCC_GetHCLKFreq+0x10>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	20000008 	.word	0x20000008

0800258c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002590:	f7ff fff2 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 8002594:	0001      	movs	r1, r0
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	0a1b      	lsrs	r3, r3, #8
 800259c:	2207      	movs	r2, #7
 800259e:	4013      	ands	r3, r2
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025a2:	5cd3      	ldrb	r3, [r2, r3]
 80025a4:	40d9      	lsrs	r1, r3
 80025a6:	000b      	movs	r3, r1
}
 80025a8:	0018      	movs	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	40021000 	.word	0x40021000
 80025b4:	08004678 	.word	0x08004678

080025b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025bc:	f7ff ffdc 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 80025c0:	0001      	movs	r1, r0
 80025c2:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	0adb      	lsrs	r3, r3, #11
 80025c8:	2207      	movs	r2, #7
 80025ca:	4013      	ands	r3, r2
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025ce:	5cd3      	ldrb	r3, [r2, r3]
 80025d0:	40d9      	lsrs	r1, r3
 80025d2:	000b      	movs	r3, r1
}
 80025d4:	0018      	movs	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	40021000 	.word	0x40021000
 80025e0:	08004678 	.word	0x08004678

080025e4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80025ec:	2017      	movs	r0, #23
 80025ee:	183b      	adds	r3, r7, r0
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2220      	movs	r2, #32
 80025fa:	4013      	ands	r3, r2
 80025fc:	d100      	bne.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80025fe:	e0c7      	b.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002600:	4b84      	ldr	r3, [pc, #528]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002604:	2380      	movs	r3, #128	; 0x80
 8002606:	055b      	lsls	r3, r3, #21
 8002608:	4013      	ands	r3, r2
 800260a:	d109      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800260c:	4b81      	ldr	r3, [pc, #516]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800260e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002610:	4b80      	ldr	r3, [pc, #512]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002612:	2180      	movs	r1, #128	; 0x80
 8002614:	0549      	lsls	r1, r1, #21
 8002616:	430a      	orrs	r2, r1
 8002618:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800261a:	183b      	adds	r3, r7, r0
 800261c:	2201      	movs	r2, #1
 800261e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002620:	4b7d      	ldr	r3, [pc, #500]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	2380      	movs	r3, #128	; 0x80
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4013      	ands	r3, r2
 800262a:	d11a      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800262c:	4b7a      	ldr	r3, [pc, #488]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4b79      	ldr	r3, [pc, #484]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	0049      	lsls	r1, r1, #1
 8002636:	430a      	orrs	r2, r1
 8002638:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800263a:	f7fe fded 	bl	8001218 <HAL_GetTick>
 800263e:	0003      	movs	r3, r0
 8002640:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002642:	e008      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002644:	f7fe fde8 	bl	8001218 <HAL_GetTick>
 8002648:	0002      	movs	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b64      	cmp	r3, #100	; 0x64
 8002650:	d901      	bls.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e0d9      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	4b70      	ldr	r3, [pc, #448]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	2380      	movs	r3, #128	; 0x80
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4013      	ands	r3, r2
 8002660:	d0f0      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002662:	4b6c      	ldr	r3, [pc, #432]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	23c0      	movs	r3, #192	; 0xc0
 8002668:	039b      	lsls	r3, r3, #14
 800266a:	4013      	ands	r3, r2
 800266c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	23c0      	movs	r3, #192	; 0xc0
 8002674:	039b      	lsls	r3, r3, #14
 8002676:	4013      	ands	r3, r2
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	429a      	cmp	r2, r3
 800267c:	d013      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	23c0      	movs	r3, #192	; 0xc0
 8002684:	029b      	lsls	r3, r3, #10
 8002686:	401a      	ands	r2, r3
 8002688:	23c0      	movs	r3, #192	; 0xc0
 800268a:	029b      	lsls	r3, r3, #10
 800268c:	429a      	cmp	r2, r3
 800268e:	d10a      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002690:	4b60      	ldr	r3, [pc, #384]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	2380      	movs	r3, #128	; 0x80
 8002696:	029b      	lsls	r3, r3, #10
 8002698:	401a      	ands	r2, r3
 800269a:	2380      	movs	r3, #128	; 0x80
 800269c:	029b      	lsls	r3, r3, #10
 800269e:	429a      	cmp	r2, r3
 80026a0:	d101      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e0b1      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80026a6:	4b5b      	ldr	r3, [pc, #364]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026aa:	23c0      	movs	r3, #192	; 0xc0
 80026ac:	029b      	lsls	r3, r3, #10
 80026ae:	4013      	ands	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d03b      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	23c0      	movs	r3, #192	; 0xc0
 80026be:	029b      	lsls	r3, r3, #10
 80026c0:	4013      	ands	r3, r2
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d033      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2220      	movs	r2, #32
 80026ce:	4013      	ands	r3, r2
 80026d0:	d02e      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80026d2:	4b50      	ldr	r3, [pc, #320]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026d6:	4a51      	ldr	r2, [pc, #324]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80026d8:	4013      	ands	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026dc:	4b4d      	ldr	r3, [pc, #308]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026e0:	4b4c      	ldr	r3, [pc, #304]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026e2:	2180      	movs	r1, #128	; 0x80
 80026e4:	0309      	lsls	r1, r1, #12
 80026e6:	430a      	orrs	r2, r1
 80026e8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026ea:	4b4a      	ldr	r3, [pc, #296]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026ee:	4b49      	ldr	r3, [pc, #292]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026f0:	494b      	ldr	r1, [pc, #300]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80026f6:	4b47      	ldr	r3, [pc, #284]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	2380      	movs	r3, #128	; 0x80
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4013      	ands	r3, r2
 8002704:	d014      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002706:	f7fe fd87 	bl	8001218 <HAL_GetTick>
 800270a:	0003      	movs	r3, r0
 800270c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800270e:	e009      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002710:	f7fe fd82 	bl	8001218 <HAL_GetTick>
 8002714:	0002      	movs	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	4a42      	ldr	r2, [pc, #264]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d901      	bls.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e072      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002724:	4b3b      	ldr	r3, [pc, #236]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002726:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002728:	2380      	movs	r3, #128	; 0x80
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4013      	ands	r3, r2
 800272e:	d0ef      	beq.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2220      	movs	r2, #32
 8002736:	4013      	ands	r3, r2
 8002738:	d01f      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	23c0      	movs	r3, #192	; 0xc0
 8002740:	029b      	lsls	r3, r3, #10
 8002742:	401a      	ands	r2, r3
 8002744:	23c0      	movs	r3, #192	; 0xc0
 8002746:	029b      	lsls	r3, r3, #10
 8002748:	429a      	cmp	r2, r3
 800274a:	d10c      	bne.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800274c:	4b31      	ldr	r3, [pc, #196]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a35      	ldr	r2, [pc, #212]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002752:	4013      	ands	r3, r2
 8002754:	0019      	movs	r1, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	23c0      	movs	r3, #192	; 0xc0
 800275c:	039b      	lsls	r3, r3, #14
 800275e:	401a      	ands	r2, r3
 8002760:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002762:	430a      	orrs	r2, r1
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002768:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	23c0      	movs	r3, #192	; 0xc0
 8002770:	029b      	lsls	r3, r3, #10
 8002772:	401a      	ands	r2, r3
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002776:	430a      	orrs	r2, r1
 8002778:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800277a:	2317      	movs	r3, #23
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d105      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002784:	4b23      	ldr	r3, [pc, #140]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002786:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002788:	4b22      	ldr	r3, [pc, #136]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800278a:	4928      	ldr	r1, [pc, #160]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800278c:	400a      	ands	r2, r1
 800278e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2202      	movs	r2, #2
 8002796:	4013      	ands	r3, r2
 8002798:	d009      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800279a:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279e:	220c      	movs	r2, #12
 80027a0:	4393      	bics	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027aa:	430a      	orrs	r2, r1
 80027ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2204      	movs	r2, #4
 80027b4:	4013      	ands	r3, r2
 80027b6:	d009      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027b8:	4b16      	ldr	r3, [pc, #88]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027bc:	4a1c      	ldr	r2, [pc, #112]	; (8002830 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80027be:	4013      	ands	r3, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	4b13      	ldr	r3, [pc, #76]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027c8:	430a      	orrs	r2, r1
 80027ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2208      	movs	r2, #8
 80027d2:	4013      	ands	r3, r2
 80027d4:	d009      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027da:	4a16      	ldr	r2, [pc, #88]	; (8002834 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80027dc:	4013      	ands	r3, r2
 80027de:	0019      	movs	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027e6:	430a      	orrs	r2, r1
 80027e8:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2280      	movs	r2, #128	; 0x80
 80027f0:	4013      	ands	r3, r2
 80027f2:	d009      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80027f4:	4b07      	ldr	r3, [pc, #28]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f8:	4a0f      	ldr	r2, [pc, #60]	; (8002838 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027fa:	4013      	ands	r3, r2
 80027fc:	0019      	movs	r1, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695a      	ldr	r2, [r3, #20]
 8002802:	4b04      	ldr	r3, [pc, #16]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002804:	430a      	orrs	r2, r1
 8002806:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	0018      	movs	r0, r3
 800280c:	46bd      	mov	sp, r7
 800280e:	b006      	add	sp, #24
 8002810:	bd80      	pop	{r7, pc}
 8002812:	46c0      	nop			; (mov r8, r8)
 8002814:	40021000 	.word	0x40021000
 8002818:	40007000 	.word	0x40007000
 800281c:	fffcffff 	.word	0xfffcffff
 8002820:	fff7ffff 	.word	0xfff7ffff
 8002824:	00001388 	.word	0x00001388
 8002828:	ffcfffff 	.word	0xffcfffff
 800282c:	efffffff 	.word	0xefffffff
 8002830:	fffff3ff 	.word	0xfffff3ff
 8002834:	ffffcfff 	.word	0xffffcfff
 8002838:	fff3ffff 	.word	0xfff3ffff

0800283c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e07b      	b.n	8002946 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002852:	2b00      	cmp	r3, #0
 8002854:	d109      	bne.n	800286a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	2382      	movs	r3, #130	; 0x82
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	429a      	cmp	r2, r3
 8002860:	d009      	beq.n	8002876 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	61da      	str	r2, [r3, #28]
 8002868:	e005      	b.n	8002876 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2251      	movs	r2, #81	; 0x51
 8002880:	5c9b      	ldrb	r3, [r3, r2]
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d107      	bne.n	8002898 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2250      	movs	r2, #80	; 0x50
 800288c:	2100      	movs	r1, #0
 800288e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	0018      	movs	r0, r3
 8002894:	f7fe fb24 	bl	8000ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2251      	movs	r2, #81	; 0x51
 800289c:	2102      	movs	r1, #2
 800289e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2140      	movs	r1, #64	; 0x40
 80028ac:	438a      	bics	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	2382      	movs	r3, #130	; 0x82
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	401a      	ands	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6899      	ldr	r1, [r3, #8]
 80028be:	2384      	movs	r3, #132	; 0x84
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	400b      	ands	r3, r1
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68d9      	ldr	r1, [r3, #12]
 80028ca:	2380      	movs	r3, #128	; 0x80
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	400b      	ands	r3, r1
 80028d0:	431a      	orrs	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	2102      	movs	r1, #2
 80028d8:	400b      	ands	r3, r1
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	2101      	movs	r1, #1
 80028e2:	400b      	ands	r3, r1
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6999      	ldr	r1, [r3, #24]
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	400b      	ands	r3, r1
 80028f0:	431a      	orrs	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	2138      	movs	r1, #56	; 0x38
 80028f8:	400b      	ands	r3, r1
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	2180      	movs	r1, #128	; 0x80
 8002902:	400b      	ands	r3, r1
 8002904:	431a      	orrs	r2, r3
 8002906:	0011      	movs	r1, r2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800290c:	2380      	movs	r3, #128	; 0x80
 800290e:	019b      	lsls	r3, r3, #6
 8002910:	401a      	ands	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	0c1b      	lsrs	r3, r3, #16
 8002920:	2204      	movs	r2, #4
 8002922:	4013      	ands	r3, r2
 8002924:	0019      	movs	r1, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	2210      	movs	r2, #16
 800292c:	401a      	ands	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2251      	movs	r2, #81	; 0x51
 8002940:	2101      	movs	r1, #1
 8002942:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	0018      	movs	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	b002      	add	sp, #8
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b088      	sub	sp, #32
 8002952:	af00      	add	r7, sp, #0
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	603b      	str	r3, [r7, #0]
 800295a:	1dbb      	adds	r3, r7, #6
 800295c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800295e:	231f      	movs	r3, #31
 8002960:	18fb      	adds	r3, r7, r3
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2250      	movs	r2, #80	; 0x50
 800296a:	5c9b      	ldrb	r3, [r3, r2]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_SPI_Transmit+0x26>
 8002970:	2302      	movs	r3, #2
 8002972:	e145      	b.n	8002c00 <HAL_SPI_Transmit+0x2b2>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2250      	movs	r2, #80	; 0x50
 8002978:	2101      	movs	r1, #1
 800297a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800297c:	f7fe fc4c 	bl	8001218 <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002984:	2316      	movs	r3, #22
 8002986:	18fb      	adds	r3, r7, r3
 8002988:	1dba      	adds	r2, r7, #6
 800298a:	8812      	ldrh	r2, [r2, #0]
 800298c:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2251      	movs	r2, #81	; 0x51
 8002992:	5c9b      	ldrb	r3, [r3, r2]
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d004      	beq.n	80029a4 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800299a:	231f      	movs	r3, #31
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	2202      	movs	r2, #2
 80029a0:	701a      	strb	r2, [r3, #0]
    goto error;
 80029a2:	e126      	b.n	8002bf2 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_SPI_Transmit+0x64>
 80029aa:	1dbb      	adds	r3, r7, #6
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d104      	bne.n	80029bc <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80029b2:	231f      	movs	r3, #31
 80029b4:	18fb      	adds	r3, r7, r3
 80029b6:	2201      	movs	r2, #1
 80029b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80029ba:	e11a      	b.n	8002bf2 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2251      	movs	r2, #81	; 0x51
 80029c0:	2103      	movs	r1, #3
 80029c2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	1dba      	adds	r2, r7, #6
 80029d4:	8812      	ldrh	r2, [r2, #0]
 80029d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1dba      	adds	r2, r7, #6
 80029dc:	8812      	ldrh	r2, [r2, #0]
 80029de:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	2380      	movs	r3, #128	; 0x80
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d110      	bne.n	8002a2c <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2140      	movs	r1, #64	; 0x40
 8002a16:	438a      	bics	r2, r1
 8002a18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2180      	movs	r1, #128	; 0x80
 8002a26:	01c9      	lsls	r1, r1, #7
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2240      	movs	r2, #64	; 0x40
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b40      	cmp	r3, #64	; 0x40
 8002a38:	d007      	beq.n	8002a4a <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2140      	movs	r1, #64	; 0x40
 8002a46:	430a      	orrs	r2, r1
 8002a48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	2380      	movs	r3, #128	; 0x80
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d152      	bne.n	8002afc <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d004      	beq.n	8002a68 <HAL_SPI_Transmit+0x11a>
 8002a5e:	2316      	movs	r3, #22
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d143      	bne.n	8002af0 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	881a      	ldrh	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a78:	1c9a      	adds	r2, r3, #2
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a8c:	e030      	b.n	8002af0 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	2202      	movs	r2, #2
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d112      	bne.n	8002ac2 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	881a      	ldrh	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aac:	1c9a      	adds	r2, r3, #2
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ac0:	e016      	b.n	8002af0 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ac2:	f7fe fba9 	bl	8001218 <HAL_GetTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d802      	bhi.n	8002ad8 <HAL_SPI_Transmit+0x18a>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	d102      	bne.n	8002ade <HAL_SPI_Transmit+0x190>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d108      	bne.n	8002af0 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8002ade:	231f      	movs	r3, #31
 8002ae0:	18fb      	adds	r3, r7, r3
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2251      	movs	r2, #81	; 0x51
 8002aea:	2101      	movs	r1, #1
 8002aec:	5499      	strb	r1, [r3, r2]
          goto error;
 8002aee:	e080      	b.n	8002bf2 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1c9      	bne.n	8002a8e <HAL_SPI_Transmit+0x140>
 8002afa:	e053      	b.n	8002ba4 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d004      	beq.n	8002b0e <HAL_SPI_Transmit+0x1c0>
 8002b04:	2316      	movs	r3, #22
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d145      	bne.n	8002b9a <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	330c      	adds	r3, #12
 8002b18:	7812      	ldrb	r2, [r2, #0]
 8002b1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b34:	e031      	b.n	8002b9a <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	2202      	movs	r2, #2
 8002b3e:	4013      	ands	r3, r2
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d113      	bne.n	8002b6c <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	7812      	ldrb	r2, [r2, #0]
 8002b50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b6a:	e016      	b.n	8002b9a <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b6c:	f7fe fb54 	bl	8001218 <HAL_GetTick>
 8002b70:	0002      	movs	r2, r0
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d802      	bhi.n	8002b82 <HAL_SPI_Transmit+0x234>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	d102      	bne.n	8002b88 <HAL_SPI_Transmit+0x23a>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d108      	bne.n	8002b9a <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8002b88:	231f      	movs	r3, #31
 8002b8a:	18fb      	adds	r3, r7, r3
 8002b8c:	2203      	movs	r2, #3
 8002b8e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2251      	movs	r2, #81	; 0x51
 8002b94:	2101      	movs	r1, #1
 8002b96:	5499      	strb	r1, [r3, r2]
          goto error;
 8002b98:	e02b      	b.n	8002bf2 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1c8      	bne.n	8002b36 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	6839      	ldr	r1, [r7, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	0018      	movs	r0, r3
 8002bac:	f000 fc1e 	bl	80033ec <SPI_EndRxTxTransaction>
 8002bb0:	1e03      	subs	r3, r0, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10a      	bne.n	8002bd8 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	613b      	str	r3, [r7, #16]
 8002bd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d004      	beq.n	8002bea <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8002be0:	231f      	movs	r3, #31
 8002be2:	18fb      	adds	r3, r7, r3
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
 8002be8:	e003      	b.n	8002bf2 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2251      	movs	r2, #81	; 0x51
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2250      	movs	r2, #80	; 0x50
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002bfa:	231f      	movs	r3, #31
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b008      	add	sp, #32
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af02      	add	r7, sp, #8
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	1dbb      	adds	r3, r7, #6
 8002c16:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c18:	2117      	movs	r1, #23
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2251      	movs	r2, #81	; 0x51
 8002c24:	5c9b      	ldrb	r3, [r3, r2]
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d003      	beq.n	8002c34 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8002c2c:	187b      	adds	r3, r7, r1
 8002c2e:	2202      	movs	r2, #2
 8002c30:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c32:	e109      	b.n	8002e48 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	2382      	movs	r3, #130	; 0x82
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d113      	bne.n	8002c68 <HAL_SPI_Receive+0x60>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10f      	bne.n	8002c68 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2251      	movs	r2, #81	; 0x51
 8002c4c:	2104      	movs	r1, #4
 8002c4e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c50:	1dbb      	adds	r3, r7, #6
 8002c52:	881c      	ldrh	r4, [r3, #0]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	68b9      	ldr	r1, [r7, #8]
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	0023      	movs	r3, r4
 8002c60:	f000 f900 	bl	8002e64 <HAL_SPI_TransmitReceive>
 8002c64:	0003      	movs	r3, r0
 8002c66:	e0f6      	b.n	8002e56 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2250      	movs	r2, #80	; 0x50
 8002c6c:	5c9b      	ldrb	r3, [r3, r2]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d101      	bne.n	8002c76 <HAL_SPI_Receive+0x6e>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e0ef      	b.n	8002e56 <HAL_SPI_Receive+0x24e>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2250      	movs	r2, #80	; 0x50
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c7e:	f7fe facb 	bl	8001218 <HAL_GetTick>
 8002c82:	0003      	movs	r3, r0
 8002c84:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <HAL_SPI_Receive+0x8c>
 8002c8c:	1dbb      	adds	r3, r7, #6
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d104      	bne.n	8002c9e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8002c94:	2317      	movs	r3, #23
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	2201      	movs	r2, #1
 8002c9a:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c9c:	e0d4      	b.n	8002e48 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2251      	movs	r2, #81	; 0x51
 8002ca2:	2104      	movs	r1, #4
 8002ca4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1dba      	adds	r2, r7, #6
 8002cb6:	8812      	ldrh	r2, [r2, #0]
 8002cb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	1dba      	adds	r2, r7, #6
 8002cbe:	8812      	ldrh	r2, [r2, #0]
 8002cc0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	021b      	lsls	r3, r3, #8
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d10f      	bne.n	8002d0c <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2140      	movs	r1, #64	; 0x40
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4956      	ldr	r1, [pc, #344]	; (8002e60 <HAL_SPI_Receive+0x258>)
 8002d08:	400a      	ands	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2240      	movs	r2, #64	; 0x40
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b40      	cmp	r3, #64	; 0x40
 8002d18:	d007      	beq.n	8002d2a <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2140      	movs	r1, #64	; 0x40
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d000      	beq.n	8002d34 <HAL_SPI_Receive+0x12c>
 8002d32:	e06c      	b.n	8002e0e <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002d34:	e033      	b.n	8002d9e <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d115      	bne.n	8002d70 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	7812      	ldrb	r2, [r2, #0]
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	1c5a      	adds	r2, r3, #1
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d6e:	e016      	b.n	8002d9e <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d70:	f7fe fa52 	bl	8001218 <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d802      	bhi.n	8002d86 <HAL_SPI_Receive+0x17e>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	3301      	adds	r3, #1
 8002d84:	d102      	bne.n	8002d8c <HAL_SPI_Receive+0x184>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d108      	bne.n	8002d9e <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8002d8c:	2317      	movs	r3, #23
 8002d8e:	18fb      	adds	r3, r7, r3
 8002d90:	2203      	movs	r2, #3
 8002d92:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2251      	movs	r2, #81	; 0x51
 8002d98:	2101      	movs	r1, #1
 8002d9a:	5499      	strb	r1, [r3, r2]
          goto error;
 8002d9c:	e054      	b.n	8002e48 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1c6      	bne.n	8002d36 <HAL_SPI_Receive+0x12e>
 8002da8:	e036      	b.n	8002e18 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2201      	movs	r2, #1
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d113      	bne.n	8002de0 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc2:	b292      	uxth	r2, r2
 8002dc4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dca:	1c9a      	adds	r2, r3, #2
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002dde:	e016      	b.n	8002e0e <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002de0:	f7fe fa1a 	bl	8001218 <HAL_GetTick>
 8002de4:	0002      	movs	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d802      	bhi.n	8002df6 <HAL_SPI_Receive+0x1ee>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	3301      	adds	r3, #1
 8002df4:	d102      	bne.n	8002dfc <HAL_SPI_Receive+0x1f4>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d108      	bne.n	8002e0e <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 8002dfc:	2317      	movs	r3, #23
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2203      	movs	r2, #3
 8002e02:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2251      	movs	r2, #81	; 0x51
 8002e08:	2101      	movs	r1, #1
 8002e0a:	5499      	strb	r1, [r3, r2]
          goto error;
 8002e0c:	e01c      	b.n	8002e48 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1c8      	bne.n	8002daa <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	6839      	ldr	r1, [r7, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f000 fa7a 	bl	8003318 <SPI_EndRxTransaction>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d002      	beq.n	8002e2e <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d004      	beq.n	8002e40 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8002e36:	2317      	movs	r3, #23
 8002e38:	18fb      	adds	r3, r7, r3
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
 8002e3e:	e003      	b.n	8002e48 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2251      	movs	r2, #81	; 0x51
 8002e44:	2101      	movs	r1, #1
 8002e46:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2250      	movs	r2, #80	; 0x50
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002e50:	2317      	movs	r3, #23
 8002e52:	18fb      	adds	r3, r7, r3
 8002e54:	781b      	ldrb	r3, [r3, #0]
}
 8002e56:	0018      	movs	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b007      	add	sp, #28
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	ffffbfff 	.word	0xffffbfff

08002e64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b08c      	sub	sp, #48	; 0x30
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	001a      	movs	r2, r3
 8002e72:	1cbb      	adds	r3, r7, #2
 8002e74:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e76:	2301      	movs	r3, #1
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e7a:	232b      	movs	r3, #43	; 0x2b
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	2200      	movs	r2, #0
 8002e80:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2250      	movs	r2, #80	; 0x50
 8002e86:	5c9b      	ldrb	r3, [r3, r2]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d101      	bne.n	8002e90 <HAL_SPI_TransmitReceive+0x2c>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	e1b0      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x38e>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2250      	movs	r2, #80	; 0x50
 8002e94:	2101      	movs	r1, #1
 8002e96:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e98:	f7fe f9be 	bl	8001218 <HAL_GetTick>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ea0:	2023      	movs	r0, #35	; 0x23
 8002ea2:	183b      	adds	r3, r7, r0
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	2151      	movs	r1, #81	; 0x51
 8002ea8:	5c52      	ldrb	r2, [r2, r1]
 8002eaa:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002eb2:	231a      	movs	r3, #26
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	1cba      	adds	r2, r7, #2
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ebc:	183b      	adds	r3, r7, r0
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d011      	beq.n	8002ee8 <HAL_SPI_TransmitReceive+0x84>
 8002ec4:	69fa      	ldr	r2, [r7, #28]
 8002ec6:	2382      	movs	r3, #130	; 0x82
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d107      	bne.n	8002ede <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_SPI_TransmitReceive+0x7a>
 8002ed6:	183b      	adds	r3, r7, r0
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d004      	beq.n	8002ee8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002ede:	232b      	movs	r3, #43	; 0x2b
 8002ee0:	18fb      	adds	r3, r7, r3
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ee6:	e17d      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d006      	beq.n	8002efc <HAL_SPI_TransmitReceive+0x98>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_SPI_TransmitReceive+0x98>
 8002ef4:	1cbb      	adds	r3, r7, #2
 8002ef6:	881b      	ldrh	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d104      	bne.n	8002f06 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002efc:	232b      	movs	r3, #43	; 0x2b
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f04:	e16e      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2251      	movs	r2, #81	; 0x51
 8002f0a:	5c9b      	ldrb	r3, [r3, r2]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	d003      	beq.n	8002f1a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2251      	movs	r2, #81	; 0x51
 8002f16:	2105      	movs	r1, #5
 8002f18:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1cba      	adds	r2, r7, #2
 8002f2a:	8812      	ldrh	r2, [r2, #0]
 8002f2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1cba      	adds	r2, r7, #2
 8002f32:	8812      	ldrh	r2, [r2, #0]
 8002f34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1cba      	adds	r2, r7, #2
 8002f40:	8812      	ldrh	r2, [r2, #0]
 8002f42:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1cba      	adds	r2, r7, #2
 8002f48:	8812      	ldrh	r2, [r2, #0]
 8002f4a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2240      	movs	r2, #64	; 0x40
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b40      	cmp	r3, #64	; 0x40
 8002f64:	d007      	beq.n	8002f76 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2140      	movs	r1, #64	; 0x40
 8002f72:	430a      	orrs	r2, r1
 8002f74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	2380      	movs	r3, #128	; 0x80
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d000      	beq.n	8002f84 <HAL_SPI_TransmitReceive+0x120>
 8002f82:	e07f      	b.n	8003084 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_SPI_TransmitReceive+0x134>
 8002f8c:	231a      	movs	r3, #26
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d000      	beq.n	8002f98 <HAL_SPI_TransmitReceive+0x134>
 8002f96:	e06a      	b.n	800306e <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9c:	881a      	ldrh	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa8:	1c9a      	adds	r2, r3, #2
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fbc:	e057      	b.n	800306e <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d11b      	bne.n	8003004 <HAL_SPI_TransmitReceive+0x1a0>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d016      	beq.n	8003004 <HAL_SPI_TransmitReceive+0x1a0>
 8002fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d113      	bne.n	8003004 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	881a      	ldrh	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	1c9a      	adds	r2, r3, #2
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2201      	movs	r2, #1
 800300c:	4013      	ands	r3, r2
 800300e:	2b01      	cmp	r3, #1
 8003010:	d119      	bne.n	8003046 <HAL_SPI_TransmitReceive+0x1e2>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003016:	b29b      	uxth	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	d014      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003026:	b292      	uxth	r2, r2
 8003028:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302e:	1c9a      	adds	r2, r3, #2
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003038:	b29b      	uxth	r3, r3
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003042:	2301      	movs	r3, #1
 8003044:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003046:	f7fe f8e7 	bl	8001218 <HAL_GetTick>
 800304a:	0002      	movs	r2, r0
 800304c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003052:	429a      	cmp	r2, r3
 8003054:	d80b      	bhi.n	800306e <HAL_SPI_TransmitReceive+0x20a>
 8003056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003058:	3301      	adds	r3, #1
 800305a:	d008      	beq.n	800306e <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 800305c:	232b      	movs	r3, #43	; 0x2b
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2203      	movs	r2, #3
 8003062:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2251      	movs	r2, #81	; 0x51
 8003068:	2101      	movs	r1, #1
 800306a:	5499      	strb	r1, [r3, r2]
        goto error;
 800306c:	e0ba      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003072:	b29b      	uxth	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1a2      	bne.n	8002fbe <HAL_SPI_TransmitReceive+0x15a>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d19d      	bne.n	8002fbe <HAL_SPI_TransmitReceive+0x15a>
 8003082:	e083      	b.n	800318c <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d005      	beq.n	8003098 <HAL_SPI_TransmitReceive+0x234>
 800308c:	231a      	movs	r3, #26
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d000      	beq.n	8003098 <HAL_SPI_TransmitReceive+0x234>
 8003096:	e06f      	b.n	8003178 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	330c      	adds	r3, #12
 80030a2:	7812      	ldrb	r2, [r2, #0]
 80030a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030be:	e05b      	b.n	8003178 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2202      	movs	r2, #2
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d11c      	bne.n	8003108 <HAL_SPI_TransmitReceive+0x2a4>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d017      	beq.n	8003108 <HAL_SPI_TransmitReceive+0x2a4>
 80030d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d114      	bne.n	8003108 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	330c      	adds	r3, #12
 80030e8:	7812      	ldrb	r2, [r2, #0]
 80030ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2201      	movs	r2, #1
 8003110:	4013      	ands	r3, r2
 8003112:	2b01      	cmp	r3, #1
 8003114:	d119      	bne.n	800314a <HAL_SPI_TransmitReceive+0x2e6>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800311a:	b29b      	uxth	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d014      	beq.n	800314a <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800313c:	b29b      	uxth	r3, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003146:	2301      	movs	r3, #1
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800314a:	f7fe f865 	bl	8001218 <HAL_GetTick>
 800314e:	0002      	movs	r2, r0
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003156:	429a      	cmp	r2, r3
 8003158:	d802      	bhi.n	8003160 <HAL_SPI_TransmitReceive+0x2fc>
 800315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315c:	3301      	adds	r3, #1
 800315e:	d102      	bne.n	8003166 <HAL_SPI_TransmitReceive+0x302>
 8003160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003162:	2b00      	cmp	r3, #0
 8003164:	d108      	bne.n	8003178 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8003166:	232b      	movs	r3, #43	; 0x2b
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	2203      	movs	r2, #3
 800316c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2251      	movs	r2, #81	; 0x51
 8003172:	2101      	movs	r1, #1
 8003174:	5499      	strb	r1, [r3, r2]
        goto error;
 8003176:	e035      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d19e      	bne.n	80030c0 <HAL_SPI_TransmitReceive+0x25c>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003186:	b29b      	uxth	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d199      	bne.n	80030c0 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800318c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800318e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	0018      	movs	r0, r3
 8003194:	f000 f92a 	bl	80033ec <SPI_EndRxTxTransaction>
 8003198:	1e03      	subs	r3, r0, #0
 800319a:	d007      	beq.n	80031ac <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 800319c:	232b      	movs	r3, #43	; 0x2b
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80031aa:	e01b      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10a      	bne.n	80031ca <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d004      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80031d2:	232b      	movs	r3, #43	; 0x2b
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	2201      	movs	r2, #1
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	e003      	b.n	80031e4 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2251      	movs	r2, #81	; 0x51
 80031e0:	2101      	movs	r1, #1
 80031e2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2250      	movs	r2, #80	; 0x50
 80031e8:	2100      	movs	r1, #0
 80031ea:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80031ec:	232b      	movs	r3, #43	; 0x2b
 80031ee:	18fb      	adds	r3, r7, r3
 80031f0:	781b      	ldrb	r3, [r3, #0]
}
 80031f2:	0018      	movs	r0, r3
 80031f4:	46bd      	mov	sp, r7
 80031f6:	b00c      	add	sp, #48	; 0x30
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	1dfb      	adds	r3, r7, #7
 800320a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800320c:	f7fe f804 	bl	8001218 <HAL_GetTick>
 8003210:	0002      	movs	r2, r0
 8003212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	18d3      	adds	r3, r2, r3
 800321a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800321c:	f7fd fffc 	bl	8001218 <HAL_GetTick>
 8003220:	0003      	movs	r3, r0
 8003222:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003224:	4b3a      	ldr	r3, [pc, #232]	; (8003310 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	015b      	lsls	r3, r3, #5
 800322a:	0d1b      	lsrs	r3, r3, #20
 800322c:	69fa      	ldr	r2, [r7, #28]
 800322e:	4353      	muls	r3, r2
 8003230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003232:	e058      	b.n	80032e6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	3301      	adds	r3, #1
 8003238:	d055      	beq.n	80032e6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800323a:	f7fd ffed 	bl	8001218 <HAL_GetTick>
 800323e:	0002      	movs	r2, r0
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	69fa      	ldr	r2, [r7, #28]
 8003246:	429a      	cmp	r2, r3
 8003248:	d902      	bls.n	8003250 <SPI_WaitFlagStateUntilTimeout+0x54>
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d142      	bne.n	80032d6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	21e0      	movs	r1, #224	; 0xe0
 800325c:	438a      	bics	r2, r1
 800325e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	2382      	movs	r3, #130	; 0x82
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	429a      	cmp	r2, r3
 800326a:	d113      	bne.n	8003294 <SPI_WaitFlagStateUntilTimeout+0x98>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	021b      	lsls	r3, r3, #8
 8003274:	429a      	cmp	r2, r3
 8003276:	d005      	beq.n	8003284 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	2380      	movs	r3, #128	; 0x80
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	429a      	cmp	r2, r3
 8003282:	d107      	bne.n	8003294 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2140      	movs	r1, #64	; 0x40
 8003290:	438a      	bics	r2, r1
 8003292:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003298:	2380      	movs	r3, #128	; 0x80
 800329a:	019b      	lsls	r3, r3, #6
 800329c:	429a      	cmp	r2, r3
 800329e:	d110      	bne.n	80032c2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	491a      	ldr	r1, [pc, #104]	; (8003314 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80032ac:	400a      	ands	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2180      	movs	r1, #128	; 0x80
 80032bc:	0189      	lsls	r1, r1, #6
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2251      	movs	r2, #81	; 0x51
 80032c6:	2101      	movs	r1, #1
 80032c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2250      	movs	r2, #80	; 0x50
 80032ce:	2100      	movs	r1, #0
 80032d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e017      	b.n	8003306 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	4013      	ands	r3, r2
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	425a      	negs	r2, r3
 80032f6:	4153      	adcs	r3, r2
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	001a      	movs	r2, r3
 80032fc:	1dfb      	adds	r3, r7, #7
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d197      	bne.n	8003234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	0018      	movs	r0, r3
 8003308:	46bd      	mov	sp, r7
 800330a:	b008      	add	sp, #32
 800330c:	bd80      	pop	{r7, pc}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	20000008 	.word	0x20000008
 8003314:	ffffdfff 	.word	0xffffdfff

08003318 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af02      	add	r7, sp, #8
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	2382      	movs	r3, #130	; 0x82
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	429a      	cmp	r2, r3
 800332e:	d113      	bne.n	8003358 <SPI_EndRxTransaction+0x40>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	2380      	movs	r3, #128	; 0x80
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	429a      	cmp	r2, r3
 800333a:	d005      	beq.n	8003348 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	2380      	movs	r3, #128	; 0x80
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	429a      	cmp	r2, r3
 8003346:	d107      	bne.n	8003358 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2140      	movs	r1, #64	; 0x40
 8003354:	438a      	bics	r2, r1
 8003356:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	2382      	movs	r3, #130	; 0x82
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	429a      	cmp	r2, r3
 8003362:	d12b      	bne.n	80033bc <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	2380      	movs	r3, #128	; 0x80
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	429a      	cmp	r2, r3
 800336e:	d012      	beq.n	8003396 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	0013      	movs	r3, r2
 800337a:	2200      	movs	r2, #0
 800337c:	2180      	movs	r1, #128	; 0x80
 800337e:	f7ff ff3d 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 8003382:	1e03      	subs	r3, r0, #0
 8003384:	d02d      	beq.n	80033e2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338a:	2220      	movs	r2, #32
 800338c:	431a      	orrs	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e026      	b.n	80033e4 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	0013      	movs	r3, r2
 80033a0:	2200      	movs	r2, #0
 80033a2:	2101      	movs	r1, #1
 80033a4:	f7ff ff2a 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 80033a8:	1e03      	subs	r3, r0, #0
 80033aa:	d01a      	beq.n	80033e2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b0:	2220      	movs	r2, #32
 80033b2:	431a      	orrs	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e013      	b.n	80033e4 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	0013      	movs	r3, r2
 80033c6:	2200      	movs	r2, #0
 80033c8:	2101      	movs	r1, #1
 80033ca:	f7ff ff17 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d007      	beq.n	80033e2 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d6:	2220      	movs	r2, #32
 80033d8:	431a      	orrs	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e000      	b.n	80033e4 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	0018      	movs	r0, r3
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b004      	add	sp, #16
 80033ea:	bd80      	pop	{r7, pc}

080033ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af02      	add	r7, sp, #8
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80033f8:	4b1d      	ldr	r3, [pc, #116]	; (8003470 <SPI_EndRxTxTransaction+0x84>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	491d      	ldr	r1, [pc, #116]	; (8003474 <SPI_EndRxTxTransaction+0x88>)
 80033fe:	0018      	movs	r0, r3
 8003400:	f7fc fe8a 	bl	8000118 <__udivsi3>
 8003404:	0003      	movs	r3, r0
 8003406:	001a      	movs	r2, r3
 8003408:	0013      	movs	r3, r2
 800340a:	015b      	lsls	r3, r3, #5
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	189b      	adds	r3, r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	2382      	movs	r3, #130	; 0x82
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	429a      	cmp	r2, r3
 8003420:	d112      	bne.n	8003448 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	0013      	movs	r3, r2
 800342c:	2200      	movs	r2, #0
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	f7ff fee4 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 8003434:	1e03      	subs	r3, r0, #0
 8003436:	d016      	beq.n	8003466 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343c:	2220      	movs	r2, #32
 800343e:	431a      	orrs	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e00f      	b.n	8003468 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	3b01      	subs	r3, #1
 8003452:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2280      	movs	r2, #128	; 0x80
 800345c:	4013      	ands	r3, r2
 800345e:	2b80      	cmp	r3, #128	; 0x80
 8003460:	d0f2      	beq.n	8003448 <SPI_EndRxTxTransaction+0x5c>
 8003462:	e000      	b.n	8003466 <SPI_EndRxTxTransaction+0x7a>
        break;
 8003464:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	0018      	movs	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	b006      	add	sp, #24
 800346e:	bd80      	pop	{r7, pc}
 8003470:	20000008 	.word	0x20000008
 8003474:	016e3600 	.word	0x016e3600

08003478 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e044      	b.n	8003514 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d107      	bne.n	80034a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2278      	movs	r2, #120	; 0x78
 8003496:	2100      	movs	r1, #0
 8003498:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	0018      	movs	r0, r3
 800349e:	f7fd fd63 	bl	8000f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2224      	movs	r2, #36	; 0x24
 80034a6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2101      	movs	r1, #1
 80034b4:	438a      	bics	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f000 fbce 	bl	8003c5c <UART_SetConfig>
 80034c0:	0003      	movs	r3, r0
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e024      	b.n	8003514 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	0018      	movs	r0, r3
 80034d6:	f000 fe0b 	bl	80040f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	490d      	ldr	r1, [pc, #52]	; (800351c <HAL_UART_Init+0xa4>)
 80034e6:	400a      	ands	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	212a      	movs	r1, #42	; 0x2a
 80034f6:	438a      	bics	r2, r1
 80034f8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2101      	movs	r1, #1
 8003506:	430a      	orrs	r2, r1
 8003508:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	0018      	movs	r0, r3
 800350e:	f000 fea3 	bl	8004258 <UART_CheckIdleState>
 8003512:	0003      	movs	r3, r0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b002      	add	sp, #8
 800351a:	bd80      	pop	{r7, pc}
 800351c:	ffffb7ff 	.word	0xffffb7ff

08003520 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08a      	sub	sp, #40	; 0x28
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	1dbb      	adds	r3, r7, #6
 800352e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003534:	2b20      	cmp	r3, #32
 8003536:	d000      	beq.n	800353a <HAL_UART_Transmit+0x1a>
 8003538:	e08c      	b.n	8003654 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_UART_Transmit+0x28>
 8003540:	1dbb      	adds	r3, r7, #6
 8003542:	881b      	ldrh	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e084      	b.n	8003656 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	2380      	movs	r3, #128	; 0x80
 8003552:	015b      	lsls	r3, r3, #5
 8003554:	429a      	cmp	r2, r3
 8003556:	d109      	bne.n	800356c <HAL_UART_Transmit+0x4c>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d105      	bne.n	800356c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2201      	movs	r2, #1
 8003564:	4013      	ands	r3, r2
 8003566:	d001      	beq.n	800356c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e074      	b.n	8003656 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2284      	movs	r2, #132	; 0x84
 8003570:	2100      	movs	r1, #0
 8003572:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2221      	movs	r2, #33	; 0x21
 8003578:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800357a:	f7fd fe4d 	bl	8001218 <HAL_GetTick>
 800357e:	0003      	movs	r3, r0
 8003580:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1dba      	adds	r2, r7, #6
 8003586:	2150      	movs	r1, #80	; 0x50
 8003588:	8812      	ldrh	r2, [r2, #0]
 800358a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	1dba      	adds	r2, r7, #6
 8003590:	2152      	movs	r1, #82	; 0x52
 8003592:	8812      	ldrh	r2, [r2, #0]
 8003594:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	015b      	lsls	r3, r3, #5
 800359e:	429a      	cmp	r2, r3
 80035a0:	d108      	bne.n	80035b4 <HAL_UART_Transmit+0x94>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d104      	bne.n	80035b4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	61bb      	str	r3, [r7, #24]
 80035b2:	e003      	b.n	80035bc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035bc:	e02f      	b.n	800361e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	0013      	movs	r3, r2
 80035c8:	2200      	movs	r2, #0
 80035ca:	2180      	movs	r1, #128	; 0x80
 80035cc:	f000 feec 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 80035d0:	1e03      	subs	r3, r0, #0
 80035d2:	d004      	beq.n	80035de <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e03b      	b.n	8003656 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10b      	bne.n	80035fc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	001a      	movs	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	05d2      	lsls	r2, r2, #23
 80035f0:	0dd2      	lsrs	r2, r2, #23
 80035f2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	3302      	adds	r3, #2
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	e007      	b.n	800360c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	781a      	ldrb	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3301      	adds	r3, #1
 800360a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2252      	movs	r2, #82	; 0x52
 8003610:	5a9b      	ldrh	r3, [r3, r2]
 8003612:	b29b      	uxth	r3, r3
 8003614:	3b01      	subs	r3, #1
 8003616:	b299      	uxth	r1, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2252      	movs	r2, #82	; 0x52
 800361c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2252      	movs	r2, #82	; 0x52
 8003622:	5a9b      	ldrh	r3, [r3, r2]
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1c9      	bne.n	80035be <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	0013      	movs	r3, r2
 8003634:	2200      	movs	r2, #0
 8003636:	2140      	movs	r1, #64	; 0x40
 8003638:	f000 feb6 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 800363c:	1e03      	subs	r3, r0, #0
 800363e:	d004      	beq.n	800364a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2220      	movs	r2, #32
 8003644:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e005      	b.n	8003656 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2220      	movs	r2, #32
 800364e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	e000      	b.n	8003656 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003654:	2302      	movs	r3, #2
  }
}
 8003656:	0018      	movs	r0, r3
 8003658:	46bd      	mov	sp, r7
 800365a:	b008      	add	sp, #32
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003660:	b590      	push	{r4, r7, lr}
 8003662:	b0ab      	sub	sp, #172	; 0xac
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	22a4      	movs	r2, #164	; 0xa4
 8003670:	18b9      	adds	r1, r7, r2
 8003672:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	20a0      	movs	r0, #160	; 0xa0
 800367c:	1839      	adds	r1, r7, r0
 800367e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	219c      	movs	r1, #156	; 0x9c
 8003688:	1879      	adds	r1, r7, r1
 800368a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800368c:	0011      	movs	r1, r2
 800368e:	18bb      	adds	r3, r7, r2
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a99      	ldr	r2, [pc, #612]	; (80038f8 <HAL_UART_IRQHandler+0x298>)
 8003694:	4013      	ands	r3, r2
 8003696:	2298      	movs	r2, #152	; 0x98
 8003698:	18bc      	adds	r4, r7, r2
 800369a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800369c:	18bb      	adds	r3, r7, r2
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d114      	bne.n	80036ce <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2220      	movs	r2, #32
 80036aa:	4013      	ands	r3, r2
 80036ac:	d00f      	beq.n	80036ce <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036ae:	183b      	adds	r3, r7, r0
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2220      	movs	r2, #32
 80036b4:	4013      	ands	r3, r2
 80036b6:	d00a      	beq.n	80036ce <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d100      	bne.n	80036c2 <HAL_UART_IRQHandler+0x62>
 80036c0:	e2a0      	b.n	8003c04 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	0010      	movs	r0, r2
 80036ca:	4798      	blx	r3
      }
      return;
 80036cc:	e29a      	b.n	8003c04 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80036ce:	2398      	movs	r3, #152	; 0x98
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d100      	bne.n	80036da <HAL_UART_IRQHandler+0x7a>
 80036d8:	e114      	b.n	8003904 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80036da:	239c      	movs	r3, #156	; 0x9c
 80036dc:	18fb      	adds	r3, r7, r3
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2201      	movs	r2, #1
 80036e2:	4013      	ands	r3, r2
 80036e4:	d106      	bne.n	80036f4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80036e6:	23a0      	movs	r3, #160	; 0xa0
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a83      	ldr	r2, [pc, #524]	; (80038fc <HAL_UART_IRQHandler+0x29c>)
 80036ee:	4013      	ands	r3, r2
 80036f0:	d100      	bne.n	80036f4 <HAL_UART_IRQHandler+0x94>
 80036f2:	e107      	b.n	8003904 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80036f4:	23a4      	movs	r3, #164	; 0xa4
 80036f6:	18fb      	adds	r3, r7, r3
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2201      	movs	r2, #1
 80036fc:	4013      	ands	r3, r2
 80036fe:	d012      	beq.n	8003726 <HAL_UART_IRQHandler+0xc6>
 8003700:	23a0      	movs	r3, #160	; 0xa0
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	2380      	movs	r3, #128	; 0x80
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	4013      	ands	r3, r2
 800370c:	d00b      	beq.n	8003726 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2201      	movs	r2, #1
 8003714:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2284      	movs	r2, #132	; 0x84
 800371a:	589b      	ldr	r3, [r3, r2]
 800371c:	2201      	movs	r2, #1
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2184      	movs	r1, #132	; 0x84
 8003724:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003726:	23a4      	movs	r3, #164	; 0xa4
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2202      	movs	r2, #2
 800372e:	4013      	ands	r3, r2
 8003730:	d011      	beq.n	8003756 <HAL_UART_IRQHandler+0xf6>
 8003732:	239c      	movs	r3, #156	; 0x9c
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2201      	movs	r2, #1
 800373a:	4013      	ands	r3, r2
 800373c:	d00b      	beq.n	8003756 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2202      	movs	r2, #2
 8003744:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2284      	movs	r2, #132	; 0x84
 800374a:	589b      	ldr	r3, [r3, r2]
 800374c:	2204      	movs	r2, #4
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2184      	movs	r1, #132	; 0x84
 8003754:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003756:	23a4      	movs	r3, #164	; 0xa4
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2204      	movs	r2, #4
 800375e:	4013      	ands	r3, r2
 8003760:	d011      	beq.n	8003786 <HAL_UART_IRQHandler+0x126>
 8003762:	239c      	movs	r3, #156	; 0x9c
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2201      	movs	r2, #1
 800376a:	4013      	ands	r3, r2
 800376c:	d00b      	beq.n	8003786 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2204      	movs	r2, #4
 8003774:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2284      	movs	r2, #132	; 0x84
 800377a:	589b      	ldr	r3, [r3, r2]
 800377c:	2202      	movs	r2, #2
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2184      	movs	r1, #132	; 0x84
 8003784:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003786:	23a4      	movs	r3, #164	; 0xa4
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2208      	movs	r2, #8
 800378e:	4013      	ands	r3, r2
 8003790:	d017      	beq.n	80037c2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003792:	23a0      	movs	r3, #160	; 0xa0
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2220      	movs	r2, #32
 800379a:	4013      	ands	r3, r2
 800379c:	d105      	bne.n	80037aa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800379e:	239c      	movs	r3, #156	; 0x9c
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2201      	movs	r2, #1
 80037a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037a8:	d00b      	beq.n	80037c2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2208      	movs	r2, #8
 80037b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2284      	movs	r2, #132	; 0x84
 80037b6:	589b      	ldr	r3, [r3, r2]
 80037b8:	2208      	movs	r2, #8
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2184      	movs	r1, #132	; 0x84
 80037c0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037c2:	23a4      	movs	r3, #164	; 0xa4
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	4013      	ands	r3, r2
 80037ce:	d013      	beq.n	80037f8 <HAL_UART_IRQHandler+0x198>
 80037d0:	23a0      	movs	r3, #160	; 0xa0
 80037d2:	18fb      	adds	r3, r7, r3
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	2380      	movs	r3, #128	; 0x80
 80037d8:	04db      	lsls	r3, r3, #19
 80037da:	4013      	ands	r3, r2
 80037dc:	d00c      	beq.n	80037f8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2280      	movs	r2, #128	; 0x80
 80037e4:	0112      	lsls	r2, r2, #4
 80037e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2284      	movs	r2, #132	; 0x84
 80037ec:	589b      	ldr	r3, [r3, r2]
 80037ee:	2220      	movs	r2, #32
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2184      	movs	r1, #132	; 0x84
 80037f6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2284      	movs	r2, #132	; 0x84
 80037fc:	589b      	ldr	r3, [r3, r2]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d100      	bne.n	8003804 <HAL_UART_IRQHandler+0x1a4>
 8003802:	e201      	b.n	8003c08 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003804:	23a4      	movs	r3, #164	; 0xa4
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2220      	movs	r2, #32
 800380c:	4013      	ands	r3, r2
 800380e:	d00e      	beq.n	800382e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003810:	23a0      	movs	r3, #160	; 0xa0
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2220      	movs	r2, #32
 8003818:	4013      	ands	r3, r2
 800381a:	d008      	beq.n	800382e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003820:	2b00      	cmp	r3, #0
 8003822:	d004      	beq.n	800382e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	0010      	movs	r0, r2
 800382c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2284      	movs	r2, #132	; 0x84
 8003832:	589b      	ldr	r3, [r3, r2]
 8003834:	2194      	movs	r1, #148	; 0x94
 8003836:	187a      	adds	r2, r7, r1
 8003838:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2240      	movs	r2, #64	; 0x40
 8003842:	4013      	ands	r3, r2
 8003844:	2b40      	cmp	r3, #64	; 0x40
 8003846:	d004      	beq.n	8003852 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003848:	187b      	adds	r3, r7, r1
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2228      	movs	r2, #40	; 0x28
 800384e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003850:	d047      	beq.n	80038e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	0018      	movs	r0, r3
 8003856:	f000 fe11 	bl	800447c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2240      	movs	r2, #64	; 0x40
 8003862:	4013      	ands	r3, r2
 8003864:	2b40      	cmp	r3, #64	; 0x40
 8003866:	d137      	bne.n	80038d8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003868:	f3ef 8310 	mrs	r3, PRIMASK
 800386c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800386e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003870:	2090      	movs	r0, #144	; 0x90
 8003872:	183a      	adds	r2, r7, r0
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	2301      	movs	r3, #1
 8003878:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800387c:	f383 8810 	msr	PRIMASK, r3
}
 8003880:	46c0      	nop			; (mov r8, r8)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689a      	ldr	r2, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2140      	movs	r1, #64	; 0x40
 800388e:	438a      	bics	r2, r1
 8003890:	609a      	str	r2, [r3, #8]
 8003892:	183b      	adds	r3, r7, r0
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003898:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800389a:	f383 8810 	msr	PRIMASK, r3
}
 800389e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d012      	beq.n	80038ce <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ac:	4a14      	ldr	r2, [pc, #80]	; (8003900 <HAL_UART_IRQHandler+0x2a0>)
 80038ae:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038b4:	0018      	movs	r0, r3
 80038b6:	f7fd fe73 	bl	80015a0 <HAL_DMA_Abort_IT>
 80038ba:	1e03      	subs	r3, r0, #0
 80038bc:	d01a      	beq.n	80038f4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c8:	0018      	movs	r0, r3
 80038ca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038cc:	e012      	b.n	80038f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 f9af 	bl	8003c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d6:	e00d      	b.n	80038f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	0018      	movs	r0, r3
 80038dc:	f000 f9aa 	bl	8003c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e0:	e008      	b.n	80038f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	0018      	movs	r0, r3
 80038e6:	f000 f9a5 	bl	8003c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2284      	movs	r2, #132	; 0x84
 80038ee:	2100      	movs	r1, #0
 80038f0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80038f2:	e189      	b.n	8003c08 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f4:	46c0      	nop			; (mov r8, r8)
    return;
 80038f6:	e187      	b.n	8003c08 <HAL_UART_IRQHandler+0x5a8>
 80038f8:	0000080f 	.word	0x0000080f
 80038fc:	04000120 	.word	0x04000120
 8003900:	08004545 	.word	0x08004545

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003908:	2b01      	cmp	r3, #1
 800390a:	d000      	beq.n	800390e <HAL_UART_IRQHandler+0x2ae>
 800390c:	e13b      	b.n	8003b86 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800390e:	23a4      	movs	r3, #164	; 0xa4
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2210      	movs	r2, #16
 8003916:	4013      	ands	r3, r2
 8003918:	d100      	bne.n	800391c <HAL_UART_IRQHandler+0x2bc>
 800391a:	e134      	b.n	8003b86 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800391c:	23a0      	movs	r3, #160	; 0xa0
 800391e:	18fb      	adds	r3, r7, r3
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2210      	movs	r2, #16
 8003924:	4013      	ands	r3, r2
 8003926:	d100      	bne.n	800392a <HAL_UART_IRQHandler+0x2ca>
 8003928:	e12d      	b.n	8003b86 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2210      	movs	r2, #16
 8003930:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2240      	movs	r2, #64	; 0x40
 800393a:	4013      	ands	r3, r2
 800393c:	2b40      	cmp	r3, #64	; 0x40
 800393e:	d000      	beq.n	8003942 <HAL_UART_IRQHandler+0x2e2>
 8003940:	e0a1      	b.n	8003a86 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	217e      	movs	r1, #126	; 0x7e
 800394c:	187b      	adds	r3, r7, r1
 800394e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003950:	187b      	adds	r3, r7, r1
 8003952:	881b      	ldrh	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d100      	bne.n	800395a <HAL_UART_IRQHandler+0x2fa>
 8003958:	e158      	b.n	8003c0c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2258      	movs	r2, #88	; 0x58
 800395e:	5a9b      	ldrh	r3, [r3, r2]
 8003960:	187a      	adds	r2, r7, r1
 8003962:	8812      	ldrh	r2, [r2, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d300      	bcc.n	800396a <HAL_UART_IRQHandler+0x30a>
 8003968:	e150      	b.n	8003c0c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	187a      	adds	r2, r7, r1
 800396e:	215a      	movs	r1, #90	; 0x5a
 8003970:	8812      	ldrh	r2, [r2, #0]
 8003972:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2220      	movs	r2, #32
 800397e:	4013      	ands	r3, r2
 8003980:	d16f      	bne.n	8003a62 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003982:	f3ef 8310 	mrs	r3, PRIMASK
 8003986:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800398a:	67bb      	str	r3, [r7, #120]	; 0x78
 800398c:	2301      	movs	r3, #1
 800398e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003992:	f383 8810 	msr	PRIMASK, r3
}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	499e      	ldr	r1, [pc, #632]	; (8003c1c <HAL_UART_IRQHandler+0x5bc>)
 80039a4:	400a      	ands	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039aa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ae:	f383 8810 	msr	PRIMASK, r3
}
 80039b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039b4:	f3ef 8310 	mrs	r3, PRIMASK
 80039b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80039ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039bc:	677b      	str	r3, [r7, #116]	; 0x74
 80039be:	2301      	movs	r3, #1
 80039c0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039c4:	f383 8810 	msr	PRIMASK, r3
}
 80039c8:	46c0      	nop			; (mov r8, r8)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	689a      	ldr	r2, [r3, #8]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2101      	movs	r1, #1
 80039d6:	438a      	bics	r2, r1
 80039d8:	609a      	str	r2, [r3, #8]
 80039da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039dc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039e0:	f383 8810 	msr	PRIMASK, r3
}
 80039e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e6:	f3ef 8310 	mrs	r3, PRIMASK
 80039ea:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80039ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ee:	673b      	str	r3, [r7, #112]	; 0x70
 80039f0:	2301      	movs	r3, #1
 80039f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039f6:	f383 8810 	msr	PRIMASK, r3
}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2140      	movs	r1, #64	; 0x40
 8003a08:	438a      	bics	r2, r1
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a0e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a12:	f383 8810 	msr	PRIMASK, r3
}
 8003a16:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2280      	movs	r2, #128	; 0x80
 8003a1c:	2120      	movs	r1, #32
 8003a1e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a26:	f3ef 8310 	mrs	r3, PRIMASK
 8003a2a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003a2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a30:	2301      	movs	r3, #1
 8003a32:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a36:	f383 8810 	msr	PRIMASK, r3
}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2110      	movs	r1, #16
 8003a48:	438a      	bics	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a4e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a52:	f383 8810 	msr	PRIMASK, r3
}
 8003a56:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f7fd fd5f 	bl	8001520 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2202      	movs	r2, #2
 8003a66:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2258      	movs	r2, #88	; 0x58
 8003a6c:	5a9a      	ldrh	r2, [r3, r2]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	215a      	movs	r1, #90	; 0x5a
 8003a72:	5a5b      	ldrh	r3, [r3, r1]
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	0011      	movs	r1, r2
 8003a7e:	0018      	movs	r0, r3
 8003a80:	f000 f8e0 	bl	8003c44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a84:	e0c2      	b.n	8003c0c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2258      	movs	r2, #88	; 0x58
 8003a8a:	5a99      	ldrh	r1, [r3, r2]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	225a      	movs	r2, #90	; 0x5a
 8003a90:	5a9b      	ldrh	r3, [r3, r2]
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	208e      	movs	r0, #142	; 0x8e
 8003a96:	183b      	adds	r3, r7, r0
 8003a98:	1a8a      	subs	r2, r1, r2
 8003a9a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	225a      	movs	r2, #90	; 0x5a
 8003aa0:	5a9b      	ldrh	r3, [r3, r2]
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d100      	bne.n	8003aaa <HAL_UART_IRQHandler+0x44a>
 8003aa8:	e0b2      	b.n	8003c10 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003aaa:	183b      	adds	r3, r7, r0
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d100      	bne.n	8003ab4 <HAL_UART_IRQHandler+0x454>
 8003ab2:	e0ad      	b.n	8003c10 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ab8:	60fb      	str	r3, [r7, #12]
  return(result);
 8003aba:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003abc:	2488      	movs	r4, #136	; 0x88
 8003abe:	193a      	adds	r2, r7, r4
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f383 8810 	msr	PRIMASK, r3
}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4951      	ldr	r1, [pc, #324]	; (8003c20 <HAL_UART_IRQHandler+0x5c0>)
 8003ada:	400a      	ands	r2, r1
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	193b      	adds	r3, r7, r4
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f383 8810 	msr	PRIMASK, r3
}
 8003aea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aec:	f3ef 8310 	mrs	r3, PRIMASK
 8003af0:	61bb      	str	r3, [r7, #24]
  return(result);
 8003af2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af4:	2484      	movs	r4, #132	; 0x84
 8003af6:	193a      	adds	r2, r7, r4
 8003af8:	6013      	str	r3, [r2, #0]
 8003afa:	2301      	movs	r3, #1
 8003afc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	f383 8810 	msr	PRIMASK, r3
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2101      	movs	r1, #1
 8003b12:	438a      	bics	r2, r1
 8003b14:	609a      	str	r2, [r3, #8]
 8003b16:	193b      	adds	r3, r7, r4
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	f383 8810 	msr	PRIMASK, r3
}
 8003b22:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2280      	movs	r2, #128	; 0x80
 8003b28:	2120      	movs	r1, #32
 8003b2a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b38:	f3ef 8310 	mrs	r3, PRIMASK
 8003b3c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b40:	2480      	movs	r4, #128	; 0x80
 8003b42:	193a      	adds	r2, r7, r4
 8003b44:	6013      	str	r3, [r2, #0]
 8003b46:	2301      	movs	r3, #1
 8003b48:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4c:	f383 8810 	msr	PRIMASK, r3
}
 8003b50:	46c0      	nop			; (mov r8, r8)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2110      	movs	r1, #16
 8003b5e:	438a      	bics	r2, r1
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	193b      	adds	r3, r7, r4
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b6a:	f383 8810 	msr	PRIMASK, r3
}
 8003b6e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b76:	183b      	adds	r3, r7, r0
 8003b78:	881a      	ldrh	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	0011      	movs	r1, r2
 8003b7e:	0018      	movs	r0, r3
 8003b80:	f000 f860 	bl	8003c44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b84:	e044      	b.n	8003c10 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003b86:	23a4      	movs	r3, #164	; 0xa4
 8003b88:	18fb      	adds	r3, r7, r3
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	2380      	movs	r3, #128	; 0x80
 8003b8e:	035b      	lsls	r3, r3, #13
 8003b90:	4013      	ands	r3, r2
 8003b92:	d010      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x556>
 8003b94:	239c      	movs	r3, #156	; 0x9c
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	2380      	movs	r3, #128	; 0x80
 8003b9c:	03db      	lsls	r3, r3, #15
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d009      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2280      	movs	r2, #128	; 0x80
 8003ba8:	0352      	lsls	r2, r2, #13
 8003baa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f000 fd0a 	bl	80045c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bb4:	e02f      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003bb6:	23a4      	movs	r3, #164	; 0xa4
 8003bb8:	18fb      	adds	r3, r7, r3
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2280      	movs	r2, #128	; 0x80
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d00f      	beq.n	8003be2 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003bc2:	23a0      	movs	r3, #160	; 0xa0
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2280      	movs	r2, #128	; 0x80
 8003bca:	4013      	ands	r3, r2
 8003bcc:	d009      	beq.n	8003be2 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01e      	beq.n	8003c14 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	0010      	movs	r0, r2
 8003bde:	4798      	blx	r3
    }
    return;
 8003be0:	e018      	b.n	8003c14 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003be2:	23a4      	movs	r3, #164	; 0xa4
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2240      	movs	r2, #64	; 0x40
 8003bea:	4013      	ands	r3, r2
 8003bec:	d013      	beq.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
 8003bee:	23a0      	movs	r3, #160	; 0xa0
 8003bf0:	18fb      	adds	r3, r7, r3
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2240      	movs	r2, #64	; 0x40
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	d00d      	beq.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f000 fcb8 	bl	8004572 <UART_EndTransmit_IT>
    return;
 8003c02:	e008      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003c04:	46c0      	nop			; (mov r8, r8)
 8003c06:	e006      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003c08:	46c0      	nop			; (mov r8, r8)
 8003c0a:	e004      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	e002      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	e000      	b.n	8003c16 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003c14:	46c0      	nop			; (mov r8, r8)
  }

}
 8003c16:	46bd      	mov	sp, r7
 8003c18:	b02b      	add	sp, #172	; 0xac
 8003c1a:	bd90      	pop	{r4, r7, pc}
 8003c1c:	fffffeff 	.word	0xfffffeff
 8003c20:	fffffedf 	.word	0xfffffedf

08003c24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c2c:	46c0      	nop			; (mov r8, r8)
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	b002      	add	sp, #8
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c3c:	46c0      	nop			; (mov r8, r8)
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b002      	add	sp, #8
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	000a      	movs	r2, r1
 8003c4e:	1cbb      	adds	r3, r7, #2
 8003c50:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c52:	46c0      	nop			; (mov r8, r8)
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b002      	add	sp, #8
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c5c:	b5b0      	push	{r4, r5, r7, lr}
 8003c5e:	b08e      	sub	sp, #56	; 0x38
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c64:	231a      	movs	r3, #26
 8003c66:	2218      	movs	r2, #24
 8003c68:	189b      	adds	r3, r3, r2
 8003c6a:	19db      	adds	r3, r3, r7
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4ab4      	ldr	r2, [pc, #720]	; (8003f60 <UART_SetConfig+0x304>)
 8003c90:	4013      	ands	r3, r2
 8003c92:	0019      	movs	r1, r3
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	4aaf      	ldr	r2, [pc, #700]	; (8003f64 <UART_SetConfig+0x308>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	0019      	movs	r1, r3
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4aa9      	ldr	r2, [pc, #676]	; (8003f68 <UART_SetConfig+0x30c>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	4aa5      	ldr	r2, [pc, #660]	; (8003f6c <UART_SetConfig+0x310>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	0019      	movs	r1, r3
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4aa1      	ldr	r2, [pc, #644]	; (8003f70 <UART_SetConfig+0x314>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d131      	bne.n	8003d54 <UART_SetConfig+0xf8>
 8003cf0:	4ba0      	ldr	r3, [pc, #640]	; (8003f74 <UART_SetConfig+0x318>)
 8003cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf4:	220c      	movs	r2, #12
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	2b0c      	cmp	r3, #12
 8003cfa:	d01d      	beq.n	8003d38 <UART_SetConfig+0xdc>
 8003cfc:	d823      	bhi.n	8003d46 <UART_SetConfig+0xea>
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d00c      	beq.n	8003d1c <UART_SetConfig+0xc0>
 8003d02:	d820      	bhi.n	8003d46 <UART_SetConfig+0xea>
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <UART_SetConfig+0xb2>
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	d00e      	beq.n	8003d2a <UART_SetConfig+0xce>
 8003d0c:	e01b      	b.n	8003d46 <UART_SetConfig+0xea>
 8003d0e:	231b      	movs	r3, #27
 8003d10:	2218      	movs	r2, #24
 8003d12:	189b      	adds	r3, r3, r2
 8003d14:	19db      	adds	r3, r3, r7
 8003d16:	2200      	movs	r2, #0
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	e065      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003d1c:	231b      	movs	r3, #27
 8003d1e:	2218      	movs	r2, #24
 8003d20:	189b      	adds	r3, r3, r2
 8003d22:	19db      	adds	r3, r3, r7
 8003d24:	2202      	movs	r2, #2
 8003d26:	701a      	strb	r2, [r3, #0]
 8003d28:	e05e      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003d2a:	231b      	movs	r3, #27
 8003d2c:	2218      	movs	r2, #24
 8003d2e:	189b      	adds	r3, r3, r2
 8003d30:	19db      	adds	r3, r3, r7
 8003d32:	2204      	movs	r2, #4
 8003d34:	701a      	strb	r2, [r3, #0]
 8003d36:	e057      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003d38:	231b      	movs	r3, #27
 8003d3a:	2218      	movs	r2, #24
 8003d3c:	189b      	adds	r3, r3, r2
 8003d3e:	19db      	adds	r3, r3, r7
 8003d40:	2208      	movs	r2, #8
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e050      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003d46:	231b      	movs	r3, #27
 8003d48:	2218      	movs	r2, #24
 8003d4a:	189b      	adds	r3, r3, r2
 8003d4c:	19db      	adds	r3, r3, r7
 8003d4e:	2210      	movs	r2, #16
 8003d50:	701a      	strb	r2, [r3, #0]
 8003d52:	e049      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a83      	ldr	r2, [pc, #524]	; (8003f68 <UART_SetConfig+0x30c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d13e      	bne.n	8003ddc <UART_SetConfig+0x180>
 8003d5e:	4b85      	ldr	r3, [pc, #532]	; (8003f74 <UART_SetConfig+0x318>)
 8003d60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d62:	23c0      	movs	r3, #192	; 0xc0
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	4013      	ands	r3, r2
 8003d68:	22c0      	movs	r2, #192	; 0xc0
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d027      	beq.n	8003dc0 <UART_SetConfig+0x164>
 8003d70:	22c0      	movs	r2, #192	; 0xc0
 8003d72:	0112      	lsls	r2, r2, #4
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d82a      	bhi.n	8003dce <UART_SetConfig+0x172>
 8003d78:	2280      	movs	r2, #128	; 0x80
 8003d7a:	0112      	lsls	r2, r2, #4
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d011      	beq.n	8003da4 <UART_SetConfig+0x148>
 8003d80:	2280      	movs	r2, #128	; 0x80
 8003d82:	0112      	lsls	r2, r2, #4
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d822      	bhi.n	8003dce <UART_SetConfig+0x172>
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d004      	beq.n	8003d96 <UART_SetConfig+0x13a>
 8003d8c:	2280      	movs	r2, #128	; 0x80
 8003d8e:	00d2      	lsls	r2, r2, #3
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <UART_SetConfig+0x156>
 8003d94:	e01b      	b.n	8003dce <UART_SetConfig+0x172>
 8003d96:	231b      	movs	r3, #27
 8003d98:	2218      	movs	r2, #24
 8003d9a:	189b      	adds	r3, r3, r2
 8003d9c:	19db      	adds	r3, r3, r7
 8003d9e:	2200      	movs	r2, #0
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e021      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003da4:	231b      	movs	r3, #27
 8003da6:	2218      	movs	r2, #24
 8003da8:	189b      	adds	r3, r3, r2
 8003daa:	19db      	adds	r3, r3, r7
 8003dac:	2202      	movs	r2, #2
 8003dae:	701a      	strb	r2, [r3, #0]
 8003db0:	e01a      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003db2:	231b      	movs	r3, #27
 8003db4:	2218      	movs	r2, #24
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	19db      	adds	r3, r3, r7
 8003dba:	2204      	movs	r2, #4
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e013      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003dc0:	231b      	movs	r3, #27
 8003dc2:	2218      	movs	r2, #24
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	19db      	adds	r3, r3, r7
 8003dc8:	2208      	movs	r2, #8
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e00c      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003dce:	231b      	movs	r3, #27
 8003dd0:	2218      	movs	r2, #24
 8003dd2:	189b      	adds	r3, r3, r2
 8003dd4:	19db      	adds	r3, r3, r7
 8003dd6:	2210      	movs	r2, #16
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	e005      	b.n	8003de8 <UART_SetConfig+0x18c>
 8003ddc:	231b      	movs	r3, #27
 8003dde:	2218      	movs	r2, #24
 8003de0:	189b      	adds	r3, r3, r2
 8003de2:	19db      	adds	r3, r3, r7
 8003de4:	2210      	movs	r2, #16
 8003de6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a5e      	ldr	r2, [pc, #376]	; (8003f68 <UART_SetConfig+0x30c>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d000      	beq.n	8003df4 <UART_SetConfig+0x198>
 8003df2:	e084      	b.n	8003efe <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003df4:	231b      	movs	r3, #27
 8003df6:	2218      	movs	r2, #24
 8003df8:	189b      	adds	r3, r3, r2
 8003dfa:	19db      	adds	r3, r3, r7
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d01d      	beq.n	8003e3e <UART_SetConfig+0x1e2>
 8003e02:	dc20      	bgt.n	8003e46 <UART_SetConfig+0x1ea>
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d015      	beq.n	8003e34 <UART_SetConfig+0x1d8>
 8003e08:	dc1d      	bgt.n	8003e46 <UART_SetConfig+0x1ea>
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <UART_SetConfig+0x1b8>
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d005      	beq.n	8003e1e <UART_SetConfig+0x1c2>
 8003e12:	e018      	b.n	8003e46 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e14:	f7fe fbba 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 8003e18:	0003      	movs	r3, r0
 8003e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e1c:	e01c      	b.n	8003e58 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e1e:	4b55      	ldr	r3, [pc, #340]	; (8003f74 <UART_SetConfig+0x318>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2210      	movs	r2, #16
 8003e24:	4013      	ands	r3, r2
 8003e26:	d002      	beq.n	8003e2e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003e28:	4b53      	ldr	r3, [pc, #332]	; (8003f78 <UART_SetConfig+0x31c>)
 8003e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003e2c:	e014      	b.n	8003e58 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003e2e:	4b53      	ldr	r3, [pc, #332]	; (8003f7c <UART_SetConfig+0x320>)
 8003e30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e32:	e011      	b.n	8003e58 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e34:	f7fe fafa 	bl	800242c <HAL_RCC_GetSysClockFreq>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e3c:	e00c      	b.n	8003e58 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e44:	e008      	b.n	8003e58 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003e4a:	231a      	movs	r3, #26
 8003e4c:	2218      	movs	r2, #24
 8003e4e:	189b      	adds	r3, r3, r2
 8003e50:	19db      	adds	r3, r3, r7
 8003e52:	2201      	movs	r2, #1
 8003e54:	701a      	strb	r2, [r3, #0]
        break;
 8003e56:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d100      	bne.n	8003e60 <UART_SetConfig+0x204>
 8003e5e:	e12f      	b.n	80040c0 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	0013      	movs	r3, r2
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	189b      	adds	r3, r3, r2
 8003e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d305      	bcc.n	8003e7c <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d906      	bls.n	8003e8a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8003e7c:	231a      	movs	r3, #26
 8003e7e:	2218      	movs	r2, #24
 8003e80:	189b      	adds	r3, r3, r2
 8003e82:	19db      	adds	r3, r3, r7
 8003e84:	2201      	movs	r2, #1
 8003e86:	701a      	strb	r2, [r3, #0]
 8003e88:	e11a      	b.n	80040c0 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8c:	613b      	str	r3, [r7, #16]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	6939      	ldr	r1, [r7, #16]
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	000b      	movs	r3, r1
 8003e98:	0e1b      	lsrs	r3, r3, #24
 8003e9a:	0010      	movs	r0, r2
 8003e9c:	0205      	lsls	r5, r0, #8
 8003e9e:	431d      	orrs	r5, r3
 8003ea0:	000b      	movs	r3, r1
 8003ea2:	021c      	lsls	r4, r3, #8
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	085b      	lsrs	r3, r3, #1
 8003eaa:	60bb      	str	r3, [r7, #8]
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	68b8      	ldr	r0, [r7, #8]
 8003eb2:	68f9      	ldr	r1, [r7, #12]
 8003eb4:	1900      	adds	r0, r0, r4
 8003eb6:	4169      	adcs	r1, r5
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	603b      	str	r3, [r7, #0]
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	607b      	str	r3, [r7, #4]
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f7fc f9b3 	bl	8000230 <__aeabi_uldivmod>
 8003eca:	0002      	movs	r2, r0
 8003ecc:	000b      	movs	r3, r1
 8003ece:	0013      	movs	r3, r2
 8003ed0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ed2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ed4:	23c0      	movs	r3, #192	; 0xc0
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d309      	bcc.n	8003ef0 <UART_SetConfig+0x294>
 8003edc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ede:	2380      	movs	r3, #128	; 0x80
 8003ee0:	035b      	lsls	r3, r3, #13
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d204      	bcs.n	8003ef0 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eec:	60da      	str	r2, [r3, #12]
 8003eee:	e0e7      	b.n	80040c0 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8003ef0:	231a      	movs	r3, #26
 8003ef2:	2218      	movs	r2, #24
 8003ef4:	189b      	adds	r3, r3, r2
 8003ef6:	19db      	adds	r3, r3, r7
 8003ef8:	2201      	movs	r2, #1
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e0e0      	b.n	80040c0 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	69da      	ldr	r2, [r3, #28]
 8003f02:	2380      	movs	r3, #128	; 0x80
 8003f04:	021b      	lsls	r3, r3, #8
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d000      	beq.n	8003f0c <UART_SetConfig+0x2b0>
 8003f0a:	e082      	b.n	8004012 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003f0c:	231b      	movs	r3, #27
 8003f0e:	2218      	movs	r2, #24
 8003f10:	189b      	adds	r3, r3, r2
 8003f12:	19db      	adds	r3, r3, r7
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d834      	bhi.n	8003f84 <UART_SetConfig+0x328>
 8003f1a:	009a      	lsls	r2, r3, #2
 8003f1c:	4b18      	ldr	r3, [pc, #96]	; (8003f80 <UART_SetConfig+0x324>)
 8003f1e:	18d3      	adds	r3, r2, r3
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f24:	f7fe fb32 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f2c:	e033      	b.n	8003f96 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f2e:	f7fe fb43 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 8003f32:	0003      	movs	r3, r0
 8003f34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f36:	e02e      	b.n	8003f96 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f38:	4b0e      	ldr	r3, [pc, #56]	; (8003f74 <UART_SetConfig+0x318>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2210      	movs	r2, #16
 8003f3e:	4013      	ands	r3, r2
 8003f40:	d002      	beq.n	8003f48 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003f42:	4b0d      	ldr	r3, [pc, #52]	; (8003f78 <UART_SetConfig+0x31c>)
 8003f44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003f46:	e026      	b.n	8003f96 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8003f48:	4b0c      	ldr	r3, [pc, #48]	; (8003f7c <UART_SetConfig+0x320>)
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f4c:	e023      	b.n	8003f96 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f4e:	f7fe fa6d 	bl	800242c <HAL_RCC_GetSysClockFreq>
 8003f52:	0003      	movs	r3, r0
 8003f54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f56:	e01e      	b.n	8003f96 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f58:	2380      	movs	r3, #128	; 0x80
 8003f5a:	021b      	lsls	r3, r3, #8
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f5e:	e01a      	b.n	8003f96 <UART_SetConfig+0x33a>
 8003f60:	efff69f3 	.word	0xefff69f3
 8003f64:	ffffcfff 	.word	0xffffcfff
 8003f68:	40004800 	.word	0x40004800
 8003f6c:	fffff4ff 	.word	0xfffff4ff
 8003f70:	40004400 	.word	0x40004400
 8003f74:	40021000 	.word	0x40021000
 8003f78:	003d0900 	.word	0x003d0900
 8003f7c:	00f42400 	.word	0x00f42400
 8003f80:	0800468c 	.word	0x0800468c
      default:
        pclk = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003f88:	231a      	movs	r3, #26
 8003f8a:	2218      	movs	r2, #24
 8003f8c:	189b      	adds	r3, r3, r2
 8003f8e:	19db      	adds	r3, r3, r7
 8003f90:	2201      	movs	r2, #1
 8003f92:	701a      	strb	r2, [r3, #0]
        break;
 8003f94:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d100      	bne.n	8003f9e <UART_SetConfig+0x342>
 8003f9c:	e090      	b.n	80040c0 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa0:	005a      	lsls	r2, r3, #1
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	085b      	lsrs	r3, r3, #1
 8003fa8:	18d2      	adds	r2, r2, r3
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	0019      	movs	r1, r3
 8003fb0:	0010      	movs	r0, r2
 8003fb2:	f7fc f8b1 	bl	8000118 <__udivsi3>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbc:	2b0f      	cmp	r3, #15
 8003fbe:	d921      	bls.n	8004004 <UART_SetConfig+0x3a8>
 8003fc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	025b      	lsls	r3, r3, #9
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d21c      	bcs.n	8004004 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	200e      	movs	r0, #14
 8003fd0:	2418      	movs	r4, #24
 8003fd2:	1903      	adds	r3, r0, r4
 8003fd4:	19db      	adds	r3, r3, r7
 8003fd6:	210f      	movs	r1, #15
 8003fd8:	438a      	bics	r2, r1
 8003fda:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fde:	085b      	lsrs	r3, r3, #1
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2207      	movs	r2, #7
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	b299      	uxth	r1, r3
 8003fe8:	1903      	adds	r3, r0, r4
 8003fea:	19db      	adds	r3, r3, r7
 8003fec:	1902      	adds	r2, r0, r4
 8003fee:	19d2      	adds	r2, r2, r7
 8003ff0:	8812      	ldrh	r2, [r2, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	1902      	adds	r2, r0, r4
 8003ffc:	19d2      	adds	r2, r2, r7
 8003ffe:	8812      	ldrh	r2, [r2, #0]
 8004000:	60da      	str	r2, [r3, #12]
 8004002:	e05d      	b.n	80040c0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8004004:	231a      	movs	r3, #26
 8004006:	2218      	movs	r2, #24
 8004008:	189b      	adds	r3, r3, r2
 800400a:	19db      	adds	r3, r3, r7
 800400c:	2201      	movs	r2, #1
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e056      	b.n	80040c0 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004012:	231b      	movs	r3, #27
 8004014:	2218      	movs	r2, #24
 8004016:	189b      	adds	r3, r3, r2
 8004018:	19db      	adds	r3, r3, r7
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b08      	cmp	r3, #8
 800401e:	d822      	bhi.n	8004066 <UART_SetConfig+0x40a>
 8004020:	009a      	lsls	r2, r3, #2
 8004022:	4b2f      	ldr	r3, [pc, #188]	; (80040e0 <UART_SetConfig+0x484>)
 8004024:	18d3      	adds	r3, r2, r3
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800402a:	f7fe faaf 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 800402e:	0003      	movs	r3, r0
 8004030:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004032:	e021      	b.n	8004078 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004034:	f7fe fac0 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 8004038:	0003      	movs	r3, r0
 800403a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800403c:	e01c      	b.n	8004078 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800403e:	4b29      	ldr	r3, [pc, #164]	; (80040e4 <UART_SetConfig+0x488>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2210      	movs	r2, #16
 8004044:	4013      	ands	r3, r2
 8004046:	d002      	beq.n	800404e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004048:	4b27      	ldr	r3, [pc, #156]	; (80040e8 <UART_SetConfig+0x48c>)
 800404a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800404c:	e014      	b.n	8004078 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800404e:	4b27      	ldr	r3, [pc, #156]	; (80040ec <UART_SetConfig+0x490>)
 8004050:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004052:	e011      	b.n	8004078 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004054:	f7fe f9ea 	bl	800242c <HAL_RCC_GetSysClockFreq>
 8004058:	0003      	movs	r3, r0
 800405a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800405c:	e00c      	b.n	8004078 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800405e:	2380      	movs	r3, #128	; 0x80
 8004060:	021b      	lsls	r3, r3, #8
 8004062:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004064:	e008      	b.n	8004078 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8004066:	2300      	movs	r3, #0
 8004068:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800406a:	231a      	movs	r3, #26
 800406c:	2218      	movs	r2, #24
 800406e:	189b      	adds	r3, r3, r2
 8004070:	19db      	adds	r3, r3, r7
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
        break;
 8004076:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407a:	2b00      	cmp	r3, #0
 800407c:	d020      	beq.n	80040c0 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	085a      	lsrs	r2, r3, #1
 8004084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004086:	18d2      	adds	r2, r2, r3
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	0019      	movs	r1, r3
 800408e:	0010      	movs	r0, r2
 8004090:	f7fc f842 	bl	8000118 <__udivsi3>
 8004094:	0003      	movs	r3, r0
 8004096:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409a:	2b0f      	cmp	r3, #15
 800409c:	d90a      	bls.n	80040b4 <UART_SetConfig+0x458>
 800409e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	025b      	lsls	r3, r3, #9
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d205      	bcs.n	80040b4 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	60da      	str	r2, [r3, #12]
 80040b2:	e005      	b.n	80040c0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80040b4:	231a      	movs	r3, #26
 80040b6:	2218      	movs	r2, #24
 80040b8:	189b      	adds	r3, r3, r2
 80040ba:	19db      	adds	r3, r3, r7
 80040bc:	2201      	movs	r2, #1
 80040be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	2200      	movs	r2, #0
 80040c4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	2200      	movs	r2, #0
 80040ca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80040cc:	231a      	movs	r3, #26
 80040ce:	2218      	movs	r2, #24
 80040d0:	189b      	adds	r3, r3, r2
 80040d2:	19db      	adds	r3, r3, r7
 80040d4:	781b      	ldrb	r3, [r3, #0]
}
 80040d6:	0018      	movs	r0, r3
 80040d8:	46bd      	mov	sp, r7
 80040da:	b00e      	add	sp, #56	; 0x38
 80040dc:	bdb0      	pop	{r4, r5, r7, pc}
 80040de:	46c0      	nop			; (mov r8, r8)
 80040e0:	080046b0 	.word	0x080046b0
 80040e4:	40021000 	.word	0x40021000
 80040e8:	003d0900 	.word	0x003d0900
 80040ec:	00f42400 	.word	0x00f42400

080040f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	2201      	movs	r2, #1
 80040fe:	4013      	ands	r3, r2
 8004100:	d00b      	beq.n	800411a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	4a4a      	ldr	r2, [pc, #296]	; (8004234 <UART_AdvFeatureConfig+0x144>)
 800410a:	4013      	ands	r3, r2
 800410c:	0019      	movs	r1, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411e:	2202      	movs	r2, #2
 8004120:	4013      	ands	r3, r2
 8004122:	d00b      	beq.n	800413c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4a43      	ldr	r2, [pc, #268]	; (8004238 <UART_AdvFeatureConfig+0x148>)
 800412c:	4013      	ands	r3, r2
 800412e:	0019      	movs	r1, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	2204      	movs	r2, #4
 8004142:	4013      	ands	r3, r2
 8004144:	d00b      	beq.n	800415e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	4a3b      	ldr	r2, [pc, #236]	; (800423c <UART_AdvFeatureConfig+0x14c>)
 800414e:	4013      	ands	r3, r2
 8004150:	0019      	movs	r1, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	2208      	movs	r2, #8
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	4a34      	ldr	r2, [pc, #208]	; (8004240 <UART_AdvFeatureConfig+0x150>)
 8004170:	4013      	ands	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	2210      	movs	r2, #16
 8004186:	4013      	ands	r3, r2
 8004188:	d00b      	beq.n	80041a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	4a2c      	ldr	r2, [pc, #176]	; (8004244 <UART_AdvFeatureConfig+0x154>)
 8004192:	4013      	ands	r3, r2
 8004194:	0019      	movs	r1, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	2220      	movs	r2, #32
 80041a8:	4013      	ands	r3, r2
 80041aa:	d00b      	beq.n	80041c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	4a25      	ldr	r2, [pc, #148]	; (8004248 <UART_AdvFeatureConfig+0x158>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	0019      	movs	r1, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	2240      	movs	r2, #64	; 0x40
 80041ca:	4013      	ands	r3, r2
 80041cc:	d01d      	beq.n	800420a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	4a1d      	ldr	r2, [pc, #116]	; (800424c <UART_AdvFeatureConfig+0x15c>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041ea:	2380      	movs	r3, #128	; 0x80
 80041ec:	035b      	lsls	r3, r3, #13
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d10b      	bne.n	800420a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	4a15      	ldr	r2, [pc, #84]	; (8004250 <UART_AdvFeatureConfig+0x160>)
 80041fa:	4013      	ands	r3, r2
 80041fc:	0019      	movs	r1, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	2280      	movs	r2, #128	; 0x80
 8004210:	4013      	ands	r3, r2
 8004212:	d00b      	beq.n	800422c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	4a0e      	ldr	r2, [pc, #56]	; (8004254 <UART_AdvFeatureConfig+0x164>)
 800421c:	4013      	ands	r3, r2
 800421e:	0019      	movs	r1, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	605a      	str	r2, [r3, #4]
  }
}
 800422c:	46c0      	nop			; (mov r8, r8)
 800422e:	46bd      	mov	sp, r7
 8004230:	b002      	add	sp, #8
 8004232:	bd80      	pop	{r7, pc}
 8004234:	fffdffff 	.word	0xfffdffff
 8004238:	fffeffff 	.word	0xfffeffff
 800423c:	fffbffff 	.word	0xfffbffff
 8004240:	ffff7fff 	.word	0xffff7fff
 8004244:	ffffefff 	.word	0xffffefff
 8004248:	ffffdfff 	.word	0xffffdfff
 800424c:	ffefffff 	.word	0xffefffff
 8004250:	ff9fffff 	.word	0xff9fffff
 8004254:	fff7ffff 	.word	0xfff7ffff

08004258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b092      	sub	sp, #72	; 0x48
 800425c:	af02      	add	r7, sp, #8
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2284      	movs	r2, #132	; 0x84
 8004264:	2100      	movs	r1, #0
 8004266:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004268:	f7fc ffd6 	bl	8001218 <HAL_GetTick>
 800426c:	0003      	movs	r3, r0
 800426e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2208      	movs	r2, #8
 8004278:	4013      	ands	r3, r2
 800427a:	2b08      	cmp	r3, #8
 800427c:	d12c      	bne.n	80042d8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800427e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004280:	2280      	movs	r2, #128	; 0x80
 8004282:	0391      	lsls	r1, r2, #14
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	4a46      	ldr	r2, [pc, #280]	; (80043a0 <UART_CheckIdleState+0x148>)
 8004288:	9200      	str	r2, [sp, #0]
 800428a:	2200      	movs	r2, #0
 800428c:	f000 f88c 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 8004290:	1e03      	subs	r3, r0, #0
 8004292:	d021      	beq.n	80042d8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004294:	f3ef 8310 	mrs	r3, PRIMASK
 8004298:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800429c:	63bb      	str	r3, [r7, #56]	; 0x38
 800429e:	2301      	movs	r3, #1
 80042a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a4:	f383 8810 	msr	PRIMASK, r3
}
 80042a8:	46c0      	nop			; (mov r8, r8)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2180      	movs	r1, #128	; 0x80
 80042b6:	438a      	bics	r2, r1
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c0:	f383 8810 	msr	PRIMASK, r3
}
 80042c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2220      	movs	r2, #32
 80042ca:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2278      	movs	r2, #120	; 0x78
 80042d0:	2100      	movs	r1, #0
 80042d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e05f      	b.n	8004398 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2204      	movs	r2, #4
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b04      	cmp	r3, #4
 80042e4:	d146      	bne.n	8004374 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042e8:	2280      	movs	r2, #128	; 0x80
 80042ea:	03d1      	lsls	r1, r2, #15
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	4a2c      	ldr	r2, [pc, #176]	; (80043a0 <UART_CheckIdleState+0x148>)
 80042f0:	9200      	str	r2, [sp, #0]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f000 f858 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 80042f8:	1e03      	subs	r3, r0, #0
 80042fa:	d03b      	beq.n	8004374 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004300:	60fb      	str	r3, [r7, #12]
  return(result);
 8004302:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004304:	637b      	str	r3, [r7, #52]	; 0x34
 8004306:	2301      	movs	r3, #1
 8004308:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f383 8810 	msr	PRIMASK, r3
}
 8004310:	46c0      	nop			; (mov r8, r8)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4921      	ldr	r1, [pc, #132]	; (80043a4 <UART_CheckIdleState+0x14c>)
 800431e:	400a      	ands	r2, r1
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004324:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f383 8810 	msr	PRIMASK, r3
}
 800432c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800432e:	f3ef 8310 	mrs	r3, PRIMASK
 8004332:	61bb      	str	r3, [r7, #24]
  return(result);
 8004334:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004336:	633b      	str	r3, [r7, #48]	; 0x30
 8004338:	2301      	movs	r3, #1
 800433a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f383 8810 	msr	PRIMASK, r3
}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2101      	movs	r1, #1
 8004350:	438a      	bics	r2, r1
 8004352:	609a      	str	r2, [r3, #8]
 8004354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004356:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	f383 8810 	msr	PRIMASK, r3
}
 800435e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2280      	movs	r2, #128	; 0x80
 8004364:	2120      	movs	r1, #32
 8004366:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2278      	movs	r2, #120	; 0x78
 800436c:	2100      	movs	r1, #0
 800436e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e011      	b.n	8004398 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2220      	movs	r2, #32
 8004378:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2280      	movs	r2, #128	; 0x80
 800437e:	2120      	movs	r1, #32
 8004380:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2278      	movs	r2, #120	; 0x78
 8004392:	2100      	movs	r1, #0
 8004394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	0018      	movs	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	b010      	add	sp, #64	; 0x40
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	01ffffff 	.word	0x01ffffff
 80043a4:	fffffedf 	.word	0xfffffedf

080043a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	603b      	str	r3, [r7, #0]
 80043b4:	1dfb      	adds	r3, r7, #7
 80043b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b8:	e04b      	b.n	8004452 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	3301      	adds	r3, #1
 80043be:	d048      	beq.n	8004452 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c0:	f7fc ff2a 	bl	8001218 <HAL_GetTick>
 80043c4:	0002      	movs	r2, r0
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d302      	bcc.n	80043d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e04b      	b.n	8004472 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2204      	movs	r2, #4
 80043e2:	4013      	ands	r3, r2
 80043e4:	d035      	beq.n	8004452 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69db      	ldr	r3, [r3, #28]
 80043ec:	2208      	movs	r2, #8
 80043ee:	4013      	ands	r3, r2
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d111      	bne.n	8004418 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2208      	movs	r2, #8
 80043fa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	0018      	movs	r0, r3
 8004400:	f000 f83c 	bl	800447c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2284      	movs	r2, #132	; 0x84
 8004408:	2108      	movs	r1, #8
 800440a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2278      	movs	r2, #120	; 0x78
 8004410:	2100      	movs	r1, #0
 8004412:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e02c      	b.n	8004472 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	69da      	ldr	r2, [r3, #28]
 800441e:	2380      	movs	r3, #128	; 0x80
 8004420:	011b      	lsls	r3, r3, #4
 8004422:	401a      	ands	r2, r3
 8004424:	2380      	movs	r3, #128	; 0x80
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	429a      	cmp	r2, r3
 800442a:	d112      	bne.n	8004452 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2280      	movs	r2, #128	; 0x80
 8004432:	0112      	lsls	r2, r2, #4
 8004434:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	0018      	movs	r0, r3
 800443a:	f000 f81f 	bl	800447c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2284      	movs	r2, #132	; 0x84
 8004442:	2120      	movs	r1, #32
 8004444:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2278      	movs	r2, #120	; 0x78
 800444a:	2100      	movs	r1, #0
 800444c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e00f      	b.n	8004472 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	4013      	ands	r3, r2
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	425a      	negs	r2, r3
 8004462:	4153      	adcs	r3, r2
 8004464:	b2db      	uxtb	r3, r3
 8004466:	001a      	movs	r2, r3
 8004468:	1dfb      	adds	r3, r7, #7
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d0a4      	beq.n	80043ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	0018      	movs	r0, r3
 8004474:	46bd      	mov	sp, r7
 8004476:	b004      	add	sp, #16
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b08e      	sub	sp, #56	; 0x38
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004484:	f3ef 8310 	mrs	r3, PRIMASK
 8004488:	617b      	str	r3, [r7, #20]
  return(result);
 800448a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800448c:	637b      	str	r3, [r7, #52]	; 0x34
 800448e:	2301      	movs	r3, #1
 8004490:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	f383 8810 	msr	PRIMASK, r3
}
 8004498:	46c0      	nop			; (mov r8, r8)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4926      	ldr	r1, [pc, #152]	; (8004540 <UART_EndRxTransfer+0xc4>)
 80044a6:	400a      	ands	r2, r1
 80044a8:	601a      	str	r2, [r3, #0]
 80044aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	f383 8810 	msr	PRIMASK, r3
}
 80044b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044b6:	f3ef 8310 	mrs	r3, PRIMASK
 80044ba:	623b      	str	r3, [r7, #32]
  return(result);
 80044bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044be:	633b      	str	r3, [r7, #48]	; 0x30
 80044c0:	2301      	movs	r3, #1
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	f383 8810 	msr	PRIMASK, r3
}
 80044ca:	46c0      	nop			; (mov r8, r8)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689a      	ldr	r2, [r3, #8]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2101      	movs	r1, #1
 80044d8:	438a      	bics	r2, r1
 80044da:	609a      	str	r2, [r3, #8]
 80044dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044de:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	f383 8810 	msr	PRIMASK, r3
}
 80044e6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d118      	bne.n	8004522 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044f0:	f3ef 8310 	mrs	r3, PRIMASK
 80044f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80044f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044fa:	2301      	movs	r3, #1
 80044fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f383 8810 	msr	PRIMASK, r3
}
 8004504:	46c0      	nop			; (mov r8, r8)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2110      	movs	r1, #16
 8004512:	438a      	bics	r2, r1
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004518:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f383 8810 	msr	PRIMASK, r3
}
 8004520:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2280      	movs	r2, #128	; 0x80
 8004526:	2120      	movs	r1, #32
 8004528:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004536:	46c0      	nop			; (mov r8, r8)
 8004538:	46bd      	mov	sp, r7
 800453a:	b00e      	add	sp, #56	; 0x38
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	fffffedf 	.word	0xfffffedf

08004544 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004550:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	225a      	movs	r2, #90	; 0x5a
 8004556:	2100      	movs	r1, #0
 8004558:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2252      	movs	r2, #82	; 0x52
 800455e:	2100      	movs	r1, #0
 8004560:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	0018      	movs	r0, r3
 8004566:	f7ff fb65 	bl	8003c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	46bd      	mov	sp, r7
 800456e:	b004      	add	sp, #16
 8004570:	bd80      	pop	{r7, pc}

08004572 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b086      	sub	sp, #24
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457a:	f3ef 8310 	mrs	r3, PRIMASK
 800457e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004580:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	2301      	movs	r3, #1
 8004586:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f383 8810 	msr	PRIMASK, r3
}
 800458e:	46c0      	nop			; (mov r8, r8)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2140      	movs	r1, #64	; 0x40
 800459c:	438a      	bics	r2, r1
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	f383 8810 	msr	PRIMASK, r3
}
 80045aa:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2220      	movs	r2, #32
 80045b0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7ff fb32 	bl	8003c24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045c0:	46c0      	nop			; (mov r8, r8)
 80045c2:	46bd      	mov	sp, r7
 80045c4:	b006      	add	sp, #24
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80045d0:	46c0      	nop			; (mov r8, r8)
 80045d2:	46bd      	mov	sp, r7
 80045d4:	b002      	add	sp, #8
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <memset>:
 80045d8:	0003      	movs	r3, r0
 80045da:	1882      	adds	r2, r0, r2
 80045dc:	4293      	cmp	r3, r2
 80045de:	d100      	bne.n	80045e2 <memset+0xa>
 80045e0:	4770      	bx	lr
 80045e2:	7019      	strb	r1, [r3, #0]
 80045e4:	3301      	adds	r3, #1
 80045e6:	e7f9      	b.n	80045dc <memset+0x4>

080045e8 <__libc_init_array>:
 80045e8:	b570      	push	{r4, r5, r6, lr}
 80045ea:	2600      	movs	r6, #0
 80045ec:	4c0c      	ldr	r4, [pc, #48]	; (8004620 <__libc_init_array+0x38>)
 80045ee:	4d0d      	ldr	r5, [pc, #52]	; (8004624 <__libc_init_array+0x3c>)
 80045f0:	1b64      	subs	r4, r4, r5
 80045f2:	10a4      	asrs	r4, r4, #2
 80045f4:	42a6      	cmp	r6, r4
 80045f6:	d109      	bne.n	800460c <__libc_init_array+0x24>
 80045f8:	2600      	movs	r6, #0
 80045fa:	f000 f819 	bl	8004630 <_init>
 80045fe:	4c0a      	ldr	r4, [pc, #40]	; (8004628 <__libc_init_array+0x40>)
 8004600:	4d0a      	ldr	r5, [pc, #40]	; (800462c <__libc_init_array+0x44>)
 8004602:	1b64      	subs	r4, r4, r5
 8004604:	10a4      	asrs	r4, r4, #2
 8004606:	42a6      	cmp	r6, r4
 8004608:	d105      	bne.n	8004616 <__libc_init_array+0x2e>
 800460a:	bd70      	pop	{r4, r5, r6, pc}
 800460c:	00b3      	lsls	r3, r6, #2
 800460e:	58eb      	ldr	r3, [r5, r3]
 8004610:	4798      	blx	r3
 8004612:	3601      	adds	r6, #1
 8004614:	e7ee      	b.n	80045f4 <__libc_init_array+0xc>
 8004616:	00b3      	lsls	r3, r6, #2
 8004618:	58eb      	ldr	r3, [r5, r3]
 800461a:	4798      	blx	r3
 800461c:	3601      	adds	r6, #1
 800461e:	e7f2      	b.n	8004606 <__libc_init_array+0x1e>
 8004620:	080046dc 	.word	0x080046dc
 8004624:	080046dc 	.word	0x080046dc
 8004628:	080046e0 	.word	0x080046e0
 800462c:	080046dc 	.word	0x080046dc

08004630 <_init>:
 8004630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004636:	bc08      	pop	{r3}
 8004638:	469e      	mov	lr, r3
 800463a:	4770      	bx	lr

0800463c <_fini>:
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004642:	bc08      	pop	{r3}
 8004644:	469e      	mov	lr, r3
 8004646:	4770      	bx	lr
