Verilator Tree Dump (format 0x3900) from <e19956> to <e20678>
     NETLIST 0x56456bef6f80 <e1> {a0}
    1: MODULE 0x56456c135040 <e19130> {c4}  TOP  L1 [P]
    1:2: CELL 0x56456c02cbc0 <e19133> {c4}  mips_cpu -> MODULE 0x56456bf096e0 <e19132> {c4}  mips_cpu  L2
    1:2:1: PIN 0x56456c1354d0 <e19137> {c5}  clk -> VAR 0x56456bf1ad60 <e15609> {c5} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c1353b0 <e19138> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x56456c135870 <e19144> {c6}  reset -> VAR 0x56456bf1c0a0 <e16829> {c6} @dt=0x56456bf0a940@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56456c135750 <e19143> {c6} @dt=0x56456bf0a940@(G/w1)  reset [RV] <- VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x56456c135c10 <e19150> {c7}  active -> VAR 0x56456bf1e1e0 <e16830> {c7} @dt=0x56456bf0a940@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x56456c135af0 <e19149> {c7} @dt=0x56456bf0a940@(G/w1)  active [LV] => VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c135fb0 <e19156> {c8}  register_v0 -> VAR 0x56456bf2b440 <e15618> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x56456c135e90 <e19155> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [LV] => VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c136350 <e19162> {c11}  clk_enable -> VAR 0x56456bf2b860 <e16831> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x56456c136230 <e19161> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x56456c1366f0 <e19168> {c14}  instr_address -> VAR 0x56456bf2c6e0 <e16832> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x56456c1365d0 <e19167> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c136a90 <e19174> {c15}  instr_readdata -> VAR 0x56456bf2d580 <e16833> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x56456c136970 <e19173> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x56456c136e30 <e19180> {c18}  data_address -> VAR 0x56456bf2e580 <e16834> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x56456c136d10 <e19179> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c1371d0 <e19186> {c19}  data_write -> VAR 0x56456bf2e9c0 <e16835> {c19} @dt=0x56456bf0a940@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c1370b0 <e19185> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c137570 <e19192> {c20}  data_read -> VAR 0x56456bf2ede0 <e16836> {c20} @dt=0x56456bf0a940@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x56456c137450 <e19191> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [LV] => VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c137910 <e19198> {c21}  data_writedata -> VAR 0x56456bf2fdc0 <e16837> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x56456c1377f0 <e19197> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x56456c137cb0 <e19204> {c22}  data_readdata -> VAR 0x56456bf30e40 <e16838> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x56456c137b90 <e19203> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x56456bf096e0 <e19132> {c4}  mips_cpu  L2
    1:2: VAR 0x56456bf1ad60 <e15609> {c5} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456bf1c0a0 <e16829> {c6} @dt=0x56456bf0a940@(G/w1)  reset INPUT PORT
    1:2: VAR 0x56456bf1e1e0 <e16830> {c7} @dt=0x56456bf0a940@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x56456bf2b440 <e15618> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x56456bf2b860 <e16831> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x56456bf2c6e0 <e16832> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x56456bf2d580 <e16833> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x56456bf2e580 <e16834> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x56456bf2e9c0 <e16835> {c19} @dt=0x56456bf0a940@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x56456bf2ede0 <e16836> {c20} @dt=0x56456bf0a940@(G/w1)  data_read OUTPUT PORT
    1:2:3: CONST 0x56456c13acc0 <e19798> {c137} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2: VAR 0x56456bf2fdc0 <e16837> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x56456bf30e40 <e16838> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2: VAR 0x56456bf316e0 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  HI_LO_output VAR
    1:2: VAR 0x56456bf32840 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x56456bf339c0 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x56456bf34b20 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x56456bf35c60 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x56456bf360c0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode VAR
    1:2: VAR 0x56456bf36500 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  register_write_decode VAR
    1:2: VAR 0x56456bf36920 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x56456bf36d60 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x56456bf371c0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode VAR
    1:2: VAR 0x56456bf375e0 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  register_destination_decode VAR
    1:2: VAR 0x56456bf379e0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  branch_decode VAR
    1:2: VAR 0x56456bf37de0 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x56456bf381e0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  equal_decode VAR
    1:2: VAR 0x56456bf39300 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x56456bf3a4a0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2: VAR 0x56456bf3c740 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x56456bf3d860 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  read_address_1 VAR
    1:2: VAR 0x56456bf3df60 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x56456bf3ed40 <e15787> {c55} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c124590 <e16869> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e3c20 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c124820 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c127d80 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0e3d40 <e15786> {c55} @dt=0x56456bf3d380@(G/w5)  read_address_1 [LV] => VAR 0x56456bf3d860 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x56456bf3fa40 <e16883> {c56} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c124da0 <e16881> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e3e60 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c125030 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c127fd0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0e3f80 <e16882> {c56} @dt=0x56456bf3d380@(G/w5)  Rs_decode [LV] => VAR 0x56456bf3df60 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  Rs_decode VAR
    1:2: VAR 0x56456bf40a80 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  read_address_2 VAR
    1:2: VAR 0x56456bf41180 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x56456bf41f60 <e16899> {c58} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1255b0 <e16897> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e40a0 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c125840 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c128220 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0e41c0 <e16898> {c58} @dt=0x56456bf3d380@(G/w5)  read_address_2 [LV] => VAR 0x56456bf40a80 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x56456bf42c60 <e16913> {c59} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c125dc0 <e16911> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e42e0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c126050 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c128470 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0e4400 <e16912> {c59} @dt=0x56456bf3d380@(G/w5)  Rt_decode [LV] => VAR 0x56456bf41180 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  Rt_decode VAR
    1:2: VAR 0x56456bf43ca0 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x56456bf44a80 <e16928> {c61} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1265d0 <e16926> {c61} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e4520 <e16915> {c61} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c126860 <e16040> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:1:3: CONST 0x56456c1286c0 <e16925> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0e4640 <e16927> {c61} @dt=0x56456bf3d380@(G/w5)  Rd_decode [LV] => VAR 0x56456bf43ca0 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  Rd_decode VAR
    1:2: VAR 0x56456bf45ac0 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x56456bf468a0 <e16054> {c63} @dt=0x56456bf455e0@(G/w16)
    1:2:1: SEL 0x56456c126de0 <e16940> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e4760 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c127070 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56456c128910 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2: VARREF 0x56456c0e4880 <e16053> {c63} @dt=0x56456bf455e0@(G/w16)  immediate [LV] => VAR 0x56456bf45ac0 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  immediate VAR
    1:2: VAR 0x56456bf47760 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x56456bf486e0 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x56456bf49800 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x56456bf4a920 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x56456bf4bb00 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x56456bf4cc50 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x56456bf4d1a0 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  register_destination_execute VAR
    1:2: VAR 0x56456bf4d660 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x56456bf4dad0 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x56456bf4ec40 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  write_register_execute VAR
    1:2: VAR 0x56456bf4f110 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute VAR
    1:2: VAR 0x56456bf50280 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x56456bf507a0 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x56456bf50c10 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  register_write_execute VAR
    1:2: VAR 0x56456bf51df0 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute VAR
    1:2: VAR 0x56456bf52fd0 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute VAR
    1:2: VAR 0x56456bf54140 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  source_A_ALU_execute VAR
    1:2: VAR 0x56456bf552f0 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_execute VAR
    1:2: VAR 0x56456bf564a0 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  write_data_execute VAR
    1:2: VAR 0x56456bf57650 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x56456bf58800 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x56456bf599b0 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x56456bf5ab10 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  Rs_execute VAR
    1:2: VAR 0x56456bf5bc60 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  Rt_execute VAR
    1:2: VAR 0x56456bf5cdb0 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  Rd_execute VAR
    1:2: VAR 0x56456bf5df50 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x56456bf5e460 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  register_write_memory VAR
    1:2: VAR 0x56456bf5f5d0 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  write_register_memory VAR
    1:2: VAR 0x56456bf5faf0 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x56456bf5ff60 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x56456bf60440 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x56456bf62780 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x56456bf63930 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x56456bf64ae0 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  read_data_memory VAR
    1:2: VAR 0x56456bf65c90 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  write_data_memory VAR
    1:2: VAR 0x56456bf661f0 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x56456bf666b0 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x56456bf66b70 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x56456bf67d70 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x56456bf68ee0 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  result_writeback VAR
    1:2: VAR 0x56456bf6a090 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x56456bf6b240 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x56456bf6c3f0 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x56456bf6d5a0 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x56456bf6da40 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  stall_fetch VAR
    1:2: VAR 0x56456bf6de70 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  stall_decode VAR
    1:2: VAR 0x56456bf6e310 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x56456bf6e7a0 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x56456bf6ec30 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x56456bf6fda0 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  forward_A_execute VAR
    1:2: VAR 0x56456bf70f50 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  forward_B_execute VAR
    1:2: ASSIGNW 0x56456bf714e0 <e16994> {c133} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c0e49a0 <e16992> {c133} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456bf30e40 <e16838> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x56456c0e4ac0 <e16993> {c133} @dt=0x56456bf2afc0@(G/w32)  read_data_memory [LV] => VAR 0x56456bf64ae0 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x56456bf71970 <e16997> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c0e4be0 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x56456c0e4d00 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456bf2e580 <e16834> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x56456bf71dd0 <e17000> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c0e4e20 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  write_data_memory [RV] <- VAR 0x56456bf65c90 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x56456c0e4f40 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456bf2fdc0 <e16837> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x56456bf72230 <e17003> {c136} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c0e5060 <e17001> {c136} @dt=0x56456bf0a940@(G/w1)  memory_write_memory [RV] <- VAR 0x56456bf5ff60 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x56456c0e5180 <e17002> {c136} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VAR 0x56456bf2e9c0 <e16835> {c19} @dt=0x56456bf0a940@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x56456bf72d60 <e17009> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c0e53c0 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch [RV] <- VAR 0x56456bf339c0 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x56456c0e54e0 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456bf2c6e0 <e16832> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x56456bf73190 <e17012> {c141} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c0e5600 <e17010> {c141} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456bf2d580 <e16833> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x56456c0e5720 <e17011> {c141} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch [LV] => VAR 0x56456bf35c60 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x56456bf1cad0 <e1860> {c143}  register_file -> MODULE 0x56456c051480 <e8703> {n2}  Register_File  L3
    1:2:1: PIN 0x56456bf03ec0 <e1804> {c144}  clk -> VAR 0x56456c0519b0 <e18198> {n3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5840 <e17013> {c144} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf73b60 <e1814> {c144}  pipelined -> VAR 0x56456c051ed0 <e18199> {n4} @dt=0x56456bf0a940@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x56456c1277b0 <e17014> {c144} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:1: PIN 0x56456bf73f20 <e1818> {c145}  HI_LO_output -> VAR 0x56456c0523f0 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5960 <e17015> {c145} @dt=0x56456bf0a940@(G/w1)  HI_LO_output [RV] <- VAR 0x56456bf316e0 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  HI_LO_output VAR
    1:2:1: PIN 0x56456bf743a0 <e1822> {c146}  write_enable -> VAR 0x56456c052910 <e18201> {n6} @dt=0x56456bf0a940@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5a80 <e17016> {c146} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [RV] <- VAR 0x56456bf661f0 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bf747f0 <e1826> {c147}  hi_lo_register_write_enable -> VAR 0x56456c052cd0 <e18202> {n6} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5ba0 <e17017> {c147} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback [RV] <- VAR 0x56456bf666b0 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x56456bf74b80 <e1830> {c148}  read_address_1 -> VAR 0x56456c053e70 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5cc0 <e16476> {c148} @dt=0x56456bf3d380@(G/w5)  read_address_1 [RV] <- VAR 0x56456bf3d860 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x56456bf74f40 <e1834> {c149}  read_address_2 -> VAR 0x56456c054650 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5de0 <e17018> {c149} @dt=0x56456bf3d380@(G/w5)  read_address_2 [RV] <- VAR 0x56456bf40a80 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x56456bf753c0 <e1838> {c150}  write_address -> VAR 0x56456c054e30 <e18205> {n7} @dt=0x56456bf3d380@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5f00 <e17019> {c150} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [RV] <- VAR 0x56456bf67d70 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bf75790 <e1842> {c151}  write_data -> VAR 0x56456c056070 <e18206> {n8} @dt=0x56456bf2afc0@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6020 <e17020> {c151} @dt=0x56456bf2afc0@(G/w32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x56456bf75b90 <e1846> {c152}  HI_write_data -> VAR 0x56456c056850 <e18207> {n8} @dt=0x56456bf2afc0@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6140 <e17021> {c152} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x56456bf6a090 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf75f90 <e1850> {c153}  LO_write_data -> VAR 0x56456c057030 <e18208> {n8} @dt=0x56456bf2afc0@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6260 <e17022> {c153} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x56456bf6b240 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bf763e0 <e1854> {c154}  read_data_1 -> VAR 0x56456c0582a0 <e18209> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6380 <e17023> {c154} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode [LV] => VAR 0x56456bf486e0 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf76800 <e1858> {c155}  read_data_2 -> VAR 0x56456c058ab0 <e18210> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e64a0 <e17024> {c155} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode [LV] => VAR 0x56456bf49800 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode VAR
    1:2: CELL 0x56456bf1c730 <e1877> {c158}  pc -> MODULE 0x56456c04a080 <e8702> {m1}  Program_Counter  L3
    1:2:1: PIN 0x56456bf76d00 <e1862> {c159}  clk -> VAR 0x56456c04a4f0 <e18188> {m2} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e65c0 <e17025> {c159} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf77130 <e1867> {c160}  address_input -> VAR 0x56456c04b690 <e18189> {m3} @dt=0x56456bf2afc0@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e66e0 <e17026> {c160} @dt=0x56456bf2afc0@(G/w32)  program_counter_prime [RV] <- VAR 0x56456bf32840 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x56456bf774c0 <e1871> {c161}  enable -> VAR 0x56456c04bbb0 <e18190> {m4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6800 <e17027> {c161} @dt=0x56456bf0a940@(G/w1)  stall_fetch [RV] <- VAR 0x56456bf6da40 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x56456bf778f0 <e1875> {c162}  address_output -> VAR 0x56456c04ce30 <e18191> {m5} @dt=0x56456bf2afc0@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6920 <e17028> {c162} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch [LV] => VAR 0x56456bf339c0 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch VAR
    1:2: CELL 0x56456bf79bc0 <e1933> {c165}  plus_four_adder -> MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2:1: PIN 0x56456bf77e90 <e1879> {c166}  a -> VAR 0x56456bfab2c0 <e17199> {d3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6a40 <e17029> {c166} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch [RV] <- VAR 0x56456bf339c0 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x56456bf795c0 <e1927> {c167}  b -> VAR 0x56456bfabaa0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x56456c134b50 <e19125> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:1: PIN 0x56456bf79a80 <e1931> {c168}  z -> VAR 0x56456bfacce0 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6b60 <e17043> {c168} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x56456bf34b20 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x56456bf7b8c0 <e1960> {c171}  program_counter_multiplexer -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf7a890 <e1942> {c172}  control -> VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6c80 <e17044> {c172} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode [RV] <- VAR 0x56456bf360c0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x56456bf7acd0 <e1947> {c173}  input_0 -> VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6da0 <e17045> {c173} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456bf34b20 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56456bf7b120 <e1951> {c174}  input_1 -> VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6ec0 <e17046> {c174} @dt=0x56456bf2afc0@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x56456bf3a4a0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x56456bf7b4f0 <e1955> {c175}  resolved -> VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6fe0 <e17047> {c175} @dt=0x56456bf2afc0@(G/w32)  program_counter_prime [LV] => VAR 0x56456bf32840 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x56456bf7d980 <e1989> {c178}  fetch_decode_register -> MODULE 0x56456c0a8080 <e8707> {r1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x56456bf7bf00 <e1962> {c179}  clk -> VAR 0x56456c0a84f0 <e18585> {r3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7100 <e17048> {c179} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf7c2c0 <e1967> {c180}  enable -> VAR 0x56456c0a8a10 <e18586> {r4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7220 <e17049> {c180} @dt=0x56456bf0a940@(G/w1)  stall_decode [RV] <- VAR 0x56456bf6de70 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x56456bf7c740 <e1971> {c181}  clear -> VAR 0x56456c0a8f30 <e18587> {r5} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7340 <e17050> {c181} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode [RV] <- VAR 0x56456bf360c0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x56456bf7cb10 <e1975> {c182}  instruction_fetch -> VAR 0x56456c0aa190 <e18588> {r7} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7460 <e17051> {c182} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch [RV] <- VAR 0x56456bf35c60 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x56456bf7cf80 <e1979> {c183}  program_counter_plus_four_fetch -> VAR 0x56456c0ab420 <e18589> {r8} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7580 <e17052> {c183} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456bf34b20 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56456bf7d3d0 <e1983> {c184}  instruction_decode -> VAR 0x56456c0ac750 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e76a0 <e17053> {c184} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [LV] => VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x56456bf7d840 <e1987> {c185}  program_counter_plus_four_decode -> VAR 0x56456c0ada80 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e77c0 <e17054> {c185} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x56456bf3c740 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x56456bf801d0 <e2026> {c188}  control_unit -> MODULE 0x56456bff2460 <e8696> {g1}  Control_Unit  L3
    1:2:1: PIN 0x56456bf7dfb0 <e1991> {c189}  instruction -> VAR 0x56456bff46d0 <e17734> {g3} @dt=0x56456bf2afc0@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x56456c0e78e0 <e17055> {c189} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x56456bf7e3b0 <e1996> {c190}  register_write -> VAR 0x56456bff4c30 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7a00 <e17056> {c190} @dt=0x56456bf0a940@(G/w1)  register_write_decode [LV] => VAR 0x56456bf36500 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x56456bf7e840 <e2000> {c191}  memory_to_register -> VAR 0x56456bff5150 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7b20 <e17057> {c191} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode [LV] => VAR 0x56456bf36920 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56456bf7ec10 <e2004> {c192}  memory_write -> VAR 0x56456bff5670 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7c40 <e17058> {c192} @dt=0x56456bf0a940@(G/w1)  memory_write_decode [LV] => VAR 0x56456bf36d60 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x56456bf7f010 <e2008> {c193}  ALU_src_B -> VAR 0x56456bff5b90 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7d60 <e17059> {c193} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode [LV] => VAR 0x56456bf371c0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56456bf7f4a0 <e2012> {c194}  register_destination -> VAR 0x56456bff60f0 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7e80 <e17060> {c194} @dt=0x56456bf0a940@(G/w1)  register_destination_decode [LV] => VAR 0x56456bf375e0 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x56456bf7f800 <e2016> {c195}  branch -> VAR 0x56456bff6650 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7fa0 <e17061> {c195} @dt=0x56456bf0a940@(G/w1)  branch_decode [LV] => VAR 0x56456bf379e0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x56456bf7fcc0 <e2020> {c196}  hi_lo_register_write -> VAR 0x56456bff6bb0 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e80c0 <e17062> {c196} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode [LV] => VAR 0x56456bf37de0 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x56456bf80090 <e2024> {c197}  ALU_function -> VAR 0x56456bff7e50 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e81e0 <e16521> {c197} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode [LV] => VAR 0x56456bf39300 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode VAR
    1:2: CELL 0x56456bf81e60 <e2054> {c200}  register_file_output_A_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf80e50 <e2036> {c202}  control -> VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8300 <e17063> {c202} @dt=0x56456bf0a940@(G/w1)  forward_A_decode [RV] <- VAR 0x56456bf6e310 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x56456bf812a0 <e2041> {c203}  input_0 -> VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8420 <e17064> {c203} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x56456bf486e0 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf81670 <e2045> {c204}  input_1 -> VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8540 <e17065> {c204} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf81a90 <e2049> {c205}  resolved -> VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8660 <e17066> {c205} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_resolved_decode [LV] => VAR 0x56456bf4a920 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x56456bf83b70 <e2082> {c208}  register_file_output_B_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf82b60 <e2064> {c210}  control -> VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8780 <e17067> {c210} @dt=0x56456bf0a940@(G/w1)  forward_B_decode [RV] <- VAR 0x56456bf6e7a0 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x56456bf82fb0 <e2069> {c211}  input_0 -> VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e88a0 <e17068> {c211} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x56456bf49800 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x56456bf83380 <e2073> {c212}  input_1 -> VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e89c0 <e17069> {c212} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf837a0 <e2077> {c213}  resolved -> VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8ae0 <e17070> {c213} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_resolved_decode [LV] => VAR 0x56456bf4bb00 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x56456bf84b00 <e2095> {c216}  reg_output_comparator -> MODULE 0x56456c00a670 <e8697> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x56456bf84210 <e2084> {c217}  a -> VAR 0x56456c00b860 <e17877> {h3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8c00 <e17071> {c217} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_resolved_decode [RV] <- VAR 0x56456bf4a920 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x56456bf84630 <e2089> {c218}  b -> VAR 0x56456c00caa0 <e17878> {h4} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8d20 <e17072> {c218} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_resolved_decode [RV] <- VAR 0x56456bf4bb00 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x56456bf849c0 <e2093> {c219}  c -> VAR 0x56456c00d000 <e17879> {h6} @dt=0x56456bf0a940@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8e40 <e17073> {c219} @dt=0x56456bf0a940@(G/w1)  equal_decode [LV] => VAR 0x56456bf381e0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  equal_decode VAR
    1:2: CELL 0x56456bf85a50 <e2108> {c222}  program_counter_source_and_gate_decode -> MODULE 0x56456bfeb390 <e8695> {f1}  And_Gate  L3
    1:2:1: PIN 0x56456bf850d0 <e2097> {c223}  input_A -> VAR 0x56456bfeb8a0 <e17726> {f3} @dt=0x56456bf0a940@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8f60 <e17074> {c223} @dt=0x56456bf0a940@(G/w1)  branch_decode [RV] <- VAR 0x56456bf379e0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x56456bf85490 <e2102> {c224}  input_B -> VAR 0x56456bfebdc0 <e17727> {f4} @dt=0x56456bf0a940@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9080 <e17075> {c224} @dt=0x56456bf0a940@(G/w1)  equal_decode [RV] <- VAR 0x56456bf381e0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  equal_decode VAR
    1:2:1: PIN 0x56456bf85910 <e2106> {c225}  output_C -> VAR 0x56456bfec320 <e17728> {f6} @dt=0x56456bf0a940@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e91a0 <e17076> {c225} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode [LV] => VAR 0x56456bf360c0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  program_counter_source_decode VAR
    1:2: CELL 0x56456bf216a0 <e2117> {c228}  sign_extender_decode -> MODULE 0x56456c064fd0 <e8704> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x56456bf20580 <e2110> {c229}  short_input -> VAR 0x56456c0660c0 <e18322> {o3} @dt=0x56456bf455e0@(G/w16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e92c0 <e16536> {c229} @dt=0x56456bf455e0@(G/w16)  immediate [RV] <- VAR 0x56456bf45ac0 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  immediate VAR
    1:2:1: PIN 0x56456bf20f60 <e2115> {c230}  extended_output -> VAR 0x56456c067300 <e18323> {o4} @dt=0x56456bf2afc0@(G/w32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e93e0 <e17077> {c230} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode [LV] => VAR 0x56456bf4cc50 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode VAR
    1:2: CELL 0x56456bf23670 <e2126> {c233}  shifter_decode -> MODULE 0x56456c031200 <e8699> {j1}  Left_Shift  L3
    1:2:1: PIN 0x56456bf22180 <e2119> {c234}  shift_input -> VAR 0x56456c032bc0 <e18105> {j6} @dt=0x56456bf2afc0@(G/w32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9500 <e17078> {c234} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode [RV] <- VAR 0x56456bf4cc50 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x56456bf22c90 <e2124> {c235}  shift_output -> VAR 0x56456c033e00 <e18106> {j7} @dt=0x56456bf2afc0@(G/w32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e9620 <e17079> {c235} @dt=0x56456bf2afc0@(G/w32)  shifter_output_decode [LV] => VAR 0x56456bf47760 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x56456bf85ed0 <e2139> {c238}  adder_decode -> MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2:1: PIN 0x56456bf247c0 <e2128> {c239}  a -> VAR 0x56456bfab2c0 <e17199> {d3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9740 <e17080> {c239} @dt=0x56456bf2afc0@(G/w32)  shifter_output_decode [RV] <- VAR 0x56456bf47760 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x56456bf25140 <e2133> {c240}  b -> VAR 0x56456bfabaa0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9860 <e17081> {c240} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x56456bf3c740 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x56456bf25dd0 <e2137> {c241}  z -> VAR 0x56456bfacce0 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e9980 <e17082> {c241} @dt=0x56456bf2afc0@(G/w32)  program_counter_branch_decode [LV] => VAR 0x56456bf3a4a0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x56456bf8c230 <e2252> {c244}  decode_execute_register -> MODULE 0x56456c06f160 <e8705> {p1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x56456bf860f0 <e2141> {c245}  clk -> VAR 0x56456c06f5d0 <e18353> {p3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9aa0 <e17083> {c245} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf86390 <e2146> {c246}  clear -> VAR 0x56456c06f9f0 <e18354> {p4} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9bc0 <e17084> {c246} @dt=0x56456bf0a940@(G/w1)  flush_execute_register [RV] <- VAR 0x56456bf6ec30 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x56456bf86770 <e2150> {c247}  register_write_decode -> VAR 0x56456c06fe10 <e18355> {p7} @dt=0x56456bf0a940@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9ce0 <e17085> {c247} @dt=0x56456bf0a940@(G/w1)  register_write_decode [RV] <- VAR 0x56456bf36500 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x56456bf86af0 <e2154> {c248}  memory_to_register_decode -> VAR 0x56456c070270 <e18356> {p8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9e00 <e17086> {c248} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode [RV] <- VAR 0x56456bf36920 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56456bf86eb0 <e2158> {c249}  memory_write_decode -> VAR 0x56456c0706d0 <e18357> {p9} @dt=0x56456bf0a940@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9f20 <e17087> {c249} @dt=0x56456bf0a940@(G/w1)  memory_write_decode [RV] <- VAR 0x56456bf36d60 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x56456bf87290 <e2162> {c250}  ALU_src_B_decode -> VAR 0x56456c070c30 <e18358> {p10} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea040 <e17088> {c250} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x56456bf371c0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56456bf87610 <e2166> {c251}  register_destination_decode -> VAR 0x56456c0713b0 <e18359> {p11} @dt=0x56456bf0a940@(G/w1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea160 <e17089> {c251} @dt=0x56456bf0a940@(G/w1)  register_destination_decode [RV] <- VAR 0x56456bf375e0 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x56456bf87970 <e2170> {c252}  hi_lo_register_write_decode -> VAR 0x56456c0718d0 <e18360> {p12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea280 <e17090> {c252} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x56456bf37de0 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x56456bf87d30 <e2174> {c253}  ALU_function_decode -> VAR 0x56456c072b50 <e18361> {p13} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea3a0 <e16551> {c253} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode [RV] <- VAR 0x56456bf39300 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x56456bf880b0 <e2178> {c254}  Rs_decode -> VAR 0x56456c073db0 <e18362> {p14} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea4c0 <e17091> {c254} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456bf3df60 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x56456bf88410 <e2182> {c255}  Rt_decode -> VAR 0x56456c074ff0 <e18363> {p15} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea5e0 <e17092> {c255} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456bf41180 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x56456bf88770 <e2186> {c256}  Rd_decode -> VAR 0x56456c076230 <e18364> {p16} @dt=0x56456bf3d380@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea700 <e17093> {c256} @dt=0x56456bf3d380@(G/w5)  Rd_decode [RV] <- VAR 0x56456bf43ca0 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x56456bf88ad0 <e2190> {c257}  sign_imm_decode -> VAR 0x56456c077470 <e18365> {p17} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea820 <e17094> {c257} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode [RV] <- VAR 0x56456bf4cc50 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x56456bf88ed0 <e2194> {c259}  register_write_execute -> VAR 0x56456c077a30 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ea940 <e17095> {c259} @dt=0x56456bf0a940@(G/w1)  register_write_execute [LV] => VAR 0x56456bf50c10 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x56456bf890d0 <e2198> {c260}  memory_to_register_execute -> VAR 0x56456c077f90 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaa60 <e17096> {c260} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [LV] => VAR 0x56456bf4d660 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bf892b0 <e2202> {c261}  memory_write_execute -> VAR 0x56456c078550 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eab80 <e17097> {c261} @dt=0x56456bf0a940@(G/w1)  memory_write_execute [LV] => VAR 0x56456bf4dad0 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x56456bf89490 <e2206> {c262}  ALU_src_B_execute -> VAR 0x56456c078b20 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaca0 <e17098> {c262} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute [LV] => VAR 0x56456bf4f110 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56456bf896e0 <e2210> {c263}  register_destination_execute -> VAR 0x56456c079140 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eadc0 <e17099> {c263} @dt=0x56456bf0a940@(G/w1)  register_destination_execute [LV] => VAR 0x56456bf4d1a0 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x56456bf89b60 <e2214> {c264}  hi_lo_register_write_execute -> VAR 0x56456c079750 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaee0 <e17100> {c264} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x56456bf507a0 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x56456bf89f60 <e2218> {c265}  ALU_function_execute -> VAR 0x56456c07aa30 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb000 <e17101> {c265} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute [LV] => VAR 0x56456bf50280 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x56456bf8a310 <e2222> {c266}  Rs_execute -> VAR 0x56456c07bc90 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb120 <e17102> {c266} @dt=0x56456bf3d380@(G/w5)  Rs_execute [LV] => VAR 0x56456bf5ab10 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x56456bf8a6d0 <e2226> {c267}  Rt_execute -> VAR 0x56456c07cf00 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb240 <e17103> {c267} @dt=0x56456bf3d380@(G/w5)  Rt_execute [LV] => VAR 0x56456bf5bc60 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x56456bf8aa90 <e2230> {c268}  Rd_execute -> VAR 0x56456c07e170 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb360 <e17104> {c268} @dt=0x56456bf3d380@(G/w5)  Rd_execute [LV] => VAR 0x56456bf5cdb0 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x56456bf8aee0 <e2234> {c269}  sign_imm_execute -> VAR 0x56456c07f470 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb480 <e17105> {c269} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute [LV] => VAR 0x56456bf5df50 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x56456bf8b3d0 <e2238> {c271}  read_data_one_decode -> VAR 0x56456c0807a0 <e18377> {p32} @dt=0x56456bf2afc0@(G/w32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0eb5a0 <e17106> {c271} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x56456bf486e0 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf8b830 <e2242> {c272}  read_data_two_decode -> VAR 0x56456c081a90 <e18378> {p33} @dt=0x56456bf2afc0@(G/w32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0eb6c0 <e17107> {c272} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x56456bf49800 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x56456bf8bc90 <e2246> {c273}  read_data_one_execute -> VAR 0x56456c082dc0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb7e0 <e17108> {c273} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute [LV] => VAR 0x56456bf51df0 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x56456bf8c0f0 <e2250> {c274}  read_data_two_execute -> VAR 0x56456c0840f0 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb900 <e17109> {c274} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute [LV] => VAR 0x56456bf52fd0 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute VAR
    1:2: CELL 0x56456bf8de50 <e2280> {c277}  write_register_execute_mux -> MODULE 0x56456c0f4220 <e12049> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x56456bf8cf30 <e2262> {c278}  control -> VAR 0x56456c0f4740 <e18123> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0eba20 <e17110> {c278} @dt=0x56456bf0a940@(G/w1)  register_destination_execute [RV] <- VAR 0x56456bf4d1a0 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x56456bf8d290 <e2267> {c279}  input_0 -> VAR 0x56456c0f49a0 <e18124> {k7} @dt=0x56456bf3d380@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebb40 <e17111> {c279} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456bf5bc60 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x56456bf8d650 <e2271> {c280}  input_1 -> VAR 0x56456c0f5200 <e18125> {k8} @dt=0x56456bf3d380@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebc60 <e17112> {c280} @dt=0x56456bf3d380@(G/w5)  Rd_execute [RV] <- VAR 0x56456bf5cdb0 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x56456bf8da80 <e2275> {c281}  resolved -> VAR 0x56456c0f5a60 <e18126> {k10} @dt=0x56456bf3d380@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ebd80 <e17113> {c281} @dt=0x56456bf3d380@(G/w5)  write_register_execute [LV] => VAR 0x56456bf4ec40 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  write_register_execute VAR
    1:2: CELL 0x56456bf90380 <e2316> {c284}  register_file_output_A_execute_mux -> MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x56456bf8eb50 <e2290> {c285}  control -> VAR 0x56456c0f6fb0 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebea0 <e16575> {c285} @dt=0x56456bf6f8e0@(G/w2)  forward_A_execute [RV] <- VAR 0x56456bf6fda0 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x56456bf8efa0 <e2295> {c286}  input_0 -> VAR 0x56456c0f7630 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebfc0 <e17114> {c286} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute [RV] <- VAR 0x56456bf51df0 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x56456bf8f370 <e2299> {c287}  input_1 -> VAR 0x56456c0fd730 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec0e0 <e17115> {c287} @dt=0x56456bf2afc0@(G/w32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x56456bf8f770 <e2303> {c288}  input_2 -> VAR 0x56456c0fdcb0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec200 <e17116> {c288} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf8fb70 <e2307> {c289}  input_3 -> VAR 0x56456c0fe230 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec320 <e17117> {c289} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x56456bf6b240 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bf8ffb0 <e2311> {c291}  resolved -> VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ec440 <e17118> {c291} @dt=0x56456bf2afc0@(G/w32)  source_A_ALU_execute [LV] => VAR 0x56456bf54140 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  source_A_ALU_execute VAR
    1:2: CELL 0x56456bf928b0 <e2352> {c294}  register_file_output_B_execute_mux -> MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x56456bf91080 <e2326> {c295}  control -> VAR 0x56456c0f6fb0 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec560 <e17119> {c295} @dt=0x56456bf6f8e0@(G/w2)  forward_B_execute [RV] <- VAR 0x56456bf70f50 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  forward_B_execute VAR
    1:2:1: PIN 0x56456bf914d0 <e2331> {c296}  input_0 -> VAR 0x56456c0f7630 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec680 <e17120> {c296} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute [RV] <- VAR 0x56456bf52fd0 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x56456bf918a0 <e2335> {c297}  input_1 -> VAR 0x56456c0fd730 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec7a0 <e17121> {c297} @dt=0x56456bf2afc0@(G/w32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x56456bf91ca0 <e2339> {c298}  input_2 -> VAR 0x56456c0fdcb0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec8c0 <e17122> {c298} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf920a0 <e2343> {c299}  input_3 -> VAR 0x56456c0fe230 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec9e0 <e17123> {c299} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x56456bf6a090 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf924e0 <e2347> {c301}  resolved -> VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ecb00 <e17124> {c301} @dt=0x56456bf2afc0@(G/w32)  write_data_execute [LV] => VAR 0x56456bf564a0 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  write_data_execute VAR
    1:2: CELL 0x56456bf945b0 <e2380> {c304}  source_B_ALU_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf935a0 <e2362> {c305}  control -> VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ecc20 <e17125> {c305} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute [RV] <- VAR 0x56456bf4f110 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56456bf939a0 <e2367> {c306}  input_0 -> VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ecd40 <e17126> {c306} @dt=0x56456bf2afc0@(G/w32)  write_data_execute [RV] <- VAR 0x56456bf564a0 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x56456bf93da0 <e2371> {c307}  input_1 -> VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ece60 <e17127> {c307} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute [RV] <- VAR 0x56456bf5df50 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x56456bf941e0 <e2375> {c309}  resolved -> VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ecf80 <e17128> {c309} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_execute [LV] => VAR 0x56456bf552f0 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_execute VAR
    1:2: CELL 0x56456bf96130 <e2405> {c312}  alu -> MODULE 0x56456bfb3600 <e8694> {e2}  ALU  L3
    1:2:1: PIN 0x56456bf94bb0 <e2382> {c313}  ALU_operation -> VAR 0x56456bfb45b0 <e17207> {e4} @dt=0x56456bf38e40@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed0a0 <e17129> {c313} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute [RV] <- VAR 0x56456bf50280 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x56456bf94fb0 <e2387> {c314}  input_1 -> VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed1c0 <e17130> {c314} @dt=0x56456bf2afc0@(G/w32)  source_A_ALU_execute [RV] <- VAR 0x56456bf54140 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x56456bf953b0 <e2391> {c315}  input_2 -> VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed2e0 <e17131> {c315} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_execute [RV] <- VAR 0x56456bf552f0 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x56456bf957f0 <e2395> {c317}  ALU_output -> VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed400 <e17132> {c317} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute [LV] => VAR 0x56456bf57650 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x56456bf95bf0 <e2399> {c318}  ALU_HI_output -> VAR 0x56456bfb8df0 <e17211> {e9} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed520 <e17133> {c318} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x56456bf58800 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56456bf95ff0 <e2403> {c319}  ALU_LO_output -> VAR 0x56456bfba070 <e17212> {e10} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed640 <e17134> {c319} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x56456bf599b0 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute VAR
    1:2: CELL 0x56456bf9b650 <e2482> {c322}  execute_memory_register -> MODULE 0x56456c093ff0 <e8706> {q1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x56456bf966c0 <e2407> {c323}  clk -> VAR 0x56456c094460 <e18538> {q3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed760 <e17135> {c323} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf96af0 <e2412> {c324}  register_write_execute -> VAR 0x56456c0948c0 <e18539> {q6} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed880 <e17136> {c324} @dt=0x56456bf0a940@(G/w1)  register_write_execute [RV] <- VAR 0x56456bf50c10 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x56456bf96f90 <e2416> {c325}  memory_to_register_execute -> VAR 0x56456c094d20 <e18540> {q7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed9a0 <e17137> {c325} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [RV] <- VAR 0x56456bf4d660 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bf973b0 <e2420> {c326}  memory_write_execute -> VAR 0x56456c0951e0 <e18541> {q8} @dt=0x56456bf0a940@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0edac0 <e17138> {c326} @dt=0x56456bf0a940@(G/w1)  memory_write_execute [RV] <- VAR 0x56456bf4dad0 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x56456bf97850 <e2424> {c327}  hi_lo_register_write_execute -> VAR 0x56456c095700 <e18542> {q9} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0edbe0 <e17139> {c327} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x56456bf507a0 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x56456bf97cb0 <e2428> {c329}  register_write_memory -> VAR 0x56456c095cc0 <e18543> {q11} @dt=0x56456bf0a940@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0edd00 <e17140> {c329} @dt=0x56456bf0a940@(G/w1)  register_write_memory [LV] => VAR 0x56456bf5e460 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x56456bf98150 <e2432> {c330}  memory_to_register_memory -> VAR 0x56456c0962e0 <e18544> {q12} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ede20 <e17141> {c330} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [LV] => VAR 0x56456bf5faf0 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bf98570 <e2436> {c331}  memory_write_memory -> VAR 0x56456c0968a0 <e18545> {q13} @dt=0x56456bf0a940@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0edf40 <e17142> {c331} @dt=0x56456bf0a940@(G/w1)  memory_write_memory [LV] => VAR 0x56456bf5ff60 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x56456bf98a10 <e2440> {c332}  hi_lo_register_write_memory -> VAR 0x56456c096ec0 <e18546> {q14} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee060 <e17143> {c332} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x56456bf60440 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x56456bf98e70 <e2444> {c334}  ALU_output_execute -> VAR 0x56456c0981e0 <e18547> {q17} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee180 <e17144> {c334} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute [RV] <- VAR 0x56456bf57650 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x56456bf992b0 <e2448> {c335}  ALU_HI_output_execute -> VAR 0x56456c0994d0 <e18548> {q18} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee2a0 <e17145> {c335} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x56456bf58800 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56456bf996f0 <e2452> {c336}  ALU_LO_output_execute -> VAR 0x56456c09a7c0 <e18549> {q19} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee3c0 <e17146> {c336} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x56456bf599b0 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x56456bf99b30 <e2456> {c337}  write_data_execute -> VAR 0x56456c09bab0 <e18550> {q20} @dt=0x56456bf2afc0@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee4e0 <e17147> {c337} @dt=0x56456bf2afc0@(G/w32)  write_data_execute [RV] <- VAR 0x56456bf564a0 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x56456bf99f70 <e2460> {c338}  write_register_execute -> VAR 0x56456c09cda0 <e18551> {q21} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee600 <e17148> {c338} @dt=0x56456bf3d380@(G/w5)  write_register_execute [RV] <- VAR 0x56456bf4ec40 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x56456bf9a3f0 <e2464> {c340}  ALU_output_memory -> VAR 0x56456c09e0d0 <e18552> {q23} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee720 <e17149> {c340} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [LV] => VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf9a830 <e2468> {c341}  ALU_HI_output_memory -> VAR 0x56456c09f3c0 <e18553> {q24} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee840 <e17150> {c341} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x56456bf62780 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56456bf9ac70 <e2472> {c342}  ALU_LO_output_memory -> VAR 0x56456c0a06b0 <e18554> {q25} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee960 <e17151> {c342} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x56456bf63930 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56456bf9b0b0 <e2476> {c343}  write_data_memory -> VAR 0x56456c0a19a0 <e18555> {q26} @dt=0x56456bf2afc0@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eea80 <e17152> {c343} @dt=0x56456bf2afc0@(G/w32)  write_data_memory [LV] => VAR 0x56456bf65c90 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x56456bf9b4f0 <e2480> {c344}  write_register_memory -> VAR 0x56456c0a2cd0 <e18556> {q27} @dt=0x56456bf3d380@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eeba0 <e17153> {c344} @dt=0x56456bf3d380@(G/w5)  write_register_memory [LV] => VAR 0x56456bf5f5d0 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  write_register_memory VAR
    1:2: CELL 0x56456bfa03b0 <e2551> {c348}  memory_writeback_register -> MODULE 0x56456c0b4a30 <e8708> {s1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x56456bf9bc70 <e2484> {c349}  clk -> VAR 0x56456c0b4ea0 <e18628> {s3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0eecc0 <e17154> {c349} @dt=0x56456bf0a940@(G/w1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x56456bf9c090 <e2489> {c350}  register_write_memory -> VAR 0x56456c0b52c0 <e18629> {s6} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0eede0 <e17155> {c350} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456bf5e460 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x56456bf9c530 <e2493> {c351}  memory_to_register_memory -> VAR 0x56456c0b57e0 <e18630> {s7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0eef00 <e17156> {c351} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [RV] <- VAR 0x56456bf5faf0 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bf9c9b0 <e2497> {c352}  hi_lo_register_write_memory -> VAR 0x56456c0b5cf0 <e18631> {s8} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dc6d0 <e17157> {c352} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x56456bf60440 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x56456bf9ce30 <e2501> {c353}  register_write_writeback -> VAR 0x56456c0b62c0 <e18632> {s10} @dt=0x56456bf0a940@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dc7f0 <e17158> {c353} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [LV] => VAR 0x56456bf661f0 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bf9d2b0 <e2505> {c354}  memory_to_register_writeback -> VAR 0x56456c0b68d0 <e18633> {s11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dc910 <e17159> {c354} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback [LV] => VAR 0x56456bf66b70 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56456bf9d730 <e2509> {c355}  hi_lo_register_write_writeback -> VAR 0x56456c0b6ee0 <e18634> {s12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dca30 <e17160> {c355} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x56456bf666b0 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x56456bf9db90 <e2513> {c357}  ALU_output_memory -> VAR 0x56456c0b81c0 <e18635> {s14} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcb50 <e17161> {c357} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf9dfd0 <e2517> {c358}  write_register_memory -> VAR 0x56456c0b94b0 <e18636> {s15} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcc90 <e17162> {c358} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456bf5f5d0 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x56456bf9e410 <e2521> {c359}  ALU_HI_output_memory -> VAR 0x56456c0ba7a0 <e18637> {s16} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcdd0 <e17163> {c359} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x56456bf62780 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56456bf9e850 <e2525> {c360}  ALU_LO_output_memory -> VAR 0x56456c0bba90 <e18638> {s17} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcf10 <e17164> {c360} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x56456bf63930 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56456bf9ec90 <e2529> {c361}  read_data_memory -> VAR 0x56456c0bcd80 <e18639> {s18} @dt=0x56456bf2afc0@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dd050 <e17165> {c361} @dt=0x56456bf2afc0@(G/w32)  read_data_memory [RV] <- VAR 0x56456bf64ae0 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x56456bf9f0d0 <e2533> {c362}  ALU_output_writeback -> VAR 0x56456c0be0b0 <e18640> {s20} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd190 <e17166> {c362} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback [LV] => VAR 0x56456bf6c3f0 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56456bf9f570 <e2537> {c363}  write_register_writeback -> VAR 0x56456c0bf3d0 <e18641> {s21} @dt=0x56456bf3d380@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd2d0 <e17167> {c363} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [LV] => VAR 0x56456bf67d70 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bf9f990 <e2541> {c364}  ALU_HI_output_writeback -> VAR 0x56456c0c06d0 <e18642> {s22} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd3f0 <e17168> {c364} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x56456bf6a090 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf9fdd0 <e2545> {c365}  ALU_LO_output_writeback -> VAR 0x56456c0c19c0 <e18643> {s23} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd530 <e17169> {c365} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x56456bf6b240 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bfa0210 <e2549> {c366}  read_data_writeback -> VAR 0x56456c0c2cb0 <e18644> {s24} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f1030 <e17170> {c366} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback [LV] => VAR 0x56456bf6d5a0 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x56456bfa2080 <e2579> {c370}  writeback_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bfa10e0 <e2561> {c371}  control -> VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1150 <e17171> {c371} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x56456bf66b70 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56456bfa14b0 <e2566> {c372}  input_0 -> VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1270 <e17172> {c372} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback [RV] <- VAR 0x56456bf6d5a0 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x56456bfa18b0 <e2570> {c373}  input_1 -> VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1390 <e17173> {c373} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback [RV] <- VAR 0x56456bf6c3f0 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56456bfa1cb0 <e2574> {c374}  resolved -> VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f14b0 <e17174> {c374} @dt=0x56456bf2afc0@(G/w32)  result_writeback [LV] => VAR 0x56456bf68ee0 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  result_writeback VAR
    1:2: CELL 0x56456bfa7650 <e2660> {c376}  hazard_unit -> MODULE 0x56456c0136b0 <e8698> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x56456bfa2590 <e2581> {c377}  branch_decode -> VAR 0x56456c013b20 <e17885> {i2} @dt=0x56456bf0a940@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f15d0 <e17175> {c377} @dt=0x56456bf0a940@(G/w1)  branch_decode [RV] <- VAR 0x56456bf379e0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x56456bfa2950 <e2586> {c378}  Rs_decode -> VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f16f0 <e17176> {c378} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456bf3df60 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x56456bfa2d10 <e2590> {c379}  Rt_decode -> VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1810 <e17177> {c379} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456bf41180 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x56456bfa30d0 <e2594> {c380}  Rs_execute -> VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1930 <e17178> {c380} @dt=0x56456bf3d380@(G/w5)  Rs_execute [RV] <- VAR 0x56456bf5ab10 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x56456bfa3490 <e2598> {c381}  Rt_execute -> VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1a50 <e17179> {c381} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456bf5bc60 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x56456bfa38e0 <e2602> {c382}  write_register_execute -> VAR 0x56456c019300 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1b70 <e17180> {c382} @dt=0x56456bf3d380@(G/w5)  write_register_execute [RV] <- VAR 0x56456bf4ec40 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x56456bfa3d80 <e2606> {c383}  memory_to_register_execute -> VAR 0x56456c019860 <e17891> {i8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1c90 <e17181> {c383} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [RV] <- VAR 0x56456bf4d660 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bfa41a0 <e2610> {c384}  register_write_execute -> VAR 0x56456c019dc0 <e17892> {i9} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1db0 <e17182> {c384} @dt=0x56456bf0a940@(G/w1)  register_write_execute [RV] <- VAR 0x56456bf50c10 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x56456bfa45e0 <e2614> {c385}  write_register_memory -> VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1ed0 <e17183> {c385} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456bf5f5d0 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x56456bfa4a80 <e2618> {c386}  memory_to_register_memory -> VAR 0x56456c01b5e0 <e17894> {i11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1ff0 <e17184> {c386} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [RV] <- VAR 0x56456bf5faf0 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bfa4ea0 <e2622> {c387}  register_write_memory -> VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2110 <e17185> {c387} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456bf5e460 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x56456bfa5340 <e2626> {c388}  write_register_writeback -> VAR 0x56456c01cda0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2230 <e17186> {c388} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [RV] <- VAR 0x56456bf67d70 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bfa57c0 <e2630> {c389}  register_write_writeback -> VAR 0x56456c01d3a0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2350 <e17187> {c389} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [RV] <- VAR 0x56456bf661f0 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bfa5b90 <e2634> {c391}  stall_fetch -> VAR 0x56456c01d930 <e17898> {i16} @dt=0x56456bf0a940@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2470 <e17188> {c391} @dt=0x56456bf0a940@(G/w1)  stall_fetch [LV] => VAR 0x56456bf6da40 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x56456bfa5f50 <e2638> {c392}  stall_decode -> VAR 0x56456c01de80 <e17899> {i17} @dt=0x56456bf0a940@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2590 <e17189> {c392} @dt=0x56456bf0a940@(G/w1)  stall_decode [LV] => VAR 0x56456bf6de70 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x56456bfa63b0 <e2642> {c393}  forward_register_file_output_1_decode -> VAR 0x56456c01e460 <e17900> {i18} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f26b0 <e17190> {c393} @dt=0x56456bf0a940@(G/w1)  forward_A_decode [LV] => VAR 0x56456bf6e310 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x56456bfa6810 <e2646> {c394}  forward_register_file_output_2_decode -> VAR 0x56456c01ea70 <e17901> {i19} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f27d0 <e17191> {c394} @dt=0x56456bf0a940@(G/w1)  forward_B_decode [LV] => VAR 0x56456bf6e7a0 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x56456bfa6c60 <e2650> {c395}  flush_execute_register -> VAR 0x56456c01f060 <e17902> {i20} @dt=0x56456bf0a940@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f28f0 <e17192> {c395} @dt=0x56456bf0a940@(G/w1)  flush_execute_register [LV] => VAR 0x56456bf6ec30 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x56456bfa70b0 <e2654> {c396}  forward_register_file_output_1_execute -> VAR 0x56456c020350 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2a10 <e16655> {c396} @dt=0x56456bf6f8e0@(G/w2)  forward_A_execute [LV] => VAR 0x56456bf6fda0 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x56456bfa7510 <e2658> {c397}  forward_register_file_output_2_execute -> VAR 0x56456c021680 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2b30 <e17193> {c397} @dt=0x56456bf6f8e0@(G/w2)  forward_B_execute [LV] => VAR 0x56456bf70f50 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  forward_B_execute VAR
    1:2: ALWAYS 0x56456bfa8b20 <e2685> {c402} [always_ff]
    1:2:1: SENTREE 0x56456bfa7b60 <e2664> {c402}
    1:2:1:1: SENITEM 0x56456bfa7aa0 <e2662> {c402} [POS]
    1:2:1:1:1: VARREF 0x56456c0f2c50 <e16657> {c402} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456bf1ad60 <e15609> {c5} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x56456bfa8280 <e19812> {c403}
    1:2:2:1: VARREF 0x56456c0f2d70 <e17194> {c403} @dt=0x56456bf0a940@(G/w1)  reset [RV] <- VAR 0x56456bf1c0a0 <e16829> {c6} @dt=0x56456bf0a940@(G/w1)  reset INPUT PORT
    1:2:2: ASSIGNDLY 0x56456bfa8930 <e17198> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c13ae30 <e19806> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c0f2e90 <e19802> {c405} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456bf1ad60 <e15609> {c5} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0f2fb0 <e19803> {c405} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VAR 0x56456bf2b860 <e16831> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable INPUT PORT
    1:2:2:2: VARREF 0x56456c0f30d0 <e17197> {c405} @dt=0x56456bf0a940@(G/w1)  internal_clk [LV] => VAR 0x56456bf312e0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  internal_clk VAR
    1:2: INITIAL 0x56456c13ac00 <e19794> {c137}
    1:2:1: ASSIGN 0x56456c13ab40 <e19792> {c137} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: CONST 0x56456c127480 <e19790> {c137} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:1:2: VARREF 0x56456c0e52a0 <e19791> {c137} @dt=0x56456bf0a940@(G/w1)  data_read [LV] => VAR 0x56456bf2ede0 <e16836> {c20} @dt=0x56456bf0a940@(G/w1)  data_read OUTPUT PORT
    1: MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2: VAR 0x56456bfab2c0 <e17199> {d3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2: VAR 0x56456bfabaa0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2: VAR 0x56456bfacce0 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x56456bfad440 <e17206> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: ADD 0x56456bfad380 <e17204> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c0e38c0 <e17202> {d7} @dt=0x56456bf2afc0@(G/w32)  a [RV] <- VAR 0x56456bfab2c0 <e17199> {d3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x56456c0e39e0 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  b [RV] <- VAR 0x56456bfabaa0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x56456c0e3b00 <e17205> {d7} @dt=0x56456bf2afc0@(G/w32)  z [LV] => VAR 0x56456bfacce0 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  z OUTPUT PORT
    1: MODULE 0x56456bfb3600 <e8694> {e2}  ALU  L3
    1:2: VAR 0x56456bfb45b0 <e17207> {e4} @dt=0x56456bf38e40@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x56456bfb8df0 <e17211> {e9} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x56456bfba070 <e17212> {e10} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x56456bfbb210 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  shift_amount VAR
    1:2: VAR 0x56456bfbc350 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x56456bfbd4d0 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x56456bfbe650 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x56456bfbf7d0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x56456bfc1710 <e17231> {e21} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c11b250 <e17229> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0dbcb0 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x56456c11b4e0 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:1:3: CONST 0x56456c128db0 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c0dbdd0 <e17230> {e21} @dt=0x56456bf3d380@(G/w5)  shift_amount [LV] => VAR 0x56456bfbb210 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x56456bfc3640 <e14644> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: CONCAT 0x56456bfc3110 <e19694> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: REPLICATE 0x56456bfc24d0 <e17254> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1:1: SEL 0x56456c11ba60 <e17243> {e22} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56456c0dbef0 <e17232> {e22} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x56456c11bcf0 <e14682> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56456c129000 <e17242> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c129250 <e17253> {e22} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56456c0dc010 <e19687> {e22} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x56456c0dc130 <e14643> {e22} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_1 [LV] => VAR 0x56456bfbc350 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x56456bfc5570 <e17309> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: CONCAT 0x56456bfc5040 <e19707> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: REPLICATE 0x56456bfc4400 <e17292> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1:1: SEL 0x56456c11cb60 <e17281> {e23} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56456c0dc250 <e17270> {e23} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x56456c11cdf0 <e14777> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56456c1296f0 <e17280> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c129940 <e17291> {e23} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56456c0dc370 <e19700> {e23} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x56456c0dc490 <e17308> {e23} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_2 [LV] => VAR 0x56456bfbd4d0 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x56456bfc6940 <e17327> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: EXTEND 0x56456c13a840 <e19723> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: VARREF 0x56456c0dc5b0 <e19714> {e24} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x56456c0d2ec0 <e17326> {e24} @dt=0x56456bfbbe90@(G/w64)  extended_input_1 [LV] => VAR 0x56456bfbe650 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x56456bfc7d10 <e17345> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: EXTEND 0x56456c13a900 <e19739> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: VARREF 0x56456c0d3000 <e19730> {e25} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x56456c0d3120 <e17344> {e25} @dt=0x56456bfbbe90@(G/w64)  extended_input_2 [LV] => VAR 0x56456bfbf7d0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x56456bfea080 <e4262> {e29} [always_comb]
    1:2:2: ASSIGN 0x56456bfc8be0 <e19821> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: CONST 0x56456c15bcc0 <e20228#> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2: VARREF 0x56456c0d3260 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x56456bfc98d0 <e17373> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:1: CONST 0x56456c15bf50 <e20238#> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:2:2: VARREF 0x56456c0d3380 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2: CASE 0x56456bfc9b70 <e4216> {e32}
    1:2:2:1: VARREF 0x56456c0d34c0 <e17374> {e32} @dt=0x56456bf38e40@(G/w6)  ALU_operation [RV] <- VAR 0x56456bfb45b0 <e17207> {e4} @dt=0x56456bf38e40@(G/w6)  ALU_operation INPUT PORT
    1:2:2:2: CASEITEM 0x56456bfca420 <e3376> {e33}
    1:2:2:2:1: CONST 0x56456bfc9d70 <e17375> {e33} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56456bfca360 <e17380> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56456bfca2a0 <e17378> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0dd6e0 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0dd800 <e17377> {e33} @dt=0x56456bf3d380@(G/w5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c0dd920 <e17379> {e33} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfcae90 <e3393> {e34}
    1:2:2:2:1: CONST 0x56456bfca5d0 <e17381> {e34} @dt=0x56456bf38e40@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x56456bfcadd0 <e17386> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456bfcad10 <e17384> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0dda40 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0ddb60 <e17383> {e34} @dt=0x56456bf3d380@(G/w5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c0ddc80 <e17385> {e34} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfcb980 <e3410> {e35}
    1:2:2:2:1: CONST 0x56456bfcb080 <e17387> {e35} @dt=0x56456bf38e40@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x56456bfcb8c0 <e17392> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c11e3b0 <e17390> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0ddda0 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0ddec0 <e17389> {e35} @dt=0x56456bf3d380@(G/w5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c0ddfe0 <e17391> {e35} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfccd70 <e3443> {e36}
    1:2:2:2:1: CONST 0x56456bfcbb70 <e17393> {e36} @dt=0x56456bf38e40@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x56456bfcccb0 <e17409> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56456bfccbf0 <e17407> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0de100 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x56456c11e6c0 <e17406> {e36} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c0de220 <e17395> {e36} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x56456c11e950 <e14965> {e36} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c12a720 <e17405> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c0de340 <e17408> {e36} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfce160 <e3476> {e37}
    1:2:2:2:1: CONST 0x56456bfccf60 <e17410> {e37} @dt=0x56456bf38e40@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x56456bfce0a0 <e17426> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456bfcdfe0 <e17424> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0de460 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x56456c11eed0 <e17423> {e37} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c0de580 <e17412> {e37} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x56456c11f160 <e15016> {e37} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c12a970 <e17422> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c0de6a0 <e17425> {e37} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfcf550 <e3509> {e38}
    1:2:2:2:1: CONST 0x56456bfce350 <e17427> {e38} @dt=0x56456bf38e40@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x56456bfcf490 <e17443> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c11fca0 <e17441> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0de7c0 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x56456c11f6e0 <e17440> {e38} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c0de8e0 <e17429> {e38} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x56456c11f970 <e15067> {e38} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c12abc0 <e17439> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c0dea00 <e17442> {e38} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfcfdf0 <e3522> {e39}
    1:2:2:2:1: CONST 0x56456bfcf740 <e17444> {e39} @dt=0x56456bf38e40@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x56456bfcfd30 <e17447> {e39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0deb20 <e17445> {e39} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0dec40 <e17446> {e39} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd0690 <e3535> {e40}
    1:2:2:2:1: CONST 0x56456bfcffe0 <e17448> {e40} @dt=0x56456bf38e40@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x56456bfd05d0 <e17451> {e40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0ded60 <e17449> {e40} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0dee80 <e17450> {e40} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd0f30 <e3548> {e41}
    1:2:2:2:1: CONST 0x56456bfd0880 <e17452> {e41} @dt=0x56456bf38e40@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x56456bfd0e70 <e17455> {e41} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0defa0 <e17453> {e41} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0df0c0 <e17454> {e41} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd17d0 <e3561> {e42}
    1:2:2:2:1: CONST 0x56456bfd1120 <e17456> {e42} @dt=0x56456bf38e40@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x56456bfd1710 <e17459> {e42} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0df1e0 <e17457> {e42} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0df300 <e17458> {e42} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd2070 <e3574> {e43}
    1:2:2:2:1: CONST 0x56456bfd19c0 <e17460> {e43} @dt=0x56456bf38e40@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x56456bfd1fb0 <e17463> {e43} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0df420 <e17461> {e43} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0df540 <e17462> {e43} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd2910 <e3587> {e44}
    1:2:2:2:1: CONST 0x56456bfd2260 <e17464> {e44} @dt=0x56456bf38e40@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x56456bfd2850 <e17467> {e44} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0df660 <e17465> {e44} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0df780 <e17466> {e44} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfd3810 <e3608> {e45}
    1:2:2:2:1: CONST 0x56456bfd2b00 <e17468> {e45} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x56456bfd3750 <e17470> {e45} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: MULS 0x56456c1200e0 <e15130> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x56456c0df8a0 <e16666> {e45} @dt=0x56456c11fd60@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x56456bfbc350 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56456c0df9c0 <e16670> {e45} @dt=0x56456c11fd60@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x56456bfbd4d0 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56456c0dfae0 <e17469> {e45} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456bfd43c0 <e3625> {e46}
    1:2:2:2:1: CONST 0x56456bfd39e0 <e17471> {e46} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x56456bfd4300 <e17476> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: MUL 0x56456bfd4240 <e17474> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c0dfc00 <e17472> {e46} @dt=0x56456bfbbe90@(G/w64)  extended_input_1 [RV] <- VAR 0x56456bfbe650 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56456c0dfd20 <e17473> {e46} @dt=0x56456bfbbe90@(G/w64)  extended_input_2 [RV] <- VAR 0x56456bfbf7d0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56456c0dfe40 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456bfd8080 <e3739> {e47}
    1:2:2:2:1: CONST 0x56456bfd4590 <e17477> {e47} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x56456bfd6280 <e19815> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56456bfd5d50 <e19745> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x56456c120520 <e17480> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c0dff60 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x56456c0e0080 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x56456c1328a0 <e18945> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c0e01a0 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56456bfd7e50 <e17519> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: ADD 0x56456bfd7d90 <e17517> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c0e02c0 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56456c13a9c0 <e19761> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x56456c120c00 <e19752> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56456c0e03e0 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x56456c0e0500 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e0620 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456bfdb660 <e3845> {e51}
    1:2:2:2:1: CONST 0x56456bfd8140 <e17520> {e51} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x56456bfd9b60 <e19818> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56456bfd9630 <e19767> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: DIV 0x56456bfd8b30 <e17523> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c0e0740 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x56456c0e0860 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x56456c132d40 <e18969> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c0e0980 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56456bfdb430 <e17562> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: ADD 0x56456bfdb370 <e17560> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c0e0aa0 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56456c13aa80 <e19783> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x56456bfdad80 <e19774> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56456c0e0bc0 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x56456c0e0ce0 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e0e00 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456bfdc320 <e3866> {e55}
    1:2:2:2:1: CONST 0x56456bfdb720 <e17563> {e55} @dt=0x56456bf38e40@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x56456bfdc260 <e17568> {e55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: ADD 0x56456bfdc1a0 <e17566> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e0f20 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e1040 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e1160 <e17567> {e55} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfdce10 <e3883> {e56}
    1:2:2:2:1: CONST 0x56456bfdc510 <e17569> {e56} @dt=0x56456bf38e40@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x56456bfdcd50 <e17574> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: ADD 0x56456bfdcc90 <e17572> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e1280 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e13a0 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e14c0 <e17573> {e56} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfddc00 <e3904> {e57}
    1:2:2:2:1: CONST 0x56456bfdd000 <e17575> {e57} @dt=0x56456bf38e40@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x56456bfddb40 <e17580> {e57} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SUB 0x56456bfdda80 <e17578> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e15e0 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e1700 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e1820 <e17579> {e57} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfde6f0 <e3921> {e58}
    1:2:2:2:1: CONST 0x56456bfdddf0 <e17581> {e58} @dt=0x56456bf38e40@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x56456bfde630 <e17586> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SUB 0x56456bfde570 <e17584> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e1940 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e1a60 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e1b80 <e17585> {e58} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfdf1e0 <e3938> {e59}
    1:2:2:2:1: CONST 0x56456bfde8e0 <e17587> {e59} @dt=0x56456bf38e40@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x56456bfdf120 <e17592> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: AND 0x56456bfdf060 <e17590> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e1ca0 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e1dc0 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e1ee0 <e17591> {e59} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfdfcd0 <e3955> {e60}
    1:2:2:2:1: CONST 0x56456bfdf3d0 <e17593> {e60} @dt=0x56456bf38e40@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x56456bfdfc10 <e17598> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: OR 0x56456bfdfb50 <e17596> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e2000 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e2120 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e2240 <e17597> {e60} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe07c0 <e3972> {e61}
    1:2:2:2:1: CONST 0x56456bfdfec0 <e17599> {e61} @dt=0x56456bf38e40@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x56456bfe0700 <e17604> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: XNOR 0x56456bfe0640 <e17602> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c0e2360 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x56456c0e2480 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e25a0 <e17603> {e61} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe1430 <e3991> {e62}
    1:2:2:2:1: CONST 0x56456bfe09b0 <e17605> {e62} @dt=0x56456bf38e40@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x56456bfe1370 <e17611> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: NOT 0x56456bfe12b0 <e17609> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: OR 0x56456bfe11b0 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c0e26c0 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x56456c0e27e0 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e2900 <e17610> {e62} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe42c0 <e4085> {e63}
    1:2:2:2:1: CONST 0x56456bfe1620 <e17612> {e63} @dt=0x56456bf38e40@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x56456bfe4200 <e17645> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: COND 0x56456bfe4140 <e17643> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: LTS 0x56456c122540 <e17615> {e63} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56456c0e2a20 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x56456c0e2b40 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x56456c133680 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56456c1338d0 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c0e2c60 <e17644> {e63} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe6e00 <e4176> {e64}
    1:2:2:2:1: CONST 0x56456bfe44b0 <e17646> {e64} @dt=0x56456bf38e40@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x56456bfe6d40 <e17679> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: COND 0x56456bfe6c80 <e17677> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: LT 0x56456bfe4c70 <e17649> {e64} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56456c0e2d80 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x56456c0e2ea0 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x56456c133fc0 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56456c134210 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c0e2fc0 <e17678> {e64} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe76a0 <e4189> {e65}
    1:2:2:2:1: CONST 0x56456bfe6ff0 <e17680> {e65} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x56456bfe75e0 <e17683> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0e30e0 <e17681> {e65} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456bfb6930 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0e3200 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456bfe8490 <e4215> {e66}
    1:2:2:2:2: ASSIGN 0x56456bfe83d0 <e17697> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c15db60 <e20335#> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c0e3320 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x56456bfe9220 <e17711> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: SEL 0x56456c123490 <e17709> {e68} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56456c0e3440 <e17698> {e68} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56456c123720 <e15521> {e68} @dt=0x56456c123640@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x56456c12c2e0 <e17708> {e68} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56456c0e3560 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output [LV] => VAR 0x56456bfb8df0 <e17211> {e9} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2: ASSIGN 0x56456bfe9f40 <e17725> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: SEL 0x56456c123ca0 <e17723> {e69} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56456c0e3680 <e17712> {e69} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56456c123f30 <e15568> {e69} @dt=0x56456c123640@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x56456c12c530 <e17722> {e69} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56456c0e37a0 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output [LV] => VAR 0x56456bfba070 <e17212> {e10} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x56456bfeb390 <e8695> {f1}  And_Gate  L3
    1:2: VAR 0x56456bfeb8a0 <e17726> {f3} @dt=0x56456bf0a940@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x56456bfebdc0 <e17727> {f4} @dt=0x56456bf0a940@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x56456bfec320 <e17728> {f6} @dt=0x56456bf0a940@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x56456bfeca00 <e17733> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: AND 0x56456c13a780 <e19682> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c0db950 <e19678> {f8} @dt=0x56456bf0a940@(G/w1)  input_A [RV] <- VAR 0x56456bfeb8a0 <e17726> {f3} @dt=0x56456bf0a940@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x56456c0dba70 <e19679> {f8} @dt=0x56456bf0a940@(G/w1)  input_B [RV] <- VAR 0x56456bfebdc0 <e17727> {f4} @dt=0x56456bf0a940@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x56456c0dbb90 <e17732> {f8} @dt=0x56456bf0a940@(G/w1)  output_C [LV] => VAR 0x56456bfec320 <e17728> {f6} @dt=0x56456bf0a940@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x56456bff2460 <e8696> {g1}  Control_Unit  L3
    1:2: VAR 0x56456bff46d0 <e17734> {g3} @dt=0x56456bf2afc0@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x56456bff4c30 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x56456bff5150 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x56456bff5670 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x56456bff5b90 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x56456bff60f0 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  register_destination OUTPUT PORT
    1:2: VAR 0x56456bff6650 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x56456bff6bb0 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x56456bff7e50 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x56456bff8ff0 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  op VAR
    1:2: VAR 0x56456bffa110 <e17744> {g17} @dt=0x56456bf3d380@(G/w5)  rt VAR
    1:2: VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2: ALWAYS 0x56456c009b70 <e4897> {g20} [always_comb]
    1:2:2: ASSIGN 0x56456bffc180 <e19833> {g21} @dt=0x56456bf38e40@(G/w6)
    1:2:2:1: SEL 0x56456c116c50 <e17757> {g21} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c0d90d0 <e17746> {g21} @dt=0x56456bf2afc0@(G/w32)  instruction [RV] <- VAR 0x56456bff46d0 <e17734> {g3} @dt=0x56456bf2afc0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x56456c116ee0 <e14145> {g21} @dt=0x56456c116e00@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x56456c12c780 <e17756> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56456c0d91f0 <e17758> {g21} @dt=0x56456bf38e40@(G/w6)  op [LV] => VAR 0x56456bff8ff0 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  op VAR
    1:2:2: ASSIGN 0x56456bffce00 <e17773> {g22} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: SEL 0x56456c117460 <e17771> {g22} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c0d9310 <e17760> {g22} @dt=0x56456bf2afc0@(G/w32)  instruction [RV] <- VAR 0x56456bff46d0 <e17734> {g3} @dt=0x56456bf2afc0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x56456c1176f0 <e14192> {g22} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x56456c12c9d0 <e17770> {g22} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2: VARREF 0x56456c0d9430 <e17772> {g22} @dt=0x56456bf3d380@(G/w5)  rt [LV] => VAR 0x56456bffa110 <e17744> {g17} @dt=0x56456bf3d380@(G/w5)  rt VAR
    1:2:2: ASSIGN 0x56456bffda80 <e17787> {g23} @dt=0x56456bf38e40@(G/w6)
    1:2:2:1: SEL 0x56456c117c70 <e17785> {g23} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c0d9550 <e17774> {g23} @dt=0x56456bf2afc0@(G/w32)  instruction [RV] <- VAR 0x56456bff46d0 <e17734> {g3} @dt=0x56456bf2afc0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x56456c117f00 <e14239> {g23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x56456c12cc20 <e17784> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56456c0d9670 <e17786> {g23} @dt=0x56456bf38e40@(G/w6)  funct [LV] => VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2: CASE 0x56456bffdd20 <e4895> {g24}
    1:2:2:1: VARREF 0x56456c0d9790 <e17788> {g24} @dt=0x56456bf38e40@(G/w6)  op [RV] <- VAR 0x56456bff8ff0 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  op VAR
    1:2:2:2: CASEITEM 0x56456c002c60 <e4708> {g25}
    1:2:2:2:1: CONST 0x56456bffdf20 <e17789> {g25} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56456bffe970 <e19824> {g26} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c118310 <e17790> {g26} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c0d98b0 <e17791> {g26} @dt=0x56456bf0a940@(G/w1)  register_write [LV] => VAR 0x56456bff4c30 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456bffefd0 <e17795> {g27} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c118640 <e17793> {g27} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0d99d0 <e17794> {g27} @dt=0x56456bf0a940@(G/w1)  memory_to_register [LV] => VAR 0x56456bff5150 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456bfff5f0 <e17798> {g28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c118970 <e17796> {g28} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0d9af0 <e17797> {g28} @dt=0x56456bf0a940@(G/w1)  memory_write [LV] => VAR 0x56456bff5670 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456bfffc10 <e17801> {g29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c118ca0 <e17799> {g29} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0d9c10 <e17800> {g29} @dt=0x56456bf0a940@(G/w1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c000270 <e17804> {g30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c118fd0 <e17802> {g30} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c0d9d30 <e17803> {g30} @dt=0x56456bf0a940@(G/w1)  register_destination [LV] => VAR 0x56456bff60f0 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c000890 <e17807> {g31} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c119300 <e17805> {g31} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0d9e50 <e17806> {g31} @dt=0x56456bf0a940@(G/w1)  branch [LV] => VAR 0x56456bff6650 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c002630 <e17824> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: OR 0x56456c13a6c0 <e19672> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1: OR 0x56456c13a600 <e19668> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x56456c13a540 <e19654> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x56456c001090 <e19640> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x56456c000dc0 <e19631> {g32} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x56456c0d9f70 <e19632> {g32} @dt=0x56456bf38e40@(G/w6)  funct [RV] <- VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x56456c0016b0 <e19641> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x56456c0013e0 <e19635> {g32} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x56456c0da090 <e19636> {g32} @dt=0x56456bf38e40@(G/w6)  funct [RV] <- VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2:2:2:1:1:2: EQ 0x56456c001d90 <e19655> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x56456c001ac0 <e19649> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x56456c0da1b0 <e19650> {g32} @dt=0x56456bf38e40@(G/w6)  funct [RV] <- VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x56456c002470 <e19669> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56456c0021a0 <e19663> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x56456c0da2d0 <e19664> {g32} @dt=0x56456bf38e40@(G/w6)  funct [RV] <- VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x56456c0da3f0 <e17823> {g32} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0029b0 <e17827> {g33} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: VARREF 0x56456c0da510 <e17825> {g33} @dt=0x56456bf38e40@(G/w6)  funct [RV] <- VAR 0x56456bffb230 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x56456c0da630 <e17826> {g33} @dt=0x56456bf38e40@(G/w6)  ALU_function [LV] => VAR 0x56456bff7e50 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456c0064d0 <e4804> {g55}
    1:2:2:2:1: CONST 0x56456c002d20 <e17828> {g55} @dt=0x56456bf38e40@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x56456c003770 <e19827> {g56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1199b0 <e17829> {g56} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c0da750 <e17830> {g56} @dt=0x56456bf0a940@(G/w1)  register_write [LV] => VAR 0x56456bff4c30 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c003dd0 <e17834> {g57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c119ce0 <e17832> {g57} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c0da870 <e17833> {g57} @dt=0x56456bf0a940@(G/w1)  memory_to_register [LV] => VAR 0x56456bff5150 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0043f0 <e17837> {g58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c11a010 <e17835> {g58} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0da990 <e17836> {g58} @dt=0x56456bf0a940@(G/w1)  memory_write [LV] => VAR 0x56456bff5670 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c004a10 <e17840> {g59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c11a340 <e17838> {g59} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c0daab0 <e17839> {g59} @dt=0x56456bf0a940@(G/w1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c005070 <e17843> {g60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c11a670 <e17841> {g60} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0dabd0 <e17842> {g60} @dt=0x56456bf0a940@(G/w1)  register_destination [LV] => VAR 0x56456bff60f0 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c005690 <e17846> {g61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c11a9a0 <e17844> {g61} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0dacf0 <e17845> {g61} @dt=0x56456bf0a940@(G/w1)  branch [LV] => VAR 0x56456bff6650 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c005cf0 <e17849> {g62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c11acd0 <e17847> {g62} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0dae10 <e17848> {g62} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c006310 <e17852> {g63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: CONST 0x56456c006040 <e17850> {g63} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56456c0daf30 <e17851> {g63} @dt=0x56456bf38e40@(G/w6)  ALU_function [LV] => VAR 0x56456bff7e50 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456c009a30 <e4894> {g77}
    1:2:2:2:2: ASSIGN 0x56456c006d50 <e19830> {g78} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c162090 <e20490#> {g78} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db050 <e17854> {g78} @dt=0x56456bf0a940@(G/w1)  register_write [LV] => VAR 0x56456bff4c30 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0073b0 <e17858> {g79} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1622e0 <e20500#> {g79} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db170 <e17857> {g79} @dt=0x56456bf0a940@(G/w1)  memory_to_register [LV] => VAR 0x56456bff5150 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0079d0 <e17861> {g80} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c162530 <e20510#> {g80} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db290 <e17860> {g80} @dt=0x56456bf0a940@(G/w1)  memory_write [LV] => VAR 0x56456bff5670 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c007ff0 <e17864> {g81} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c162780 <e20520#> {g81} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db3b0 <e17863> {g81} @dt=0x56456bf0a940@(G/w1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c008650 <e17867> {g82} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1629d0 <e20530#> {g82} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db4d0 <e17866> {g82} @dt=0x56456bf0a940@(G/w1)  register_destination [LV] => VAR 0x56456bff60f0 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c008c70 <e17870> {g83} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c162c20 <e20540#> {g83} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db5f0 <e17869> {g83} @dt=0x56456bf0a940@(G/w1)  branch [LV] => VAR 0x56456bff6650 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0092d0 <e17873> {g84} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c162e70 <e20550#> {g84} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c0db710 <e17872> {g84} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x56456c0098f0 <e17876> {g85} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: CONST 0x56456c1630c0 <e20560#> {g85} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x56456c0db830 <e17875> {g85} @dt=0x56456bf38e40@(G/w6)  ALU_function [LV] => VAR 0x56456bff7e50 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  ALU_function OUTPUT PORT
    1: MODULE 0x56456c00a670 <e8697> {h1}  Equal_Comparator  L3
    1:2: VAR 0x56456c00b860 <e17877> {h3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2: VAR 0x56456c00caa0 <e17878> {h4} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2: VAR 0x56456c00d000 <e17879> {h6} @dt=0x56456bf0a940@(G/w1)  c OUTPUT PORT
    1:2: ASSIGNW 0x56456c00d760 <e17884> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: EQ 0x56456c00d660 <e17882> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c0d8d70 <e17880> {h8} @dt=0x56456bf2afc0@(G/w32)  a [RV] <- VAR 0x56456c00b860 <e17877> {h3} @dt=0x56456bf2afc0@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x56456c0d8e90 <e17881> {h8} @dt=0x56456bf2afc0@(G/w32)  b [RV] <- VAR 0x56456c00caa0 <e17878> {h4} @dt=0x56456bf2afc0@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x56456c0d8fb0 <e17883> {h8} @dt=0x56456bf0a940@(G/w1)  c [LV] => VAR 0x56456c00d000 <e17879> {h6} @dt=0x56456bf0a940@(G/w1)  c OUTPUT PORT
    1: MODULE 0x56456c0136b0 <e8698> {i1}  Hazard_Unit  L3
    1:2: VAR 0x56456c013b20 <e17885> {i2} @dt=0x56456bf0a940@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x56456c019300 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x56456c019860 <e17891> {i8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56456c019dc0 <e17892> {i9} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x56456c01b5e0 <e17894> {i11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x56456c01cda0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x56456c01d3a0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x56456c01d930 <e17898> {i16} @dt=0x56456bf0a940@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x56456c01de80 <e17899> {i17} @dt=0x56456bf0a940@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x56456c01e460 <e17900> {i18} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x56456c01ea70 <e17901> {i19} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x56456c01f060 <e17902> {i20} @dt=0x56456bf0a940@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x56456c020350 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x56456c021680 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x56456c021b80 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  lwstall VAR
    1:2: VAR 0x56456c021fb0 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x56456c0303a0 <e5706> {i28} [always_comb]
    1:2:2: IF 0x56456c025ed0 <e19854> {i30}
    1:2:2:1: AND 0x56456c138870 <e19311> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c1387b0 <e19307> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c0229d0 <e19297> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c138560 <e19291> {i30} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c0d49f0 <e19283> {i30} @dt=0x56456bf3d380@(G/w5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x56456c022ea0 <e19298> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c0d4b10 <e17920> {i30} @dt=0x56456bf3d380@(G/w5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x56456c0d4c30 <e17921> {i30} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d4d50 <e19308> {i30} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x56456c023ab0 <e19836> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:1: CONST 0x56456c0237c0 <e17926> {i31} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x56456c0d4e70 <e17927> {i31} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3: IF 0x56456c025e00 <e5429> {i32}
    1:2:2:3:1: AND 0x56456c138c40 <e19350> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1: AND 0x56456c138b80 <e19346> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x56456c024210 <e19336> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x56456c138930 <e19330> {i32} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x56456c0d4f90 <e19322> {i32} @dt=0x56456bf3d380@(G/w5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x56456c024730 <e19337> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x56456c0d50b0 <e17942> {i32} @dt=0x56456bf3d380@(G/w5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x56456c0d51d0 <e17943> {i32} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [RV] <- VAR 0x56456c01cda0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x56456c0d52f0 <e19347> {i32} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [RV] <- VAR 0x56456c01d3a0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x56456c025330 <e19839> {i33} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:3:2:1: CONST 0x56456c025040 <e17948> {i33} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x56456c0d5410 <e17949> {i33} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x56456c025c80 <e19842> {i35} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:3:3:1: CONST 0x56456c025990 <e17951> {i35} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x56456c0d5530 <e17952> {i35} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2: IF 0x56456c029b20 <e5522> {i38}
    1:2:2:1: AND 0x56456c139010 <e19389> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c138f50 <e19385> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c026580 <e19375> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c138d00 <e19369> {i38} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c0d5650 <e19361> {i38} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x56456c026a50 <e19376> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c0d5770 <e17967> {i38} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x56456c0d5890 <e17968> {i38} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d59b0 <e19386> {i38} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x56456c0276b0 <e19845> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:1: CONST 0x56456c0273c0 <e17973> {i39} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x56456c0d5ad0 <e17974> {i39} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3: IF 0x56456c029a50 <e5518> {i40}
    1:2:2:3:1: AND 0x56456c1393e0 <e19428> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1: AND 0x56456c139320 <e19424> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x56456c027e10 <e19414> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x56456c1390d0 <e19408> {i40} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x56456c0d5bf0 <e19400> {i40} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x56456c028330 <e19415> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x56456c0d5d10 <e17989> {i40} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x56456c0d5e30 <e17990> {i40} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [RV] <- VAR 0x56456c01cda0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x56456c0d5f50 <e19425> {i40} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [RV] <- VAR 0x56456c01d3a0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x56456c028f80 <e19848> {i41} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:3:2:1: CONST 0x56456c028c90 <e17995> {i41} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x56456c0d6070 <e17996> {i41} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x56456c0298d0 <e19851> {i43} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:3:3:1: CONST 0x56456c0295e0 <e17998> {i43} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x56456c0d6190 <e17999> {i43} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2: ASSIGN 0x56456c02aa20 <e18011> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c139560 <e19448> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: OR 0x56456c1394a0 <e19444> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: EQ 0x56456c02a0b0 <e19434> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56456c0d62b0 <e18001> {i48} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x56456c0d63d0 <e18002> {i48} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x56456c02a510 <e19435> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c0d64f0 <e18004> {i48} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x56456c0d6610 <e18005> {i48} @dt=0x56456bf3d380@(G/w5)  Rt_execute [RV] <- VAR 0x56456c018060 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d6730 <e19445> {i48} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [RV] <- VAR 0x56456c019860 <e17891> {i8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0d6850 <e18010> {i48} @dt=0x56456bf0a940@(G/w1)  lwstall [LV] => VAR 0x56456c021b80 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  lwstall VAR
    1:2:2: ASSIGN 0x56456c02bc30 <e18032> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c139930 <e19487> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c139870 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c02b310 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c139620 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c0d6970 <e19459> {i53} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x56456c02b7e0 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c0d6a90 <e18025> {i53} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x56456c0d6bb0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d6cd0 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x56456c0d6df0 <e18031> {i53} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_1_decode [LV] => VAR 0x56456c01e460 <e17900> {i18} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2: ASSIGN 0x56456c02cee0 <e18053> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c139d00 <e19526> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c139c40 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c02c480 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c1399f0 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c0d6f10 <e19498> {i54} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x56456c02c950 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c0d7030 <e18046> {i54} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x56456c0d7150 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d7270 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x56456c0d7390 <e18052> {i54} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_2_decode [LV] => VAR 0x56456c01ea70 <e17901> {i19} @dt=0x56456bf0a940@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2: ASSIGN 0x56456c02eee0 <e18078> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c13a240 <e19596> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c139f40 <e19592> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: AND 0x56456c139dc0 <e19552> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56456c0d74b0 <e19532> {i56} @dt=0x56456bf0a940@(G/w1)  branch_decode [RV] <- VAR 0x56456c013b20 <e17885> {i2} @dt=0x56456bf0a940@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x56456c0d75d0 <e19533> {i56} @dt=0x56456bf0a940@(G/w1)  register_write_execute [RV] <- VAR 0x56456c019dc0 <e17892> {i9} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:2: OR 0x56456c139e80 <e19553> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: EQ 0x56456c02d900 <e19542> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x56456c0d76f0 <e18057> {i56} @dt=0x56456bf3d380@(G/w5)  write_register_execute [RV] <- VAR 0x56456c019300 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x56456c0d7810 <e18058> {i56} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: EQ 0x56456c02dd20 <e19543> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x56456c0d7930 <e18060> {i56} @dt=0x56456bf3d380@(G/w5)  write_register_execute [RV] <- VAR 0x56456c019300 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:2:2: VARREF 0x56456c0d7a50 <e18061> {i56} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: AND 0x56456c13a180 <e19593> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:1: AND 0x56456c13a000 <e19582> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x56456c0d7b70 <e19562> {i56} @dt=0x56456bf0a940@(G/w1)  branch_decode [RV] <- VAR 0x56456c013b20 <e17885> {i2} @dt=0x56456bf0a940@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56456c0d7c90 <e19563> {i56} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [RV] <- VAR 0x56456c01b5e0 <e17894> {i11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:2: OR 0x56456c13a0c0 <e19583> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:1: EQ 0x56456c02e780 <e19572> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0d7db0 <e18068> {i56} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d7ed0 <e18069> {i56} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:2:2:2: EQ 0x56456c02eba0 <e19573> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x56456c0d7ff0 <e18071> {i56} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:2:2: VARREF 0x56456c0d8110 <e18072> {i56} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:2: VARREF 0x56456c0d8230 <e18077> {i56} @dt=0x56456bf0a940@(G/w1)  branchstall [LV] => VAR 0x56456c021fb0 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  branchstall VAR
    1:2:2: ASSIGN 0x56456c02f550 <e18083> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c13a300 <e19606> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c0d8350 <e19602> {i59} @dt=0x56456bf0a940@(G/w1)  branchstall [RV] <- VAR 0x56456c021fb0 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x56456c0d8470 <e19603> {i59} @dt=0x56456bf0a940@(G/w1)  lwstall [RV] <- VAR 0x56456c021b80 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x56456c0d8590 <e18082> {i59} @dt=0x56456bf0a940@(G/w1)  stall_fetch [LV] => VAR 0x56456c01d930 <e17898> {i16} @dt=0x56456bf0a940@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2: ASSIGN 0x56456c02fb80 <e18088> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c13a3c0 <e19616> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c0d86b0 <e19612> {i60} @dt=0x56456bf0a940@(G/w1)  branchstall [RV] <- VAR 0x56456c021fb0 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x56456c0d87d0 <e19613> {i60} @dt=0x56456bf0a940@(G/w1)  lwstall [RV] <- VAR 0x56456c021b80 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x56456c0d88f0 <e18087> {i60} @dt=0x56456bf0a940@(G/w1)  stall_decode [LV] => VAR 0x56456c01de80 <e17899> {i17} @dt=0x56456bf0a940@(G/w1)  stall_decode OUTPUT PORT
    1:2:2: ASSIGN 0x56456c0301f0 <e18093> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c13a480 <e19626> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c0d8a10 <e19622> {i61} @dt=0x56456bf0a940@(G/w1)  branchstall [RV] <- VAR 0x56456c021fb0 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x56456c0d8b30 <e19623> {i61} @dt=0x56456bf0a940@(G/w1)  lwstall [RV] <- VAR 0x56456c021b80 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x56456c0d8c50 <e18092> {i61} @dt=0x56456bf0a940@(G/w1)  flush_execute_register [LV] => VAR 0x56456c01f060 <e17902> {i20} @dt=0x56456bf0a940@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x56456c031200 <e8699> {j1}  Left_Shift  L3
    1:2: VAR 0x56456c031960 <e18104> {j3} @dt=0x56456c128cd0@(G/sw32)  shift_distance GPARAM
    1:2:3: CONST 0x56456c12dc50 <e18103> {j3} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2: VAR 0x56456c032bc0 <e18105> {j6} @dt=0x56456bf2afc0@(G/w32)  shift_input INPUT PORT
    1:2: VAR 0x56456c033e00 <e18106> {j7} @dt=0x56456bf2afc0@(G/w32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x56456c034500 <e18111> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: SHIFTL 0x56456c034440 <e18109> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c0d4690 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  shift_input [RV] <- VAR 0x56456c032bc0 <e18105> {j6} @dt=0x56456bf2afc0@(G/w32)  shift_input INPUT PORT
    1:2:1:2: CONST 0x56456c138310 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x56456c0d48d0 <e18110> {j10} @dt=0x56456bf2afc0@(G/w32)  shift_output [LV] => VAR 0x56456c033e00 <e18106> {j7} @dt=0x56456bf2afc0@(G/w32)  shift_output OUTPUT PORT
    1: MODULE 0x56456c0f4220 <e12049> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x56456c0f4350 <e18122> {k3} @dt=0x56456c128cd0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c12dea0 <e18121> {c277} @dt=0x56456c128cd0@(G/sw32)  32'sh5
    1:2: VAR 0x56456c0f4740 <e18123> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2: VAR 0x56456c0f49a0 <e18124> {k7} @dt=0x56456bf3d380@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x56456c0f5200 <e18125> {k8} @dt=0x56456bf3d380@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x56456c0f5a60 <e18126> {k10} @dt=0x56456bf3d380@(G/w5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x56456c0f62c0 <e18132> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:1: COND 0x56456c0f6380 <e18130> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:1:1: VARREF 0x56456c0f6440 <e18127> {k13} @dt=0x56456bf0a940@(G/w1)  control [RV] <- VAR 0x56456c0f4740 <e18123> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x56456c0f6560 <e18128> {k13} @dt=0x56456bf3d380@(G/w5)  input_1 [RV] <- VAR 0x56456c0f5200 <e18125> {k8} @dt=0x56456bf3d380@(G/w5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x56456c0f6680 <e18129> {k13} @dt=0x56456bf3d380@(G/w5)  input_0 [RV] <- VAR 0x56456c0f49a0 <e18124> {k7} @dt=0x56456bf3d380@(G/w5)  input_0 INPUT PORT
    1:2:2: VARREF 0x56456c0f67a0 <e18131> {k13} @dt=0x56456bf3d380@(G/w5)  resolved [LV] => VAR 0x56456c0f5a60 <e18126> {k10} @dt=0x56456bf3d380@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x56456c0c7870 <e18143> {k3} @dt=0x56456c128cd0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c12e0f0 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2: VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x56456c0f3a50 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c0f3b10 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c0f3bd0 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  control [RV] <- VAR 0x56456c0efe90 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x56456c0f3cf0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456c0f06c0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x56456c0f3e10 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  input_0 [RV] <- VAR 0x56456c0f00f0 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x56456c0f3f30 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  resolved [LV] => VAR 0x56456c0f31f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x56456c0f6ba0 <e18164> {l3} @dt=0x56456c128cd0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c12e340 <e18163> {c284} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c0f6fb0 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  control INPUT PORT
    1:2: VAR 0x56456c0f7630 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x56456c0fd730 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x56456c0fdcb0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x56456c0fe230 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  input_3 INPUT PORT
    1:2: VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x56456c0ff1f0 <e6191> {l15} [always_comb]
    1:2:2: CASE 0x56456c0307d0 <e19857> {l16}
    1:2:2:1: VARREF 0x56456c0ff3a0 <e18171> {l16} @dt=0x56456bf6f8e0@(G/w2)  control [RV] <- VAR 0x56456c0f6fb0 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  control INPUT PORT
    1:2:2:2: CASEITEM 0x56456c0ff4c0 <e6149> {l17}
    1:2:2:2:1: CONST 0x56456c0ff580 <e18172> {l17} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x56456c0ff6f0 <e18175> {l17} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0ff7b0 <e18173> {l17} @dt=0x56456bf2afc0@(G/w32)  input_0 [RV] <- VAR 0x56456c0f7630 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  input_0 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0ff8d0 <e18174> {l17} @dt=0x56456bf2afc0@(G/w32)  resolved [LV] => VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456c0ff9f0 <e6162> {l18}
    1:2:2:2:1: CONST 0x56456c0ffab0 <e18176> {l18} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x56456c0ffc20 <e18179> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0ffce0 <e18177> {l18} @dt=0x56456bf2afc0@(G/w32)  input_1 [RV] <- VAR 0x56456c0fd730 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c0ffe00 <e18178> {l18} @dt=0x56456bf2afc0@(G/w32)  resolved [LV] => VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456c0fff20 <e6175> {l19}
    1:2:2:2:1: CONST 0x56456c0fffe0 <e18180> {l19} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x56456c100150 <e18183> {l19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c100210 <e18181> {l19} @dt=0x56456bf2afc0@(G/w32)  input_2 [RV] <- VAR 0x56456c0fdcb0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c100330 <e18182> {l19} @dt=0x56456bf2afc0@(G/w32)  resolved [LV] => VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x56456c100450 <e6188> {l20}
    1:2:2:2:1: CONST 0x56456c100510 <e18184> {l20} @dt=0x56456bf6f8e0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x56456c100680 <e18187> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c100740 <e18185> {l20} @dt=0x56456bf2afc0@(G/w32)  input_3 [RV] <- VAR 0x56456c0fe230 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  input_3 INPUT PORT
    1:2:2:2:2:2: VARREF 0x56456c100860 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  resolved [LV] => VAR 0x56456c0fea10 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x56456c04a080 <e8702> {m1}  Program_Counter  L3
    1:2: VAR 0x56456c04a4f0 <e18188> {m2} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c04b690 <e18189> {m3} @dt=0x56456bf2afc0@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x56456c04bbb0 <e18190> {m4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2: VAR 0x56456c04ce30 <e18191> {m5} @dt=0x56456bf2afc0@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x56456c04dfe0 <e6285> {m9} [always_ff]
    1:2:1: SENTREE 0x56456c04d350 <e6270> {m9}
    1:2:1:1: SENITEM 0x56456c04d290 <e6268> {m9} [POS]
    1:2:1:1:1: VARREF 0x56456c0d2260 <e18192> {m9} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c04a4f0 <e18188> {m2} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x56456c0309c0 <e19863> {m10}
    1:2:2:1: NOT 0x56456c138250 <e19262> {m10} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c0d2380 <e19260> {m10} @dt=0x56456bf0a940@(G/w1)  enable [RV] <- VAR 0x56456c04bbb0 <e18190> {m4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c04ddf0 <e19860> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c0d24a0 <e18195> {m11} @dt=0x56456bf2afc0@(G/w32)  address_input [RV] <- VAR 0x56456c04b690 <e18189> {m3} @dt=0x56456bf2afc0@(G/w32)  address_input INPUT PORT
    1:2:2:2:2: VARREF 0x56456c0d25c0 <e18196> {m11} @dt=0x56456bf2afc0@(G/w32)  address_output [LV] => VAR 0x56456c04ce30 <e18191> {m5} @dt=0x56456bf2afc0@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x56456c051480 <e8703> {n2}  Register_File  L3
    1:2: VAR 0x56456c0519b0 <e18198> {n3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c051ed0 <e18199> {n4} @dt=0x56456bf0a940@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x56456c0523f0 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  HI_LO_output INPUT PORT
    1:2: VAR 0x56456c052910 <e18201> {n6} @dt=0x56456bf0a940@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x56456c052cd0 <e18202> {n6} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x56456c053e70 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x56456c054650 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x56456c054e30 <e18205> {n7} @dt=0x56456bf3d380@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x56456c056070 <e18206> {n8} @dt=0x56456bf2afc0@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x56456c056850 <e18207> {n8} @dt=0x56456bf2afc0@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x56456c057030 <e18208> {n8} @dt=0x56456bf2afc0@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x56456c0582a0 <e18209> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x56456c058ab0 <e18210> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x56456c05a620 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  registers VAR
    1:2: VAR 0x56456c05b770 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  HI_reg VAR
    1:2: VAR 0x56456c05bea0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  LO_reg VAR
    1:2: VAR 0x56456c05d010 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  read_data_1_pre_mux VAR
    1:2: VAR 0x56456c05e1c0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c05f540 <e18262> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c05f480 <e18260> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: NEQ 0x56456c05eb60 <e18247> {n19} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1:1: CONST 0x56456c137db0 <e19235> {n19} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x56456c0d01c0 <e19227> {n19} @dt=0x56456bf3d380@(G/w5)  read_address_1 [RV] <- VAR 0x56456c053e70 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_1 INPUT PORT
    1:2:1:2: ARRAYSEL 0x56456c110760 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:2:1: VARREF 0x56456c0d02e0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  registers [RV] <- VAR 0x56456c05a620 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x56456c0d0400 <e18248> {n19} @dt=0x56456bf3d380@(G/w5)  read_address_1 [RV] <- VAR 0x56456c053e70 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x56456c12ec80 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x56456c0d0520 <e18261> {n19} @dt=0x56456bf2afc0@(G/w32)  read_data_1_pre_mux [LV] => VAR 0x56456c05d010 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x56456c0607c0 <e18290> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c060700 <e18288> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: NEQ 0x56456c05fde0 <e18275> {n20} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1:1: CONST 0x56456c138000 <e19254> {n20} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x56456c0d0640 <e19246> {n20} @dt=0x56456bf3d380@(G/w5)  read_address_2 [RV] <- VAR 0x56456c054650 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_2 INPUT PORT
    1:2:1:2: ARRAYSEL 0x56456c110c60 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:2:1: VARREF 0x56456c0d0760 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  registers [RV] <- VAR 0x56456c05a620 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x56456c0d0880 <e18276> {n20} @dt=0x56456bf3d380@(G/w5)  read_address_2 [RV] <- VAR 0x56456c054650 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x56456c12f120 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x56456c0d09a0 <e18289> {n20} @dt=0x56456bf2afc0@(G/w32)  read_data_2_pre_mux [LV] => VAR 0x56456c05e1c0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c061020 <e18296> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c060f60 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c0d0ac0 <e18291> {n21} @dt=0x56456bf0a940@(G/w1)  HI_LO_output [RV] <- VAR 0x56456c0523f0 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x56456c0d0be0 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  LO_reg [RV] <- VAR 0x56456c05bea0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  LO_reg VAR
    1:2:1:3: VARREF 0x56456c0d0d00 <e18293> {n21} @dt=0x56456bf2afc0@(G/w32)  read_data_1_pre_mux [RV] <- VAR 0x56456c05d010 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x56456c0d0e20 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  read_data_1 [LV] => VAR 0x56456c0582a0 <e18209> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x56456c061860 <e18302> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c0617a0 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c0d0f40 <e18297> {n22} @dt=0x56456bf0a940@(G/w1)  HI_LO_output [RV] <- VAR 0x56456c0523f0 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x56456c0d1060 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  HI_reg [RV] <- VAR 0x56456c05b770 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  HI_reg VAR
    1:2:1:3: VARREF 0x56456c0d1180 <e18299> {n22} @dt=0x56456bf2afc0@(G/w32)  read_data_2_pre_mux [RV] <- VAR 0x56456c05e1c0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x56456c0d12a0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  read_data_2 [LV] => VAR 0x56456c058ab0 <e18210> {n9} @dt=0x56456bf2afc0@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x56456c061c50 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x56456c0623e0 <e18308> {n29} @dt=0x56456bf0a940@(G/w1)
    1:2:1: XOR 0x56456c062320 <e18306> {n29} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c0d13c0 <e18304> {n29} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c0519b0 <e18198> {n3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x56456c0d14e0 <e18305> {n29} @dt=0x56456bf0a940@(G/w1)  pipelined [RV] <- VAR 0x56456c051ed0 <e18199> {n4} @dt=0x56456bf0a940@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x56456c0d1600 <e18307> {n29} @dt=0x56456bf0a940@(G/w1)  modified_write_clk [LV] => VAR 0x56456c061c50 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x56456c0641a0 <e6696> {n30} [always_ff]
    1:2:1: SENTREE 0x56456c062830 <e6665> {n30}
    1:2:1:1: SENITEM 0x56456c062770 <e6663> {n30} [POS]
    1:2:1:1:1: VARREF 0x56456c0d1720 <e18309> {n30} @dt=0x56456bf0a940@(G/w1)  modified_write_clk [RV] <- VAR 0x56456c061c50 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  modified_write_clk VAR
    1:2:2: IF 0x56456c063380 <e19869> {n31}
    1:2:2:1: VARREF 0x56456c0d1840 <e18310> {n31} @dt=0x56456bf0a940@(G/w1)  write_enable [RV] <- VAR 0x56456c052910 <e18201> {n6} @dt=0x56456bf0a940@(G/w1)  write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c063280 <e18314> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c0d1960 <e18311> {n31} @dt=0x56456bf2afc0@(G/w32)  write_data [RV] <- VAR 0x56456c056070 <e18206> {n8} @dt=0x56456bf2afc0@(G/w32)  write_data INPUT PORT
    1:2:2:2:2: ARRAYSEL 0x56456c111260 <e18313> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c0d1a80 <e13184> {n31} @dt=0x56456c05a540@(w32)u[31:0]  registers [LV] => VAR 0x56456c05a620 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  registers VAR
    1:2:2:2:2:2: VARREF 0x56456c0d1ba0 <e18312> {n31} @dt=0x56456bf3d380@(G/w5)  write_address [RV] <- VAR 0x56456c054e30 <e18205> {n7} @dt=0x56456bf3d380@(G/w5)  write_address INPUT PORT
    1:2:2: IF 0x56456c064090 <e6694> {n32}
    1:2:2:1: VARREF 0x56456c0d1cc0 <e18315> {n32} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_enable [RV] <- VAR 0x56456c052cd0 <e18202> {n6} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c063b70 <e19866> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c0d1de0 <e18316> {n33} @dt=0x56456bf2afc0@(G/w32)  HI_write_data [RV] <- VAR 0x56456c056850 <e18207> {n8} @dt=0x56456bf2afc0@(G/w32)  HI_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x56456c0d1f00 <e18317> {n33} @dt=0x56456bf2afc0@(G/w32)  HI_reg [LV] => VAR 0x56456c05b770 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x56456c063f50 <e18321> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c0d2020 <e18319> {n34} @dt=0x56456bf2afc0@(G/w32)  LO_write_data [RV] <- VAR 0x56456c057030 <e18208> {n8} @dt=0x56456bf2afc0@(G/w32)  LO_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x56456c0d2140 <e18320> {n34} @dt=0x56456bf2afc0@(G/w32)  LO_reg [LV] => VAR 0x56456c05bea0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  LO_reg VAR
    1: MODULE 0x56456c064fd0 <e8704> {o1}  Sign_Extension  L3
    1:2: VAR 0x56456c0660c0 <e18322> {o3} @dt=0x56456bf455e0@(G/w16)  short_input INPUT PORT
    1:2: VAR 0x56456c067300 <e18323> {o4} @dt=0x56456bf2afc0@(G/w32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x56456c0689f0 <e18352> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: CONCAT 0x56456c0684c0 <e19215> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: REPLICATE 0x56456c068180 <e18346> {o6} @dt=0x56456bf455e0@(G/w16)
    1:2:1:1:1: SEL 0x56456c10fe40 <e18335> {o6} @dt=0x56456bf0a940@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x56456c0cfe60 <e18324> {o6} @dt=0x56456bf455e0@(G/w16)  short_input [RV] <- VAR 0x56456c0660c0 <e18322> {o3} @dt=0x56456bf455e0@(G/w16)  short_input INPUT PORT
    1:2:1:1:1:2: CONST 0x56456c1100d0 <e12922> {o6} @dt=0x56456c10fff0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x56456c12f370 <e18334> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c12f5c0 <e18345> {o6} @dt=0x56456c128cd0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x56456c0cff80 <e18347> {o6} @dt=0x56456bf455e0@(G/w16)  short_input [RV] <- VAR 0x56456c0660c0 <e18322> {o3} @dt=0x56456bf455e0@(G/w16)  short_input INPUT PORT
    1:2:2: VARREF 0x56456c0d00a0 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  extended_output [LV] => VAR 0x56456c067300 <e18323> {o4} @dt=0x56456bf2afc0@(G/w32)  extended_output OUTPUT PORT
    1: MODULE 0x56456c06f160 <e8705> {p1}  Decode_Execute_Register  L3
    1:2: VAR 0x56456c06f5d0 <e18353> {p3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c06f9f0 <e18354> {p4} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2: VAR 0x56456c06fe10 <e18355> {p7} @dt=0x56456bf0a940@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x56456c070270 <e18356> {p8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x56456c0706d0 <e18357> {p9} @dt=0x56456bf0a940@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x56456c070c30 <e18358> {p10} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x56456c0713b0 <e18359> {p11} @dt=0x56456bf0a940@(G/w1)  register_destination_decode INPUT PORT
    1:2: VAR 0x56456c0718d0 <e18360> {p12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x56456c072b50 <e18361> {p13} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x56456c073db0 <e18362> {p14} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x56456c074ff0 <e18363> {p15} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x56456c076230 <e18364> {p16} @dt=0x56456bf3d380@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x56456c077470 <e18365> {p17} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x56456c077a30 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x56456c077f90 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x56456c078550 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x56456c078b20 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x56456c079140 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x56456c079750 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x56456c07aa30 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x56456c07bc90 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x56456c07cf00 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x56456c07e170 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x56456c07f470 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x56456c0807a0 <e18377> {p32} @dt=0x56456bf2afc0@(G/w32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x56456c081a90 <e18378> {p33} @dt=0x56456bf2afc0@(G/w32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x56456c082dc0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x56456c0840f0 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x56456c090b00 <e7650> {p40} [always_ff]
    1:2:1: SENTREE 0x56456c084650 <e7326> {p40}
    1:2:1:1: SENITEM 0x56456c084590 <e7324> {p40} [POS]
    1:2:1:1:1: VARREF 0x56456c0cd040 <e18381> {p40} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c06f5d0 <e18353> {p3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x56456c0909b0 <e19878> {p41}
    1:2:2:1: VARREF 0x56456c0cd160 <e18382> {p41} @dt=0x56456bf0a940@(G/w1)  clear [RV] <- VAR 0x56456c06f9f0 <e18354> {p4} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c0852a0 <e19872> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10b0e0 <e18383> {p42} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd280 <e18384> {p42} @dt=0x56456bf0a940@(G/w1)  register_write_execute [LV] => VAR 0x56456c077a30 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c085980 <e18388> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10b470 <e18386> {p43} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd3a0 <e18387> {p43} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [LV] => VAR 0x56456c077f90 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c085fe0 <e18391> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10b800 <e18389> {p44} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd4c0 <e18390> {p44} @dt=0x56456bf0a940@(G/w1)  memory_write_execute [LV] => VAR 0x56456c078550 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c086670 <e18394> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10bb50 <e18392> {p45} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd5e0 <e18393> {p45} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute [LV] => VAR 0x56456c078b20 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c086d50 <e18397> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10f050 <e18395> {p46} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd700 <e18396> {p46} @dt=0x56456bf0a940@(G/w1)  register_destination_execute [LV] => VAR 0x56456c079140 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c087400 <e18400> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c10f380 <e18398> {p47} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c0cd820 <e18399> {p47} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x56456c079750 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c0880c0 <e18414> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:1: CONST 0x56456c130f30 <e18813> {p48} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x56456c0cd940 <e18413> {p48} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute [LV] => VAR 0x56456c07aa30 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c088d40 <e18428> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c131180 <e18825> {p49} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c0cda60 <e18427> {p49} @dt=0x56456bf3d380@(G/w5)  Rt_execute [LV] => VAR 0x56456c07cf00 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c0899f0 <e18442> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c1313d0 <e18837> {p50} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c0cdb80 <e18441> {p50} @dt=0x56456bf3d380@(G/w5)  Rd_execute [LV] => VAR 0x56456c07e170 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c08a6a0 <e18456> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c131620 <e18849> {p51} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c0cdca0 <e18455> {p51} @dt=0x56456bf3d380@(G/w5)  Rs_execute [LV] => VAR 0x56456c07bc90 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c08b3c0 <e18470> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c131870 <e18861> {p52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c0cddc0 <e18469> {p52} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute [LV] => VAR 0x56456c07f470 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c08c0f0 <e18484> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c131ac0 <e18873> {p54} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c0cdee0 <e18483> {p54} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute [LV] => VAR 0x56456c082dc0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x56456c08cde0 <e18498> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c131d10 <e18885> {p55} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c0ce000 <e18497> {p55} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute [LV] => VAR 0x56456c0840f0 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08d4b0 <e19875> {p57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0ce120 <e18499> {p57} @dt=0x56456bf0a940@(G/w1)  register_write_decode [RV] <- VAR 0x56456c06fe10 <e18355> {p7} @dt=0x56456bf0a940@(G/w1)  register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ce240 <e18500> {p57} @dt=0x56456bf0a940@(G/w1)  register_write_execute [LV] => VAR 0x56456c077a30 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08d980 <e18504> {p58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0ce360 <e18502> {p58} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode [RV] <- VAR 0x56456c070270 <e18356> {p8} @dt=0x56456bf0a940@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ce480 <e18503> {p58} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [LV] => VAR 0x56456c077f90 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08ddb0 <e18507> {p59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0ce5a0 <e18505> {p59} @dt=0x56456bf0a940@(G/w1)  memory_write_decode [RV] <- VAR 0x56456c0706d0 <e18357> {p9} @dt=0x56456bf0a940@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ce6c0 <e18506> {p59} @dt=0x56456bf0a940@(G/w1)  memory_write_execute [LV] => VAR 0x56456c078550 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08e210 <e18510> {p60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0ce7e0 <e18508> {p60} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x56456c070c30 <e18358> {p10} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ce900 <e18509> {p60} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute [LV] => VAR 0x56456c078b20 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08e6e0 <e18513> {p61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0cea20 <e18511> {p61} @dt=0x56456bf0a940@(G/w1)  register_destination_decode [RV] <- VAR 0x56456c0713b0 <e18359> {p11} @dt=0x56456bf0a940@(G/w1)  register_destination_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ceb40 <e18512> {p61} @dt=0x56456bf0a940@(G/w1)  register_destination_execute [LV] => VAR 0x56456c079140 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08eb80 <e18516> {p62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c0cec60 <e18514> {p62} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x56456c0718d0 <e18360> {p12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0ced80 <e18515> {p62} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x56456c079750 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08efb0 <e18519> {p63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:3:1: VARREF 0x56456c0ceea0 <e18517> {p63} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode [RV] <- VAR 0x56456c072b50 <e18361> {p13} @dt=0x56456bf38e40@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cefc0 <e18518> {p63} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute [LV] => VAR 0x56456c07aa30 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08f360 <e18522> {p64} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c0cf0e0 <e18520> {p64} @dt=0x56456bf3d380@(G/w5)  Rs_decode [RV] <- VAR 0x56456c073db0 <e18362> {p14} @dt=0x56456bf3d380@(G/w5)  Rs_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cf200 <e18521> {p64} @dt=0x56456bf3d380@(G/w5)  Rs_execute [LV] => VAR 0x56456c07bc90 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08f740 <e18525> {p65} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c0cf320 <e18523> {p65} @dt=0x56456bf3d380@(G/w5)  Rt_decode [RV] <- VAR 0x56456c074ff0 <e18363> {p15} @dt=0x56456bf3d380@(G/w5)  Rt_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cf440 <e18524> {p65} @dt=0x56456bf3d380@(G/w5)  Rt_execute [LV] => VAR 0x56456c07cf00 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08fb20 <e18528> {p66} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c0cf560 <e18526> {p66} @dt=0x56456bf3d380@(G/w5)  Rd_decode [RV] <- VAR 0x56456c076230 <e18364> {p16} @dt=0x56456bf3d380@(G/w5)  Rd_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cf680 <e18527> {p66} @dt=0x56456bf3d380@(G/w5)  Rd_execute [LV] => VAR 0x56456c07e170 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c08ff40 <e18531> {p67} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c0cf7a0 <e18529> {p67} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode [RV] <- VAR 0x56456c077470 <e18365> {p17} @dt=0x56456bf2afc0@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cf8c0 <e18530> {p67} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute [LV] => VAR 0x56456c07f470 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c090410 <e18534> {p69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c0cf9e0 <e18532> {p69} @dt=0x56456bf2afc0@(G/w32)  read_data_one_decode [RV] <- VAR 0x56456c0807a0 <e18377> {p32} @dt=0x56456bf2afc0@(G/w32)  read_data_one_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cfb00 <e18533> {p69} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute [LV] => VAR 0x56456c082dc0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x56456c090870 <e18537> {p70} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c0cfc20 <e18535> {p70} @dt=0x56456bf2afc0@(G/w32)  read_data_two_decode [RV] <- VAR 0x56456c081a90 <e18378> {p33} @dt=0x56456bf2afc0@(G/w32)  read_data_two_decode INPUT PORT
    1:2:2:3:2: VARREF 0x56456c0cfd40 <e18536> {p70} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute [LV] => VAR 0x56456c0840f0 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x56456c093ff0 <e8706> {q1}  Execute_Memory_Register  L3
    1:2: VAR 0x56456c094460 <e18538> {q3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c0948c0 <e18539> {q6} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x56456c094d20 <e18540> {q7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56456c0951e0 <e18541> {q8} @dt=0x56456bf0a940@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x56456c095700 <e18542> {q9} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x56456c095cc0 <e18543> {q11} @dt=0x56456bf0a940@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x56456c0962e0 <e18544> {q12} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x56456c0968a0 <e18545> {q13} @dt=0x56456bf0a940@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x56456c096ec0 <e18546> {q14} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x56456c0981e0 <e18547> {q17} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x56456c0994d0 <e18548> {q18} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x56456c09a7c0 <e18549> {q19} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x56456c09bab0 <e18550> {q20} @dt=0x56456bf2afc0@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x56456c09cda0 <e18551> {q21} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x56456c09e0d0 <e18552> {q23} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x56456c09f3c0 <e18553> {q24} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x56456c0a06b0 <e18554> {q25} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x56456c0a19a0 <e18555> {q26} @dt=0x56456bf2afc0@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x56456c0a2cd0 <e18556> {q27} @dt=0x56456bf3d380@(G/w5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x56456c0a5d90 <e8072> {q31} [always_ff]
    1:2:1: SENTREE 0x56456c0a3230 <e8016> {q31}
    1:2:1:1: SENITEM 0x56456c0a3170 <e8014> {q31} [POS]
    1:2:1:1:1: VARREF 0x56456bf2a0e0 <e18557> {q31} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c094460 <e18538> {q3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a3890 <e19881> {q32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf2a200 <e18558> {q32} @dt=0x56456bf0a940@(G/w1)  register_write_execute [RV] <- VAR 0x56456c0948c0 <e18539> {q6} @dt=0x56456bf0a940@(G/w1)  register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x56456bf2a320 <e18559> {q32} @dt=0x56456bf0a940@(G/w1)  register_write_memory [LV] => VAR 0x56456c095cc0 <e18543> {q11} @dt=0x56456bf0a940@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a3d60 <e18563> {q33} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf2a440 <e18561> {q33} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute [RV] <- VAR 0x56456c094d20 <e18540> {q7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x56456bf2a560 <e18562> {q33} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [LV] => VAR 0x56456c0962e0 <e18544> {q12} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a4190 <e18566> {q34} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf2a680 <e18564> {q34} @dt=0x56456bf0a940@(G/w1)  memory_write_execute [RV] <- VAR 0x56456c0951e0 <e18541> {q8} @dt=0x56456bf0a940@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:2: VARREF 0x56456bf2a7a0 <e18565> {q34} @dt=0x56456bf0a940@(G/w1)  memory_write_memory [LV] => VAR 0x56456c0968a0 <e18545> {q13} @dt=0x56456bf0a940@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a4660 <e18569> {q35} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c0cc2c0 <e18567> {q35} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x56456c095700 <e18542> {q9} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0cc3e0 <e18568> {q35} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x56456c096ec0 <e18546> {q14} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a4a90 <e18572> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c0cc500 <e18570> {q37} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute [RV] <- VAR 0x56456c0981e0 <e18547> {q17} @dt=0x56456bf2afc0@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0cc620 <e18571> {q37} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [LV] => VAR 0x56456c09e0d0 <e18552> {q23} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a4ef0 <e18575> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c0cc740 <e18573> {q38} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x56456c0994d0 <e18548> {q18} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0cc860 <e18574> {q38} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x56456c09f3c0 <e18553> {q24} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a5350 <e18578> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c0cc980 <e18576> {q39} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x56456c09a7c0 <e18549> {q19} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0ccaa0 <e18577> {q39} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x56456c0a06b0 <e18554> {q25} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a57b0 <e18581> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c0ccbc0 <e18579> {q40} @dt=0x56456bf2afc0@(G/w32)  write_data_execute [RV] <- VAR 0x56456c09bab0 <e18550> {q20} @dt=0x56456bf2afc0@(G/w32)  write_data_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0ccce0 <e18580> {q40} @dt=0x56456bf2afc0@(G/w32)  write_data_memory [LV] => VAR 0x56456c0a19a0 <e18555> {q26} @dt=0x56456bf2afc0@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0a5c10 <e18584> {q41} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: VARREF 0x56456c0cce00 <e18582> {q41} @dt=0x56456bf3d380@(G/w5)  write_register_execute [RV] <- VAR 0x56456c09cda0 <e18551> {q21} @dt=0x56456bf3d380@(G/w5)  write_register_execute INPUT PORT
    1:2:2:2: VARREF 0x56456c0ccf20 <e18583> {q41} @dt=0x56456bf3d380@(G/w5)  write_register_memory [LV] => VAR 0x56456c0a2cd0 <e18556> {q27} @dt=0x56456bf3d380@(G/w5)  write_register_memory OUTPUT PORT
    1: MODULE 0x56456c0a8080 <e8707> {r1}  Fetch_Decode_Register  L3
    1:2: VAR 0x56456c0a84f0 <e18585> {r3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c0a8a10 <e18586> {r4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2: VAR 0x56456c0a8f30 <e18587> {r5} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2: VAR 0x56456c0aa190 <e18588> {r7} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x56456c0ab420 <e18589> {r8} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x56456c0ac750 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x56456c0ada80 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x56456c0b0d00 <e8277> {r15} [always_ff]
    1:2:1: SENTREE 0x56456c0ae000 <e8216> {r15}
    1:2:1:1: SENITEM 0x56456c0adf40 <e8214> {r15} [POS]
    1:2:1:1:1: VARREF 0x56456bf296c0 <e18592> {r15} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c0a84f0 <e18585> {r3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x56456c0b0bf0 <e19893> {r17}
    1:2:2:1: NOT 0x56456c135170 <e19210> {r17} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456bf297e0 <e19208> {r17} @dt=0x56456bf0a940@(G/w1)  enable [RV] <- VAR 0x56456c0a8a10 <e18586> {r4} @dt=0x56456bf0a940@(G/w1)  enable INPUT PORT
    1:2:2:2: IF 0x56456c0b0ae0 <e19890> {r18}
    1:2:2:2:1: VARREF 0x56456bf29900 <e18595> {r18} @dt=0x56456bf0a940@(G/w1)  clear [RV] <- VAR 0x56456c0a8f30 <e18587> {r5} @dt=0x56456bf0a940@(G/w1)  clear INPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x56456c0af150 <e19884> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c130840 <e18605> {r19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x56456bf29a20 <e18606> {r19} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [LV] => VAR 0x56456c0ac750 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x56456c0afe30 <e18621> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c130ce0 <e18801> {r20} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456bf29b40 <e18620> {r20} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x56456c0ada80 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x56456c0b0500 <e19887> {r22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456bf29c60 <e18622> {r22} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch [RV] <- VAR 0x56456c0aa190 <e18588> {r7} @dt=0x56456bf2afc0@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x56456bf29d80 <e18623> {r22} @dt=0x56456bf2afc0@(G/w32)  instruction_decode [LV] => VAR 0x56456c0ac750 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x56456c0b09a0 <e18627> {r23} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456bf29ea0 <e18625> {r23} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456c0ab420 <e18589> {r8} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x56456bf29fc0 <e18626> {r23} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x56456c0ada80 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x56456c0b4a30 <e8708> {s1}  Memory_Writeback_Register  L3
    1:2: VAR 0x56456c0b4ea0 <e18628> {s3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2: VAR 0x56456c0b52c0 <e18629> {s6} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x56456c0b57e0 <e18630> {s7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56456c0b5cf0 <e18631> {s8} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x56456c0b62c0 <e18632> {s10} @dt=0x56456bf0a940@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b68d0 <e18633> {s11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b6ee0 <e18634> {s12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b81c0 <e18635> {s14} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x56456c0b94b0 <e18636> {s15} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x56456c0ba7a0 <e18637> {s16} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x56456c0bba90 <e18638> {s17} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x56456c0bcd80 <e18639> {s18} @dt=0x56456bf2afc0@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x56456c0be0b0 <e18640> {s20} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0bf3d0 <e18641> {s21} @dt=0x56456bf3d380@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c06d0 <e18642> {s22} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c19c0 <e18643> {s23} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c2cb0 <e18644> {s24} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x56456c0c5990 <e8675> {s27} [always_ff]
    1:2:1: SENTREE 0x56456c0c3210 <e8625> {s27}
    1:2:1:1: SENITEM 0x56456c0c3150 <e8623> {s27} [POS]
    1:2:1:1:1: VARREF 0x56456bf0cac0 <e18645> {s27} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c0b4ea0 <e18628> {s3} @dt=0x56456bf0a940@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c3890 <e19896> {s28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf0cbe0 <e18646> {s28} @dt=0x56456bf0a940@(G/w1)  register_write_memory [RV] <- VAR 0x56456c0b52c0 <e18629> {s6} @dt=0x56456bf0a940@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0cd00 <e18647> {s28} @dt=0x56456bf0a940@(G/w1)  register_write_writeback [LV] => VAR 0x56456c0b62c0 <e18632> {s10} @dt=0x56456bf0a940@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c3d60 <e18651> {s29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf0ce20 <e18649> {s29} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory [RV] <- VAR 0x56456c0b57e0 <e18630> {s7} @dt=0x56456bf0a940@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0cf40 <e18650> {s29} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback [LV] => VAR 0x56456c0b68d0 <e18633> {s11} @dt=0x56456bf0a940@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c4200 <e18654> {s30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456bf0d0b0 <e18652> {s30} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x56456c0b5cf0 <e18631> {s8} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0d1d0 <e18653> {s30} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x56456c0b6ee0 <e18634> {s12} @dt=0x56456bf0a940@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c4670 <e18657> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456bf0d2f0 <e18655> {s32} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory [RV] <- VAR 0x56456c0b81c0 <e18635> {s14} @dt=0x56456bf2afc0@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0d410 <e18656> {s32} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback [LV] => VAR 0x56456c0be0b0 <e18640> {s20} @dt=0x56456bf2afc0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c4af0 <e18660> {s33} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: VARREF 0x56456bf0d530 <e18658> {s33} @dt=0x56456bf3d380@(G/w5)  write_register_memory [RV] <- VAR 0x56456c0b94b0 <e18636> {s15} @dt=0x56456bf3d380@(G/w5)  write_register_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0d650 <e18659> {s33} @dt=0x56456bf3d380@(G/w5)  write_register_writeback [LV] => VAR 0x56456c0bf3d0 <e18641> {s21} @dt=0x56456bf3d380@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c4f50 <e18663> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456bf0d770 <e18661> {s34} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x56456c0ba7a0 <e18637> {s16} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf0d890 <e18662> {s34} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x56456c0c06d0 <e18642> {s22} @dt=0x56456bf2afc0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c53b0 <e18666> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456bf29240 <e18664> {s35} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x56456c0bba90 <e18638> {s17} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf29360 <e18665> {s35} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x56456c0c19c0 <e18643> {s23} @dt=0x56456bf2afc0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x56456c0c5810 <e18669> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456bf29480 <e18667> {s36} @dt=0x56456bf2afc0@(G/w32)  read_data_memory [RV] <- VAR 0x56456c0bcd80 <e18639> {s18} @dt=0x56456bf2afc0@(G/w32)  read_data_memory INPUT PORT
    1:2:2:2: VARREF 0x56456bf295a0 <e18668> {s36} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback [LV] => VAR 0x56456c0c2cb0 <e18644> {s24} @dt=0x56456bf2afc0@(G/w32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x56456bef75f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56456c06a490 <e19968#> {c55} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c06a490 <e19968#> {c55} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56456bf78df0 <e1902> {c167} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56456c10fff0 <e12913> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56456bf78a10 <e1897> {c167} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x56456bfe2b60 <e4026> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bf1eb70 <e34> {c8} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2ad40 <e39> {c8} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf38780 <e405> {c45} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf44440 <e677> {c61} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf787d0 <e1890> {c167} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf78a10 <e1897> {c167} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x56456bf78df0 <e1902> {c167} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56456bf79040 <e1909> {c167} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf7a1f0 <e1937> {c171} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfa8850 <e2678> {c405} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfc2590 <e3122> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfc9190 <e3340> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfc97b0 <e3353> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfc9f20 <e3365> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfe2b60 <e4026> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x56456c023970 <e5376> {i31} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0316f0 <e5715> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c088c20 <e7438> {p49} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0efdb0 <e12080> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c031880 <e12088> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0f44d0 <e12096> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0f6d20 <e12104> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0b4dc0 <e12217> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b51e0 <e12220> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b5700 <e12223> {s7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b5c10 <e12226> {s8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b61e0 <e12229> {s10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b67f0 <e12232> {s11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b6e00 <e12235> {s12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b7cc0 <e12238> {s14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0b8fb0 <e12246> {s15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0ba2a0 <e12254> {s16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bb590 <e12262> {s17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bc880 <e12270> {s18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bdbb0 <e12278> {s20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0beed0 <e12286> {s21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0c01d0 <e12294> {s22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c14c0 <e12302> {s23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c27b0 <e12310> {s24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a8410 <e12343> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a8930 <e12346> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a8e50 <e12349> {r5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a9c90 <e12352> {r7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0aaf20 <e12360> {r8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0ac250 <e12368> {r10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0ad580 <e12376> {r11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c8590 <e12388> {r19} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c094380 <e12408> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0947e0 <e12411> {q6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c094c40 <e12414> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095100 <e12417> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095620 <e12420> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095be0 <e12423> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c096200 <e12426> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0967c0 <e12429> {q13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c096de0 <e12432> {q14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c097ce0 <e12435> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c098fd0 <e12443> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09a2c0 <e12451> {q19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09b5b0 <e12459> {q20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09c8a0 <e12467> {q21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c09dbd0 <e12475> {q23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09eec0 <e12483> {q24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a01b0 <e12491> {q25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a14a0 <e12499> {q26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a27d0 <e12507> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c06f4f0 <e12543> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c06f910 <e12546> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c06fd30 <e12549> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c070190 <e12552> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0705f0 <e12555> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c070b50 <e12558> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0712d0 <e12561> {p11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0717f0 <e12564> {p12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c072650 <e12567> {p13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c0738b0 <e12575> {p14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c074af0 <e12583> {p15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c075d30 <e12591> {p16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c076f70 <e12599> {p17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c077950 <e12607> {p19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c077eb0 <e12610> {p20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c078470 <e12613> {p21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c078a40 <e12616> {p22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c079060 <e12619> {p23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c079670 <e12622> {p24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c07a530 <e12625> {p25} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c07b790 <e12633> {p26} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07ca00 <e12641> {p27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07dc70 <e12649> {p28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07ef70 <e12657> {p29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0802a0 <e12665> {p32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c081590 <e12673> {p33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0828c0 <e12681> {p35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c083bf0 <e12689> {p36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c065c80 <e12870> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456c066e00 <e12878> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c10fd60 <e12894> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c10fff0 <e12913> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56456c110320 <e12925> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456c0518d0 <e12939> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c051df0 <e12942> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052310 <e12945> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052830 <e12948> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052bf0 <e12951> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c053970 <e12954> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c054150 <e12962> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c054930 <e12970> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c055b70 <e12978> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c056350 <e12986> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c056b30 <e12994> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c057da0 <e13002> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0585b0 <e13010> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x56456c05a540 <e13027> {n12} @dt=this@(w32)u[31:0] refdt=0x56456bf2afc0(G/w32) [31:0]
    3:1:2: RANGE 0x56456c059f40 <e6472> {n12}
    3:1:2:2: CONST 0x56456c12e590 <e18220> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56456c12e7e0 <e18230> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56456c05a040 <e13021> {n12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05b270 <e13029> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05b9a0 <e13037> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05cb50 <e13045> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05dd00 <e13053> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c1105c0 <e13065> {n19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c110820 <e13089> {n19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c061b70 <e13165> {n28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04a410 <e13212> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04b190 <e13215> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c04bad0 <e13223> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04c930 <e13226> {m5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f7130 <e13239> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0f77b0 <e13247> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0d35e0 <e13284> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0f20 <e13321> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0fe3b0 <e13358> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0feb90 <e13395> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0010 <e13449> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0f0270 <e13452> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0840 <e13489> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f3370 <e13526> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f48c0 <e13574> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0f4b20 <e13577> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0f5380 <e13614> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0f5be0 <e13651> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0326e0 <e13699> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c033920 <e13707> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c013a40 <e13726> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c014540 <e13729> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c015700 <e13737> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c016940 <e13745> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c017b80 <e13753> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c018e00 <e13761> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c019780 <e13769> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c019ce0 <e13772> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ab80 <e13775> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c01b500 <e13783> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ba60 <e13786> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01c8c0 <e13789> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c01d2c0 <e13797> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01d850 <e13800> {i16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01dda0 <e13803> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01e380 <e13806> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01e990 <e13809> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ef80 <e13812> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01fe70 <e13815> {i21} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0211a0 <e13823> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c021aa0 <e13831> {i25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c021ed0 <e13834> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c00b360 <e14018> {h3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c00c5a0 <e14026> {h4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c00cf20 <e14034> {h6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff4250 <e14045> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bff4b50 <e14053> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5070 <e14056> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5590 <e14059> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5ab0 <e14062> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6010 <e14065> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6570 <e14068> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6ad0 <e14071> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff7950 <e14074> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bff8af0 <e14082> {g16} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bff9c10 <e14090> {g17} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bffad30 <e14098> {g18} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c116b70 <e14115> {g21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfeb7c0 <e14488> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfebce0 <e14491> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfec240 <e14494> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfb40b0 <e14501> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfb51f0 <e14509> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb6430 <e14517> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb76b0 <e14525> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb88f0 <e14533> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb9b90 <e14541> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfbad10 <e14549> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbd010 <e14565> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbe190 <e14573> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbf310 <e14581> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfc0490 <e14589> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c11c190 <e14696> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfaade0 <e15574> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfab5c0 <e15582> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfac800 <e15590> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bf1b680 <e15611> {c6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf1d760 <e15614> {c7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2b780 <e15625> {c11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2c260 <e15628> {c14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2d0e0 <e15636> {c15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2e0a0 <e15644> {c18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2e8e0 <e15652> {c19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2ed00 <e15655> {c20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2f8e0 <e15658> {c21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf30960 <e15666> {c22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf31200 <e15674> {c25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf31600 <e15677> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf32380 <e15680> {c31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf33500 <e15688> {c32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf34640 <e15696> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf357a0 <e15704> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf35fe0 <e15712> {c36} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36420 <e15715> {c37} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36840 <e15718> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36c80 <e15721> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf370e0 <e15724> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37500 <e15727> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37900 <e15730> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37d00 <e15733> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf38100 <e15736> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf39fc0 <e15747> {c50} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3b120 <e15755> {c51} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3c260 <e15763> {c52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf3da80 <e15779> {c54} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf405a0 <e15881> {c57} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf40ca0 <e15889> {c57} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf437c0 <e15991> {c60} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456bf472e0 <e16101> {c65} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf48200 <e16109> {c66} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf49320 <e16117> {c67} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4a440 <e16125> {c68} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4b620 <e16133> {c69} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4c770 <e16141> {c70} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4d0c0 <e16149> {c73} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4d580 <e16152> {c74} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4d9f0 <e16155> {c75} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4e780 <e16158> {c76} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf4f030 <e16166> {c77} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4fdc0 <e16169> {c78} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf506c0 <e16177> {c79} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf50b30 <e16180> {c80} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf51910 <e16183> {c83} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf52af0 <e16191> {c84} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf53c80 <e16199> {c85} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf54e30 <e16207> {c86} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf55fe0 <e16215> {c87} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf57190 <e16223> {c88} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf58340 <e16231> {c89} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf594f0 <e16239> {c90} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf5a630 <e16247> {c91} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5b780 <e16255> {c92} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5c8d0 <e16263> {c93} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5da90 <e16271> {c94} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf5e380 <e16279> {c97} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf5f110 <e16282> {c98} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5fa10 <e16290> {c99} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf5fe80 <e16293> {c100} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf60360 <e16296> {c101} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf61110 <e16299> {c104} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf622c0 <e16307> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf63470 <e16315> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf64620 <e16323> {c107} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf657d0 <e16331> {c108} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf66110 <e16339> {c111} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf665d0 <e16342> {c112} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf66a90 <e16345> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf67890 <e16348> {c116} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf68a20 <e16356> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf69bd0 <e16364> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6ad80 <e16372> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6bf30 <e16380> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6d0e0 <e16388> {c121} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6d960 <e16396> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6dd90 <e16399> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6e230 <e16402> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6e6c0 <e16405> {c127} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6eb50 <e16408> {c128} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456bf70a90 <e16419> {c130} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c06a490 <e19968#> {c55} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
