# Task 1: ALU Design

## Description
This ALU supports the following operations:
- Addition
- Subtraction
- AND
- OR
- NOT

## Files
- `alu.v`: Main ALU module
- `alu_tb.v`: Testbench to verify ALU operations

## How to Simulate
Use any Verilog simulator (ModelSim, Vivado, or Edaplayground).  
Compile both files and observe the waveform.
