// Seed: 3734752874
module module_0 (
    input tri id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    output wor id_12,
    output uwire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 ();
  wire id_2;
endmodule
module module_3;
  assign id_1 = ~id_1;
  module_2 modCall_1 ();
endmodule
