// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _moments_HH_
#define _moments_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "moments_AXIvideo2Mat.h"
#include "moments_Mat2AXIvideo.h"
#include "FIFO_moments_img_0_data_stream_0_V.h"
#include "FIFO_moments_img_0_data_stream_1_V.h"
#include "FIFO_moments_img_0_data_stream_2_V.h"
#include "FIFO_moments_img_1_data_stream_0_V.h"
#include "FIFO_moments_img_1_data_stream_1_V.h"
#include "FIFO_moments_img_1_data_stream_2_V.h"
#include "moments_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct moments : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_in< sc_lv<3> > in_data_TKEEP;
    sc_in< sc_lv<3> > in_data_TSTRB;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_in< sc_lv<1> > in_data_TID;
    sc_in< sc_lv<1> > in_data_TDEST;
    sc_out< sc_lv<24> > out_data_TDATA;
    sc_out< sc_logic > out_data_TVALID;
    sc_in< sc_logic > out_data_TREADY;
    sc_out< sc_lv<3> > out_data_TKEEP;
    sc_out< sc_lv<3> > out_data_TSTRB;
    sc_out< sc_lv<1> > out_data_TUSER;
    sc_out< sc_lv<1> > out_data_TLAST;
    sc_out< sc_lv<1> > out_data_TID;
    sc_out< sc_lv<1> > out_data_TDEST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const3;


    // Module declarations
    moments(sc_module_name name);
    SC_HAS_PROCESS(moments);

    ~moments();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    moments_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* moments_control_s_axi_U;
    moments_AXIvideo2Mat* grp_moments_AXIvideo2Mat_fu_233;
    moments_Mat2AXIvideo* grp_moments_Mat2AXIvideo_fu_254;
    FIFO_moments_img_0_data_stream_0_V* img_0_data_stream_0_V_img_0_data_stream_0_V_fifo_U;
    FIFO_moments_img_0_data_stream_1_V* img_0_data_stream_1_V_img_0_data_stream_1_V_fifo_U;
    FIFO_moments_img_0_data_stream_2_V* img_0_data_stream_2_V_img_0_data_stream_2_V_fifo_U;
    FIFO_moments_img_1_data_stream_0_V* img_1_data_stream_0_V_img_1_data_stream_0_V_fifo_U;
    FIFO_moments_img_1_data_stream_1_V* img_1_data_stream_1_V_img_1_data_stream_1_V_fifo_U;
    FIFO_moments_img_1_data_stream_2_V* img_1_data_stream_2_V_img_1_data_stream_2_V_fifo_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_25;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<24> > in_data_V_data_V_0_data_out;
    sc_signal< sc_logic > in_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<24> > in_data_V_data_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_data_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_data_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_data_V_0_has_vld_data_reg;
    sc_signal< sc_lv<3> > in_data_V_keep_V_0_data_out;
    sc_signal< sc_logic > in_data_V_keep_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_keep_V_0_ack_out;
    sc_signal< sc_lv<3> > in_data_V_keep_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_keep_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_keep_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_keep_V_0_has_vld_data_reg;
    sc_signal< sc_lv<3> > in_data_V_strb_V_0_data_out;
    sc_signal< sc_logic > in_data_V_strb_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_strb_V_0_ack_out;
    sc_signal< sc_lv<3> > in_data_V_strb_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_strb_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_strb_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_strb_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > in_data_V_user_V_0_data_out;
    sc_signal< sc_logic > in_data_V_user_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > in_data_V_user_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_user_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_user_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_user_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > in_data_V_last_V_0_data_out;
    sc_signal< sc_logic > in_data_V_last_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > in_data_V_last_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_last_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_last_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_last_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > in_data_V_id_V_0_data_out;
    sc_signal< sc_logic > in_data_V_id_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > in_data_V_id_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_id_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_id_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_id_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > in_data_V_dest_V_0_data_out;
    sc_signal< sc_logic > in_data_V_dest_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > in_data_V_dest_V_0_data_reg;
    sc_signal< sc_logic > in_data_V_dest_V_0_areset_d;
    sc_signal< sc_logic > in_data_V_dest_V_0_in_rdy;
    sc_signal< sc_logic > in_data_V_dest_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > in_data_V_dest_V_0_has_vld_data_reg;
    sc_signal< sc_logic > out_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<24> > out_data_V_data_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_data_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_data_V_1_mVld;
    sc_signal< sc_logic > out_data_V_data_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_keep_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_keep_V_1_ack_out;
    sc_signal< sc_lv<3> > out_data_V_keep_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_keep_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_keep_V_1_mVld;
    sc_signal< sc_logic > out_data_V_keep_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_strb_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_strb_V_1_ack_out;
    sc_signal< sc_lv<3> > out_data_V_strb_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_strb_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_strb_V_1_mVld;
    sc_signal< sc_logic > out_data_V_strb_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_user_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > out_data_V_user_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_user_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_user_V_1_mVld;
    sc_signal< sc_logic > out_data_V_user_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_data_V_last_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_last_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_last_V_1_mVld;
    sc_signal< sc_logic > out_data_V_last_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_id_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > out_data_V_id_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_id_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_id_V_1_mVld;
    sc_signal< sc_logic > out_data_V_id_V_1_areset_d;
    sc_signal< sc_logic > out_data_V_dest_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > out_data_V_dest_V_1_data_reg;
    sc_signal< sc_logic > out_data_V_dest_V_1_sRdy;
    sc_signal< sc_logic > out_data_V_dest_V_1_mVld;
    sc_signal< sc_logic > out_data_V_dest_V_1_areset_d;
    sc_signal< sc_logic > x_ap_vld;
    sc_signal< sc_logic > y_ap_vld;
    sc_signal< sc_logic > angle_ap_vld;
    sc_signal< sc_lv<11> > col_i_reg_222;
    sc_signal< sc_lv<1> > exitcond5_i_fu_275_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_458;
    sc_signal< sc_lv<11> > row_fu_281_p2;
    sc_signal< sc_lv<11> > row_reg_359;
    sc_signal< sc_lv<1> > exitcond_i_fu_287_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_364;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_4;
    sc_signal< bool > ap_sig_469;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<8> > img_0_data_stream_0_V_dout;
    sc_signal< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_0_V_read;
    sc_signal< sc_lv<8> > img_0_data_stream_1_V_dout;
    sc_signal< sc_logic > img_0_data_stream_1_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_1_V_read;
    sc_signal< sc_lv<8> > img_0_data_stream_2_V_dout;
    sc_signal< sc_logic > img_0_data_stream_2_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_2_V_read;
    sc_signal< bool > ap_sig_495;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > img_1_data_stream_0_V_full_n;
    sc_signal< sc_logic > img_1_data_stream_0_V_write;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_364_pp0_iter1;
    sc_signal< sc_logic > img_1_data_stream_1_V_full_n;
    sc_signal< sc_logic > img_1_data_stream_1_V_write;
    sc_signal< sc_logic > img_1_data_stream_2_V_full_n;
    sc_signal< sc_logic > img_1_data_stream_2_V_write;
    sc_signal< bool > ap_sig_521;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<11> > col_fu_293_p2;
    sc_signal< sc_lv<1> > tmp_i_12_fu_299_p2;
    sc_signal< sc_lv<1> > tmp_i_12_reg_373;
    sc_signal< sc_lv<8> > tmp_reg_379;
    sc_signal< sc_lv<8> > tmp_1_fu_305_p3;
    sc_signal< sc_lv<8> > tmp_1_reg_384;
    sc_signal< sc_lv<8> > tmp_2_fu_312_p3;
    sc_signal< sc_lv<8> > tmp_2_reg_389;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_ap_start;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_ap_done;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_ap_idle;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_ap_ready;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_in_data_TVALID;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_in_data_TREADY;
    sc_signal< sc_lv<8> > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_0_V_din;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_1_V_din;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_2_V_din;
    sc_signal< sc_logic > grp_moments_AXIvideo2Mat_fu_233_img_data_stream_2_V_write;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_ap_start;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_ap_done;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_ap_idle;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_ap_ready;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_img_data_stream_0_V_read;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_img_data_stream_1_V_read;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > grp_moments_Mat2AXIvideo_fu_254_out_data_TDATA;
    sc_signal< sc_logic > grp_moments_Mat2AXIvideo_fu_254_out_data_TVALID;
    sc_signal< sc_lv<3> > grp_moments_Mat2AXIvideo_fu_254_out_data_TKEEP;
    sc_signal< sc_lv<3> > grp_moments_Mat2AXIvideo_fu_254_out_data_TSTRB;
    sc_signal< sc_lv<1> > grp_moments_Mat2AXIvideo_fu_254_out_data_TUSER;
    sc_signal< sc_lv<1> > grp_moments_Mat2AXIvideo_fu_254_out_data_TLAST;
    sc_signal< sc_lv<1> > grp_moments_Mat2AXIvideo_fu_254_out_data_TID;
    sc_signal< sc_lv<1> > grp_moments_Mat2AXIvideo_fu_254_out_data_TDEST;
    sc_signal< sc_lv<11> > row_i_reg_211;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_605;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_5;
    sc_signal< bool > ap_sig_615;
    sc_signal< sc_logic > ap_reg_grp_moments_AXIvideo2Mat_fu_233_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_626;
    sc_signal< sc_logic > img_0_data_stream_0_V_full_n;
    sc_signal< sc_logic > img_0_data_stream_0_V_write;
    sc_signal< sc_logic > img_0_data_stream_1_V_full_n;
    sc_signal< sc_logic > img_0_data_stream_1_V_write;
    sc_signal< sc_logic > img_0_data_stream_2_V_full_n;
    sc_signal< sc_logic > img_0_data_stream_2_V_write;
    sc_signal< sc_logic > ap_reg_grp_moments_Mat2AXIvideo_fu_254_ap_start;
    sc_signal< sc_lv<8> > img_1_data_stream_0_V_dout;
    sc_signal< sc_logic > img_1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_0_V_read;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_6;
    sc_signal< bool > ap_sig_653;
    sc_signal< sc_lv<8> > img_1_data_stream_1_V_dout;
    sc_signal< sc_logic > img_1_data_stream_1_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_1_V_read;
    sc_signal< sc_lv<8> > img_1_data_stream_2_V_dout;
    sc_signal< sc_logic > img_1_data_stream_2_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_2_V_read;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_7;
    sc_signal< bool > ap_sig_692;
    sc_signal< bool > ap_sig_707;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_st1_fsm_0;
    static const sc_lv<8> ap_ST_st2_fsm_1;
    static const sc_lv<8> ap_ST_st3_fsm_2;
    static const sc_lv<8> ap_ST_st4_fsm_3;
    static const sc_lv<8> ap_ST_pp0_stg0_fsm_4;
    static const sc_lv<8> ap_ST_st8_fsm_5;
    static const sc_lv<8> ap_ST_st9_fsm_6;
    static const sc_lv<8> ap_ST_st10_fsm_7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_FFF;
    static const sc_lv<32> ap_const_lv32_4007E800;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<11> ap_const_lv11_1F5;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_angle_ap_vld();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_25();
    void thread_ap_sig_458();
    void thread_ap_sig_469();
    void thread_ap_sig_495();
    void thread_ap_sig_521();
    void thread_ap_sig_605();
    void thread_ap_sig_615();
    void thread_ap_sig_626();
    void thread_ap_sig_653();
    void thread_ap_sig_692();
    void thread_ap_sig_707();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_st10_fsm_7();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st8_fsm_5();
    void thread_ap_sig_cseq_ST_st9_fsm_6();
    void thread_col_fu_293_p2();
    void thread_exitcond5_i_fu_275_p2();
    void thread_exitcond_i_fu_287_p2();
    void thread_grp_moments_AXIvideo2Mat_fu_233_ap_start();
    void thread_grp_moments_AXIvideo2Mat_fu_233_in_data_TVALID();
    void thread_grp_moments_Mat2AXIvideo_fu_254_ap_start();
    void thread_img_0_data_stream_0_V_read();
    void thread_img_0_data_stream_0_V_write();
    void thread_img_0_data_stream_1_V_read();
    void thread_img_0_data_stream_1_V_write();
    void thread_img_0_data_stream_2_V_read();
    void thread_img_0_data_stream_2_V_write();
    void thread_img_1_data_stream_0_V_read();
    void thread_img_1_data_stream_0_V_write();
    void thread_img_1_data_stream_1_V_read();
    void thread_img_1_data_stream_1_V_write();
    void thread_img_1_data_stream_2_V_read();
    void thread_img_1_data_stream_2_V_write();
    void thread_in_data_TREADY();
    void thread_in_data_V_data_V_0_ack_out();
    void thread_in_data_V_data_V_0_data_out();
    void thread_in_data_V_data_V_0_has_vld_data_reg_i();
    void thread_in_data_V_data_V_0_vld_in();
    void thread_in_data_V_dest_V_0_ack_out();
    void thread_in_data_V_dest_V_0_data_out();
    void thread_in_data_V_dest_V_0_has_vld_data_reg_i();
    void thread_in_data_V_dest_V_0_vld_in();
    void thread_in_data_V_id_V_0_ack_out();
    void thread_in_data_V_id_V_0_data_out();
    void thread_in_data_V_id_V_0_has_vld_data_reg_i();
    void thread_in_data_V_id_V_0_vld_in();
    void thread_in_data_V_keep_V_0_ack_out();
    void thread_in_data_V_keep_V_0_data_out();
    void thread_in_data_V_keep_V_0_has_vld_data_reg_i();
    void thread_in_data_V_keep_V_0_vld_in();
    void thread_in_data_V_last_V_0_ack_out();
    void thread_in_data_V_last_V_0_data_out();
    void thread_in_data_V_last_V_0_has_vld_data_reg_i();
    void thread_in_data_V_last_V_0_vld_in();
    void thread_in_data_V_strb_V_0_ack_out();
    void thread_in_data_V_strb_V_0_data_out();
    void thread_in_data_V_strb_V_0_has_vld_data_reg_i();
    void thread_in_data_V_strb_V_0_vld_in();
    void thread_in_data_V_user_V_0_ack_out();
    void thread_in_data_V_user_V_0_data_out();
    void thread_in_data_V_user_V_0_has_vld_data_reg_i();
    void thread_in_data_V_user_V_0_vld_in();
    void thread_out_data_TDATA();
    void thread_out_data_TDEST();
    void thread_out_data_TID();
    void thread_out_data_TKEEP();
    void thread_out_data_TLAST();
    void thread_out_data_TSTRB();
    void thread_out_data_TUSER();
    void thread_out_data_TVALID();
    void thread_out_data_V_data_V_1_ack_out();
    void thread_out_data_V_data_V_1_sRdy();
    void thread_out_data_V_data_V_1_vld_in();
    void thread_out_data_V_dest_V_1_ack_out();
    void thread_out_data_V_dest_V_1_sRdy();
    void thread_out_data_V_dest_V_1_vld_in();
    void thread_out_data_V_id_V_1_ack_out();
    void thread_out_data_V_id_V_1_sRdy();
    void thread_out_data_V_id_V_1_vld_in();
    void thread_out_data_V_keep_V_1_ack_out();
    void thread_out_data_V_keep_V_1_sRdy();
    void thread_out_data_V_keep_V_1_vld_in();
    void thread_out_data_V_last_V_1_ack_out();
    void thread_out_data_V_last_V_1_sRdy();
    void thread_out_data_V_last_V_1_vld_in();
    void thread_out_data_V_strb_V_1_ack_out();
    void thread_out_data_V_strb_V_1_sRdy();
    void thread_out_data_V_strb_V_1_vld_in();
    void thread_out_data_V_user_V_1_ack_out();
    void thread_out_data_V_user_V_1_sRdy();
    void thread_out_data_V_user_V_1_vld_in();
    void thread_row_fu_281_p2();
    void thread_tmp_1_fu_305_p3();
    void thread_tmp_2_fu_312_p3();
    void thread_tmp_i_12_fu_299_p2();
    void thread_x_ap_vld();
    void thread_y_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
