Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd56cdaf0868401a96dcd907bcef4205 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_subtractor_tb_behav xil_defaultlib.adder_subtractor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture dataflow of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture sim of entity xil_defaultlib.adder_subtractor_tb
Built simulation snapshot adder_subtractor_tb_behav
