# Reading F:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do PipelineCPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying f:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied f:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Op_Decoder
# -- Compiling module Adder
# -- Compiling module ALU_Mux
# -- Compiling module Leading_Counter
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU_Mux
# 	ALU
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Register.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/PipelineCPU.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module PipelineCPU
# 
# Top level modules:
# 	PipelineCPU
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/PC_count.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module PC_count
# 
# Top level modules:
# 	PC_count
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/InstMem.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module InstMem
# 
# Top level modules:
# 	InstMem
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/IF_ID.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Extender.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Extender
# 
# Top level modules:
# 	Extender
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/ID_Ex.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module ID_Ex
# 
# Top level modules:
# 	ID_Ex
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Mux2.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Y_Mux
# -- Compiling module Mux_4Way
# -- Compiling module Mux_8Way
# 
# Top level modules:
# 	Y_Mux
# 	Mux_4Way
# 	Mux_8Way
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Shifter.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/Ex_Mem.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module Ex_Mem
# 
# Top level modules:
# 	Ex_Mem
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/PCSourceGen.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module PCSourceGen
# 
# Top level modules:
# 	PCSourceGen
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/ControlHazard.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module ControlHazard
# 
# Top level modules:
# 	ControlHazard
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06 {D:/archexp/lab06/ForwardUnit.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module ForwardUnit
# 
# Top level modules:
# 	ForwardUnit
# 
# vlog -vlog01compat -work work +incdir+D:/archexp/lab06/simulation/modelsim {D:/archexp/lab06/simulation/modelsim/PipelineCPU.vt}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module PipelineCPU_vlg_tst
# 
# Top level modules:
# 	PipelineCPU_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  PipelineCPU_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps PipelineCPU_vlg_tst 
# Loading work.PipelineCPU_vlg_tst
# Loading work.PipelineCPU
# Loading work.PC_count
# Loading work.InstMem
# Loading work.IF_ID
# Loading work.Extender
# Loading work.Register
# Loading work.Controller
# Loading work.ID_Ex
# Loading work.ALU
# Loading work.Adder
# Loading work.Y_Mux
# Loading work.Op_Decoder
# Loading work.Leading_Counter
# Loading work.Mux_8Way
# Loading work.Shifter
# Loading work.Ex_Mem
# Loading work.PCSourceGen
# Loading work.ControlHazard
# Loading work.ForwardUnit
# ** Warning: (vsim-3015) D:/archexp/lab06/PipelineCPU.v(122): [PCDPC] - Port size (2 or 2) does not match connection size (3) for port 'ALUSrcB'. The port definition is at: D:/archexp/lab06/ForwardUnit.v(6).
#         Region: /PipelineCPU_vlg_tst/i1/fw
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit 
# Break in Module PipelineCPU_vlg_tst at D:/archexp/lab06/simulation/modelsim/PipelineCPU.vt line 72
