
WAndersonLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fb4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b34  08007164  08007164  00008164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c98  08008c98  0000a07c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c98  08008c98  00009c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ca0  08008ca0  0000a07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ca0  08008ca0  00009ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ca4  08008ca4  00009ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08008ca8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a07c  2**0
                  CONTENTS
 10 .bss          00025d7c  2000007c  2000007c  0000a07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025df8  20025df8  0000a07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013e12  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000311b  00000000  00000000  0001debe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  00020fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f6b  00000000  00000000  000223e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002715f  00000000  00000000  0002334b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018bcb  00000000  00000000  0004a4aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2c7f  00000000  00000000  00063075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  00145cf4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058a4  00000000  00000000  00145d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0014b620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800714c 	.word	0x0800714c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800714c 	.word	0x0800714c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000594:	f002 fb24 	bl	8002be0 <initialise_monitor_handles>
    LTCD__Init();
 8000598:	f000 f91a 	bl	80007d0 <LTCD__Init>
    LTCD_Layer_Init(0);
 800059c:	2000      	movs	r0, #0
 800059e:	f000 f8d7 	bl	8000750 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 80005a2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 fa08 	bl	80009bc <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005ac:	f000 fd24 	bl	8000ff8 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005b0:	4b02      	ldr	r3, [pc, #8]	@ (80005bc <ApplicationInit+0x2c>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000098 	.word	0x20000098

080005c0 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08c      	sub	sp, #48	@ 0x30
 80005c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	61bb      	str	r3, [r7, #24]
 80005ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005ce:	4a59      	ldr	r2, [pc, #356]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80005d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80005d6:	4b57      	ldr	r3, [pc, #348]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80005de:	61bb      	str	r3, [r7, #24]
 80005e0:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
 80005e6:	4b53      	ldr	r3, [pc, #332]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a52      	ldr	r2, [pc, #328]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b50      	ldr	r3, [pc, #320]	@ (8000734 <LCD_GPIO_Init+0x174>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	617b      	str	r3, [r7, #20]
 80005fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	613b      	str	r3, [r7, #16]
 8000602:	4b4c      	ldr	r3, [pc, #304]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000606:	4a4b      	ldr	r2, [pc, #300]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000608:	f043 0302 	orr.w	r3, r3, #2
 800060c:	6313      	str	r3, [r2, #48]	@ 0x30
 800060e:	4b49      	ldr	r3, [pc, #292]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	f003 0302 	and.w	r3, r3, #2
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	4b45      	ldr	r3, [pc, #276]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	4a44      	ldr	r2, [pc, #272]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000624:	f043 0304 	orr.w	r3, r3, #4
 8000628:	6313      	str	r3, [r2, #48]	@ 0x30
 800062a:	4b42      	ldr	r3, [pc, #264]	@ (8000734 <LCD_GPIO_Init+0x174>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	4b3e      	ldr	r3, [pc, #248]	@ (8000734 <LCD_GPIO_Init+0x174>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a3d      	ldr	r2, [pc, #244]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b3b      	ldr	r3, [pc, #236]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f003 0308 	and.w	r3, r3, #8
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	4b37      	ldr	r3, [pc, #220]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	4a36      	ldr	r2, [pc, #216]	@ (8000734 <LCD_GPIO_Init+0x174>)
 800065c:	f043 0320 	orr.w	r3, r3, #32
 8000660:	6313      	str	r3, [r2, #48]	@ 0x30
 8000662:	4b34      	ldr	r3, [pc, #208]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	f003 0320 	and.w	r3, r3, #32
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	603b      	str	r3, [r7, #0]
 8000672:	4b30      	ldr	r3, [pc, #192]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a2f      	ldr	r2, [pc, #188]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b2d      	ldr	r3, [pc, #180]	@ (8000734 <LCD_GPIO_Init+0x174>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800068a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800068e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000698:	2302      	movs	r3, #2
 800069a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800069c:	230e      	movs	r3, #14
 800069e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80006a0:	f107 031c 	add.w	r3, r7, #28
 80006a4:	4619      	mov	r1, r3
 80006a6:	4824      	ldr	r0, [pc, #144]	@ (8000738 <LCD_GPIO_Init+0x178>)
 80006a8:	f002 fcbc 	bl	8003024 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80006ac:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80006b0:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	4820      	ldr	r0, [pc, #128]	@ (800073c <LCD_GPIO_Init+0x17c>)
 80006ba:	f002 fcb3 	bl	8003024 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80006be:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	481d      	ldr	r0, [pc, #116]	@ (8000740 <LCD_GPIO_Init+0x180>)
 80006cc:	f002 fcaa 	bl	8003024 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80006d0:	2348      	movs	r3, #72	@ 0x48
 80006d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80006d4:	f107 031c 	add.w	r3, r7, #28
 80006d8:	4619      	mov	r1, r3
 80006da:	481a      	ldr	r0, [pc, #104]	@ (8000744 <LCD_GPIO_Init+0x184>)
 80006dc:	f002 fca2 	bl	8003024 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80006e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80006e6:	f107 031c 	add.w	r3, r7, #28
 80006ea:	4619      	mov	r1, r3
 80006ec:	4816      	ldr	r0, [pc, #88]	@ (8000748 <LCD_GPIO_Init+0x188>)
 80006ee:	f002 fc99 	bl	8003024 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80006f2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80006f6:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80006f8:	f107 031c 	add.w	r3, r7, #28
 80006fc:	4619      	mov	r1, r3
 80006fe:	4813      	ldr	r0, [pc, #76]	@ (800074c <LCD_GPIO_Init+0x18c>)
 8000700:	f002 fc90 	bl	8003024 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000704:	2303      	movs	r3, #3
 8000706:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000708:	2309      	movs	r3, #9
 800070a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4619      	mov	r1, r3
 8000712:	480a      	ldr	r0, [pc, #40]	@ (800073c <LCD_GPIO_Init+0x17c>)
 8000714:	f002 fc86 	bl	8003024 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000718:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800071c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	4619      	mov	r1, r3
 8000724:	4809      	ldr	r0, [pc, #36]	@ (800074c <LCD_GPIO_Init+0x18c>)
 8000726:	f002 fc7d 	bl	8003024 <HAL_GPIO_Init>
}
 800072a:	bf00      	nop
 800072c:	3730      	adds	r7, #48	@ 0x30
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40020000 	.word	0x40020000
 800073c:	40020400 	.word	0x40020400
 8000740:	40020800 	.word	0x40020800
 8000744:	40020c00 	.word	0x40020c00
 8000748:	40021400 	.word	0x40021400
 800074c:	40021800 	.word	0x40021800

08000750 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b090      	sub	sp, #64	@ 0x40
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800075e:	23f0      	movs	r3, #240	@ 0xf0
 8000760:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000762:	2300      	movs	r3, #0
 8000764:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000766:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800076a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000770:	23ff      	movs	r3, #255	@ 0xff
 8000772:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000778:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800077c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800077e:	2305      	movs	r3, #5
 8000780:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d101      	bne.n	800078c <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000788:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <LTCD_Layer_Init+0x78>)
 800078a:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 800078c:	23f0      	movs	r3, #240	@ 0xf0
 800078e:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000790:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000794:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 80007a8:	79fa      	ldrb	r2, [r7, #7]
 80007aa:	f107 030c 	add.w	r3, r7, #12
 80007ae:	4619      	mov	r1, r3
 80007b0:	4806      	ldr	r0, [pc, #24]	@ (80007cc <LTCD_Layer_Init+0x7c>)
 80007b2:	f004 f891 	bl	80048d8 <HAL_LTDC_ConfigLayer>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80007bc:	f000 fc16 	bl	8000fec <LCD_Error_Handler>
	}
}
 80007c0:	bf00      	nop
 80007c2:	3740      	adds	r7, #64	@ 0x40
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000017c 	.word	0x2000017c
 80007cc:	200000a0 	.word	0x200000a0

080007d0 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80007d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000880 <LTCD__Init+0xb0>)
 80007d6:	4a2b      	ldr	r2, [pc, #172]	@ (8000884 <LTCD__Init+0xb4>)
 80007d8:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80007da:	4b29      	ldr	r3, [pc, #164]	@ (8000880 <LTCD__Init+0xb0>)
 80007dc:	2209      	movs	r2, #9
 80007de:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 80007e0:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <LTCD__Init+0xb0>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80007e6:	4b26      	ldr	r3, [pc, #152]	@ (8000880 <LTCD__Init+0xb0>)
 80007e8:	221d      	movs	r2, #29
 80007ea:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80007ec:	4b24      	ldr	r3, [pc, #144]	@ (8000880 <LTCD__Init+0xb0>)
 80007ee:	2203      	movs	r2, #3
 80007f0:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80007f2:	4b23      	ldr	r3, [pc, #140]	@ (8000880 <LTCD__Init+0xb0>)
 80007f4:	f240 120d 	movw	r2, #269	@ 0x10d
 80007f8:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80007fa:	4b21      	ldr	r3, [pc, #132]	@ (8000880 <LTCD__Init+0xb0>)
 80007fc:	f240 1243 	movw	r2, #323	@ 0x143
 8000800:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000802:	4b1f      	ldr	r3, [pc, #124]	@ (8000880 <LTCD__Init+0xb0>)
 8000804:	f240 1217 	movw	r2, #279	@ 0x117
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 800080a:	4b1d      	ldr	r3, [pc, #116]	@ (8000880 <LTCD__Init+0xb0>)
 800080c:	f240 1247 	movw	r2, #327	@ 0x147
 8000810:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000812:	4b1b      	ldr	r3, [pc, #108]	@ (8000880 <LTCD__Init+0xb0>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800081a:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <LTCD__Init+0xb0>)
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000822:	4b17      	ldr	r3, [pc, #92]	@ (8000880 <LTCD__Init+0xb0>)
 8000824:	2200      	movs	r2, #0
 8000826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800082a:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <LTCD__Init+0xb8>)
 800082c:	2208      	movs	r2, #8
 800082e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000830:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <LTCD__Init+0xb8>)
 8000832:	22c0      	movs	r2, #192	@ 0xc0
 8000834:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000836:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <LTCD__Init+0xb8>)
 8000838:	2204      	movs	r2, #4
 800083a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800083c:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <LTCD__Init+0xb8>)
 800083e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000842:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000844:	4810      	ldr	r0, [pc, #64]	@ (8000888 <LTCD__Init+0xb8>)
 8000846:	f004 fea1 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800084a:	4b0d      	ldr	r3, [pc, #52]	@ (8000880 <LTCD__Init+0xb0>)
 800084c:	2200      	movs	r2, #0
 800084e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <LTCD__Init+0xb0>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000856:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <LTCD__Init+0xb0>)
 8000858:	2200      	movs	r2, #0
 800085a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800085c:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <LTCD__Init+0xb0>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000862:	f7ff fead 	bl	80005c0 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000866:	4806      	ldr	r0, [pc, #24]	@ (8000880 <LTCD__Init+0xb0>)
 8000868:	f003 ff66 	bl	8004738 <HAL_LTDC_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000872:	f000 fbbb 	bl	8000fec <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000876:	f000 fc16 	bl	80010a6 <ili9341_Init>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200000a0 	.word	0x200000a0
 8000884:	40016800 	.word	0x40016800
 8000888:	20000148 	.word	0x20000148

0800088c <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	80fb      	strh	r3, [r7, #6]
 8000896:	460b      	mov	r3, r1
 8000898:	80bb      	strh	r3, [r7, #4]
 800089a:	4613      	mov	r3, r2
 800089c:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800089e:	88ba      	ldrh	r2, [r7, #4]
 80008a0:	4613      	mov	r3, r2
 80008a2:	011b      	lsls	r3, r3, #4
 80008a4:	1a9b      	subs	r3, r3, r2
 80008a6:	011b      	lsls	r3, r3, #4
 80008a8:	461a      	mov	r2, r3
 80008aa:	88fb      	ldrh	r3, [r7, #6]
 80008ac:	4413      	add	r3, r2
 80008ae:	4905      	ldr	r1, [pc, #20]	@ (80008c4 <LCD_Draw_Pixel+0x38>)
 80008b0:	887a      	ldrh	r2, [r7, #2]
 80008b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80008b6:	bf00      	nop
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	2000017c 	.word	0x2000017c

080008c8 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4604      	mov	r4, r0
 80008d0:	4608      	mov	r0, r1
 80008d2:	4611      	mov	r1, r2
 80008d4:	461a      	mov	r2, r3
 80008d6:	4623      	mov	r3, r4
 80008d8:	80fb      	strh	r3, [r7, #6]
 80008da:	4603      	mov	r3, r0
 80008dc:	80bb      	strh	r3, [r7, #4]
 80008de:	460b      	mov	r3, r1
 80008e0:	807b      	strh	r3, [r7, #2]
 80008e2:	4613      	mov	r3, r2
 80008e4:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 80008e6:	887b      	ldrh	r3, [r7, #2]
 80008e8:	425b      	negs	r3, r3
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	81fb      	strh	r3, [r7, #14]
 80008ee:	e034      	b.n	800095a <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 80008f0:	887b      	ldrh	r3, [r7, #2]
 80008f2:	425b      	negs	r3, r3
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	81bb      	strh	r3, [r7, #12]
 80008f8:	e024      	b.n	8000944 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 80008fa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80008fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000902:	fb03 f202 	mul.w	r2, r3, r2
 8000906:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800090a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800090e:	fb01 f303 	mul.w	r3, r1, r3
 8000912:	441a      	add	r2, r3
 8000914:	887b      	ldrh	r3, [r7, #2]
 8000916:	8879      	ldrh	r1, [r7, #2]
 8000918:	fb01 f303 	mul.w	r3, r1, r3
 800091c:	429a      	cmp	r2, r3
 800091e:	dc0b      	bgt.n	8000938 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000920:	89ba      	ldrh	r2, [r7, #12]
 8000922:	88fb      	ldrh	r3, [r7, #6]
 8000924:	4413      	add	r3, r2
 8000926:	b298      	uxth	r0, r3
 8000928:	89fa      	ldrh	r2, [r7, #14]
 800092a:	88bb      	ldrh	r3, [r7, #4]
 800092c:	4413      	add	r3, r2
 800092e:	b29b      	uxth	r3, r3
 8000930:	883a      	ldrh	r2, [r7, #0]
 8000932:	4619      	mov	r1, r3
 8000934:	f7ff ffaa 	bl	800088c <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000938:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800093c:	b29b      	uxth	r3, r3
 800093e:	3301      	adds	r3, #1
 8000940:	b29b      	uxth	r3, r3
 8000942:	81bb      	strh	r3, [r7, #12]
 8000944:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000948:	887b      	ldrh	r3, [r7, #2]
 800094a:	429a      	cmp	r2, r3
 800094c:	ddd5      	ble.n	80008fa <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 800094e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000952:	b29b      	uxth	r3, r3
 8000954:	3301      	adds	r3, #1
 8000956:	b29b      	uxth	r3, r3
 8000958:	81fb      	strh	r3, [r7, #14]
 800095a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800095e:	887b      	ldrh	r3, [r7, #2]
 8000960:	429a      	cmp	r2, r3
 8000962:	ddc5      	ble.n	80008f0 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	bd90      	pop	{r4, r7, pc}

0800096e <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 800096e:	b590      	push	{r4, r7, lr}
 8000970:	b085      	sub	sp, #20
 8000972:	af00      	add	r7, sp, #0
 8000974:	4604      	mov	r4, r0
 8000976:	4608      	mov	r0, r1
 8000978:	4611      	mov	r1, r2
 800097a:	461a      	mov	r2, r3
 800097c:	4623      	mov	r3, r4
 800097e:	80fb      	strh	r3, [r7, #6]
 8000980:	4603      	mov	r3, r0
 8000982:	80bb      	strh	r3, [r7, #4]
 8000984:	460b      	mov	r3, r1
 8000986:	807b      	strh	r3, [r7, #2]
 8000988:	4613      	mov	r3, r2
 800098a:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 800098c:	2300      	movs	r3, #0
 800098e:	81fb      	strh	r3, [r7, #14]
 8000990:	e00b      	b.n	80009aa <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000992:	89fa      	ldrh	r2, [r7, #14]
 8000994:	88bb      	ldrh	r3, [r7, #4]
 8000996:	4413      	add	r3, r2
 8000998:	b299      	uxth	r1, r3
 800099a:	883a      	ldrh	r2, [r7, #0]
 800099c:	88fb      	ldrh	r3, [r7, #6]
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff ff74 	bl	800088c <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 80009a4:	89fb      	ldrh	r3, [r7, #14]
 80009a6:	3301      	adds	r3, #1
 80009a8:	81fb      	strh	r3, [r7, #14]
 80009aa:	89fa      	ldrh	r2, [r7, #14]
 80009ac:	887b      	ldrh	r3, [r7, #2]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	d3ef      	bcc.n	8000992 <LCD_Draw_Vertical_Line+0x24>
  }
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3714      	adds	r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd90      	pop	{r4, r7, pc}

080009bc <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	460a      	mov	r2, r1
 80009c6:	71fb      	strb	r3, [r7, #7]
 80009c8:	4613      	mov	r3, r2
 80009ca:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d10e      	bne.n	80009f0 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009d2:	2300      	movs	r3, #0
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	e007      	b.n	80009e8 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 80009d8:	4908      	ldr	r1, [pc, #32]	@ (80009fc <LCD_Clear+0x40>)
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	88ba      	ldrh	r2, [r7, #4]
 80009de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3301      	adds	r3, #1
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80009ee:	d3f3      	bcc.n	80009d8 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80009f0:	bf00      	nop
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	2000017c 	.word	0x2000017c

08000a00 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <LCD_SetTextColor+0x1c>)
 8000a0c:	88fb      	ldrh	r3, [r7, #6]
 8000a0e:	8013      	strh	r3, [r2, #0]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000000 	.word	0x20000000

08000a20 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000a28:	4a04      	ldr	r2, [pc, #16]	@ (8000a3c <LCD_SetFont+0x1c>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6013      	str	r3, [r2, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20000178 	.word	0x20000178

08000a40 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	603a      	str	r2, [r7, #0]
 8000a4a:	80fb      	strh	r3, [r7, #6]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	e04c      	b.n	8000af8 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	e03f      	b.n	8000ae4 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	683a      	ldr	r2, [r7, #0]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	881b      	ldrh	r3, [r3, #0]
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4b27      	ldr	r3, [pc, #156]	@ (8000b10 <LCD_Draw_Char+0xd0>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	889b      	ldrh	r3, [r3, #4]
 8000a76:	4a27      	ldr	r2, [pc, #156]	@ (8000b14 <LCD_Draw_Char+0xd4>)
 8000a78:	fba2 2303 	umull	r2, r3, r2, r3
 8000a7c:	08db      	lsrs	r3, r3, #3
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	00db      	lsls	r3, r3, #3
 8000a82:	2280      	movs	r2, #128	@ 0x80
 8000a84:	409a      	lsls	r2, r3
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	fa42 f303 	asr.w	r3, r2, r3
 8000a8c:	400b      	ands	r3, r1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d104      	bne.n	8000a9c <LCD_Draw_Char+0x5c>
 8000a92:	4b1f      	ldr	r3, [pc, #124]	@ (8000b10 <LCD_Draw_Char+0xd0>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	889b      	ldrh	r3, [r3, #4]
 8000a98:	2b0c      	cmp	r3, #12
 8000a9a:	d920      	bls.n	8000ade <LCD_Draw_Char+0x9e>
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	881b      	ldrh	r3, [r3, #0]
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	fa42 f303 	asr.w	r3, r2, r3
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d104      	bne.n	8000ac0 <LCD_Draw_Char+0x80>
 8000ab6:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <LCD_Draw_Char+0xd0>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	889b      	ldrh	r3, [r3, #4]
 8000abc:	2b0c      	cmp	r3, #12
 8000abe:	d80e      	bhi.n	8000ade <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	88fb      	ldrh	r3, [r7, #6]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	b298      	uxth	r0, r3
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	b29b      	uxth	r3, r3
 8000ad4:	4a10      	ldr	r2, [pc, #64]	@ (8000b18 <LCD_Draw_Char+0xd8>)
 8000ad6:	8812      	ldrh	r2, [r2, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f7ff fed7 	bl	800088c <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <LCD_Draw_Char+0xd0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	889b      	ldrh	r3, [r3, #4]
 8000aea:	461a      	mov	r2, r3
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d3b8      	bcc.n	8000a64 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	3301      	adds	r3, #1
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <LCD_Draw_Char+0xd0>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	88db      	ldrh	r3, [r3, #6]
 8000afe:	461a      	mov	r2, r3
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d3ab      	bcc.n	8000a5e <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000b06:	bf00      	nop
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000178 	.word	0x20000178
 8000b14:	aaaaaaab 	.word	0xaaaaaaab
 8000b18:	20000000 	.word	0x20000000

08000b1c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	80fb      	strh	r3, [r7, #6]
 8000b26:	460b      	mov	r3, r1
 8000b28:	80bb      	strh	r3, [r7, #4]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000b2e:	78fb      	ldrb	r3, [r7, #3]
 8000b30:	3b20      	subs	r3, #32
 8000b32:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <LCD_DisplayChar+0x40>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	78fb      	ldrb	r3, [r7, #3]
 8000b3c:	4907      	ldr	r1, [pc, #28]	@ (8000b5c <LCD_DisplayChar+0x40>)
 8000b3e:	6809      	ldr	r1, [r1, #0]
 8000b40:	88c9      	ldrh	r1, [r1, #6]
 8000b42:	fb01 f303 	mul.w	r3, r1, r3
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	441a      	add	r2, r3
 8000b4a:	88b9      	ldrh	r1, [r7, #4]
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff ff76 	bl	8000a40 <LCD_Draw_Char>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000178 	.word	0x20000178

08000b60 <LCD_DrawMenuScreen>:
	LCD_DisplayChar(125,160,'r');
	LCD_DisplayChar(130,160,'l');
	LCD_DisplayChar(140,160,'d');
}

void LCD_DrawMenuScreen(void) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
    LCD_Clear(0, COLOR_BG);
 8000b64:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f7ff ff27 	bl	80009bc <LCD_Clear>

    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f7ff ff46 	bl	8000a00 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 8000b74:	482d      	ldr	r0, [pc, #180]	@ (8000c2c <LCD_DrawMenuScreen+0xcc>)
 8000b76:	f7ff ff53 	bl	8000a20 <LCD_SetFont>
    LCD_DisplayChar(50, 40, '1');
 8000b7a:	2231      	movs	r2, #49	@ 0x31
 8000b7c:	2128      	movs	r1, #40	@ 0x28
 8000b7e:	2032      	movs	r0, #50	@ 0x32
 8000b80:	f7ff ffcc 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 60, '-');
 8000b84:	222d      	movs	r2, #45	@ 0x2d
 8000b86:	213c      	movs	r1, #60	@ 0x3c
 8000b88:	2032      	movs	r0, #50	@ 0x32
 8000b8a:	f7ff ffc7 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 80, 'P');
 8000b8e:	2250      	movs	r2, #80	@ 0x50
 8000b90:	2150      	movs	r1, #80	@ 0x50
 8000b92:	2032      	movs	r0, #50	@ 0x32
 8000b94:	f7ff ffc2 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 100, 'L');
 8000b98:	224c      	movs	r2, #76	@ 0x4c
 8000b9a:	2164      	movs	r1, #100	@ 0x64
 8000b9c:	2032      	movs	r0, #50	@ 0x32
 8000b9e:	f7ff ffbd 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 120, 'A');
 8000ba2:	2241      	movs	r2, #65	@ 0x41
 8000ba4:	2178      	movs	r1, #120	@ 0x78
 8000ba6:	2032      	movs	r0, #50	@ 0x32
 8000ba8:	f7ff ffb8 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 140, 'Y');
 8000bac:	2259      	movs	r2, #89	@ 0x59
 8000bae:	218c      	movs	r1, #140	@ 0x8c
 8000bb0:	2032      	movs	r0, #50	@ 0x32
 8000bb2:	f7ff ffb3 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 160, 'E');
 8000bb6:	2245      	movs	r2, #69	@ 0x45
 8000bb8:	21a0      	movs	r1, #160	@ 0xa0
 8000bba:	2032      	movs	r0, #50	@ 0x32
 8000bbc:	f7ff ffae 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(50, 180, 'R');
 8000bc0:	2252      	movs	r2, #82	@ 0x52
 8000bc2:	21b4      	movs	r1, #180	@ 0xb4
 8000bc4:	2032      	movs	r0, #50	@ 0x32
 8000bc6:	f7ff ffa9 	bl	8000b1c <LCD_DisplayChar>

    LCD_DisplayChar(170, 40, '2');
 8000bca:	2232      	movs	r2, #50	@ 0x32
 8000bcc:	2128      	movs	r1, #40	@ 0x28
 8000bce:	20aa      	movs	r0, #170	@ 0xaa
 8000bd0:	f7ff ffa4 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 60, '-');
 8000bd4:	222d      	movs	r2, #45	@ 0x2d
 8000bd6:	213c      	movs	r1, #60	@ 0x3c
 8000bd8:	20aa      	movs	r0, #170	@ 0xaa
 8000bda:	f7ff ff9f 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 80, 'P');
 8000bde:	2250      	movs	r2, #80	@ 0x50
 8000be0:	2150      	movs	r1, #80	@ 0x50
 8000be2:	20aa      	movs	r0, #170	@ 0xaa
 8000be4:	f7ff ff9a 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 100, 'L');
 8000be8:	224c      	movs	r2, #76	@ 0x4c
 8000bea:	2164      	movs	r1, #100	@ 0x64
 8000bec:	20aa      	movs	r0, #170	@ 0xaa
 8000bee:	f7ff ff95 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 120, 'A');
 8000bf2:	2241      	movs	r2, #65	@ 0x41
 8000bf4:	2178      	movs	r1, #120	@ 0x78
 8000bf6:	20aa      	movs	r0, #170	@ 0xaa
 8000bf8:	f7ff ff90 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 140, 'Y');
 8000bfc:	2259      	movs	r2, #89	@ 0x59
 8000bfe:	218c      	movs	r1, #140	@ 0x8c
 8000c00:	20aa      	movs	r0, #170	@ 0xaa
 8000c02:	f7ff ff8b 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 160, 'E');
 8000c06:	2245      	movs	r2, #69	@ 0x45
 8000c08:	21a0      	movs	r1, #160	@ 0xa0
 8000c0a:	20aa      	movs	r0, #170	@ 0xaa
 8000c0c:	f7ff ff86 	bl	8000b1c <LCD_DisplayChar>
    LCD_DisplayChar(170, 180, 'R');
 8000c10:	2252      	movs	r2, #82	@ 0x52
 8000c12:	21b4      	movs	r1, #180	@ 0xb4
 8000c14:	20aa      	movs	r0, #170	@ 0xaa
 8000c16:	f7ff ff81 	bl	8000b1c <LCD_DisplayChar>

    LCD_Draw_Vertical_Line(120, 40, 240, LCD_COLOR_BLACK);
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	22f0      	movs	r2, #240	@ 0xf0
 8000c1e:	2128      	movs	r1, #40	@ 0x28
 8000c20:	2078      	movs	r0, #120	@ 0x78
 8000c22:	f7ff fea4 	bl	800096e <LCD_Draw_Vertical_Line>
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000004 	.word	0x20000004

08000c30 <LCD_DrawGameBoard>:

void LCD_DrawGameBoard(int board[6][7]) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    LCD_Clear(0, COLOR_BG);
 8000c38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f7ff febd 	bl	80009bc <LCD_Clear>

    for (int row = 0; row < BOARD_ROWS; row++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	61fb      	str	r3, [r7, #28]
 8000c46:	e047      	b.n	8000cd8 <LCD_DrawGameBoard+0xa8>
        for (int col = 0; col < BOARD_COLS; col++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61bb      	str	r3, [r7, #24]
 8000c4c:	e03e      	b.n	8000ccc <LCD_DrawGameBoard+0x9c>
            int x = BOARD_X_START + col * (2 * CELL_RADIUS + CELL_SPACING);
 8000c4e:	69bb      	ldr	r3, [r7, #24]
 8000c50:	015b      	lsls	r3, r3, #5
 8000c52:	3314      	adds	r3, #20
 8000c54:	613b      	str	r3, [r7, #16]
            int y = BOARD_Y_START + row * (2 * CELL_RADIUS + CELL_SPACING);
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	015b      	lsls	r3, r3, #5
 8000c5a:	333c      	adds	r3, #60	@ 0x3c
 8000c5c:	60fb      	str	r3, [r7, #12]
            uint16_t color = COLOR_BG;
 8000c5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c62:	82fb      	strh	r3, [r7, #22]

            if (board[row][col] == 1) color = COLOR_PLAYER1;
 8000c64:	69fa      	ldr	r2, [r7, #28]
 8000c66:	4613      	mov	r3, r2
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	1a9b      	subs	r3, r3, r2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	461a      	mov	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4413      	add	r3, r2
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d103      	bne.n	8000c86 <LCD_DrawGameBoard+0x56>
 8000c7e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c82:	82fb      	strh	r3, [r7, #22]
 8000c84:	e00f      	b.n	8000ca6 <LCD_DrawGameBoard+0x76>
            else if (board[row][col] == 2) color = COLOR_PLAYER2;
 8000c86:	69fa      	ldr	r2, [r7, #28]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	1a9b      	subs	r3, r3, r2
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	461a      	mov	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	69ba      	ldr	r2, [r7, #24]
 8000c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d102      	bne.n	8000ca6 <LCD_DrawGameBoard+0x76>
 8000ca0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000ca4:	82fb      	strh	r3, [r7, #22]

            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, COLOR_GRID);     // background
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	b298      	uxth	r0, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	b299      	uxth	r1, r3
 8000cae:	231f      	movs	r3, #31
 8000cb0:	220e      	movs	r2, #14
 8000cb2:	f7ff fe09 	bl	80008c8 <LCD_Draw_Circle_Fill>
            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS - 3, color);       //draw coin
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	b298      	uxth	r0, r3
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	b299      	uxth	r1, r3
 8000cbe:	8afb      	ldrh	r3, [r7, #22]
 8000cc0:	220b      	movs	r2, #11
 8000cc2:	f7ff fe01 	bl	80008c8 <LCD_Draw_Circle_Fill>
        for (int col = 0; col < BOARD_COLS; col++) {
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	61bb      	str	r3, [r7, #24]
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	2b06      	cmp	r3, #6
 8000cd0:	ddbd      	ble.n	8000c4e <LCD_DrawGameBoard+0x1e>
    for (int row = 0; row < BOARD_ROWS; row++) {
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	61fb      	str	r3, [r7, #28]
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	2b05      	cmp	r3, #5
 8000cdc:	ddb4      	ble.n	8000c48 <LCD_DrawGameBoard+0x18>
        }
    }
}
 8000cde:	bf00      	nop
 8000ce0:	bf00      	nop
 8000ce2:	3720      	adds	r7, #32
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <LCD_ClearFloatingBand>:

void LCD_ClearFloatingBand(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
    for (uint16_t y = FLOATING_COIN_Y0; y < FLOATING_COIN_H; y++) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	80fb      	strh	r3, [r7, #6]
 8000cf2:	e012      	b.n	8000d1a <LCD_ClearFloatingBand+0x32>
      for (uint16_t x = 0; x < LCD_PIXEL_WIDTH; x++) {
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	80bb      	strh	r3, [r7, #4]
 8000cf8:	e009      	b.n	8000d0e <LCD_ClearFloatingBand+0x26>
        LCD_Draw_Pixel(x, y, COLOR_BG);
 8000cfa:	88f9      	ldrh	r1, [r7, #6]
 8000cfc:	88bb      	ldrh	r3, [r7, #4]
 8000cfe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fdc2 	bl	800088c <LCD_Draw_Pixel>
      for (uint16_t x = 0; x < LCD_PIXEL_WIDTH; x++) {
 8000d08:	88bb      	ldrh	r3, [r7, #4]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	80bb      	strh	r3, [r7, #4]
 8000d0e:	88bb      	ldrh	r3, [r7, #4]
 8000d10:	2bef      	cmp	r3, #239	@ 0xef
 8000d12:	d9f2      	bls.n	8000cfa <LCD_ClearFloatingBand+0x12>
    for (uint16_t y = FLOATING_COIN_Y0; y < FLOATING_COIN_H; y++) {
 8000d14:	88fb      	ldrh	r3, [r7, #6]
 8000d16:	3301      	adds	r3, #1
 8000d18:	80fb      	strh	r3, [r7, #6]
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	2b2c      	cmp	r3, #44	@ 0x2c
 8000d1e:	d9e9      	bls.n	8000cf4 <LCD_ClearFloatingBand+0xc>
      }
    }
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <draw_elapsed_time>:

void draw_elapsed_time(uint32_t t) {
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b089      	sub	sp, #36	@ 0x24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
    char buf[8];
    sprintf(buf, "%lu", t);  // Convert seconds to text
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	4931      	ldr	r1, [pc, #196]	@ (8000e00 <draw_elapsed_time+0xd4>)
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f005 fd65 	bl	800680c <siprintf>

    uint16_t text_w = strlen(buf) * 8; // 8 pixels per character in Font12x12
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fa52 	bl	80001f0 <strlen>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	837b      	strh	r3, [r7, #26]
    uint16_t text_h = 12;
 8000d54:	230c      	movs	r3, #12
 8000d56:	833b      	strh	r3, [r7, #24]
    uint16_t x0 = (LCD_PIXEL_WIDTH - text_w) / 2;
 8000d58:	8b7b      	ldrh	r3, [r7, #26]
 8000d5a:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000d5e:	0fda      	lsrs	r2, r3, #31
 8000d60:	4413      	add	r3, r2
 8000d62:	105b      	asrs	r3, r3, #1
 8000d64:	82fb      	strh	r3, [r7, #22]
    uint16_t y0 = LCD_PIXEL_HEIGHT - text_h - 2;
 8000d66:	8b3b      	ldrh	r3, [r7, #24]
 8000d68:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8000d6c:	82bb      	strh	r3, [r7, #20]

    // Clear previous text manually
    for (uint16_t i = 0; i < strlen(buf); i++) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	83fb      	strh	r3, [r7, #30]
 8000d72:	e013      	b.n	8000d9c <draw_elapsed_time+0x70>
        LCD_Draw_Circle_Fill(x0 + i * 12, y0 + 4, 10, COLOR_BG);  // rough clearing
 8000d74:	8bfb      	ldrh	r3, [r7, #30]
 8000d76:	461a      	mov	r2, r3
 8000d78:	0052      	lsls	r2, r2, #1
 8000d7a:	4413      	add	r3, r2
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	8afb      	ldrh	r3, [r7, #22]
 8000d82:	4413      	add	r3, r2
 8000d84:	b298      	uxth	r0, r3
 8000d86:	8abb      	ldrh	r3, [r7, #20]
 8000d88:	3304      	adds	r3, #4
 8000d8a:	b299      	uxth	r1, r3
 8000d8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d90:	220a      	movs	r2, #10
 8000d92:	f7ff fd99 	bl	80008c8 <LCD_Draw_Circle_Fill>
    for (uint16_t i = 0; i < strlen(buf); i++) {
 8000d96:	8bfb      	ldrh	r3, [r7, #30]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	83fb      	strh	r3, [r7, #30]
 8000d9c:	8bfc      	ldrh	r4, [r7, #30]
 8000d9e:	f107 030c 	add.w	r3, r7, #12
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fa24 	bl	80001f0 <strlen>
 8000da8:	4603      	mov	r3, r0
 8000daa:	429c      	cmp	r4, r3
 8000dac:	d3e2      	bcc.n	8000d74 <draw_elapsed_time+0x48>
    }

    // Draw new text
    LCD_SetFont(&Font12x12);
 8000dae:	4815      	ldr	r0, [pc, #84]	@ (8000e04 <draw_elapsed_time+0xd8>)
 8000db0:	f7ff fe36 	bl	8000a20 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f7ff fe23 	bl	8000a00 <LCD_SetTextColor>
    for (uint8_t i = 0; buf[i]; i++) {
 8000dba:	2300      	movs	r3, #0
 8000dbc:	777b      	strb	r3, [r7, #29]
 8000dbe:	e012      	b.n	8000de6 <draw_elapsed_time+0xba>
        LCD_DisplayChar(x0 + i * 8, y0, buf[i]);
 8000dc0:	7f7b      	ldrb	r3, [r7, #29]
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	8afb      	ldrh	r3, [r7, #22]
 8000dca:	4413      	add	r3, r2
 8000dcc:	b298      	uxth	r0, r3
 8000dce:	7f7b      	ldrb	r3, [r7, #29]
 8000dd0:	3320      	adds	r3, #32
 8000dd2:	443b      	add	r3, r7
 8000dd4:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8000dd8:	8abb      	ldrh	r3, [r7, #20]
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f7ff fe9e 	bl	8000b1c <LCD_DisplayChar>
    for (uint8_t i = 0; buf[i]; i++) {
 8000de0:	7f7b      	ldrb	r3, [r7, #29]
 8000de2:	3301      	adds	r3, #1
 8000de4:	777b      	strb	r3, [r7, #29]
 8000de6:	7f7b      	ldrb	r3, [r7, #29]
 8000de8:	3320      	adds	r3, #32
 8000dea:	443b      	add	r3, r7
 8000dec:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1e5      	bne.n	8000dc0 <draw_elapsed_time+0x94>
    }
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	3724      	adds	r7, #36	@ 0x24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	08007164 	.word	0x08007164
 8000e04:	2000000c 	.word	0x2000000c

08000e08 <LCD_DrawGameOverScreen>:

void LCD_DrawGameOverScreen(int winner, int redWins, int yellowWins, int elapsedTime) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08e      	sub	sp, #56	@ 0x38
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
 8000e14:	603b      	str	r3, [r7, #0]
    LCD_Clear(0, COLOR_BG);
 8000e16:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f7ff fdce 	bl	80009bc <LCD_Clear>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000e20:	2000      	movs	r0, #0
 8000e22:	f7ff fded 	bl	8000a00 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 8000e26:	4863      	ldr	r0, [pc, #396]	@ (8000fb4 <LCD_DrawGameOverScreen+0x1ac>)
 8000e28:	f7ff fdfa 	bl	8000a20 <LCD_SetFont>

    if (winner == 1) {
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d128      	bne.n	8000e84 <LCD_DrawGameOverScreen+0x7c>
        LCD_DisplayChar(40, 40, 'R');
 8000e32:	2252      	movs	r2, #82	@ 0x52
 8000e34:	2128      	movs	r1, #40	@ 0x28
 8000e36:	2028      	movs	r0, #40	@ 0x28
 8000e38:	f7ff fe70 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'E');
 8000e3c:	2245      	movs	r2, #69	@ 0x45
 8000e3e:	213c      	movs	r1, #60	@ 0x3c
 8000e40:	2028      	movs	r0, #40	@ 0x28
 8000e42:	f7ff fe6b 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'D');
 8000e46:	2244      	movs	r2, #68	@ 0x44
 8000e48:	2150      	movs	r1, #80	@ 0x50
 8000e4a:	2028      	movs	r0, #40	@ 0x28
 8000e4c:	f7ff fe66 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 100, ' ');
 8000e50:	2220      	movs	r2, #32
 8000e52:	2164      	movs	r1, #100	@ 0x64
 8000e54:	2028      	movs	r0, #40	@ 0x28
 8000e56:	f7ff fe61 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 120, 'W');
 8000e5a:	2257      	movs	r2, #87	@ 0x57
 8000e5c:	2178      	movs	r1, #120	@ 0x78
 8000e5e:	2028      	movs	r0, #40	@ 0x28
 8000e60:	f7ff fe5c 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 140, 'I');
 8000e64:	2249      	movs	r2, #73	@ 0x49
 8000e66:	218c      	movs	r1, #140	@ 0x8c
 8000e68:	2028      	movs	r0, #40	@ 0x28
 8000e6a:	f7ff fe57 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 160, 'N');
 8000e6e:	224e      	movs	r2, #78	@ 0x4e
 8000e70:	21a0      	movs	r1, #160	@ 0xa0
 8000e72:	2028      	movs	r0, #40	@ 0x28
 8000e74:	f7ff fe52 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 180, 'S');
 8000e78:	2253      	movs	r2, #83	@ 0x53
 8000e7a:	21b4      	movs	r1, #180	@ 0xb4
 8000e7c:	2028      	movs	r0, #40	@ 0x28
 8000e7e:	f7ff fe4d 	bl	8000b1c <LCD_DisplayChar>
 8000e82:	e049      	b.n	8000f18 <LCD_DrawGameOverScreen+0x110>
    } else if (winner == 2) {
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d137      	bne.n	8000efa <LCD_DrawGameOverScreen+0xf2>
        LCD_DisplayChar(40, 40, 'Y');
 8000e8a:	2259      	movs	r2, #89	@ 0x59
 8000e8c:	2128      	movs	r1, #40	@ 0x28
 8000e8e:	2028      	movs	r0, #40	@ 0x28
 8000e90:	f7ff fe44 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'E');
 8000e94:	2245      	movs	r2, #69	@ 0x45
 8000e96:	213c      	movs	r1, #60	@ 0x3c
 8000e98:	2028      	movs	r0, #40	@ 0x28
 8000e9a:	f7ff fe3f 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'L');
 8000e9e:	224c      	movs	r2, #76	@ 0x4c
 8000ea0:	2150      	movs	r1, #80	@ 0x50
 8000ea2:	2028      	movs	r0, #40	@ 0x28
 8000ea4:	f7ff fe3a 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 100, 'L');
 8000ea8:	224c      	movs	r2, #76	@ 0x4c
 8000eaa:	2164      	movs	r1, #100	@ 0x64
 8000eac:	2028      	movs	r0, #40	@ 0x28
 8000eae:	f7ff fe35 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 120, 'O');
 8000eb2:	224f      	movs	r2, #79	@ 0x4f
 8000eb4:	2178      	movs	r1, #120	@ 0x78
 8000eb6:	2028      	movs	r0, #40	@ 0x28
 8000eb8:	f7ff fe30 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 140, 'W');
 8000ebc:	2257      	movs	r2, #87	@ 0x57
 8000ebe:	218c      	movs	r1, #140	@ 0x8c
 8000ec0:	2028      	movs	r0, #40	@ 0x28
 8000ec2:	f7ff fe2b 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 160, ' ');
 8000ec6:	2220      	movs	r2, #32
 8000ec8:	21a0      	movs	r1, #160	@ 0xa0
 8000eca:	2028      	movs	r0, #40	@ 0x28
 8000ecc:	f7ff fe26 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 180, 'W');
 8000ed0:	2257      	movs	r2, #87	@ 0x57
 8000ed2:	21b4      	movs	r1, #180	@ 0xb4
 8000ed4:	2028      	movs	r0, #40	@ 0x28
 8000ed6:	f7ff fe21 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 200, 'I');
 8000eda:	2249      	movs	r2, #73	@ 0x49
 8000edc:	21c8      	movs	r1, #200	@ 0xc8
 8000ede:	2028      	movs	r0, #40	@ 0x28
 8000ee0:	f7ff fe1c 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 220, 'N');
 8000ee4:	224e      	movs	r2, #78	@ 0x4e
 8000ee6:	21dc      	movs	r1, #220	@ 0xdc
 8000ee8:	2028      	movs	r0, #40	@ 0x28
 8000eea:	f7ff fe17 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 240, 'S');
 8000eee:	2253      	movs	r2, #83	@ 0x53
 8000ef0:	21f0      	movs	r1, #240	@ 0xf0
 8000ef2:	2028      	movs	r0, #40	@ 0x28
 8000ef4:	f7ff fe12 	bl	8000b1c <LCD_DisplayChar>
 8000ef8:	e00e      	b.n	8000f18 <LCD_DrawGameOverScreen+0x110>
    } else {
        LCD_DisplayChar(40, 40, 'T');
 8000efa:	2254      	movs	r2, #84	@ 0x54
 8000efc:	2128      	movs	r1, #40	@ 0x28
 8000efe:	2028      	movs	r0, #40	@ 0x28
 8000f00:	f7ff fe0c 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'I');
 8000f04:	2249      	movs	r2, #73	@ 0x49
 8000f06:	213c      	movs	r1, #60	@ 0x3c
 8000f08:	2028      	movs	r0, #40	@ 0x28
 8000f0a:	f7ff fe07 	bl	8000b1c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'E');
 8000f0e:	2245      	movs	r2, #69	@ 0x45
 8000f10:	2150      	movs	r1, #80	@ 0x50
 8000f12:	2028      	movs	r0, #40	@ 0x28
 8000f14:	f7ff fe02 	bl	8000b1c <LCD_DisplayChar>
    }

    char buffer[32];
    sprintf(buffer, "Red: %d  Yellow: %d", redWins, yellowWins);
 8000f18:	f107 0014 	add.w	r0, r7, #20
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	4925      	ldr	r1, [pc, #148]	@ (8000fb8 <LCD_DrawGameOverScreen+0x1b0>)
 8000f22:	f005 fc73 	bl	800680c <siprintf>
    for (int i = 0; buffer[i]; i++) {
 8000f26:	2300      	movs	r3, #0
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f2a:	e011      	b.n	8000f50 <LCD_DrawGameOverScreen+0x148>
        LCD_DisplayChar(200, 40 + i * 16, buffer[i]);
 8000f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	3328      	adds	r3, #40	@ 0x28
 8000f36:	b299      	uxth	r1, r3
 8000f38:	f107 0214 	add.w	r2, r7, #20
 8000f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f3e:	4413      	add	r3, r2
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	461a      	mov	r2, r3
 8000f44:	20c8      	movs	r0, #200	@ 0xc8
 8000f46:	f7ff fde9 	bl	8000b1c <LCD_DisplayChar>
    for (int i = 0; buffer[i]; i++) {
 8000f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f50:	f107 0214 	add.w	r2, r7, #20
 8000f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f56:	4413      	add	r3, r2
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1e6      	bne.n	8000f2c <LCD_DrawGameOverScreen+0x124>
    }

	LCD_DisplayChar(200, 200, 'R');
 8000f5e:	2252      	movs	r2, #82	@ 0x52
 8000f60:	21c8      	movs	r1, #200	@ 0xc8
 8000f62:	20c8      	movs	r0, #200	@ 0xc8
 8000f64:	f7ff fdda 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 220, 'E');
 8000f68:	2245      	movs	r2, #69	@ 0x45
 8000f6a:	21dc      	movs	r1, #220	@ 0xdc
 8000f6c:	20c8      	movs	r0, #200	@ 0xc8
 8000f6e:	f7ff fdd5 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 240, 'S');
 8000f72:	2253      	movs	r2, #83	@ 0x53
 8000f74:	21f0      	movs	r1, #240	@ 0xf0
 8000f76:	20c8      	movs	r0, #200	@ 0xc8
 8000f78:	f7ff fdd0 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 260, 'T');
 8000f7c:	2254      	movs	r2, #84	@ 0x54
 8000f7e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000f82:	20c8      	movs	r0, #200	@ 0xc8
 8000f84:	f7ff fdca 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 280, 'A');
 8000f88:	2241      	movs	r2, #65	@ 0x41
 8000f8a:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8000f8e:	20c8      	movs	r0, #200	@ 0xc8
 8000f90:	f7ff fdc4 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 300, 'R');
 8000f94:	2252      	movs	r2, #82	@ 0x52
 8000f96:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000f9a:	20c8      	movs	r0, #200	@ 0xc8
 8000f9c:	f7ff fdbe 	bl	8000b1c <LCD_DisplayChar>
	LCD_DisplayChar(200, 320, 'T');
 8000fa0:	2254      	movs	r2, #84	@ 0x54
 8000fa2:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000fa6:	20c8      	movs	r0, #200	@ 0xc8
 8000fa8:	f7ff fdb8 	bl	8000b1c <LCD_DisplayChar>
}
 8000fac:	bf00      	nop
 8000fae:	3738      	adds	r7, #56	@ 0x38
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000004 	.word	0x20000004
 8000fb8:	08007168 	.word	0x08007168

08000fbc <LCD_DrawFloatingCoin>:

void LCD_DrawFloatingCoin(int column, uint16_t color) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	807b      	strh	r3, [r7, #2]
    int x = BOARD_X_START + column * (2 * CELL_RADIUS + CELL_SPACING);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	015b      	lsls	r3, r3, #5
 8000fcc:	3314      	adds	r3, #20
 8000fce:	60fb      	str	r3, [r7, #12]
    int y = BOARD_Y_START - 30;
 8000fd0:	231e      	movs	r3, #30
 8000fd2:	60bb      	str	r3, [r7, #8]

    LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, color);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	b298      	uxth	r0, r3
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	b299      	uxth	r1, r3
 8000fdc:	887b      	ldrh	r3, [r7, #2]
 8000fde:	220e      	movs	r2, #14
 8000fe0:	f7ff fc72 	bl	80008c8 <LCD_Draw_Circle_Fill>
}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff0:	b672      	cpsid	i
}
 8000ff2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <LCD_Error_Handler+0x8>

08000ff8 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000ffc:	f001 faa8 	bl	8002550 <STMPE811_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b02      	cmp	r3, #2
 8001004:	d001      	beq.n	800100a <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001006:	bf00      	nop
 8001008:	e7fd      	b.n	8001006 <InitializeLCDTouch+0xe>
  }
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}

0800100e <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f001 fb52 	bl	80026c0 <STMPE811_ReadTouch>
 800101c:	4603      	mov	r3, r0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <placeCoin>:
 *      Author: willa
 */

#include "game_state.h"

int placeCoin(int board[6][7], int col, int player) {
 8001026:	b480      	push	{r7}
 8001028:	b087      	sub	sp, #28
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
    for (int row = 5; row >= 0; row--) {
 8001032:	2305      	movs	r3, #5
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	e01d      	b.n	8001074 <placeCoin+0x4e>
        if (board[row][col] == 0) {
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	4613      	mov	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	1a9b      	subs	r3, r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	461a      	mov	r2, r3
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4413      	add	r3, r2
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10d      	bne.n	800106e <placeCoin+0x48>
            board[row][col] = player;
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	4613      	mov	r3, r2
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	1a9b      	subs	r3, r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return row;
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	e007      	b.n	800107e <placeCoin+0x58>
    for (int row = 5; row >= 0; row--) {
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	3b01      	subs	r3, #1
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	dade      	bge.n	8001038 <placeCoin+0x12>
        }
    }
    return -1; // COL FULL, IMPLIMENT THIS LATER AND DON'T FORGET
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800107e:	4618      	mov	r0, r3
 8001080:	371c      	adds	r7, #28
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <checkWinOrTie>:


// 1 IS PLAYER WIN
// 2 IS TIE
// 0 NO WIN OR TIE, GAME STILL GOING
int checkWinOrTie(int board[6][7], int row, int col, int player) {
 800108a:	b480      	push	{r7}
 800108c:	b085      	sub	sp, #20
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	603b      	str	r3, [r7, #0]
	return 0; /////////////////////////////TESTING///////////////////////////////////
 8001098:	2300      	movs	r3, #0
//            }
//        }
//    }
//    HAL_TIM_Base_Stop_IT(&htim2); //////////STOP TIMER
//    return 2;
}
 800109a:	4618      	mov	r0, r3
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80010aa:	f000 f9ff 	bl	80014ac <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 80010ae:	20ca      	movs	r0, #202	@ 0xca
 80010b0:	f000 f943 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 80010b4:	20c3      	movs	r0, #195	@ 0xc3
 80010b6:	f000 f94d 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 80010ba:	2008      	movs	r0, #8
 80010bc:	f000 f94a 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 80010c0:	2050      	movs	r0, #80	@ 0x50
 80010c2:	f000 f947 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 80010c6:	20cf      	movs	r0, #207	@ 0xcf
 80010c8:	f000 f937 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 80010cc:	2000      	movs	r0, #0
 80010ce:	f000 f941 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 80010d2:	20c1      	movs	r0, #193	@ 0xc1
 80010d4:	f000 f93e 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 80010d8:	2030      	movs	r0, #48	@ 0x30
 80010da:	f000 f93b 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 80010de:	20ed      	movs	r0, #237	@ 0xed
 80010e0:	f000 f92b 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 80010e4:	2064      	movs	r0, #100	@ 0x64
 80010e6:	f000 f935 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 80010ea:	2003      	movs	r0, #3
 80010ec:	f000 f932 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 80010f0:	2012      	movs	r0, #18
 80010f2:	f000 f92f 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 80010f6:	2081      	movs	r0, #129	@ 0x81
 80010f8:	f000 f92c 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80010fc:	20e8      	movs	r0, #232	@ 0xe8
 80010fe:	f000 f91c 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001102:	2085      	movs	r0, #133	@ 0x85
 8001104:	f000 f926 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001108:	2000      	movs	r0, #0
 800110a:	f000 f923 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800110e:	2078      	movs	r0, #120	@ 0x78
 8001110:	f000 f920 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001114:	20cb      	movs	r0, #203	@ 0xcb
 8001116:	f000 f910 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 800111a:	2039      	movs	r0, #57	@ 0x39
 800111c:	f000 f91a 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001120:	202c      	movs	r0, #44	@ 0x2c
 8001122:	f000 f917 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001126:	2000      	movs	r0, #0
 8001128:	f000 f914 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 800112c:	2034      	movs	r0, #52	@ 0x34
 800112e:	f000 f911 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001132:	2002      	movs	r0, #2
 8001134:	f000 f90e 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001138:	20f7      	movs	r0, #247	@ 0xf7
 800113a:	f000 f8fe 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 800113e:	2020      	movs	r0, #32
 8001140:	f000 f908 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001144:	20ea      	movs	r0, #234	@ 0xea
 8001146:	f000 f8f8 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800114a:	2000      	movs	r0, #0
 800114c:	f000 f902 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001150:	2000      	movs	r0, #0
 8001152:	f000 f8ff 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001156:	20b1      	movs	r0, #177	@ 0xb1
 8001158:	f000 f8ef 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800115c:	2000      	movs	r0, #0
 800115e:	f000 f8f9 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001162:	201b      	movs	r0, #27
 8001164:	f000 f8f6 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001168:	20b6      	movs	r0, #182	@ 0xb6
 800116a:	f000 f8e6 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 800116e:	200a      	movs	r0, #10
 8001170:	f000 f8f0 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001174:	20a2      	movs	r0, #162	@ 0xa2
 8001176:	f000 f8ed 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 800117a:	20c0      	movs	r0, #192	@ 0xc0
 800117c:	f000 f8dd 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001180:	2010      	movs	r0, #16
 8001182:	f000 f8e7 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001186:	20c1      	movs	r0, #193	@ 0xc1
 8001188:	f000 f8d7 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800118c:	2010      	movs	r0, #16
 800118e:	f000 f8e1 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001192:	20c5      	movs	r0, #197	@ 0xc5
 8001194:	f000 f8d1 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001198:	2045      	movs	r0, #69	@ 0x45
 800119a:	f000 f8db 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 800119e:	2015      	movs	r0, #21
 80011a0:	f000 f8d8 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 80011a4:	20c7      	movs	r0, #199	@ 0xc7
 80011a6:	f000 f8c8 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 80011aa:	2090      	movs	r0, #144	@ 0x90
 80011ac:	f000 f8d2 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 80011b0:	2036      	movs	r0, #54	@ 0x36
 80011b2:	f000 f8c2 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 80011b6:	20c8      	movs	r0, #200	@ 0xc8
 80011b8:	f000 f8cc 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 80011bc:	20f2      	movs	r0, #242	@ 0xf2
 80011be:	f000 f8bc 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f000 f8c6 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 80011c8:	20b0      	movs	r0, #176	@ 0xb0
 80011ca:	f000 f8b6 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 80011ce:	20c2      	movs	r0, #194	@ 0xc2
 80011d0:	f000 f8c0 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80011d4:	20b6      	movs	r0, #182	@ 0xb6
 80011d6:	f000 f8b0 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80011da:	200a      	movs	r0, #10
 80011dc:	f000 f8ba 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 80011e0:	20a7      	movs	r0, #167	@ 0xa7
 80011e2:	f000 f8b7 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 80011e6:	2027      	movs	r0, #39	@ 0x27
 80011e8:	f000 f8b4 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80011ec:	2004      	movs	r0, #4
 80011ee:	f000 f8b1 	bl	8001354 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 80011f2:	202a      	movs	r0, #42	@ 0x2a
 80011f4:	f000 f8a1 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80011f8:	2000      	movs	r0, #0
 80011fa:	f000 f8ab 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80011fe:	2000      	movs	r0, #0
 8001200:	f000 f8a8 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001204:	2000      	movs	r0, #0
 8001206:	f000 f8a5 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 800120a:	20ef      	movs	r0, #239	@ 0xef
 800120c:	f000 f8a2 	bl	8001354 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001210:	202b      	movs	r0, #43	@ 0x2b
 8001212:	f000 f892 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001216:	2000      	movs	r0, #0
 8001218:	f000 f89c 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800121c:	2000      	movs	r0, #0
 800121e:	f000 f899 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001222:	2001      	movs	r0, #1
 8001224:	f000 f896 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001228:	203f      	movs	r0, #63	@ 0x3f
 800122a:	f000 f893 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 800122e:	20f6      	movs	r0, #246	@ 0xf6
 8001230:	f000 f883 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001234:	2001      	movs	r0, #1
 8001236:	f000 f88d 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800123a:	2000      	movs	r0, #0
 800123c:	f000 f88a 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001240:	2006      	movs	r0, #6
 8001242:	f000 f887 	bl	8001354 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001246:	202c      	movs	r0, #44	@ 0x2c
 8001248:	f000 f877 	bl	800133a <ili9341_Write_Reg>
  LCD_Delay(200);
 800124c:	20c8      	movs	r0, #200	@ 0xc8
 800124e:	f000 f9e9 	bl	8001624 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001252:	2026      	movs	r0, #38	@ 0x26
 8001254:	f000 f871 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001258:	2001      	movs	r0, #1
 800125a:	f000 f87b 	bl	8001354 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 800125e:	20e0      	movs	r0, #224	@ 0xe0
 8001260:	f000 f86b 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001264:	200f      	movs	r0, #15
 8001266:	f000 f875 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 800126a:	2029      	movs	r0, #41	@ 0x29
 800126c:	f000 f872 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001270:	2024      	movs	r0, #36	@ 0x24
 8001272:	f000 f86f 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001276:	200c      	movs	r0, #12
 8001278:	f000 f86c 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800127c:	200e      	movs	r0, #14
 800127e:	f000 f869 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001282:	2009      	movs	r0, #9
 8001284:	f000 f866 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001288:	204e      	movs	r0, #78	@ 0x4e
 800128a:	f000 f863 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800128e:	2078      	movs	r0, #120	@ 0x78
 8001290:	f000 f860 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001294:	203c      	movs	r0, #60	@ 0x3c
 8001296:	f000 f85d 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800129a:	2009      	movs	r0, #9
 800129c:	f000 f85a 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80012a0:	2013      	movs	r0, #19
 80012a2:	f000 f857 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80012a6:	2005      	movs	r0, #5
 80012a8:	f000 f854 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80012ac:	2017      	movs	r0, #23
 80012ae:	f000 f851 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80012b2:	2011      	movs	r0, #17
 80012b4:	f000 f84e 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80012b8:	2000      	movs	r0, #0
 80012ba:	f000 f84b 	bl	8001354 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80012be:	20e1      	movs	r0, #225	@ 0xe1
 80012c0:	f000 f83b 	bl	800133a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f000 f845 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80012ca:	2016      	movs	r0, #22
 80012cc:	f000 f842 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80012d0:	201b      	movs	r0, #27
 80012d2:	f000 f83f 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80012d6:	2004      	movs	r0, #4
 80012d8:	f000 f83c 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80012dc:	2011      	movs	r0, #17
 80012de:	f000 f839 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80012e2:	2007      	movs	r0, #7
 80012e4:	f000 f836 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80012e8:	2031      	movs	r0, #49	@ 0x31
 80012ea:	f000 f833 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80012ee:	2033      	movs	r0, #51	@ 0x33
 80012f0:	f000 f830 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80012f4:	2042      	movs	r0, #66	@ 0x42
 80012f6:	f000 f82d 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80012fa:	2005      	movs	r0, #5
 80012fc:	f000 f82a 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001300:	200c      	movs	r0, #12
 8001302:	f000 f827 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001306:	200a      	movs	r0, #10
 8001308:	f000 f824 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800130c:	2028      	movs	r0, #40	@ 0x28
 800130e:	f000 f821 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001312:	202f      	movs	r0, #47	@ 0x2f
 8001314:	f000 f81e 	bl	8001354 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001318:	200f      	movs	r0, #15
 800131a:	f000 f81b 	bl	8001354 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 800131e:	2011      	movs	r0, #17
 8001320:	f000 f80b 	bl	800133a <ili9341_Write_Reg>
  LCD_Delay(200);
 8001324:	20c8      	movs	r0, #200	@ 0xc8
 8001326:	f000 f97d 	bl	8001624 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 800132a:	2029      	movs	r0, #41	@ 0x29
 800132c:	f000 f805 	bl	800133a <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001330:	202c      	movs	r0, #44	@ 0x2c
 8001332:	f000 f802 	bl	800133a <ili9341_Write_Reg>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	4603      	mov	r3, r0
 8001342:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f94a 	bl	80015e0 <LCD_IO_WriteReg>
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	4618      	mov	r0, r3
 8001362:	f000 f91b 	bl	800159c <LCD_IO_WriteData>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001374:	4819      	ldr	r0, [pc, #100]	@ (80013dc <SPI_Init+0x6c>)
 8001376:	f004 fce8 	bl	8005d4a <HAL_SPI_GetState>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d12b      	bne.n	80013d8 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001380:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <SPI_Init+0x6c>)
 8001382:	4a17      	ldr	r2, [pc, #92]	@ (80013e0 <SPI_Init+0x70>)
 8001384:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001386:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <SPI_Init+0x6c>)
 8001388:	2218      	movs	r2, #24
 800138a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800138c:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <SPI_Init+0x6c>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001392:	4b12      	ldr	r3, [pc, #72]	@ (80013dc <SPI_Init+0x6c>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001398:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <SPI_Init+0x6c>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800139e:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <SPI_Init+0x6c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80013a4:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <SPI_Init+0x6c>)
 80013a6:	2207      	movs	r2, #7
 80013a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <SPI_Init+0x6c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80013b0:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <SPI_Init+0x6c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <SPI_Init+0x6c>)
 80013b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013bc:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <SPI_Init+0x6c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <SPI_Init+0x6c>)
 80013c6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013ca:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80013cc:	4803      	ldr	r0, [pc, #12]	@ (80013dc <SPI_Init+0x6c>)
 80013ce:	f000 f833 	bl	8001438 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80013d2:	4802      	ldr	r0, [pc, #8]	@ (80013dc <SPI_Init+0x6c>)
 80013d4:	f004 fac4 	bl	8005960 <HAL_SPI_Init>
  }
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	2002597c 	.word	0x2002597c
 80013e0:	40015000 	.word	0x40015000

080013e4 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <SPI_Write+0x34>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	1db9      	adds	r1, r7, #6
 80013f8:	2201      	movs	r2, #1
 80013fa:	4808      	ldr	r0, [pc, #32]	@ (800141c <SPI_Write+0x38>)
 80013fc:	f004 fb61 	bl	8005ac2 <HAL_SPI_Transmit>
 8001400:	4603      	mov	r3, r0
 8001402:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800140a:	f000 f809 	bl	8001420 <SPI_Error>
  }
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000014 	.word	0x20000014
 800141c:	2002597c 	.word	0x2002597c

08001420 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001424:	4803      	ldr	r0, [pc, #12]	@ (8001434 <SPI_Error+0x14>)
 8001426:	f004 fb24 	bl	8005a72 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800142a:	f7ff ffa1 	bl	8001370 <SPI_Init>
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	2002597c 	.word	0x2002597c

08001438 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	@ 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <SPI_MspInit+0x6c>)
 8001446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001448:	4a16      	ldr	r2, [pc, #88]	@ (80014a4 <SPI_MspInit+0x6c>)
 800144a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800144e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001450:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <SPI_MspInit+0x6c>)
 8001452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001454:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <SPI_MspInit+0x6c>)
 8001462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001464:	4a0f      	ldr	r2, [pc, #60]	@ (80014a4 <SPI_MspInit+0x6c>)
 8001466:	f043 0320 	orr.w	r3, r3, #32
 800146a:	6313      	str	r3, [r2, #48]	@ 0x30
 800146c:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <SPI_MspInit+0x6c>)
 800146e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001470:	f003 0320 	and.w	r3, r3, #32
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001478:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001482:	2302      	movs	r3, #2
 8001484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001486:	2301      	movs	r3, #1
 8001488:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800148a:	2305      	movs	r3, #5
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <SPI_MspInit+0x70>)
 8001496:	f001 fdc5 	bl	8003024 <HAL_GPIO_Init>
}
 800149a:	bf00      	nop
 800149c:	3728      	adds	r7, #40	@ 0x28
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40021400 	.word	0x40021400

080014ac <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 80014b2:	4b36      	ldr	r3, [pc, #216]	@ (800158c <LCD_IO_Init+0xe0>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d164      	bne.n	8001584 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80014ba:	4b34      	ldr	r3, [pc, #208]	@ (800158c <LCD_IO_Init+0xe0>)
 80014bc:	2201      	movs	r2, #1
 80014be:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	4b32      	ldr	r3, [pc, #200]	@ (8001590 <LCD_IO_Init+0xe4>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	4a31      	ldr	r2, [pc, #196]	@ (8001590 <LCD_IO_Init+0xe4>)
 80014ca:	f043 0308 	orr.w	r3, r3, #8
 80014ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001590 <LCD_IO_Init+0xe4>)
 80014d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80014dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80014ea:	2302      	movs	r3, #2
 80014ec:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4619      	mov	r1, r3
 80014f4:	4827      	ldr	r0, [pc, #156]	@ (8001594 <LCD_IO_Init+0xe8>)
 80014f6:	f001 fd95 	bl	8003024 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <LCD_IO_Init+0xe4>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a23      	ldr	r2, [pc, #140]	@ (8001590 <LCD_IO_Init+0xe4>)
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b21      	ldr	r3, [pc, #132]	@ (8001590 <LCD_IO_Init+0xe4>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001516:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001524:	2302      	movs	r3, #2
 8001526:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	4619      	mov	r1, r3
 800152e:	4819      	ldr	r0, [pc, #100]	@ (8001594 <LCD_IO_Init+0xe8>)
 8001530:	f001 fd78 	bl	8003024 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001534:	2300      	movs	r3, #0
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <LCD_IO_Init+0xe4>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153c:	4a14      	ldr	r2, [pc, #80]	@ (8001590 <LCD_IO_Init+0xe4>)
 800153e:	f043 0304 	orr.w	r3, r3, #4
 8001542:	6313      	str	r3, [r2, #48]	@ 0x30
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <LCD_IO_Init+0xe4>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	603b      	str	r3, [r7, #0]
 800154e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001550:	2304      	movs	r3, #4
 8001552:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800155c:	2302      	movs	r3, #2
 800155e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	4619      	mov	r1, r3
 8001566:	480c      	ldr	r0, [pc, #48]	@ (8001598 <LCD_IO_Init+0xec>)
 8001568:	f001 fd5c 	bl	8003024 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 800156c:	2200      	movs	r2, #0
 800156e:	2104      	movs	r1, #4
 8001570:	4809      	ldr	r0, [pc, #36]	@ (8001598 <LCD_IO_Init+0xec>)
 8001572:	f002 f80f 	bl	8003594 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001576:	2201      	movs	r2, #1
 8001578:	2104      	movs	r1, #4
 800157a:	4807      	ldr	r0, [pc, #28]	@ (8001598 <LCD_IO_Init+0xec>)
 800157c:	f002 f80a 	bl	8003594 <HAL_GPIO_WritePin>

    SPI_Init();
 8001580:	f7ff fef6 	bl	8001370 <SPI_Init>
  }
}
 8001584:	bf00      	nop
 8001586:	3720      	adds	r7, #32
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	200259d4 	.word	0x200259d4
 8001590:	40023800 	.word	0x40023800
 8001594:	40020c00 	.word	0x40020c00
 8001598:	40020800 	.word	0x40020800

0800159c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80015a6:	2201      	movs	r2, #1
 80015a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ac:	480a      	ldr	r0, [pc, #40]	@ (80015d8 <LCD_IO_WriteData+0x3c>)
 80015ae:	f001 fff1 	bl	8003594 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80015b2:	2200      	movs	r2, #0
 80015b4:	2104      	movs	r1, #4
 80015b6:	4809      	ldr	r0, [pc, #36]	@ (80015dc <LCD_IO_WriteData+0x40>)
 80015b8:	f001 ffec 	bl	8003594 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff10 	bl	80013e4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80015c4:	2201      	movs	r2, #1
 80015c6:	2104      	movs	r1, #4
 80015c8:	4804      	ldr	r0, [pc, #16]	@ (80015dc <LCD_IO_WriteData+0x40>)
 80015ca:	f001 ffe3 	bl	8003594 <HAL_GPIO_WritePin>
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40020c00 	.word	0x40020c00
 80015dc:	40020800 	.word	0x40020800

080015e0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f0:	480a      	ldr	r0, [pc, #40]	@ (800161c <LCD_IO_WriteReg+0x3c>)
 80015f2:	f001 ffcf 	bl	8003594 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80015f6:	2200      	movs	r2, #0
 80015f8:	2104      	movs	r1, #4
 80015fa:	4809      	ldr	r0, [pc, #36]	@ (8001620 <LCD_IO_WriteReg+0x40>)
 80015fc:	f001 ffca 	bl	8003594 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	b29b      	uxth	r3, r3
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff feed 	bl	80013e4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800160a:	2201      	movs	r2, #1
 800160c:	2104      	movs	r1, #4
 800160e:	4804      	ldr	r0, [pc, #16]	@ (8001620 <LCD_IO_WriteReg+0x40>)
 8001610:	f001 ffc0 	bl	8003594 <HAL_GPIO_WritePin>
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40020c00 	.word	0x40020c00
 8001620:	40020800 	.word	0x40020800

08001624 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f001 fbc3 	bl	8002db8 <HAL_Delay>
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001642:	f001 fb47 	bl	8002cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001646:	f000 f89d 	bl	8001784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164a:	f000 faab 	bl	8001ba4 <MX_GPIO_Init>
  MX_LTDC_Init();
 800164e:	f000 f943 	bl	80018d8 <MX_LTDC_Init>
  MX_RNG_Init();
 8001652:	f000 f9f3 	bl	8001a3c <MX_RNG_Init>
  MX_SPI5_Init();
 8001656:	f000 fa05 	bl	8001a64 <MX_SPI5_Init>
  MX_I2C3_Init();
 800165a:	f000 f8fd 	bl	8001858 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800165e:	f7fe ff97 	bl	8000590 <ApplicationInit>

  game_seconds  = 0;
 8001662:	4b3c      	ldr	r3, [pc, #240]	@ (8001754 <main+0x118>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
  seconds_dirty = true;
 8001668:	4b3b      	ldr	r3, [pc, #236]	@ (8001758 <main+0x11c>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]

  HAL_Delay(1000);
 800166e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001672:	f001 fba1 	bl	8002db8 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /////////////////////////// TEST DRAW FUNCTIONS////////////////////////////////
  LCD_DrawMenuScreen();
 8001676:	f7ff fa73 	bl	8000b60 <LCD_DrawMenuScreen>
  STMPE811_TouchData touch;
  while (1) {
      if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fcc6 	bl	800100e <returnTouchStateAndLocation>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f8      	bne.n	800167a <main+0x3e>
          if (touch.y < 120) {
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	2b77      	cmp	r3, #119	@ 0x77
 800168c:	d803      	bhi.n	8001696 <main+0x5a>
              onePlayerMode = 1;
 800168e:	4b33      	ldr	r3, [pc, #204]	@ (800175c <main+0x120>)
 8001690:	2201      	movs	r2, #1
 8001692:	601a      	str	r2, [r3, #0]
          } else {
              onePlayerMode = 0;
          }
          break;
 8001694:	e002      	b.n	800169c <main+0x60>
              onePlayerMode = 0;
 8001696:	4b31      	ldr	r3, [pc, #196]	@ (800175c <main+0x120>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
      }
  }
  LCD_DrawGameBoard(board);
 800169c:	4830      	ldr	r0, [pc, #192]	@ (8001760 <main+0x124>)
 800169e:	f7ff fac7 	bl	8000c30 <LCD_DrawGameBoard>
  MX_TIM2_Init();
 80016a2:	f000 fa15 	bl	8001ad0 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80016a6:	482f      	ldr	r0, [pc, #188]	@ (8001764 <main+0x128>)
 80016a8:	f004 fc8a 	bl	8005fc0 <HAL_TIM_Base_Start_IT>

  while (!gameOver) {
 80016ac:	e041      	b.n	8001732 <main+0xf6>
	  uint16_t color;
	  if (currentPlayer == 1) {
 80016ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001768 <main+0x12c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d103      	bne.n	80016be <main+0x82>
		  color = COLOR_PLAYER1;
 80016b6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80016ba:	81fb      	strh	r3, [r7, #14]
 80016bc:	e002      	b.n	80016c4 <main+0x88>
	  } else {
		  color = COLOR_PLAYER2;
 80016be:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80016c2:	81fb      	strh	r3, [r7, #14]
	  }
	  HAL_Delay(50);
 80016c4:	2032      	movs	r0, #50	@ 0x32
 80016c6:	f001 fb77 	bl	8002db8 <HAL_Delay>
	  LCD_DrawFloatingCoin(currentColumn, color);
 80016ca:	4b28      	ldr	r3, [pc, #160]	@ (800176c <main+0x130>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	89fa      	ldrh	r2, [r7, #14]
 80016d0:	4611      	mov	r1, r2
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fc72 	bl	8000fbc <LCD_DrawFloatingCoin>

	  if (seconds_dirty) {
 80016d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001758 <main+0x11c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d007      	beq.n	80016f2 <main+0xb6>
	    seconds_dirty = false;
 80016e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001758 <main+0x11c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
	    draw_elapsed_time(game_seconds);
 80016e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001754 <main+0x118>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fb1d 	bl	8000d2c <draw_elapsed_time>
	  }

	  if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fc8a 	bl	800100e <returnTouchStateAndLocation>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d118      	bne.n	8001732 <main+0xf6>
		  LCD_ClearFloatingBand();
 8001700:	f7ff faf2 	bl	8000ce8 <LCD_ClearFloatingBand>
		  if (touch.y < 120) currentColumn = MAX(0, currentColumn - 1);
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	2b77      	cmp	r3, #119	@ 0x77
 8001708:	d808      	bhi.n	800171c <main+0xe0>
 800170a:	4b18      	ldr	r3, [pc, #96]	@ (800176c <main+0x130>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b01      	cmp	r3, #1
 8001710:	bfb8      	it	lt
 8001712:	2301      	movlt	r3, #1
 8001714:	3b01      	subs	r3, #1
 8001716:	4a15      	ldr	r2, [pc, #84]	@ (800176c <main+0x130>)
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e007      	b.n	800172c <main+0xf0>
		  else currentColumn = MIN(6, currentColumn + 1);
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <main+0x130>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b05      	cmp	r3, #5
 8001722:	bfa8      	it	ge
 8001724:	2305      	movge	r3, #5
 8001726:	3301      	adds	r3, #1
 8001728:	4a10      	ldr	r2, [pc, #64]	@ (800176c <main+0x130>)
 800172a:	6013      	str	r3, [r2, #0]
		  HAL_Delay(100);
 800172c:	2064      	movs	r0, #100	@ 0x64
 800172e:	f001 fb43 	bl	8002db8 <HAL_Delay>
  while (!gameOver) {
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <main+0x134>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0b9      	beq.n	80016ae <main+0x72>
	  }
  }

  LCD_DrawGameOverScreen(winner, redWins, yellowWins, elapsedTime);
 800173a:	4b0e      	ldr	r3, [pc, #56]	@ (8001774 <main+0x138>)
 800173c:	6818      	ldr	r0, [r3, #0]
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <main+0x13c>)
 8001740:	6819      	ldr	r1, [r3, #0]
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <main+0x140>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <main+0x144>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f7ff fb5d 	bl	8000e08 <LCD_DrawGameOverScreen>

  while (1);
 800174e:	bf00      	nop
 8001750:	e7fd      	b.n	800174e <main+0x112>
 8001752:	bf00      	nop
 8001754:	20025c44 	.word	0x20025c44
 8001758:	20025c48 	.word	0x20025c48
 800175c:	20025c2c 	.word	0x20025c2c
 8001760:	20025b84 	.word	0x20025b84
 8001764:	20025b3c 	.word	0x20025b3c
 8001768:	20000018 	.word	0x20000018
 800176c:	2000001c 	.word	0x2000001c
 8001770:	20025c30 	.word	0x20025c30
 8001774:	20025c34 	.word	0x20025c34
 8001778:	20025c38 	.word	0x20025c38
 800177c:	20025c3c 	.word	0x20025c3c
 8001780:	20025c40 	.word	0x20025c40

08001784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b094      	sub	sp, #80	@ 0x50
 8001788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178a:	f107 0320 	add.w	r3, r7, #32
 800178e:	2230      	movs	r2, #48	@ 0x30
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f005 f85a 	bl	800684c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001798:	f107 030c 	add.w	r3, r7, #12
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	4b28      	ldr	r3, [pc, #160]	@ (8001850 <SystemClock_Config+0xcc>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	4a27      	ldr	r2, [pc, #156]	@ (8001850 <SystemClock_Config+0xcc>)
 80017b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b8:	4b25      	ldr	r3, [pc, #148]	@ (8001850 <SystemClock_Config+0xcc>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	4b22      	ldr	r3, [pc, #136]	@ (8001854 <SystemClock_Config+0xd0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a21      	ldr	r2, [pc, #132]	@ (8001854 <SystemClock_Config+0xd0>)
 80017ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001854 <SystemClock_Config+0xd0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017e0:	2301      	movs	r3, #1
 80017e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ea:	2302      	movs	r3, #2
 80017ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017f4:	2308      	movs	r3, #8
 80017f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017f8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80017fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017fe:	2302      	movs	r3, #2
 8001800:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001802:	2307      	movs	r3, #7
 8001804:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001806:	f107 0320 	add.w	r3, r7, #32
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fa3a 	bl	8004c84 <HAL_RCC_OscConfig>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001816:	f000 fbf3 	bl	8002000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800181a:	230f      	movs	r3, #15
 800181c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800181e:	2302      	movs	r3, #2
 8001820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001826:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800182a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800182c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001830:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	2105      	movs	r1, #5
 8001838:	4618      	mov	r0, r3
 800183a:	f003 fc9b 	bl	8005174 <HAL_RCC_ClockConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001844:	f000 fbdc 	bl	8002000 <Error_Handler>
  }
}
 8001848:	bf00      	nop
 800184a:	3750      	adds	r7, #80	@ 0x50
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40023800 	.word	0x40023800
 8001854:	40007000 	.word	0x40007000

08001858 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800185c:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <MX_I2C3_Init+0x74>)
 800185e:	4a1c      	ldr	r2, [pc, #112]	@ (80018d0 <MX_I2C3_Init+0x78>)
 8001860:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001862:	4b1a      	ldr	r3, [pc, #104]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001864:	4a1b      	ldr	r2, [pc, #108]	@ (80018d4 <MX_I2C3_Init+0x7c>)
 8001866:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001868:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <MX_I2C3_Init+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800186e:	4b17      	ldr	r3, [pc, #92]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001874:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001876:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800187a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <MX_I2C3_Init+0x74>)
 800187e:	2200      	movs	r2, #0
 8001880:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001882:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001888:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <MX_I2C3_Init+0x74>)
 800188a:	2200      	movs	r2, #0
 800188c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800188e:	4b0f      	ldr	r3, [pc, #60]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001894:	480d      	ldr	r0, [pc, #52]	@ (80018cc <MX_I2C3_Init+0x74>)
 8001896:	f001 feaf 	bl	80035f8 <HAL_I2C_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018a0:	f000 fbae 	bl	8002000 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018a4:	2100      	movs	r1, #0
 80018a6:	4809      	ldr	r0, [pc, #36]	@ (80018cc <MX_I2C3_Init+0x74>)
 80018a8:	f002 feca 	bl	8004640 <HAL_I2CEx_ConfigAnalogFilter>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80018b2:	f000 fba5 	bl	8002000 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80018b6:	2100      	movs	r1, #0
 80018b8:	4804      	ldr	r0, [pc, #16]	@ (80018cc <MX_I2C3_Init+0x74>)
 80018ba:	f002 fefd 	bl	80046b8 <HAL_I2CEx_ConfigDigitalFilter>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80018c4:	f000 fb9c 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200259d8 	.word	0x200259d8
 80018d0:	40005c00 	.word	0x40005c00
 80018d4:	000186a0 	.word	0x000186a0

080018d8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b09a      	sub	sp, #104	@ 0x68
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80018de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80018e2:	2234      	movs	r2, #52	@ 0x34
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 ffb0 	bl	800684c <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80018ec:	463b      	mov	r3, r7
 80018ee:	2234      	movs	r2, #52	@ 0x34
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f004 ffaa 	bl	800684c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80018f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 80018fa:	4a4f      	ldr	r2, [pc, #316]	@ (8001a38 <MX_LTDC_Init+0x160>)
 80018fc:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80018fe:	4b4d      	ldr	r3, [pc, #308]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001900:	2200      	movs	r2, #0
 8001902:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001904:	4b4b      	ldr	r3, [pc, #300]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800190a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 800190c:	2200      	movs	r2, #0
 800190e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001910:	4b48      	ldr	r3, [pc, #288]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001916:	4b47      	ldr	r3, [pc, #284]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001918:	2207      	movs	r2, #7
 800191a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800191c:	4b45      	ldr	r3, [pc, #276]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 800191e:	2203      	movs	r2, #3
 8001920:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001922:	4b44      	ldr	r3, [pc, #272]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001924:	220e      	movs	r2, #14
 8001926:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001928:	4b42      	ldr	r3, [pc, #264]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 800192a:	2205      	movs	r2, #5
 800192c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800192e:	4b41      	ldr	r3, [pc, #260]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001930:	f240 228e 	movw	r2, #654	@ 0x28e
 8001934:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001936:	4b3f      	ldr	r3, [pc, #252]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001938:	f240 12e5 	movw	r2, #485	@ 0x1e5
 800193c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800193e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001940:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001944:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001946:	4b3b      	ldr	r3, [pc, #236]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001948:	f240 12e7 	movw	r2, #487	@ 0x1e7
 800194c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800194e:	4b39      	ldr	r3, [pc, #228]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001956:	4b37      	ldr	r3, [pc, #220]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800195e:	4b35      	ldr	r3, [pc, #212]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001966:	4833      	ldr	r0, [pc, #204]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001968:	f002 fee6 	bl	8004738 <HAL_LTDC_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001972:	f000 fb45 	bl	8002000 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001986:	2300      	movs	r3, #0
 8001988:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001996:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001998:	2305      	movs	r3, #5
 800199a:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80019ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019be:	2200      	movs	r2, #0
 80019c0:	4619      	mov	r1, r3
 80019c2:	481c      	ldr	r0, [pc, #112]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 80019c4:	f002 ff88 	bl	80048d8 <HAL_LTDC_ConfigLayer>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80019ce:	f000 fb17 	bl	8002000 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80019ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019f2:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80019f4:	2305      	movs	r3, #5
 80019f6:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001a16:	463b      	mov	r3, r7
 8001a18:	2201      	movs	r2, #1
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <MX_LTDC_Init+0x15c>)
 8001a1e:	f002 ff5b 	bl	80048d8 <HAL_LTDC_ConfigLayer>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001a28:	f000 faea 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001a2c:	bf00      	nop
 8001a2e:	3768      	adds	r7, #104	@ 0x68
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20025a2c 	.word	0x20025a2c
 8001a38:	40016800 	.word	0x40016800

08001a3c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001a40:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <MX_RNG_Init+0x20>)
 8001a42:	4a07      	ldr	r2, [pc, #28]	@ (8001a60 <MX_RNG_Init+0x24>)
 8001a44:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001a46:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <MX_RNG_Init+0x20>)
 8001a48:	f003 ff60 	bl	800590c <HAL_RNG_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001a52:	f000 fad5 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20025ad4 	.word	0x20025ad4
 8001a60:	50060800 	.word	0x50060800

08001a64 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001a68:	4b17      	ldr	r3, [pc, #92]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a6a:	4a18      	ldr	r2, [pc, #96]	@ (8001acc <MX_SPI5_Init+0x68>)
 8001a6c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001a6e:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a74:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001a76:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a94:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa8:	4b07      	ldr	r3, [pc, #28]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001aae:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001ab0:	220a      	movs	r2, #10
 8001ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001ab4:	4804      	ldr	r0, [pc, #16]	@ (8001ac8 <MX_SPI5_Init+0x64>)
 8001ab6:	f003 ff53 	bl	8005960 <HAL_SPI_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001ac0:	f000 fa9e 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	20025ae4 	.word	0x20025ae4
 8001acc:	40015000 	.word	0x40015000

08001ad0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <MX_TIM2_Init+0xcc>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	4a2f      	ldr	r2, [pc, #188]	@ (8001b9c <MX_TIM2_Init+0xcc>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b9c <MX_TIM2_Init+0xcc>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001af2:	f107 0310 	add.w	r3, r7, #16
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b0a:	4b25      	ldr	r3, [pc, #148]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001b12:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b14:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001b18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001b20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b22:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b34:	481a      	ldr	r0, [pc, #104]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b36:	f004 f9f3 	bl	8005f20 <HAL_TIM_Base_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001b40:	f000 fa5e 	bl	8002000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4813      	ldr	r0, [pc, #76]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b52:	f004 fb95 	bl	8006280 <HAL_TIM_ConfigClockSource>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001b5c:	f000 fa50 	bl	8002000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b64:	2300      	movs	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b68:	f107 0308 	add.w	r3, r7, #8
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480c      	ldr	r0, [pc, #48]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b70:	f004 fdbc 	bl	80066ec <HAL_TIMEx_MasterConfigSynchronization>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001b7a:	f000 fa41 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001b7e:	4808      	ldr	r0, [pc, #32]	@ (8001ba0 <MX_TIM2_Init+0xd0>)
 8001b80:	f004 fa1e 	bl	8005fc0 <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2102      	movs	r1, #2
 8001b88:	201c      	movs	r0, #28
 8001b8a:	f001 fa14 	bl	8002fb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b8e:	201c      	movs	r0, #28
 8001b90:	f001 fa2d 	bl	8002fee <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_Init 2 */

}
 8001b94:	bf00      	nop
 8001b96:	3720      	adds	r7, #32
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	20025b3c 	.word	0x20025b3c

08001ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08e      	sub	sp, #56	@ 0x38
 8001ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
 8001bbe:	4bb3      	ldr	r3, [pc, #716]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	4ab2      	ldr	r2, [pc, #712]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bca:	4bb0      	ldr	r3, [pc, #704]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	623b      	str	r3, [r7, #32]
 8001bd4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
 8001bda:	4bac      	ldr	r3, [pc, #688]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4aab      	ldr	r2, [pc, #684]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001be0:	f043 0320 	orr.w	r3, r3, #32
 8001be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be6:	4ba9      	ldr	r3, [pc, #676]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	61fb      	str	r3, [r7, #28]
 8001bf0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61bb      	str	r3, [r7, #24]
 8001bf6:	4ba5      	ldr	r3, [pc, #660]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4aa4      	ldr	r2, [pc, #656]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4ba2      	ldr	r3, [pc, #648]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c0a:	61bb      	str	r3, [r7, #24]
 8001c0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	4b9e      	ldr	r3, [pc, #632]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	4a9d      	ldr	r2, [pc, #628]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1e:	4b9b      	ldr	r3, [pc, #620]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b97      	ldr	r3, [pc, #604]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	4a96      	ldr	r2, [pc, #600]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c34:	f043 0302 	orr.w	r3, r3, #2
 8001c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3a:	4b94      	ldr	r3, [pc, #592]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b90      	ldr	r3, [pc, #576]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a8f      	ldr	r2, [pc, #572]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b8d      	ldr	r3, [pc, #564]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	4b89      	ldr	r3, [pc, #548]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	4a88      	ldr	r2, [pc, #544]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c6c:	f043 0310 	orr.w	r3, r3, #16
 8001c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c72:	4b86      	ldr	r3, [pc, #536]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	f003 0310 	and.w	r3, r3, #16
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
 8001c82:	4b82      	ldr	r3, [pc, #520]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	4a81      	ldr	r2, [pc, #516]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c88:	f043 0308 	orr.w	r3, r3, #8
 8001c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e8c <MX_GPIO_Init+0x2e8>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2116      	movs	r1, #22
 8001c9e:	487c      	ldr	r0, [pc, #496]	@ (8001e90 <MX_GPIO_Init+0x2ec>)
 8001ca0:	f001 fc78 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2180      	movs	r1, #128	@ 0x80
 8001ca8:	487a      	ldr	r0, [pc, #488]	@ (8001e94 <MX_GPIO_Init+0x2f0>)
 8001caa:	f001 fc73 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001cb4:	4878      	ldr	r0, [pc, #480]	@ (8001e98 <MX_GPIO_Init+0x2f4>)
 8001cb6:	f001 fc6d 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001cc0:	4876      	ldr	r0, [pc, #472]	@ (8001e9c <MX_GPIO_Init+0x2f8>)
 8001cc2:	f001 fc67 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001cc6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cd8:	230c      	movs	r3, #12
 8001cda:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	486f      	ldr	r0, [pc, #444]	@ (8001ea0 <MX_GPIO_Init+0x2fc>)
 8001ce4:	f001 f99e 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cf8:	230c      	movs	r3, #12
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001cfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d00:	4619      	mov	r1, r3
 8001d02:	4863      	ldr	r0, [pc, #396]	@ (8001e90 <MX_GPIO_Init+0x2ec>)
 8001d04:	f001 f98e 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001d08:	2316      	movs	r3, #22
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2300      	movs	r3, #0
 8001d16:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	485c      	ldr	r0, [pc, #368]	@ (8001e90 <MX_GPIO_Init+0x2ec>)
 8001d20:	f001 f980 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;// DISABLE FUNCTIONALITY FOR INT1 & 2?
 8001d24:	2301      	movs	r3, #1
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d36:	4619      	mov	r1, r3
 8001d38:	4856      	ldr	r0, [pc, #344]	@ (8001e94 <MX_GPIO_Init+0x2f0>)
 8001d3a:	f001 f973 	bl	8003024 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);///////////////////////////////////CONFIGURE NVIC//////////////////////////////////////////
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2100      	movs	r1, #0
 8001d42:	2006      	movs	r0, #6
 8001d44:	f001 f937 	bl	8002fb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d48:	2006      	movs	r0, #6
 8001d4a:	f001 f950 	bl	8002fee <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001d4e:	2380      	movs	r3, #128	@ 0x80
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d52:	2301      	movs	r3, #1
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d62:	4619      	mov	r1, r3
 8001d64:	484b      	ldr	r0, [pc, #300]	@ (8001e94 <MX_GPIO_Init+0x2f0>)
 8001d66:	f001 f95d 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d6e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001d78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4844      	ldr	r0, [pc, #272]	@ (8001e90 <MX_GPIO_Init+0x2ec>)
 8001d80:	f001 f950 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001d84:	2304      	movs	r3, #4
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001d90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d94:	4619      	mov	r1, r3
 8001d96:	4843      	ldr	r0, [pc, #268]	@ (8001ea4 <MX_GPIO_Init+0x300>)
 8001d98:	f001 f944 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001d9c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001daa:	2303      	movs	r3, #3
 8001dac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001dae:	230c      	movs	r3, #12
 8001db0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db6:	4619      	mov	r1, r3
 8001db8:	4838      	ldr	r0, [pc, #224]	@ (8001e9c <MX_GPIO_Init+0x2f8>)
 8001dba:	f001 f933 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001dbe:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001dc2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001dd0:	230c      	movs	r3, #12
 8001dd2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4833      	ldr	r0, [pc, #204]	@ (8001ea8 <MX_GPIO_Init+0x304>)
 8001ddc:	f001 f922 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001de0:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de6:	2302      	movs	r3, #2
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dee:	2300      	movs	r3, #0
 8001df0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001df2:	230c      	movs	r3, #12
 8001df4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4829      	ldr	r0, [pc, #164]	@ (8001ea4 <MX_GPIO_Init+0x300>)
 8001dfe:	f001 f911 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001e02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e14:	4619      	mov	r1, r3
 8001e16:	4823      	ldr	r0, [pc, #140]	@ (8001ea4 <MX_GPIO_Init+0x300>)
 8001e18:	f001 f904 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001e1c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e2e:	230c      	movs	r3, #12
 8001e30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e36:	4619      	mov	r1, r3
 8001e38:	4817      	ldr	r0, [pc, #92]	@ (8001e98 <MX_GPIO_Init+0x2f4>)
 8001e3a:	f001 f8f3 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001e3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e44:	2300      	movs	r3, #0
 8001e46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e50:	4619      	mov	r1, r3
 8001e52:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <MX_GPIO_Init+0x2f4>)
 8001e54:	f001 f8e6 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001e58:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4809      	ldr	r0, [pc, #36]	@ (8001e98 <MX_GPIO_Init+0x2f4>)
 8001e72:	f001 f8d7 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001e76:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e84:	2303      	movs	r3, #3
 8001e86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e88:	2307      	movs	r3, #7
 8001e8a:	e00f      	b.n	8001eac <MX_GPIO_Init+0x308>
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020c00 	.word	0x40020c00
 8001e9c:	40021800 	.word	0x40021800
 8001ea0:	40021400 	.word	0x40021400
 8001ea4:	40020400 	.word	0x40020400
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4812      	ldr	r0, [pc, #72]	@ (8001f00 <MX_GPIO_Init+0x35c>)
 8001eb6:	f001 f8b5 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001eba:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ecc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <MX_GPIO_Init+0x360>)
 8001ed4:	f001 f8a6 	bl	8003024 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001ed8:	2360      	movs	r3, #96	@ 0x60
 8001eda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ee8:	230c      	movs	r3, #12
 8001eea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4805      	ldr	r0, [pc, #20]	@ (8001f08 <MX_GPIO_Init+0x364>)
 8001ef4:	f001 f896 	bl	8003024 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ef8:	bf00      	nop
 8001efa:	3738      	adds	r7, #56	@ 0x38
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40020000 	.word	0x40020000
 8001f04:	40021800 	.word	0x40021800
 8001f08:	40020400 	.word	0x40020400

08001f0c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	80fb      	strh	r3, [r7, #6]
	static uint32_t lastPressTime = 0;
	if (HAL_GetTick() - lastPressTime < 200) return;
 8001f16:	f000 ff43 	bl	8002da0 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	4b24      	ldr	r3, [pc, #144]	@ (8001fb0 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2bc7      	cmp	r3, #199	@ 0xc7
 8001f24:	d93f      	bls.n	8001fa6 <HAL_GPIO_EXTI_Callback+0x9a>
	lastPressTime = HAL_GetTick();
 8001f26:	f000 ff3b 	bl	8002da0 <HAL_GetTick>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4a20      	ldr	r2, [pc, #128]	@ (8001fb0 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001f2e:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == GPIO_PIN_0) {
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d133      	bne.n	8001f9e <HAL_GPIO_EXTI_Callback+0x92>
        int placedRow = placeCoin(board, currentColumn, currentPlayer);
 8001f36:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fb8 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	481e      	ldr	r0, [pc, #120]	@ (8001fbc <HAL_GPIO_EXTI_Callback+0xb0>)
 8001f42:	f7ff f870 	bl	8001026 <placeCoin>
 8001f46:	60f8      	str	r0, [r7, #12]
        if (placedRow != -1) { // THIS CHECKS IF ROW IS FULL, IT WON'T PLACE THE COIN IF THE ROW IS FULL
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f4e:	d026      	beq.n	8001f9e <HAL_GPIO_EXTI_Callback+0x92>
            int result = checkWinOrTie(board, placedRow, currentColumn, currentPlayer);
 8001f50:	4b18      	ldr	r3, [pc, #96]	@ (8001fb4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b18      	ldr	r3, [pc, #96]	@ (8001fb8 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68f9      	ldr	r1, [r7, #12]
 8001f5a:	4818      	ldr	r0, [pc, #96]	@ (8001fbc <HAL_GPIO_EXTI_Callback+0xb0>)
 8001f5c:	f7ff f895 	bl	800108a <checkWinOrTie>
 8001f60:	60b8      	str	r0, [r7, #8]
            if (result == 1) {
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d107      	bne.n	8001f78 <HAL_GPIO_EXTI_Callback+0x6c>
                winner = currentPlayer;
 8001f68:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001f6e:	6013      	str	r3, [r2, #0]
                gameOver = 1;
 8001f70:	4b14      	ldr	r3, [pc, #80]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	e012      	b.n	8001f9e <HAL_GPIO_EXTI_Callback+0x92>
            } else if (result == 2) {
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d106      	bne.n	8001f8c <HAL_GPIO_EXTI_Callback+0x80>
                winner = 0; // TIE
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
                gameOver = 1;
 8001f84:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	e008      	b.n	8001f9e <HAL_GPIO_EXTI_Callback+0x92>
            } else {
                currentPlayer = (currentPlayer == 1) ? 2 : 1;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_GPIO_EXTI_Callback+0x8c>
 8001f94:	2302      	movs	r3, #2
 8001f96:	e000      	b.n	8001f9a <HAL_GPIO_EXTI_Callback+0x8e>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	4a07      	ldr	r2, [pc, #28]	@ (8001fb8 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f9c:	6013      	str	r3, [r2, #0]
            }
        }
    }
    LCD_DrawGameBoard(board);
 8001f9e:	4807      	ldr	r0, [pc, #28]	@ (8001fbc <HAL_GPIO_EXTI_Callback+0xb0>)
 8001fa0:	f7fe fe46 	bl	8000c30 <LCD_DrawGameBoard>
 8001fa4:	e000      	b.n	8001fa8 <HAL_GPIO_EXTI_Callback+0x9c>
	if (HAL_GetTick() - lastPressTime < 200) return;
 8001fa6:	bf00      	nop
}
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20025c4c 	.word	0x20025c4c
 8001fb4:	2000001c 	.word	0x2000001c
 8001fb8:	20000018 	.word	0x20000018
 8001fbc:	20025b84 	.word	0x20025b84
 8001fc0:	20025c34 	.word	0x20025c34
 8001fc4:	20025c30 	.word	0x20025c30

08001fc8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd8:	d107      	bne.n	8001fea <HAL_TIM_PeriodElapsedCallback+0x22>
    game_seconds++;
 8001fda:	4b07      	ldr	r3, [pc, #28]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	4a05      	ldr	r2, [pc, #20]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001fe2:	6013      	str	r3, [r2, #0]
    seconds_dirty = true;
 8001fe4:	4b05      	ldr	r3, [pc, #20]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	701a      	strb	r2, [r3, #0]
  }
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20025c44 	.word	0x20025c44
 8001ffc:	20025c48 	.word	0x20025c48

08002000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002004:	b672      	cpsid	i
}
 8002006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <Error_Handler+0x8>

0800200c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <HAL_MspInit+0x4c>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	4a0f      	ldr	r2, [pc, #60]	@ (8002058 <HAL_MspInit+0x4c>)
 800201c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002020:	6453      	str	r3, [r2, #68]	@ 0x44
 8002022:	4b0d      	ldr	r3, [pc, #52]	@ (8002058 <HAL_MspInit+0x4c>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_MspInit+0x4c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_MspInit+0x4c>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_MspInit+0x4c>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800204a:	2007      	movs	r0, #7
 800204c:	f000 ffa8 	bl	8002fa0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40023800 	.word	0x40023800

0800205c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	@ 0x28
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
 8002072:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a29      	ldr	r2, [pc, #164]	@ (8002120 <HAL_I2C_MspInit+0xc4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d14b      	bne.n	8002116 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b28      	ldr	r3, [pc, #160]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a27      	ldr	r2, [pc, #156]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 8002088:	f043 0304 	orr.w	r3, r3, #4
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b25      	ldr	r3, [pc, #148]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a20      	ldr	r2, [pc, #128]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80020b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020bc:	2312      	movs	r3, #18
 80020be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c4:	2300      	movs	r3, #0
 80020c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020c8:	2304      	movs	r3, #4
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	4815      	ldr	r0, [pc, #84]	@ (8002128 <HAL_I2C_MspInit+0xcc>)
 80020d4:	f000 ffa6 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80020d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020de:	2312      	movs	r3, #18
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e6:	2300      	movs	r3, #0
 80020e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020ea:	2304      	movs	r3, #4
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4619      	mov	r1, r3
 80020f4:	480d      	ldr	r0, [pc, #52]	@ (800212c <HAL_I2C_MspInit+0xd0>)
 80020f6:	f000 ff95 	bl	8003024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	4a08      	ldr	r2, [pc, #32]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 8002104:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002108:	6413      	str	r3, [r2, #64]	@ 0x40
 800210a:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <HAL_I2C_MspInit+0xc8>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002116:	bf00      	nop
 8002118:	3728      	adds	r7, #40	@ 0x28
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40005c00 	.word	0x40005c00
 8002124:	40023800 	.word	0x40023800
 8002128:	40020800 	.word	0x40020800
 800212c:	40020000 	.word	0x40020000

08002130 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b09a      	sub	sp, #104	@ 0x68
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800214c:	2230      	movs	r2, #48	@ 0x30
 800214e:	2100      	movs	r1, #0
 8002150:	4618      	mov	r0, r3
 8002152:	f004 fb7b 	bl	800684c <memset>
  if(hltdc->Instance==LTDC)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a81      	ldr	r2, [pc, #516]	@ (8002360 <HAL_LTDC_MspInit+0x230>)
 800215c:	4293      	cmp	r3, r2
 800215e:	f040 80fb 	bne.w	8002358 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002162:	2308      	movs	r3, #8
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002166:	23c8      	movs	r3, #200	@ 0xc8
 8002168:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800216a:	2302      	movs	r3, #2
 800216c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 800216e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002172:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002174:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002178:	4618      	mov	r0, r3
 800217a:	f003 fa07 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002184:	f7ff ff3c 	bl	8002000 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
 800218c:	4b75      	ldr	r3, [pc, #468]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800218e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002190:	4a74      	ldr	r2, [pc, #464]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 8002192:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002196:	6453      	str	r3, [r2, #68]	@ 0x44
 8002198:	4b72      	ldr	r3, [pc, #456]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021a0:	623b      	str	r3, [r7, #32]
 80021a2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80021a4:	2300      	movs	r3, #0
 80021a6:	61fb      	str	r3, [r7, #28]
 80021a8:	4b6e      	ldr	r3, [pc, #440]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ac:	4a6d      	ldr	r2, [pc, #436]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b4:	4b6b      	ldr	r3, [pc, #428]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b8:	f003 0320 	and.w	r3, r3, #32
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c0:	2300      	movs	r3, #0
 80021c2:	61bb      	str	r3, [r7, #24]
 80021c4:	4b67      	ldr	r3, [pc, #412]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	4a66      	ldr	r2, [pc, #408]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d0:	4b64      	ldr	r3, [pc, #400]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	4b60      	ldr	r3, [pc, #384]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021e6:	f043 0302 	orr.w	r3, r3, #2
 80021ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ec:	4b5d      	ldr	r3, [pc, #372]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	4b59      	ldr	r3, [pc, #356]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 80021fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002200:	4a58      	ldr	r2, [pc, #352]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 8002202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002206:	6313      	str	r3, [r2, #48]	@ 0x30
 8002208:	4b56      	ldr	r3, [pc, #344]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800220a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	4b52      	ldr	r3, [pc, #328]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	4a51      	ldr	r2, [pc, #324]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	6313      	str	r3, [r2, #48]	@ 0x30
 8002224:	4b4f      	ldr	r3, [pc, #316]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	4b4b      	ldr	r3, [pc, #300]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002238:	4a4a      	ldr	r2, [pc, #296]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 800223a:	f043 0308 	orr.w	r3, r3, #8
 800223e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002240:	4b48      	ldr	r3, [pc, #288]	@ (8002364 <HAL_LTDC_MspInit+0x234>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800224c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002250:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800225e:	230e      	movs	r3, #14
 8002260:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002262:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002266:	4619      	mov	r1, r3
 8002268:	483f      	ldr	r0, [pc, #252]	@ (8002368 <HAL_LTDC_MspInit+0x238>)
 800226a:	f000 fedb 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800226e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002272:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227c:	2300      	movs	r3, #0
 800227e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002280:	230e      	movs	r3, #14
 8002282:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002288:	4619      	mov	r1, r3
 800228a:	4838      	ldr	r0, [pc, #224]	@ (800236c <HAL_LTDC_MspInit+0x23c>)
 800228c:	f000 feca 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002290:	2303      	movs	r3, #3
 8002292:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229c:	2300      	movs	r3, #0
 800229e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022a0:	2309      	movs	r3, #9
 80022a2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022a8:	4619      	mov	r1, r3
 80022aa:	4831      	ldr	r0, [pc, #196]	@ (8002370 <HAL_LTDC_MspInit+0x240>)
 80022ac:	f000 feba 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80022b0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80022b4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022be:	2300      	movs	r3, #0
 80022c0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022c2:	230e      	movs	r3, #14
 80022c4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022ca:	4619      	mov	r1, r3
 80022cc:	4828      	ldr	r0, [pc, #160]	@ (8002370 <HAL_LTDC_MspInit+0x240>)
 80022ce:	f000 fea9 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80022d2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80022d6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d8:	2302      	movs	r3, #2
 80022da:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e0:	2300      	movs	r3, #0
 80022e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022e4:	230e      	movs	r3, #14
 80022e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022ec:	4619      	mov	r1, r3
 80022ee:	4821      	ldr	r0, [pc, #132]	@ (8002374 <HAL_LTDC_MspInit+0x244>)
 80022f0:	f000 fe98 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80022f4:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80022f8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002302:	2300      	movs	r3, #0
 8002304:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002306:	230e      	movs	r3, #14
 8002308:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800230a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800230e:	4619      	mov	r1, r3
 8002310:	4819      	ldr	r0, [pc, #100]	@ (8002378 <HAL_LTDC_MspInit+0x248>)
 8002312:	f000 fe87 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002316:	2348      	movs	r3, #72	@ 0x48
 8002318:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002326:	230e      	movs	r3, #14
 8002328:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800232e:	4619      	mov	r1, r3
 8002330:	4812      	ldr	r0, [pc, #72]	@ (800237c <HAL_LTDC_MspInit+0x24c>)
 8002332:	f000 fe77 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002336:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800233a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002348:	2309      	movs	r3, #9
 800234a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800234c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002350:	4619      	mov	r1, r3
 8002352:	4808      	ldr	r0, [pc, #32]	@ (8002374 <HAL_LTDC_MspInit+0x244>)
 8002354:	f000 fe66 	bl	8003024 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002358:	bf00      	nop
 800235a:	3768      	adds	r7, #104	@ 0x68
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40016800 	.word	0x40016800
 8002364:	40023800 	.word	0x40023800
 8002368:	40021400 	.word	0x40021400
 800236c:	40020000 	.word	0x40020000
 8002370:	40020400 	.word	0x40020400
 8002374:	40021800 	.word	0x40021800
 8002378:	40020800 	.word	0x40020800
 800237c:	40020c00 	.word	0x40020c00

08002380 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0b      	ldr	r2, [pc, #44]	@ (80023bc <HAL_RNG_MspInit+0x3c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d10d      	bne.n	80023ae <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <HAL_RNG_MspInit+0x40>)
 8002398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800239a:	4a09      	ldr	r2, [pc, #36]	@ (80023c0 <HAL_RNG_MspInit+0x40>)
 800239c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023a0:	6353      	str	r3, [r2, #52]	@ 0x34
 80023a2:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <HAL_RNG_MspInit+0x40>)
 80023a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	50060800 	.word	0x50060800
 80023c0:	40023800 	.word	0x40023800

080023c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08a      	sub	sp, #40	@ 0x28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <HAL_SPI_MspInit+0x84>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d12c      	bne.n	8002440 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	4b18      	ldr	r3, [pc, #96]	@ (800244c <HAL_SPI_MspInit+0x88>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	4a17      	ldr	r2, [pc, #92]	@ (800244c <HAL_SPI_MspInit+0x88>)
 80023f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <HAL_SPI_MspInit+0x88>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023fe:	613b      	str	r3, [r7, #16]
 8002400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	4b11      	ldr	r3, [pc, #68]	@ (800244c <HAL_SPI_MspInit+0x88>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	4a10      	ldr	r2, [pc, #64]	@ (800244c <HAL_SPI_MspInit+0x88>)
 800240c:	f043 0320 	orr.w	r3, r3, #32
 8002410:	6313      	str	r3, [r2, #48]	@ 0x30
 8002412:	4b0e      	ldr	r3, [pc, #56]	@ (800244c <HAL_SPI_MspInit+0x88>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800241e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002424:	2302      	movs	r3, #2
 8002426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002430:	2305      	movs	r3, #5
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4619      	mov	r1, r3
 800243a:	4805      	ldr	r0, [pc, #20]	@ (8002450 <HAL_SPI_MspInit+0x8c>)
 800243c:	f000 fdf2 	bl	8003024 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	@ 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40015000 	.word	0x40015000
 800244c:	40023800 	.word	0x40023800
 8002450:	40021400 	.word	0x40021400

08002454 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a08      	ldr	r2, [pc, #32]	@ (8002484 <HAL_SPI_MspDeInit+0x30>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d10a      	bne.n	800247c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <HAL_SPI_MspDeInit+0x34>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	4a07      	ldr	r2, [pc, #28]	@ (8002488 <HAL_SPI_MspDeInit+0x34>)
 800246c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002470:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002472:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002476:	4805      	ldr	r0, [pc, #20]	@ (800248c <HAL_SPI_MspDeInit+0x38>)
 8002478:	f000 ff80 	bl	800337c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40015000 	.word	0x40015000
 8002488:	40023800 	.word	0x40023800
 800248c:	40021400 	.word	0x40021400

08002490 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a0:	d10d      	bne.n	80024be <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <HAL_TIM_Base_MspInit+0x3c>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	4a08      	ldr	r2, [pc, #32]	@ (80024cc <HAL_TIM_Base_MspInit+0x3c>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b2:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <HAL_TIM_Base_MspInit+0x3c>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80024be:	bf00      	nop
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40023800 	.word	0x40023800

080024d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <NMI_Handler+0x4>

080024d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <HardFault_Handler+0x4>

080024e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <MemManage_Handler+0x4>

080024e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ec:	bf00      	nop
 80024ee:	e7fd      	b.n	80024ec <BusFault_Handler+0x4>

080024f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <UsageFault_Handler+0x4>

080024f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002526:	f000 fc27 	bl	8002d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}

0800252e <EXTI0_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002532:	2001      	movs	r0, #1
 8002534:	f001 f848 	bl	80035c8 <HAL_GPIO_EXTI_IRQHandler>
}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}

0800253c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <TIM2_IRQHandler+0x10>)
 8002542:	f003 fdad 	bl	80060a0 <HAL_TIM_IRQHandler>
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20025b3c 	.word	0x20025b3c

08002550 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002556:	f000 f9cd 	bl	80028f4 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 800255a:	f000 f98d 	bl	8002878 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800255e:	2202      	movs	r2, #2
 8002560:	2103      	movs	r1, #3
 8002562:	2082      	movs	r0, #130	@ 0x82
 8002564:	f000 fa1a 	bl	800299c <I2C3_Write>
    HAL_Delay(5);
 8002568:	2005      	movs	r0, #5
 800256a:	f000 fc25 	bl	8002db8 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800256e:	2200      	movs	r2, #0
 8002570:	2103      	movs	r1, #3
 8002572:	2082      	movs	r0, #130	@ 0x82
 8002574:	f000 fa12 	bl	800299c <I2C3_Write>
    HAL_Delay(2);
 8002578:	2002      	movs	r0, #2
 800257a:	f000 fc1d 	bl	8002db8 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 800257e:	1cba      	adds	r2, r7, #2
 8002580:	2302      	movs	r3, #2
 8002582:	2100      	movs	r1, #0
 8002584:	2082      	movs	r0, #130	@ 0x82
 8002586:	f000 fa59 	bl	8002a3c <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 800258a:	887b      	ldrh	r3, [r7, #2]
 800258c:	021b      	lsls	r3, r3, #8
 800258e:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002590:	887b      	ldrh	r3, [r7, #2]
 8002592:	0a1b      	lsrs	r3, r3, #8
 8002594:	b29a      	uxth	r2, r3
 8002596:	88fb      	ldrh	r3, [r7, #6]
 8002598:	4313      	orrs	r3, r2
 800259a:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	f640 0211 	movw	r2, #2065	@ 0x811
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d001      	beq.n	80025aa <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e075      	b.n	8002696 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80025aa:	2202      	movs	r2, #2
 80025ac:	2103      	movs	r1, #3
 80025ae:	2082      	movs	r0, #130	@ 0x82
 80025b0:	f000 f9f4 	bl	800299c <I2C3_Write>
    HAL_Delay(5);
 80025b4:	2005      	movs	r0, #5
 80025b6:	f000 fbff 	bl	8002db8 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2103      	movs	r1, #3
 80025be:	2082      	movs	r0, #130	@ 0x82
 80025c0:	f000 f9ec 	bl	800299c <I2C3_Write>
    HAL_Delay(2);
 80025c4:	2002      	movs	r0, #2
 80025c6:	f000 fbf7 	bl	8002db8 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80025ca:	2004      	movs	r0, #4
 80025cc:	f000 f867 	bl	800269e <STMPE811_Read>
 80025d0:	4603      	mov	r3, r0
 80025d2:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 80025d4:	797b      	ldrb	r3, [r7, #5]
 80025d6:	f023 0301 	bic.w	r3, r3, #1
 80025da:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80025dc:	797b      	ldrb	r3, [r7, #5]
 80025de:	461a      	mov	r2, r3
 80025e0:	2104      	movs	r1, #4
 80025e2:	2082      	movs	r0, #130	@ 0x82
 80025e4:	f000 f9da 	bl	800299c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80025e8:	2004      	movs	r0, #4
 80025ea:	f000 f858 	bl	800269e <STMPE811_Read>
 80025ee:	4603      	mov	r3, r0
 80025f0:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 80025f2:	797b      	ldrb	r3, [r7, #5]
 80025f4:	f023 0302 	bic.w	r3, r3, #2
 80025f8:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80025fa:	797b      	ldrb	r3, [r7, #5]
 80025fc:	461a      	mov	r2, r3
 80025fe:	2104      	movs	r1, #4
 8002600:	2082      	movs	r0, #130	@ 0x82
 8002602:	f000 f9cb 	bl	800299c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002606:	2249      	movs	r2, #73	@ 0x49
 8002608:	2120      	movs	r1, #32
 800260a:	2082      	movs	r0, #130	@ 0x82
 800260c:	f000 f9c6 	bl	800299c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002610:	2002      	movs	r0, #2
 8002612:	f000 fbd1 	bl	8002db8 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002616:	2201      	movs	r2, #1
 8002618:	2121      	movs	r1, #33	@ 0x21
 800261a:	2082      	movs	r0, #130	@ 0x82
 800261c:	f000 f9be 	bl	800299c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002620:	2017      	movs	r0, #23
 8002622:	f000 f83c 	bl	800269e <STMPE811_Read>
 8002626:	4603      	mov	r3, r0
 8002628:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 800262a:	797b      	ldrb	r3, [r7, #5]
 800262c:	f043 031e 	orr.w	r3, r3, #30
 8002630:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002632:	797b      	ldrb	r3, [r7, #5]
 8002634:	461a      	mov	r2, r3
 8002636:	2117      	movs	r1, #23
 8002638:	2082      	movs	r0, #130	@ 0x82
 800263a:	f000 f9af 	bl	800299c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 800263e:	229a      	movs	r2, #154	@ 0x9a
 8002640:	2141      	movs	r1, #65	@ 0x41
 8002642:	2082      	movs	r0, #130	@ 0x82
 8002644:	f000 f9aa 	bl	800299c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002648:	2201      	movs	r2, #1
 800264a:	214a      	movs	r1, #74	@ 0x4a
 800264c:	2082      	movs	r0, #130	@ 0x82
 800264e:	f000 f9a5 	bl	800299c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002652:	2201      	movs	r2, #1
 8002654:	214b      	movs	r1, #75	@ 0x4b
 8002656:	2082      	movs	r0, #130	@ 0x82
 8002658:	f000 f9a0 	bl	800299c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800265c:	2200      	movs	r2, #0
 800265e:	214b      	movs	r1, #75	@ 0x4b
 8002660:	2082      	movs	r0, #130	@ 0x82
 8002662:	f000 f99b 	bl	800299c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002666:	2201      	movs	r2, #1
 8002668:	2156      	movs	r1, #86	@ 0x56
 800266a:	2082      	movs	r0, #130	@ 0x82
 800266c:	f000 f996 	bl	800299c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002670:	2201      	movs	r2, #1
 8002672:	2158      	movs	r1, #88	@ 0x58
 8002674:	2082      	movs	r0, #130	@ 0x82
 8002676:	f000 f991 	bl	800299c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 800267a:	2203      	movs	r2, #3
 800267c:	2140      	movs	r1, #64	@ 0x40
 800267e:	2082      	movs	r0, #130	@ 0x82
 8002680:	f000 f98c 	bl	800299c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002684:	22ff      	movs	r2, #255	@ 0xff
 8002686:	210b      	movs	r1, #11
 8002688:	2082      	movs	r0, #130	@ 0x82
 800268a:	f000 f987 	bl	800299c <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 800268e:	20c8      	movs	r0, #200	@ 0xc8
 8002690:	f000 fb92 	bl	8002db8 <HAL_Delay>

    return STMPE811_State_Ok;
 8002694:	2302      	movs	r3, #2

}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	4603      	mov	r3, r0
 80026a6:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 80026a8:	f107 020f 	add.w	r2, r7, #15
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	4619      	mov	r1, r3
 80026b0:	2082      	movs	r0, #130	@ 0x82
 80026b2:	f000 f99d 	bl	80029f0 <I2C3_Read>

    return readData;
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	791a      	ldrb	r2, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 80026d0:	2040      	movs	r0, #64	@ 0x40
 80026d2:	f7ff ffe4 	bl	800269e <STMPE811_Read>
 80026d6:	4603      	mov	r3, r0
 80026d8:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 80026da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	db0e      	blt.n	8002700 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80026e8:	2201      	movs	r2, #1
 80026ea:	214b      	movs	r1, #75	@ 0x4b
 80026ec:	2082      	movs	r0, #130	@ 0x82
 80026ee:	f000 f955 	bl	800299c <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80026f2:	2200      	movs	r2, #0
 80026f4:	214b      	movs	r1, #75	@ 0x4b
 80026f6:	2082      	movs	r0, #130	@ 0x82
 80026f8:	f000 f950 	bl	800299c <I2C3_Write>

        return STMPE811_State_Released;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0a7      	b.n	8002850 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	799b      	ldrb	r3, [r3, #6]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d117      	bne.n	8002738 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
 800270e:	f000 f9b7 	bl	8002a80 <TM_STMPE811_ReadX>
 8002712:	4603      	mov	r3, r0
 8002714:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002718:	b29a      	uxth	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	885b      	ldrh	r3, [r3, #2]
 8002722:	4618      	mov	r0, r3
 8002724:	f000 fa0a 	bl	8002b3c <TM_STMPE811_ReadY>
 8002728:	4603      	mov	r3, r0
 800272a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800272e:	3301      	adds	r3, #1
 8002730:	b29a      	uxth	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	805a      	strh	r2, [r3, #2]
 8002736:	e048      	b.n	80027ca <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	799b      	ldrb	r3, [r3, #6]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d112      	bne.n	8002766 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f000 f99b 	bl	8002a80 <TM_STMPE811_ReadX>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	885b      	ldrh	r3, [r3, #2]
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f9f0 	bl	8002b3c <TM_STMPE811_ReadY>
 800275c:	4603      	mov	r3, r0
 800275e:	461a      	mov	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	805a      	strh	r2, [r3, #2]
 8002764:	e031      	b.n	80027ca <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	799b      	ldrb	r3, [r3, #6]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d115      	bne.n	800279a <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	885b      	ldrh	r3, [r3, #2]
 8002772:	4618      	mov	r0, r3
 8002774:	f000 f984 	bl	8002a80 <TM_STMPE811_ReadX>
 8002778:	4603      	mov	r3, r0
 800277a:	461a      	mov	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f000 f9d9 	bl	8002b3c <TM_STMPE811_ReadY>
 800278a:	4603      	mov	r3, r0
 800278c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002790:	3301      	adds	r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	801a      	strh	r2, [r3, #0]
 8002798:	e017      	b.n	80027ca <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	799b      	ldrb	r3, [r3, #6]
 800279e:	2b03      	cmp	r3, #3
 80027a0:	d113      	bne.n	80027ca <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 f96a 	bl	8002a80 <TM_STMPE811_ReadX>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	881b      	ldrh	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 f9bd 	bl	8002b3c <TM_STMPE811_ReadY>
 80027c2:	4603      	mov	r3, r0
 80027c4:	461a      	mov	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80027ca:	2201      	movs	r2, #1
 80027cc:	214b      	movs	r1, #75	@ 0x4b
 80027ce:	2082      	movs	r0, #130	@ 0x82
 80027d0:	f000 f8e4 	bl	800299c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80027d4:	2200      	movs	r2, #0
 80027d6:	214b      	movs	r1, #75	@ 0x4b
 80027d8:	2082      	movs	r0, #130	@ 0x82
 80027da:	f000 f8df 	bl	800299c <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	799b      	ldrb	r3, [r3, #6]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <STMPE811_ReadTouch+0x12e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	799b      	ldrb	r3, [r3, #6]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d115      	bne.n	800281a <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d027      	beq.n	8002846 <STMPE811_ReadTouch+0x186>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	2bee      	cmp	r3, #238	@ 0xee
 80027fc:	d823      	bhi.n	8002846 <STMPE811_ReadTouch+0x186>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	885b      	ldrh	r3, [r3, #2]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d01f      	beq.n	8002846 <STMPE811_ReadTouch+0x186>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	885b      	ldrh	r3, [r3, #2]
 800280a:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800280e:	d81a      	bhi.n	8002846 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002816:	2300      	movs	r3, #0
 8002818:	e01a      	b.n	8002850 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d012      	beq.n	8002848 <STMPE811_ReadTouch+0x188>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800282a:	d80d      	bhi.n	8002848 <STMPE811_ReadTouch+0x188>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	885b      	ldrh	r3, [r3, #2]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d009      	beq.n	8002848 <STMPE811_ReadTouch+0x188>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	885b      	ldrh	r3, [r3, #2]
 8002838:	2bee      	cmp	r3, #238	@ 0xee
 800283a:	d805      	bhi.n	8002848 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002842:	2300      	movs	r3, #0
 8002844:	e004      	b.n	8002850 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002846:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 800284e:	2301      	movs	r3, #1
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 800285c:	4b05      	ldr	r3, [pc, #20]	@ (8002874 <verifyHAL_I2C_IS_OKAY+0x1c>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20025ca4 	.word	0x20025ca4

08002878 <I2C3_Init>:

static void I2C3_Init()
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	603b      	str	r3, [r7, #0]
 8002882:	4b18      	ldr	r3, [pc, #96]	@ (80028e4 <I2C3_Init+0x6c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	4a17      	ldr	r2, [pc, #92]	@ (80028e4 <I2C3_Init+0x6c>)
 8002888:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800288c:	6413      	str	r3, [r2, #64]	@ 0x40
 800288e:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <I2C3_Init+0x6c>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002896:	603b      	str	r3, [r7, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800289a:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <I2C3_Init+0x70>)
 800289c:	4a13      	ldr	r2, [pc, #76]	@ (80028ec <I2C3_Init+0x74>)
 800289e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <I2C3_Init+0x70>)
 80028a2:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <I2C3_Init+0x78>)
 80028a4:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028a6:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <I2C3_Init+0x70>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <I2C3_Init+0x70>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <I2C3_Init+0x70>)
 80028b4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028b8:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 80028ba:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <I2C3_Init+0x70>)
 80028bc:	2200      	movs	r2, #0
 80028be:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028c0:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <I2C3_Init+0x70>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 80028c6:	4808      	ldr	r0, [pc, #32]	@ (80028e8 <I2C3_Init+0x70>)
 80028c8:	f000 fe96 	bl	80035f8 <HAL_I2C_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 80028d6:	bf00      	nop
 80028d8:	e7fd      	b.n	80028d6 <I2C3_Init+0x5e>
    }
    return;
 80028da:	bf00      	nop
}
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	20025c50 	.word	0x20025c50
 80028ec:	40005c00 	.word	0x40005c00
 80028f0:	000186a0 	.word	0x000186a0

080028f4 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fa:	f107 030c 	add.w	r3, r7, #12
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
 8002904:	609a      	str	r2, [r3, #8]
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002914:	f043 0304 	orr.w	r3, r3, #4
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b1d      	ldr	r3, [pc, #116]	@ (8002990 <I2C3_MspInit+0x9c>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	4b19      	ldr	r3, [pc, #100]	@ (8002990 <I2C3_MspInit+0x9c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a18      	ldr	r2, [pc, #96]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002942:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002946:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002948:	2312      	movs	r3, #18
 800294a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002954:	2304      	movs	r3, #4
 8002956:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002958:	f107 030c 	add.w	r3, r7, #12
 800295c:	4619      	mov	r1, r3
 800295e:	480d      	ldr	r0, [pc, #52]	@ (8002994 <I2C3_MspInit+0xa0>)
 8002960:	f000 fb60 	bl	8003024 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002964:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800296a:	2312      	movs	r3, #18
 800296c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002976:	2304      	movs	r3, #4
 8002978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	4619      	mov	r1, r3
 8002980:	4805      	ldr	r0, [pc, #20]	@ (8002998 <I2C3_MspInit+0xa4>)
 8002982:	f000 fb4f 	bl	8003024 <HAL_GPIO_Init>
    
}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40020800 	.word	0x40020800
 8002998:	40020000 	.word	0x40020000

0800299c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af04      	add	r7, sp, #16
 80029a2:	4603      	mov	r3, r0
 80029a4:	80fb      	strh	r3, [r7, #6]
 80029a6:	460b      	mov	r3, r1
 80029a8:	717b      	strb	r3, [r7, #5]
 80029aa:	4613      	mov	r3, r2
 80029ac:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 80029ae:	793b      	ldrb	r3, [r7, #4]
 80029b0:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80029b2:	797b      	ldrb	r3, [r7, #5]
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	88f9      	ldrh	r1, [r7, #6]
 80029b8:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <I2C3_Write+0x48>)
 80029ba:	9302      	str	r3, [sp, #8]
 80029bc:	2301      	movs	r3, #1
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	f107 030f 	add.w	r3, r7, #15
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2301      	movs	r3, #1
 80029c8:	4807      	ldr	r0, [pc, #28]	@ (80029e8 <I2C3_Write+0x4c>)
 80029ca:	f000 ff59 	bl	8003880 <HAL_I2C_Mem_Write>
 80029ce:	4603      	mov	r3, r0
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <I2C3_Write+0x50>)
 80029d4:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80029d6:	f7ff ff3f 	bl	8002858 <verifyHAL_I2C_IS_OKAY>
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	0003d090 	.word	0x0003d090
 80029e8:	20025c50 	.word	0x20025c50
 80029ec:	20025ca4 	.word	0x20025ca4

080029f0 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	4603      	mov	r3, r0
 80029f8:	603a      	str	r2, [r7, #0]
 80029fa:	71fb      	strb	r3, [r7, #7]
 80029fc:	460b      	mov	r3, r1
 80029fe:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	b299      	uxth	r1, r3
 8002a04:	79bb      	ldrb	r3, [r7, #6]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <I2C3_Read+0x40>)
 8002a0a:	9302      	str	r3, [sp, #8]
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	4807      	ldr	r0, [pc, #28]	@ (8002a34 <I2C3_Read+0x44>)
 8002a18:	f001 f82c 	bl	8003a74 <HAL_I2C_Mem_Read>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461a      	mov	r2, r3
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <I2C3_Read+0x48>)
 8002a22:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002a24:	f7ff ff18 	bl	8002858 <verifyHAL_I2C_IS_OKAY>
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	0003d090 	.word	0x0003d090
 8002a34:	20025c50 	.word	0x20025c50
 8002a38:	20025ca4 	.word	0x20025ca4

08002a3c <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af04      	add	r7, sp, #16
 8002a42:	603a      	str	r2, [r7, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	71bb      	strb	r3, [r7, #6]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	b299      	uxth	r1, r3
 8002a56:	79bb      	ldrb	r3, [r7, #6]
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <I2C3_MulitByteRead+0x3c>)
 8002a5c:	9302      	str	r3, [sp, #8]
 8002a5e:	88bb      	ldrh	r3, [r7, #4]
 8002a60:	9301      	str	r3, [sp, #4]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <I2C3_MulitByteRead+0x40>)
 8002a6a:	f001 f803 	bl	8003a74 <HAL_I2C_Mem_Read>
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	0003d090 	.word	0x0003d090
 8002a7c:	20025c50 	.word	0x20025c50

08002a80 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002a8a:	204d      	movs	r0, #77	@ 0x4d
 8002a8c:	f7ff fe07 	bl	800269e <STMPE811_Read>
 8002a90:	4603      	mov	r3, r0
 8002a92:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002a94:	204e      	movs	r0, #78	@ 0x4e
 8002a96:	f7ff fe02 	bl	800269e <STMPE811_Read>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002a9e:	7a7b      	ldrb	r3, [r7, #9]
 8002aa0:	021b      	lsls	r3, r3, #8
 8002aa2:	b21a      	sxth	r2, r3
 8002aa4:	7a3b      	ldrb	r3, [r7, #8]
 8002aa6:	b21b      	sxth	r3, r3
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002aac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	dc06      	bgt.n	8002ac6 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8002ab8:	89fb      	ldrh	r3, [r7, #14]
 8002aba:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002abe:	330c      	adds	r3, #12
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	81fb      	strh	r3, [r7, #14]
 8002ac4:	e005      	b.n	8002ad2 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8002ac6:	89fb      	ldrh	r3, [r7, #14]
 8002ac8:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002acc:	3308      	adds	r3, #8
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002ad2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ad6:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <TM_STMPE811_ReadX+0xb8>)
 8002ad8:	fb82 1203 	smull	r1, r2, r2, r3
 8002adc:	441a      	add	r2, r3
 8002ade:	10d2      	asrs	r2, r2, #3
 8002ae0:	17db      	asrs	r3, r3, #31
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002ae6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aea:	2bef      	cmp	r3, #239	@ 0xef
 8002aec:	dd02      	ble.n	8002af4 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8002aee:	23ef      	movs	r3, #239	@ 0xef
 8002af0:	81fb      	strh	r3, [r7, #14]
 8002af2:	e005      	b.n	8002b00 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8002af4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	da01      	bge.n	8002b00 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002b00:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	dd05      	ble.n	8002b16 <TM_STMPE811_ReadX+0x96>
 8002b0a:	89fa      	ldrh	r2, [r7, #14]
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	b21b      	sxth	r3, r3
 8002b14:	e004      	b.n	8002b20 <TM_STMPE811_ReadX+0xa0>
 8002b16:	89fb      	ldrh	r3, [r7, #14]
 8002b18:	88fa      	ldrh	r2, [r7, #6]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	b21b      	sxth	r3, r3
 8002b20:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002b22:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	dd01      	ble.n	8002b2e <TM_STMPE811_ReadX+0xae>
        return val;
 8002b2a:	89fb      	ldrh	r3, [r7, #14]
 8002b2c:	e000      	b.n	8002b30 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	88888889 	.word	0x88888889

08002b3c <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002b46:	204f      	movs	r0, #79	@ 0x4f
 8002b48:	f7ff fda9 	bl	800269e <STMPE811_Read>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002b50:	2050      	movs	r0, #80	@ 0x50
 8002b52:	f7ff fda4 	bl	800269e <STMPE811_Read>
 8002b56:	4603      	mov	r3, r0
 8002b58:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002b5a:	7a7b      	ldrb	r3, [r7, #9]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b21a      	sxth	r2, r3
 8002b60:	7a3b      	ldrb	r3, [r7, #8]
 8002b62:	b21b      	sxth	r3, r3
 8002b64:	4313      	orrs	r3, r2
 8002b66:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002b68:	89fb      	ldrh	r3, [r7, #14]
 8002b6a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b76:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <TM_STMPE811_ReadY+0xa0>)
 8002b78:	fb82 1203 	smull	r1, r2, r2, r3
 8002b7c:	1052      	asrs	r2, r2, #1
 8002b7e:	17db      	asrs	r3, r3, #31
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002b84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	dc02      	bgt.n	8002b92 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	81fb      	strh	r3, [r7, #14]
 8002b90:	e007      	b.n	8002ba2 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8002b92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b96:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b9a:	db02      	blt.n	8002ba2 <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002b9c:	f240 133f 	movw	r3, #319	@ 0x13f
 8002ba0:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002ba2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	dd05      	ble.n	8002bb8 <TM_STMPE811_ReadY+0x7c>
 8002bac:	89fa      	ldrh	r2, [r7, #14]
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	b21b      	sxth	r3, r3
 8002bb6:	e004      	b.n	8002bc2 <TM_STMPE811_ReadY+0x86>
 8002bb8:	89fb      	ldrh	r3, [r7, #14]
 8002bba:	88fa      	ldrh	r2, [r7, #6]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	b21b      	sxth	r3, r3
 8002bc2:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002bc4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	dd01      	ble.n	8002bd0 <TM_STMPE811_ReadY+0x94>
        return val;
 8002bcc:	89fb      	ldrh	r3, [r7, #14]
 8002bce:	e000      	b.n	8002bd2 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	2e8ba2e9 	.word	0x2e8ba2e9

08002be0 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bf8:	4a14      	ldr	r2, [pc, #80]	@ (8002c4c <_sbrk+0x5c>)
 8002bfa:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <_sbrk+0x60>)
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c04:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <_sbrk+0x64>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d102      	bne.n	8002c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	@ (8002c54 <_sbrk+0x64>)
 8002c0e:	4a12      	ldr	r2, [pc, #72]	@ (8002c58 <_sbrk+0x68>)
 8002c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d207      	bcs.n	8002c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c20:	f003 fe1c 	bl	800685c <__errno>
 8002c24:	4603      	mov	r3, r0
 8002c26:	220c      	movs	r2, #12
 8002c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	e009      	b.n	8002c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c36:	4b07      	ldr	r3, [pc, #28]	@ (8002c54 <_sbrk+0x64>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4a05      	ldr	r2, [pc, #20]	@ (8002c54 <_sbrk+0x64>)
 8002c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20030000 	.word	0x20030000
 8002c50:	00000400 	.word	0x00000400
 8002c54:	20025ca8 	.word	0x20025ca8
 8002c58:	20025df8 	.word	0x20025df8

08002c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c60:	4b06      	ldr	r3, [pc, #24]	@ (8002c7c <SystemInit+0x20>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	4a05      	ldr	r2, [pc, #20]	@ (8002c7c <SystemInit+0x20>)
 8002c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002c80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c84:	f7ff ffea 	bl	8002c5c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c88:	480c      	ldr	r0, [pc, #48]	@ (8002cbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c8a:	490d      	ldr	r1, [pc, #52]	@ (8002cc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c90:	e002      	b.n	8002c98 <LoopCopyDataInit>

08002c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c96:	3304      	adds	r3, #4

08002c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c9c:	d3f9      	bcc.n	8002c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ccc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ca4:	e001      	b.n	8002caa <LoopFillZerobss>

08002ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca8:	3204      	adds	r2, #4

08002caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cac:	d3fb      	bcc.n	8002ca6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002cae:	f003 fddb 	bl	8006868 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cb2:	f7fe fcc3 	bl	800163c <main>
  bx  lr    
 8002cb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002cb8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cc0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002cc4:	08008ca8 	.word	0x08008ca8
  ldr r2, =_sbss
 8002cc8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002ccc:	20025df8 	.word	0x20025df8

08002cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cd0:	e7fe      	b.n	8002cd0 <ADC_IRQHandler>
	...

08002cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d14 <HAL_Init+0x40>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <HAL_Init+0x40>)
 8002cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <HAL_Init+0x40>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8002d14 <HAL_Init+0x40>)
 8002cea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cf0:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <HAL_Init+0x40>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a07      	ldr	r2, [pc, #28]	@ (8002d14 <HAL_Init+0x40>)
 8002cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	f000 f94f 	bl	8002fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d02:	2000      	movs	r0, #0
 8002d04:	f000 f808 	bl	8002d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d08:	f7ff f980 	bl	800200c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40023c00 	.word	0x40023c00

08002d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d20:	4b12      	ldr	r3, [pc, #72]	@ (8002d6c <HAL_InitTick+0x54>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <HAL_InitTick+0x58>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f967 	bl	800300a <HAL_SYSTICK_Config>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00e      	b.n	8002d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b0f      	cmp	r3, #15
 8002d4a:	d80a      	bhi.n	8002d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	f000 f92f 	bl	8002fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d58:	4a06      	ldr	r2, [pc, #24]	@ (8002d74 <HAL_InitTick+0x5c>)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e000      	b.n	8002d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000020 	.word	0x20000020
 8002d70:	20000028 	.word	0x20000028
 8002d74:	20000024 	.word	0x20000024

08002d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <HAL_IncTick+0x20>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <HAL_IncTick+0x24>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	4a04      	ldr	r2, [pc, #16]	@ (8002d9c <HAL_IncTick+0x24>)
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	20000028 	.word	0x20000028
 8002d9c:	20025cac 	.word	0x20025cac

08002da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return uwTick;
 8002da4:	4b03      	ldr	r3, [pc, #12]	@ (8002db4 <HAL_GetTick+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20025cac 	.word	0x20025cac

08002db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dc0:	f7ff ffee 	bl	8002da0 <HAL_GetTick>
 8002dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d005      	beq.n	8002dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dfc <HAL_Delay+0x44>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dde:	bf00      	nop
 8002de0:	f7ff ffde 	bl	8002da0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d8f7      	bhi.n	8002de0 <HAL_Delay+0x28>
  {
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000028 	.word	0x20000028

08002e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e32:	4a04      	ldr	r2, [pc, #16]	@ (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	60d3      	str	r3, [r2, #12]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e4c:	4b04      	ldr	r3, [pc, #16]	@ (8002e60 <__NVIC_GetPriorityGrouping+0x18>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	0a1b      	lsrs	r3, r3, #8
 8002e52:	f003 0307 	and.w	r3, r3, #7
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	db0b      	blt.n	8002e8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	f003 021f 	and.w	r2, r3, #31
 8002e7c:	4907      	ldr	r1, [pc, #28]	@ (8002e9c <__NVIC_EnableIRQ+0x38>)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	2001      	movs	r0, #1
 8002e86:	fa00 f202 	lsl.w	r2, r0, r2
 8002e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000e100 	.word	0xe000e100

08002ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	6039      	str	r1, [r7, #0]
 8002eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	db0a      	blt.n	8002eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	490c      	ldr	r1, [pc, #48]	@ (8002eec <__NVIC_SetPriority+0x4c>)
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	0112      	lsls	r2, r2, #4
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ec8:	e00a      	b.n	8002ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	4908      	ldr	r1, [pc, #32]	@ (8002ef0 <__NVIC_SetPriority+0x50>)
 8002ed0:	79fb      	ldrb	r3, [r7, #7]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	3b04      	subs	r3, #4
 8002ed8:	0112      	lsls	r2, r2, #4
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	440b      	add	r3, r1
 8002ede:	761a      	strb	r2, [r3, #24]
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000e100 	.word	0xe000e100
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b089      	sub	sp, #36	@ 0x24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f1c3 0307 	rsb	r3, r3, #7
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	bf28      	it	cs
 8002f12:	2304      	movcs	r3, #4
 8002f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2b06      	cmp	r3, #6
 8002f1c:	d902      	bls.n	8002f24 <NVIC_EncodePriority+0x30>
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3b03      	subs	r3, #3
 8002f22:	e000      	b.n	8002f26 <NVIC_EncodePriority+0x32>
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	401a      	ands	r2, r3
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	fa01 f303 	lsl.w	r3, r1, r3
 8002f46:	43d9      	mvns	r1, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4c:	4313      	orrs	r3, r2
         );
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3724      	adds	r7, #36	@ 0x24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f6c:	d301      	bcc.n	8002f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e00f      	b.n	8002f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f72:	4a0a      	ldr	r2, [pc, #40]	@ (8002f9c <SysTick_Config+0x40>)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f7a:	210f      	movs	r1, #15
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	f7ff ff8e 	bl	8002ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f84:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <SysTick_Config+0x40>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f8a:	4b04      	ldr	r3, [pc, #16]	@ (8002f9c <SysTick_Config+0x40>)
 8002f8c:	2207      	movs	r2, #7
 8002f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	e000e010 	.word	0xe000e010

08002fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7ff ff29 	bl	8002e00 <__NVIC_SetPriorityGrouping>
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b086      	sub	sp, #24
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	607a      	str	r2, [r7, #4]
 8002fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fc8:	f7ff ff3e 	bl	8002e48 <__NVIC_GetPriorityGrouping>
 8002fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	68b9      	ldr	r1, [r7, #8]
 8002fd2:	6978      	ldr	r0, [r7, #20]
 8002fd4:	f7ff ff8e 	bl	8002ef4 <NVIC_EncodePriority>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fde:	4611      	mov	r1, r2
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff ff5d 	bl	8002ea0 <__NVIC_SetPriority>
}
 8002fe6:	bf00      	nop
 8002fe8:	3718      	adds	r7, #24
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff ff31 	bl	8002e64 <__NVIC_EnableIRQ>
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b082      	sub	sp, #8
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff ffa2 	bl	8002f5c <SysTick_Config>
 8003018:	4603      	mov	r3, r0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003024:	b480      	push	{r7}
 8003026:	b089      	sub	sp, #36	@ 0x24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003032:	2300      	movs	r3, #0
 8003034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003036:	2300      	movs	r3, #0
 8003038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	e177      	b.n	8003330 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003040:	2201      	movs	r2, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4013      	ands	r3, r2
 8003052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	429a      	cmp	r2, r3
 800305a:	f040 8166 	bne.w	800332a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d005      	beq.n	8003076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003072:	2b02      	cmp	r3, #2
 8003074:	d130      	bne.n	80030d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	2203      	movs	r2, #3
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ac:	2201      	movs	r2, #1
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	43db      	mvns	r3, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	091b      	lsrs	r3, r3, #4
 80030c2:	f003 0201 	and.w	r2, r3, #1
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 0303 	and.w	r3, r3, #3
 80030e0:	2b03      	cmp	r3, #3
 80030e2:	d017      	beq.n	8003114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	2203      	movs	r2, #3
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d123      	bne.n	8003168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	08da      	lsrs	r2, r3, #3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3208      	adds	r2, #8
 8003128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800312c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	220f      	movs	r2, #15
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	43db      	mvns	r3, r3
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	4013      	ands	r3, r2
 8003142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	08da      	lsrs	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3208      	adds	r2, #8
 8003162:	69b9      	ldr	r1, [r7, #24]
 8003164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	2203      	movs	r2, #3
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0203 	and.w	r2, r3, #3
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80c0 	beq.w	800332a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	4b66      	ldr	r3, [pc, #408]	@ (8003348 <HAL_GPIO_Init+0x324>)
 80031b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b2:	4a65      	ldr	r2, [pc, #404]	@ (8003348 <HAL_GPIO_Init+0x324>)
 80031b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031ba:	4b63      	ldr	r3, [pc, #396]	@ (8003348 <HAL_GPIO_Init+0x324>)
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031c6:	4a61      	ldr	r2, [pc, #388]	@ (800334c <HAL_GPIO_Init+0x328>)
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	089b      	lsrs	r3, r3, #2
 80031cc:	3302      	adds	r3, #2
 80031ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	220f      	movs	r2, #15
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a58      	ldr	r2, [pc, #352]	@ (8003350 <HAL_GPIO_Init+0x32c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d037      	beq.n	8003262 <HAL_GPIO_Init+0x23e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a57      	ldr	r2, [pc, #348]	@ (8003354 <HAL_GPIO_Init+0x330>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d031      	beq.n	800325e <HAL_GPIO_Init+0x23a>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a56      	ldr	r2, [pc, #344]	@ (8003358 <HAL_GPIO_Init+0x334>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d02b      	beq.n	800325a <HAL_GPIO_Init+0x236>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a55      	ldr	r2, [pc, #340]	@ (800335c <HAL_GPIO_Init+0x338>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d025      	beq.n	8003256 <HAL_GPIO_Init+0x232>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a54      	ldr	r2, [pc, #336]	@ (8003360 <HAL_GPIO_Init+0x33c>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d01f      	beq.n	8003252 <HAL_GPIO_Init+0x22e>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a53      	ldr	r2, [pc, #332]	@ (8003364 <HAL_GPIO_Init+0x340>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d019      	beq.n	800324e <HAL_GPIO_Init+0x22a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a52      	ldr	r2, [pc, #328]	@ (8003368 <HAL_GPIO_Init+0x344>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d013      	beq.n	800324a <HAL_GPIO_Init+0x226>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a51      	ldr	r2, [pc, #324]	@ (800336c <HAL_GPIO_Init+0x348>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d00d      	beq.n	8003246 <HAL_GPIO_Init+0x222>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a50      	ldr	r2, [pc, #320]	@ (8003370 <HAL_GPIO_Init+0x34c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d007      	beq.n	8003242 <HAL_GPIO_Init+0x21e>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a4f      	ldr	r2, [pc, #316]	@ (8003374 <HAL_GPIO_Init+0x350>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d101      	bne.n	800323e <HAL_GPIO_Init+0x21a>
 800323a:	2309      	movs	r3, #9
 800323c:	e012      	b.n	8003264 <HAL_GPIO_Init+0x240>
 800323e:	230a      	movs	r3, #10
 8003240:	e010      	b.n	8003264 <HAL_GPIO_Init+0x240>
 8003242:	2308      	movs	r3, #8
 8003244:	e00e      	b.n	8003264 <HAL_GPIO_Init+0x240>
 8003246:	2307      	movs	r3, #7
 8003248:	e00c      	b.n	8003264 <HAL_GPIO_Init+0x240>
 800324a:	2306      	movs	r3, #6
 800324c:	e00a      	b.n	8003264 <HAL_GPIO_Init+0x240>
 800324e:	2305      	movs	r3, #5
 8003250:	e008      	b.n	8003264 <HAL_GPIO_Init+0x240>
 8003252:	2304      	movs	r3, #4
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x240>
 8003256:	2303      	movs	r3, #3
 8003258:	e004      	b.n	8003264 <HAL_GPIO_Init+0x240>
 800325a:	2302      	movs	r3, #2
 800325c:	e002      	b.n	8003264 <HAL_GPIO_Init+0x240>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_GPIO_Init+0x240>
 8003262:	2300      	movs	r3, #0
 8003264:	69fa      	ldr	r2, [r7, #28]
 8003266:	f002 0203 	and.w	r2, r2, #3
 800326a:	0092      	lsls	r2, r2, #2
 800326c:	4093      	lsls	r3, r2
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003274:	4935      	ldr	r1, [pc, #212]	@ (800334c <HAL_GPIO_Init+0x328>)
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	089b      	lsrs	r3, r3, #2
 800327a:	3302      	adds	r3, #2
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003282:	4b3d      	ldr	r3, [pc, #244]	@ (8003378 <HAL_GPIO_Init+0x354>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032a6:	4a34      	ldr	r2, [pc, #208]	@ (8003378 <HAL_GPIO_Init+0x354>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032ac:	4b32      	ldr	r3, [pc, #200]	@ (8003378 <HAL_GPIO_Init+0x354>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032d0:	4a29      	ldr	r2, [pc, #164]	@ (8003378 <HAL_GPIO_Init+0x354>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032d6:	4b28      	ldr	r3, [pc, #160]	@ (8003378 <HAL_GPIO_Init+0x354>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003378 <HAL_GPIO_Init+0x354>)
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003300:	4b1d      	ldr	r3, [pc, #116]	@ (8003378 <HAL_GPIO_Init+0x354>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003324:	4a14      	ldr	r2, [pc, #80]	@ (8003378 <HAL_GPIO_Init+0x354>)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3301      	adds	r3, #1
 800332e:	61fb      	str	r3, [r7, #28]
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b0f      	cmp	r3, #15
 8003334:	f67f ae84 	bls.w	8003040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	3724      	adds	r7, #36	@ 0x24
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	40013800 	.word	0x40013800
 8003350:	40020000 	.word	0x40020000
 8003354:	40020400 	.word	0x40020400
 8003358:	40020800 	.word	0x40020800
 800335c:	40020c00 	.word	0x40020c00
 8003360:	40021000 	.word	0x40021000
 8003364:	40021400 	.word	0x40021400
 8003368:	40021800 	.word	0x40021800
 800336c:	40021c00 	.word	0x40021c00
 8003370:	40022000 	.word	0x40022000
 8003374:	40022400 	.word	0x40022400
 8003378:	40013c00 	.word	0x40013c00

0800337c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800338a:	2300      	movs	r3, #0
 800338c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003392:	2300      	movs	r3, #0
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	e0d9      	b.n	800354c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003398:	2201      	movs	r2, #1
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	4013      	ands	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	f040 80c9 	bne.w	8003546 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80033b4:	4a6b      	ldr	r2, [pc, #428]	@ (8003564 <HAL_GPIO_DeInit+0x1e8>)
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	089b      	lsrs	r3, r3, #2
 80033ba:	3302      	adds	r3, #2
 80033bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	220f      	movs	r2, #15
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	4013      	ands	r3, r2
 80033d4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a63      	ldr	r2, [pc, #396]	@ (8003568 <HAL_GPIO_DeInit+0x1ec>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d037      	beq.n	800344e <HAL_GPIO_DeInit+0xd2>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a62      	ldr	r2, [pc, #392]	@ (800356c <HAL_GPIO_DeInit+0x1f0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d031      	beq.n	800344a <HAL_GPIO_DeInit+0xce>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a61      	ldr	r2, [pc, #388]	@ (8003570 <HAL_GPIO_DeInit+0x1f4>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d02b      	beq.n	8003446 <HAL_GPIO_DeInit+0xca>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a60      	ldr	r2, [pc, #384]	@ (8003574 <HAL_GPIO_DeInit+0x1f8>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d025      	beq.n	8003442 <HAL_GPIO_DeInit+0xc6>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a5f      	ldr	r2, [pc, #380]	@ (8003578 <HAL_GPIO_DeInit+0x1fc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d01f      	beq.n	800343e <HAL_GPIO_DeInit+0xc2>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a5e      	ldr	r2, [pc, #376]	@ (800357c <HAL_GPIO_DeInit+0x200>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d019      	beq.n	800343a <HAL_GPIO_DeInit+0xbe>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a5d      	ldr	r2, [pc, #372]	@ (8003580 <HAL_GPIO_DeInit+0x204>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d013      	beq.n	8003436 <HAL_GPIO_DeInit+0xba>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a5c      	ldr	r2, [pc, #368]	@ (8003584 <HAL_GPIO_DeInit+0x208>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00d      	beq.n	8003432 <HAL_GPIO_DeInit+0xb6>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a5b      	ldr	r2, [pc, #364]	@ (8003588 <HAL_GPIO_DeInit+0x20c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d007      	beq.n	800342e <HAL_GPIO_DeInit+0xb2>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a5a      	ldr	r2, [pc, #360]	@ (800358c <HAL_GPIO_DeInit+0x210>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d101      	bne.n	800342a <HAL_GPIO_DeInit+0xae>
 8003426:	2309      	movs	r3, #9
 8003428:	e012      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800342a:	230a      	movs	r3, #10
 800342c:	e010      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800342e:	2308      	movs	r3, #8
 8003430:	e00e      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 8003432:	2307      	movs	r3, #7
 8003434:	e00c      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 8003436:	2306      	movs	r3, #6
 8003438:	e00a      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800343a:	2305      	movs	r3, #5
 800343c:	e008      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800343e:	2304      	movs	r3, #4
 8003440:	e006      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 8003442:	2303      	movs	r3, #3
 8003444:	e004      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 8003446:	2302      	movs	r3, #2
 8003448:	e002      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_GPIO_DeInit+0xd4>
 800344e:	2300      	movs	r3, #0
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	f002 0203 	and.w	r2, r2, #3
 8003456:	0092      	lsls	r2, r2, #2
 8003458:	4093      	lsls	r3, r2
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	429a      	cmp	r2, r3
 800345e:	d132      	bne.n	80034c6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003460:	4b4b      	ldr	r3, [pc, #300]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	43db      	mvns	r3, r3
 8003468:	4949      	ldr	r1, [pc, #292]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 800346a:	4013      	ands	r3, r2
 800346c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800346e:	4b48      	ldr	r3, [pc, #288]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	43db      	mvns	r3, r3
 8003476:	4946      	ldr	r1, [pc, #280]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 8003478:	4013      	ands	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800347c:	4b44      	ldr	r3, [pc, #272]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	43db      	mvns	r3, r3
 8003484:	4942      	ldr	r1, [pc, #264]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 8003486:	4013      	ands	r3, r2
 8003488:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800348a:	4b41      	ldr	r3, [pc, #260]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	43db      	mvns	r3, r3
 8003492:	493f      	ldr	r1, [pc, #252]	@ (8003590 <HAL_GPIO_DeInit+0x214>)
 8003494:	4013      	ands	r3, r2
 8003496:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	220f      	movs	r2, #15
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80034a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003564 <HAL_GPIO_DeInit+0x1e8>)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	089b      	lsrs	r3, r3, #2
 80034ae:	3302      	adds	r3, #2
 80034b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	43da      	mvns	r2, r3
 80034b8:	482a      	ldr	r0, [pc, #168]	@ (8003564 <HAL_GPIO_DeInit+0x1e8>)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	400a      	ands	r2, r1
 80034c0:	3302      	adds	r3, #2
 80034c2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	2103      	movs	r1, #3
 80034d0:	fa01 f303 	lsl.w	r3, r1, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	401a      	ands	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	08da      	lsrs	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3208      	adds	r2, #8
 80034e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	220f      	movs	r2, #15
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	43db      	mvns	r3, r3
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	08d2      	lsrs	r2, r2, #3
 80034fc:	4019      	ands	r1, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3208      	adds	r2, #8
 8003502:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	2103      	movs	r1, #3
 8003510:	fa01 f303 	lsl.w	r3, r1, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	401a      	ands	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	2101      	movs	r1, #1
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	401a      	ands	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	2103      	movs	r1, #3
 800353a:	fa01 f303 	lsl.w	r3, r1, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	401a      	ands	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	3301      	adds	r3, #1
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	2b0f      	cmp	r3, #15
 8003550:	f67f af22 	bls.w	8003398 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40013800 	.word	0x40013800
 8003568:	40020000 	.word	0x40020000
 800356c:	40020400 	.word	0x40020400
 8003570:	40020800 	.word	0x40020800
 8003574:	40020c00 	.word	0x40020c00
 8003578:	40021000 	.word	0x40021000
 800357c:	40021400 	.word	0x40021400
 8003580:	40021800 	.word	0x40021800
 8003584:	40021c00 	.word	0x40021c00
 8003588:	40022000 	.word	0x40022000
 800358c:	40022400 	.word	0x40022400
 8003590:	40013c00 	.word	0x40013c00

08003594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	807b      	strh	r3, [r7, #2]
 80035a0:	4613      	mov	r3, r2
 80035a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035a4:	787b      	ldrb	r3, [r7, #1]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035aa:	887a      	ldrh	r2, [r7, #2]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035b0:	e003      	b.n	80035ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035b2:	887b      	ldrh	r3, [r7, #2]
 80035b4:	041a      	lsls	r2, r3, #16
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	619a      	str	r2, [r3, #24]
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
	...

080035c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035d2:	4b08      	ldr	r3, [pc, #32]	@ (80035f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	4013      	ands	r3, r2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d006      	beq.n	80035ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035de:	4a05      	ldr	r2, [pc, #20]	@ (80035f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fe fc90 	bl	8001f0c <HAL_GPIO_EXTI_Callback>
  }
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40013c00 	.word	0x40013c00

080035f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e12b      	b.n	8003862 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fe fd1c 	bl	800205c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	@ 0x24
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0201 	bic.w	r2, r2, #1
 800363a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800364a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800365a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800365c:	f001 ff82 	bl	8005564 <HAL_RCC_GetPCLK1Freq>
 8003660:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4a81      	ldr	r2, [pc, #516]	@ (800386c <HAL_I2C_Init+0x274>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d807      	bhi.n	800367c <HAL_I2C_Init+0x84>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4a80      	ldr	r2, [pc, #512]	@ (8003870 <HAL_I2C_Init+0x278>)
 8003670:	4293      	cmp	r3, r2
 8003672:	bf94      	ite	ls
 8003674:	2301      	movls	r3, #1
 8003676:	2300      	movhi	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e006      	b.n	800368a <HAL_I2C_Init+0x92>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4a7d      	ldr	r2, [pc, #500]	@ (8003874 <HAL_I2C_Init+0x27c>)
 8003680:	4293      	cmp	r3, r2
 8003682:	bf94      	ite	ls
 8003684:	2301      	movls	r3, #1
 8003686:	2300      	movhi	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0e7      	b.n	8003862 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	4a78      	ldr	r2, [pc, #480]	@ (8003878 <HAL_I2C_Init+0x280>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	0c9b      	lsrs	r3, r3, #18
 800369c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	4a6a      	ldr	r2, [pc, #424]	@ (800386c <HAL_I2C_Init+0x274>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d802      	bhi.n	80036cc <HAL_I2C_Init+0xd4>
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	3301      	adds	r3, #1
 80036ca:	e009      	b.n	80036e0 <HAL_I2C_Init+0xe8>
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036d2:	fb02 f303 	mul.w	r3, r2, r3
 80036d6:	4a69      	ldr	r2, [pc, #420]	@ (800387c <HAL_I2C_Init+0x284>)
 80036d8:	fba2 2303 	umull	r2, r3, r2, r3
 80036dc:	099b      	lsrs	r3, r3, #6
 80036de:	3301      	adds	r3, #1
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	495c      	ldr	r1, [pc, #368]	@ (800386c <HAL_I2C_Init+0x274>)
 80036fc:	428b      	cmp	r3, r1
 80036fe:	d819      	bhi.n	8003734 <HAL_I2C_Init+0x13c>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e59      	subs	r1, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	fbb1 f3f3 	udiv	r3, r1, r3
 800370e:	1c59      	adds	r1, r3, #1
 8003710:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003714:	400b      	ands	r3, r1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_I2C_Init+0x138>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1e59      	subs	r1, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	fbb1 f3f3 	udiv	r3, r1, r3
 8003728:	3301      	adds	r3, #1
 800372a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372e:	e051      	b.n	80037d4 <HAL_I2C_Init+0x1dc>
 8003730:	2304      	movs	r3, #4
 8003732:	e04f      	b.n	80037d4 <HAL_I2C_Init+0x1dc>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d111      	bne.n	8003760 <HAL_I2C_Init+0x168>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	1e58      	subs	r0, r3, #1
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6859      	ldr	r1, [r3, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	440b      	add	r3, r1
 800374a:	fbb0 f3f3 	udiv	r3, r0, r3
 800374e:	3301      	adds	r3, #1
 8003750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003754:	2b00      	cmp	r3, #0
 8003756:	bf0c      	ite	eq
 8003758:	2301      	moveq	r3, #1
 800375a:	2300      	movne	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	e012      	b.n	8003786 <HAL_I2C_Init+0x18e>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	1e58      	subs	r0, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6859      	ldr	r1, [r3, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	0099      	lsls	r1, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	fbb0 f3f3 	udiv	r3, r0, r3
 8003776:	3301      	adds	r3, #1
 8003778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf0c      	ite	eq
 8003780:	2301      	moveq	r3, #1
 8003782:	2300      	movne	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Init+0x196>
 800378a:	2301      	movs	r3, #1
 800378c:	e022      	b.n	80037d4 <HAL_I2C_Init+0x1dc>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10e      	bne.n	80037b4 <HAL_I2C_Init+0x1bc>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	1e58      	subs	r0, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6859      	ldr	r1, [r3, #4]
 800379e:	460b      	mov	r3, r1
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	440b      	add	r3, r1
 80037a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80037a8:	3301      	adds	r3, #1
 80037aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037b2:	e00f      	b.n	80037d4 <HAL_I2C_Init+0x1dc>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	1e58      	subs	r0, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6859      	ldr	r1, [r3, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	440b      	add	r3, r1
 80037c2:	0099      	lsls	r1, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ca:	3301      	adds	r3, #1
 80037cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	6809      	ldr	r1, [r1, #0]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	69da      	ldr	r2, [r3, #28]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003802:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6911      	ldr	r1, [r2, #16]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	68d2      	ldr	r2, [r2, #12]
 800380e:	4311      	orrs	r1, r2
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	430b      	orrs	r3, r1
 8003816:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695a      	ldr	r2, [r3, #20]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	000186a0 	.word	0x000186a0
 8003870:	001e847f 	.word	0x001e847f
 8003874:	003d08ff 	.word	0x003d08ff
 8003878:	431bde83 	.word	0x431bde83
 800387c:	10624dd3 	.word	0x10624dd3

08003880 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af02      	add	r7, sp, #8
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	4608      	mov	r0, r1
 800388a:	4611      	mov	r1, r2
 800388c:	461a      	mov	r2, r3
 800388e:	4603      	mov	r3, r0
 8003890:	817b      	strh	r3, [r7, #10]
 8003892:	460b      	mov	r3, r1
 8003894:	813b      	strh	r3, [r7, #8]
 8003896:	4613      	mov	r3, r2
 8003898:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800389a:	f7ff fa81 	bl	8002da0 <HAL_GetTick>
 800389e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b20      	cmp	r3, #32
 80038aa:	f040 80d9 	bne.w	8003a60 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	2319      	movs	r3, #25
 80038b4:	2201      	movs	r2, #1
 80038b6:	496d      	ldr	r1, [pc, #436]	@ (8003a6c <HAL_I2C_Mem_Write+0x1ec>)
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 fc8b 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038c4:	2302      	movs	r3, #2
 80038c6:	e0cc      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d101      	bne.n	80038d6 <HAL_I2C_Mem_Write+0x56>
 80038d2:	2302      	movs	r3, #2
 80038d4:	e0c5      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d007      	beq.n	80038fc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800390a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2221      	movs	r2, #33	@ 0x21
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2240      	movs	r2, #64	@ 0x40
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a3a      	ldr	r2, [r7, #32]
 8003926:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800392c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4a4d      	ldr	r2, [pc, #308]	@ (8003a70 <HAL_I2C_Mem_Write+0x1f0>)
 800393c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800393e:	88f8      	ldrh	r0, [r7, #6]
 8003940:	893a      	ldrh	r2, [r7, #8]
 8003942:	8979      	ldrh	r1, [r7, #10]
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	4603      	mov	r3, r0
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fac2 	bl	8003ed8 <I2C_RequestMemoryWrite>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d052      	beq.n	8003a00 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e081      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 fd50 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00d      	beq.n	800398a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	2b04      	cmp	r3, #4
 8003974:	d107      	bne.n	8003986 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003984:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e06b      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	781a      	ldrb	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d11b      	bne.n	8003a00 <HAL_I2C_Mem_Write+0x180>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d017      	beq.n	8003a00 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1aa      	bne.n	800395e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 fd43 	bl	8004498 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00d      	beq.n	8003a34 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d107      	bne.n	8003a30 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e016      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	e000      	b.n	8003a62 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a60:	2302      	movs	r3, #2
  }
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3718      	adds	r7, #24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	00100002 	.word	0x00100002
 8003a70:	ffff0000 	.word	0xffff0000

08003a74 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08c      	sub	sp, #48	@ 0x30
 8003a78:	af02      	add	r7, sp, #8
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	4611      	mov	r1, r2
 8003a80:	461a      	mov	r2, r3
 8003a82:	4603      	mov	r3, r0
 8003a84:	817b      	strh	r3, [r7, #10]
 8003a86:	460b      	mov	r3, r1
 8003a88:	813b      	strh	r3, [r7, #8]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a8e:	f7ff f987 	bl	8002da0 <HAL_GetTick>
 8003a92:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	f040 8214 	bne.w	8003eca <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	2319      	movs	r3, #25
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	497b      	ldr	r1, [pc, #492]	@ (8003c98 <HAL_I2C_Mem_Read+0x224>)
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 fb91 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e207      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Mem_Read+0x56>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e200      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d007      	beq.n	8003af0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f042 0201 	orr.w	r2, r2, #1
 8003aee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003afe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2222      	movs	r2, #34	@ 0x22
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2240      	movs	r2, #64	@ 0x40
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4a5b      	ldr	r2, [pc, #364]	@ (8003c9c <HAL_I2C_Mem_Read+0x228>)
 8003b30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b32:	88f8      	ldrh	r0, [r7, #6]
 8003b34:	893a      	ldrh	r2, [r7, #8]
 8003b36:	8979      	ldrh	r1, [r7, #10]
 8003b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3a:	9301      	str	r3, [sp, #4]
 8003b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	4603      	mov	r3, r0
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 fa5e 	bl	8004004 <I2C_RequestMemoryRead>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e1bc      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d113      	bne.n	8003b82 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	623b      	str	r3, [r7, #32]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	623b      	str	r3, [r7, #32]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	623b      	str	r3, [r7, #32]
 8003b6e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e190      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d11b      	bne.n	8003bc2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61fb      	str	r3, [r7, #28]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	61fb      	str	r3, [r7, #28]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	61fb      	str	r3, [r7, #28]
 8003bae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	e170      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d11b      	bne.n	8003c02 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003be8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	61bb      	str	r3, [r7, #24]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	61bb      	str	r3, [r7, #24]
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	e150      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c02:	2300      	movs	r3, #0
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c18:	e144      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	f200 80f1 	bhi.w	8003e06 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d123      	bne.n	8003c74 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f000 fc79 	bl	8004528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e145      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691a      	ldr	r2, [r3, #16]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c72:	e117      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d14e      	bne.n	8003d1a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c82:	2200      	movs	r2, #0
 8003c84:	4906      	ldr	r1, [pc, #24]	@ (8003ca0 <HAL_I2C_Mem_Read+0x22c>)
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 faa4 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e11a      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
 8003c96:	bf00      	nop
 8003c98:	00100002 	.word	0x00100002
 8003c9c:	ffff0000 	.word	0xffff0000
 8003ca0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	691a      	ldr	r2, [r3, #16]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc6:	1c5a      	adds	r2, r3, #1
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d18:	e0c4      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d20:	2200      	movs	r2, #0
 8003d22:	496c      	ldr	r1, [pc, #432]	@ (8003ed4 <HAL_I2C_Mem_Read+0x460>)
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 fa55 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0cb      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	691a      	ldr	r2, [r3, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	3b01      	subs	r3, #1
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	4955      	ldr	r1, [pc, #340]	@ (8003ed4 <HAL_I2C_Mem_Read+0x460>)
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 fa27 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e09d      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	b2d2      	uxtb	r2, r2
 8003dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e04:	e04e      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e08:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 fb8c 	bl	8004528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e058      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d124      	bne.n	8003ea4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d107      	bne.n	8003e72 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e70:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f47f aeb6 	bne.w	8003c1a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	e000      	b.n	8003ecc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003eca:	2302      	movs	r3, #2
  }
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3728      	adds	r7, #40	@ 0x28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	00010004 	.word	0x00010004

08003ed8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	4608      	mov	r0, r1
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	817b      	strh	r3, [r7, #10]
 8003eea:	460b      	mov	r3, r1
 8003eec:	813b      	strh	r3, [r7, #8]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f960 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00d      	beq.n	8003f36 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f28:	d103      	bne.n	8003f32 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f30:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e05f      	b.n	8003ff6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f36:	897b      	ldrh	r3, [r7, #10]
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f44:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	6a3a      	ldr	r2, [r7, #32]
 8003f4a:	492d      	ldr	r1, [pc, #180]	@ (8004000 <I2C_RequestMemoryWrite+0x128>)
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 f9bb 	bl	80042c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e04c      	b.n	8003ff6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	617b      	str	r3, [r7, #20]
 8003f70:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f74:	6a39      	ldr	r1, [r7, #32]
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f000 fa46 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00d      	beq.n	8003f9e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d107      	bne.n	8003f9a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f98:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e02b      	b.n	8003ff6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f9e:	88fb      	ldrh	r3, [r7, #6]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d105      	bne.n	8003fb0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fa4:	893b      	ldrh	r3, [r7, #8]
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	611a      	str	r2, [r3, #16]
 8003fae:	e021      	b.n	8003ff4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fb0:	893b      	ldrh	r3, [r7, #8]
 8003fb2:	0a1b      	lsrs	r3, r3, #8
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc0:	6a39      	ldr	r1, [r7, #32]
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fa20 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00d      	beq.n	8003fea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d107      	bne.n	8003fe6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e005      	b.n	8003ff6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fea:	893b      	ldrh	r3, [r7, #8]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	00010002 	.word	0x00010002

08004004 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b088      	sub	sp, #32
 8004008:	af02      	add	r7, sp, #8
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	4608      	mov	r0, r1
 800400e:	4611      	mov	r1, r2
 8004010:	461a      	mov	r2, r3
 8004012:	4603      	mov	r3, r0
 8004014:	817b      	strh	r3, [r7, #10]
 8004016:	460b      	mov	r3, r1
 8004018:	813b      	strh	r3, [r7, #8]
 800401a:	4613      	mov	r3, r2
 800401c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800402c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800403c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	2200      	movs	r2, #0
 8004046:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 f8c2 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00d      	beq.n	8004072 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004060:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004064:	d103      	bne.n	800406e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800406c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e0aa      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004072:	897b      	ldrh	r3, [r7, #10]
 8004074:	b2db      	uxtb	r3, r3
 8004076:	461a      	mov	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004080:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	6a3a      	ldr	r2, [r7, #32]
 8004086:	4952      	ldr	r1, [pc, #328]	@ (80041d0 <I2C_RequestMemoryRead+0x1cc>)
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f91d 	bl	80042c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e097      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	617b      	str	r3, [r7, #20]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b0:	6a39      	ldr	r1, [r7, #32]
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 f9a8 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00d      	beq.n	80040da <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d107      	bne.n	80040d6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e076      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040e0:	893b      	ldrh	r3, [r7, #8]
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	611a      	str	r2, [r3, #16]
 80040ea:	e021      	b.n	8004130 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040ec:	893b      	ldrh	r3, [r7, #8]
 80040ee:	0a1b      	lsrs	r3, r3, #8
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040fc:	6a39      	ldr	r1, [r7, #32]
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 f982 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00d      	beq.n	8004126 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410e:	2b04      	cmp	r3, #4
 8004110:	d107      	bne.n	8004122 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004120:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e050      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004126:	893b      	ldrh	r3, [r7, #8]
 8004128:	b2da      	uxtb	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004132:	6a39      	ldr	r1, [r7, #32]
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 f967 	bl	8004408 <I2C_WaitOnTXEFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00d      	beq.n	800415c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004144:	2b04      	cmp	r3, #4
 8004146:	d107      	bne.n	8004158 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004156:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e035      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800416a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	2200      	movs	r2, #0
 8004174:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f82b 	bl	80041d4 <I2C_WaitOnFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00d      	beq.n	80041a0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004192:	d103      	bne.n	800419c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800419a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e013      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80041a0:	897b      	ldrh	r3, [r7, #10]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	6a3a      	ldr	r2, [r7, #32]
 80041b4:	4906      	ldr	r1, [pc, #24]	@ (80041d0 <I2C_RequestMemoryRead+0x1cc>)
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 f886 	bl	80042c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	00010002 	.word	0x00010002

080041d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	603b      	str	r3, [r7, #0]
 80041e0:	4613      	mov	r3, r2
 80041e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041e4:	e048      	b.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d044      	beq.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ee:	f7fe fdd7 	bl	8002da0 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d302      	bcc.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d139      	bne.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	0c1b      	lsrs	r3, r3, #16
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b01      	cmp	r3, #1
 800420c:	d10d      	bne.n	800422a <I2C_WaitOnFlagUntilTimeout+0x56>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	43da      	mvns	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	bf0c      	ite	eq
 8004220:	2301      	moveq	r3, #1
 8004222:	2300      	movne	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	461a      	mov	r2, r3
 8004228:	e00c      	b.n	8004244 <I2C_WaitOnFlagUntilTimeout+0x70>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	43da      	mvns	r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	4013      	ands	r3, r2
 8004236:	b29b      	uxth	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	bf0c      	ite	eq
 800423c:	2301      	moveq	r3, #1
 800423e:	2300      	movne	r3, #0
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	429a      	cmp	r2, r3
 8004248:	d116      	bne.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e023      	b.n	80042c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	0c1b      	lsrs	r3, r3, #16
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	d10d      	bne.n	800429e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	43da      	mvns	r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	4013      	ands	r3, r2
 800428e:	b29b      	uxth	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	461a      	mov	r2, r3
 800429c:	e00c      	b.n	80042b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	43da      	mvns	r2, r3
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	4013      	ands	r3, r2
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	bf0c      	ite	eq
 80042b0:	2301      	moveq	r3, #1
 80042b2:	2300      	movne	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	461a      	mov	r2, r3
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d093      	beq.n	80041e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
 80042d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042d6:	e071      	b.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e6:	d123      	bne.n	8004330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004300:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	f043 0204 	orr.w	r2, r3, #4
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e067      	b.n	8004400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004336:	d041      	beq.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004338:	f7fe fd32 	bl	8002da0 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	429a      	cmp	r2, r3
 8004346:	d302      	bcc.n	800434e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d136      	bne.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b01      	cmp	r3, #1
 8004356:	d10c      	bne.n	8004372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	43da      	mvns	r2, r3
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4013      	ands	r3, r2
 8004364:	b29b      	uxth	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	bf14      	ite	ne
 800436a:	2301      	movne	r3, #1
 800436c:	2300      	moveq	r3, #0
 800436e:	b2db      	uxtb	r3, r3
 8004370:	e00b      	b.n	800438a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	43da      	mvns	r2, r3
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	4013      	ands	r3, r2
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	bf14      	ite	ne
 8004384:	2301      	movne	r3, #1
 8004386:	2300      	moveq	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d016      	beq.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	f043 0220 	orr.w	r2, r3, #32
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e021      	b.n	8004400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	0c1b      	lsrs	r3, r3, #16
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d10c      	bne.n	80043e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	43da      	mvns	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	4013      	ands	r3, r2
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	bf14      	ite	ne
 80043d8:	2301      	movne	r3, #1
 80043da:	2300      	moveq	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	e00b      	b.n	80043f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	43da      	mvns	r2, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4013      	ands	r3, r2
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	bf14      	ite	ne
 80043f2:	2301      	movne	r3, #1
 80043f4:	2300      	moveq	r3, #0
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f47f af6d 	bne.w	80042d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004414:	e034      	b.n	8004480 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 f8e3 	bl	80045e2 <I2C_IsAcknowledgeFailed>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e034      	b.n	8004490 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442c:	d028      	beq.n	8004480 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800442e:	f7fe fcb7 	bl	8002da0 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	429a      	cmp	r2, r3
 800443c:	d302      	bcc.n	8004444 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d11d      	bne.n	8004480 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800444e:	2b80      	cmp	r3, #128	@ 0x80
 8004450:	d016      	beq.n	8004480 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2220      	movs	r2, #32
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	f043 0220 	orr.w	r2, r3, #32
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e007      	b.n	8004490 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448a:	2b80      	cmp	r3, #128	@ 0x80
 800448c:	d1c3      	bne.n	8004416 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044a4:	e034      	b.n	8004510 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 f89b 	bl	80045e2 <I2C_IsAcknowledgeFailed>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e034      	b.n	8004520 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044bc:	d028      	beq.n	8004510 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044be:	f7fe fc6f 	bl	8002da0 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d302      	bcc.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d11d      	bne.n	8004510 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	f003 0304 	and.w	r3, r3, #4
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d016      	beq.n	8004510 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2220      	movs	r2, #32
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fc:	f043 0220 	orr.w	r2, r3, #32
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e007      	b.n	8004520 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b04      	cmp	r3, #4
 800451c:	d1c3      	bne.n	80044a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004534:	e049      	b.n	80045ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 0310 	and.w	r3, r3, #16
 8004540:	2b10      	cmp	r3, #16
 8004542:	d119      	bne.n	8004578 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0210 	mvn.w	r2, #16
 800454c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e030      	b.n	80045da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004578:	f7fe fc12 	bl	8002da0 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	429a      	cmp	r2, r3
 8004586:	d302      	bcc.n	800458e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d11d      	bne.n	80045ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004598:	2b40      	cmp	r3, #64	@ 0x40
 800459a:	d016      	beq.n	80045ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e007      	b.n	80045da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d4:	2b40      	cmp	r3, #64	@ 0x40
 80045d6:	d1ae      	bne.n	8004536 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045f8:	d11b      	bne.n	8004632 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004602:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461e:	f043 0204 	orr.w	r2, r3, #4
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b20      	cmp	r3, #32
 8004654:	d129      	bne.n	80046aa <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2224      	movs	r2, #36	@ 0x24
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0201 	bic.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 0210 	bic.w	r2, r2, #16
 800467c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 0201 	orr.w	r2, r2, #1
 800469c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e000      	b.n	80046ac <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
  }
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80046c2:	2300      	movs	r3, #0
 80046c4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b20      	cmp	r3, #32
 80046d0:	d12a      	bne.n	8004728 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2224      	movs	r2, #36	@ 0x24
 80046d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0201 	bic.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80046f2:	89fb      	ldrh	r3, [r7, #14]
 80046f4:	f023 030f 	bic.w	r3, r3, #15
 80046f8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	89fb      	ldrh	r3, [r7, #14]
 8004700:	4313      	orrs	r3, r2
 8004702:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	89fa      	ldrh	r2, [r7, #14]
 800470a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004728:	2302      	movs	r3, #2
  }
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
	...

08004738 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e0bf      	b.n	80048ca <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd fce6 	bl	8002130 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800477a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6999      	ldr	r1, [r3, #24]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004790:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6899      	ldr	r1, [r3, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	4b4a      	ldr	r3, [pc, #296]	@ (80048d4 <HAL_LTDC_Init+0x19c>)
 80047ac:	400b      	ands	r3, r1
 80047ae:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	041b      	lsls	r3, r3, #16
 80047b6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6899      	ldr	r1, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68d9      	ldr	r1, [r3, #12]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	4b3e      	ldr	r3, [pc, #248]	@ (80048d4 <HAL_LTDC_Init+0x19c>)
 80047da:	400b      	ands	r3, r1
 80047dc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	041b      	lsls	r3, r3, #16
 80047e4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68d9      	ldr	r1, [r3, #12]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1a      	ldr	r2, [r3, #32]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6919      	ldr	r1, [r3, #16]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	4b33      	ldr	r3, [pc, #204]	@ (80048d4 <HAL_LTDC_Init+0x19c>)
 8004808:	400b      	ands	r3, r1
 800480a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004810:	041b      	lsls	r3, r3, #16
 8004812:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6919      	ldr	r1, [r3, #16]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	430a      	orrs	r2, r1
 8004828:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6959      	ldr	r1, [r3, #20]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	4b27      	ldr	r3, [pc, #156]	@ (80048d4 <HAL_LTDC_Init+0x19c>)
 8004836:	400b      	ands	r3, r1
 8004838:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483e:	041b      	lsls	r3, r3, #16
 8004840:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6959      	ldr	r1, [r3, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004868:	041b      	lsls	r3, r3, #16
 800486a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800487a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0206 	orr.w	r2, r2, #6
 80048a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699a      	ldr	r2, [r3, #24]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0201 	orr.w	r2, r2, #1
 80048b6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	f000f800 	.word	0xf000f800

080048d8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80048d8:	b5b0      	push	{r4, r5, r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d101      	bne.n	80048f2 <HAL_LTDC_ConfigLayer+0x1a>
 80048ee:	2302      	movs	r3, #2
 80048f0:	e02c      	b.n	800494c <HAL_LTDC_ConfigLayer+0x74>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2202      	movs	r2, #2
 80048fe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2134      	movs	r1, #52	@ 0x34
 8004908:	fb01 f303 	mul.w	r3, r1, r3
 800490c:	4413      	add	r3, r2
 800490e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	4614      	mov	r4, r2
 8004916:	461d      	mov	r5, r3
 8004918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800491a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800491c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800491e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004924:	682b      	ldr	r3, [r5, #0]
 8004926:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	68b9      	ldr	r1, [r7, #8]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 f811 	bl	8004954 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2201      	movs	r2, #1
 8004938:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3710      	adds	r7, #16
 8004950:	46bd      	mov	sp, r7
 8004952:	bdb0      	pop	{r4, r5, r7, pc}

08004954 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004954:	b480      	push	{r7}
 8004956:	b089      	sub	sp, #36	@ 0x24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	0c1b      	lsrs	r3, r3, #16
 800496c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004970:	4413      	add	r3, r2
 8004972:	041b      	lsls	r3, r3, #16
 8004974:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	01db      	lsls	r3, r3, #7
 8004980:	4413      	add	r3, r2
 8004982:	3384      	adds	r3, #132	@ 0x84
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	6812      	ldr	r2, [r2, #0]
 800498a:	4611      	mov	r1, r2
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	01d2      	lsls	r2, r2, #7
 8004990:	440a      	add	r2, r1
 8004992:	3284      	adds	r2, #132	@ 0x84
 8004994:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004998:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80049aa:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80049ac:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4619      	mov	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	01db      	lsls	r3, r3, #7
 80049b8:	440b      	add	r3, r1
 80049ba:	3384      	adds	r3, #132	@ 0x84
 80049bc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80049c2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049d2:	4413      	add	r3, r2
 80049d4:	041b      	lsls	r3, r3, #16
 80049d6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	01db      	lsls	r3, r3, #7
 80049e2:	4413      	add	r3, r2
 80049e4:	3384      	adds	r3, #132	@ 0x84
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	6812      	ldr	r2, [r2, #0]
 80049ec:	4611      	mov	r1, r2
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	01d2      	lsls	r2, r2, #7
 80049f2:	440a      	add	r2, r1
 80049f4:	3284      	adds	r2, #132	@ 0x84
 80049f6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80049fa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a0a:	4413      	add	r3, r2
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4619      	mov	r1, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	01db      	lsls	r3, r3, #7
 8004a18:	440b      	add	r3, r1
 8004a1a:	3384      	adds	r3, #132	@ 0x84
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	01db      	lsls	r3, r3, #7
 8004a2e:	4413      	add	r3, r2
 8004a30:	3384      	adds	r3, #132	@ 0x84
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	6812      	ldr	r2, [r2, #0]
 8004a38:	4611      	mov	r1, r2
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	01d2      	lsls	r2, r2, #7
 8004a3e:	440a      	add	r2, r1
 8004a40:	3284      	adds	r2, #132	@ 0x84
 8004a42:	f023 0307 	bic.w	r3, r3, #7
 8004a46:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	01db      	lsls	r3, r3, #7
 8004a52:	4413      	add	r3, r2
 8004a54:	3384      	adds	r3, #132	@ 0x84
 8004a56:	461a      	mov	r2, r3
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004a6e:	041b      	lsls	r3, r3, #16
 8004a70:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	061b      	lsls	r3, r3, #24
 8004a78:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	01db      	lsls	r3, r3, #7
 8004a84:	4413      	add	r3, r2
 8004a86:	3384      	adds	r3, #132	@ 0x84
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	01db      	lsls	r3, r3, #7
 8004a94:	4413      	add	r3, r2
 8004a96:	3384      	adds	r3, #132	@ 0x84
 8004a98:	461a      	mov	r2, r3
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	431a      	orrs	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	01db      	lsls	r3, r3, #7
 8004ab8:	440b      	add	r3, r1
 8004aba:	3384      	adds	r3, #132	@ 0x84
 8004abc:	4619      	mov	r1, r3
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	01db      	lsls	r3, r3, #7
 8004ace:	4413      	add	r3, r2
 8004ad0:	3384      	adds	r3, #132	@ 0x84
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	6812      	ldr	r2, [r2, #0]
 8004ad8:	4611      	mov	r1, r2
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	01d2      	lsls	r2, r2, #7
 8004ade:	440a      	add	r2, r1
 8004ae0:	3284      	adds	r2, #132	@ 0x84
 8004ae2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004ae6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	461a      	mov	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	01db      	lsls	r3, r3, #7
 8004af2:	4413      	add	r3, r2
 8004af4:	3384      	adds	r3, #132	@ 0x84
 8004af6:	461a      	mov	r2, r3
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	461a      	mov	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	01db      	lsls	r3, r3, #7
 8004b08:	4413      	add	r3, r2
 8004b0a:	3384      	adds	r3, #132	@ 0x84
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	4611      	mov	r1, r2
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	01d2      	lsls	r2, r2, #7
 8004b18:	440a      	add	r2, r1
 8004b1a:	3284      	adds	r2, #132	@ 0x84
 8004b1c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004b20:	f023 0307 	bic.w	r3, r3, #7
 8004b24:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	69da      	ldr	r2, [r3, #28]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	68f9      	ldr	r1, [r7, #12]
 8004b30:	6809      	ldr	r1, [r1, #0]
 8004b32:	4608      	mov	r0, r1
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	01c9      	lsls	r1, r1, #7
 8004b38:	4401      	add	r1, r0
 8004b3a:	3184      	adds	r1, #132	@ 0x84
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	01db      	lsls	r3, r3, #7
 8004b4a:	4413      	add	r3, r2
 8004b4c:	3384      	adds	r3, #132	@ 0x84
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	461a      	mov	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	01db      	lsls	r3, r3, #7
 8004b5a:	4413      	add	r3, r2
 8004b5c:	3384      	adds	r3, #132	@ 0x84
 8004b5e:	461a      	mov	r2, r3
 8004b60:	2300      	movs	r3, #0
 8004b62:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	461a      	mov	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	01db      	lsls	r3, r3, #7
 8004b6e:	4413      	add	r3, r2
 8004b70:	3384      	adds	r3, #132	@ 0x84
 8004b72:	461a      	mov	r2, r3
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b78:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d102      	bne.n	8004b88 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004b82:	2304      	movs	r3, #4
 8004b84:	61fb      	str	r3, [r7, #28]
 8004b86:	e01b      	b.n	8004bc0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d102      	bne.n	8004b96 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004b90:	2303      	movs	r3, #3
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	e014      	b.n	8004bc0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	d00b      	beq.n	8004bb6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d007      	beq.n	8004bb6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d003      	beq.n	8004bb6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004bb2:	2b07      	cmp	r3, #7
 8004bb4:	d102      	bne.n	8004bbc <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	61fb      	str	r3, [r7, #28]
 8004bba:	e001      	b.n	8004bc0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	01db      	lsls	r3, r3, #7
 8004bca:	4413      	add	r3, r2
 8004bcc:	3384      	adds	r3, #132	@ 0x84
 8004bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	6812      	ldr	r2, [r2, #0]
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	01d2      	lsls	r2, r2, #7
 8004bda:	440a      	add	r2, r1
 8004bdc:	3284      	adds	r2, #132	@ 0x84
 8004bde:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004be2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be8:	69fa      	ldr	r2, [r7, #28]
 8004bea:	fb02 f303 	mul.w	r3, r2, r3
 8004bee:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	6859      	ldr	r1, [r3, #4]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	1acb      	subs	r3, r1, r3
 8004bfa:	69f9      	ldr	r1, [r7, #28]
 8004bfc:	fb01 f303 	mul.w	r3, r1, r3
 8004c00:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004c02:	68f9      	ldr	r1, [r7, #12]
 8004c04:	6809      	ldr	r1, [r1, #0]
 8004c06:	4608      	mov	r0, r1
 8004c08:	6879      	ldr	r1, [r7, #4]
 8004c0a:	01c9      	lsls	r1, r1, #7
 8004c0c:	4401      	add	r1, r0
 8004c0e:	3184      	adds	r1, #132	@ 0x84
 8004c10:	4313      	orrs	r3, r2
 8004c12:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	461a      	mov	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	01db      	lsls	r3, r3, #7
 8004c1e:	4413      	add	r3, r2
 8004c20:	3384      	adds	r3, #132	@ 0x84
 8004c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	4611      	mov	r1, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	01d2      	lsls	r2, r2, #7
 8004c2e:	440a      	add	r2, r1
 8004c30:	3284      	adds	r2, #132	@ 0x84
 8004c32:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004c36:	f023 0307 	bic.w	r3, r3, #7
 8004c3a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	01db      	lsls	r3, r3, #7
 8004c46:	4413      	add	r3, r2
 8004c48:	3384      	adds	r3, #132	@ 0x84
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c50:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	01db      	lsls	r3, r3, #7
 8004c5c:	4413      	add	r3, r2
 8004c5e:	3384      	adds	r3, #132	@ 0x84
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	4611      	mov	r1, r2
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	01d2      	lsls	r2, r2, #7
 8004c6c:	440a      	add	r2, r1
 8004c6e:	3284      	adds	r2, #132	@ 0x84
 8004c70:	f043 0301 	orr.w	r3, r3, #1
 8004c74:	6013      	str	r3, [r2, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3724      	adds	r7, #36	@ 0x24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e267      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d075      	beq.n	8004d8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ca2:	4b88      	ldr	r3, [pc, #544]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 030c 	and.w	r3, r3, #12
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d00c      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cae:	4b85      	ldr	r3, [pc, #532]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d112      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cba:	4b82      	ldr	r3, [pc, #520]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cc6:	d10b      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d05b      	beq.n	8004d8c <HAL_RCC_OscConfig+0x108>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d157      	bne.n	8004d8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e242      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce8:	d106      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x74>
 8004cea:	4b76      	ldr	r3, [pc, #472]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a75      	ldr	r2, [pc, #468]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	e01d      	b.n	8004d34 <HAL_RCC_OscConfig+0xb0>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCC_OscConfig+0x98>
 8004d02:	4b70      	ldr	r3, [pc, #448]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a6f      	ldr	r2, [pc, #444]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a6c      	ldr	r2, [pc, #432]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	e00b      	b.n	8004d34 <HAL_RCC_OscConfig+0xb0>
 8004d1c:	4b69      	ldr	r3, [pc, #420]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a68      	ldr	r2, [pc, #416]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	4b66      	ldr	r3, [pc, #408]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a65      	ldr	r2, [pc, #404]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d013      	beq.n	8004d64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3c:	f7fe f830 	bl	8002da0 <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d44:	f7fe f82c 	bl	8002da0 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b64      	cmp	r3, #100	@ 0x64
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e207      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d56:	4b5b      	ldr	r3, [pc, #364]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0f0      	beq.n	8004d44 <HAL_RCC_OscConfig+0xc0>
 8004d62:	e014      	b.n	8004d8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d64:	f7fe f81c 	bl	8002da0 <HAL_GetTick>
 8004d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d6a:	e008      	b.n	8004d7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d6c:	f7fe f818 	bl	8002da0 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b64      	cmp	r3, #100	@ 0x64
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e1f3      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d7e:	4b51      	ldr	r3, [pc, #324]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f0      	bne.n	8004d6c <HAL_RCC_OscConfig+0xe8>
 8004d8a:	e000      	b.n	8004d8e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d063      	beq.n	8004e62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004d9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00b      	beq.n	8004dbe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004da6:	4b47      	ldr	r3, [pc, #284]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d11c      	bne.n	8004dec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db2:	4b44      	ldr	r3, [pc, #272]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d116      	bne.n	8004dec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dbe:	4b41      	ldr	r3, [pc, #260]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x152>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d001      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e1c7      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4937      	ldr	r1, [pc, #220]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dea:	e03a      	b.n	8004e62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d020      	beq.n	8004e36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004df4:	4b34      	ldr	r3, [pc, #208]	@ (8004ec8 <HAL_RCC_OscConfig+0x244>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfa:	f7fd ffd1 	bl	8002da0 <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e02:	f7fd ffcd 	bl	8002da0 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e1a8      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e14:	4b2b      	ldr	r3, [pc, #172]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e20:	4b28      	ldr	r3, [pc, #160]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	4925      	ldr	r1, [pc, #148]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	600b      	str	r3, [r1, #0]
 8004e34:	e015      	b.n	8004e62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e36:	4b24      	ldr	r3, [pc, #144]	@ (8004ec8 <HAL_RCC_OscConfig+0x244>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3c:	f7fd ffb0 	bl	8002da0 <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e44:	f7fd ffac 	bl	8002da0 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e187      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e56:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1f0      	bne.n	8004e44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0308 	and.w	r3, r3, #8
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d036      	beq.n	8004edc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d016      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e76:	4b15      	ldr	r3, [pc, #84]	@ (8004ecc <HAL_RCC_OscConfig+0x248>)
 8004e78:	2201      	movs	r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7c:	f7fd ff90 	bl	8002da0 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e84:	f7fd ff8c 	bl	8002da0 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e167      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec4 <HAL_RCC_OscConfig+0x240>)
 8004e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f0      	beq.n	8004e84 <HAL_RCC_OscConfig+0x200>
 8004ea2:	e01b      	b.n	8004edc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ea4:	4b09      	ldr	r3, [pc, #36]	@ (8004ecc <HAL_RCC_OscConfig+0x248>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eaa:	f7fd ff79 	bl	8002da0 <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb0:	e00e      	b.n	8004ed0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eb2:	f7fd ff75 	bl	8002da0 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d907      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e150      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	42470000 	.word	0x42470000
 8004ecc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed0:	4b88      	ldr	r3, [pc, #544]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1ea      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f000 8097 	beq.w	8005018 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eea:	2300      	movs	r3, #0
 8004eec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eee:	4b81      	ldr	r3, [pc, #516]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10f      	bne.n	8004f1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004efa:	2300      	movs	r3, #0
 8004efc:	60bb      	str	r3, [r7, #8]
 8004efe:	4b7d      	ldr	r3, [pc, #500]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	4a7c      	ldr	r2, [pc, #496]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f0a:	4b7a      	ldr	r3, [pc, #488]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f12:	60bb      	str	r3, [r7, #8]
 8004f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f16:	2301      	movs	r3, #1
 8004f18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1a:	4b77      	ldr	r3, [pc, #476]	@ (80050f8 <HAL_RCC_OscConfig+0x474>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d118      	bne.n	8004f58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f26:	4b74      	ldr	r3, [pc, #464]	@ (80050f8 <HAL_RCC_OscConfig+0x474>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a73      	ldr	r2, [pc, #460]	@ (80050f8 <HAL_RCC_OscConfig+0x474>)
 8004f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f32:	f7fd ff35 	bl	8002da0 <HAL_GetTick>
 8004f36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f38:	e008      	b.n	8004f4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f3a:	f7fd ff31 	bl	8002da0 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e10c      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f4c:	4b6a      	ldr	r3, [pc, #424]	@ (80050f8 <HAL_RCC_OscConfig+0x474>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d0f0      	beq.n	8004f3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d106      	bne.n	8004f6e <HAL_RCC_OscConfig+0x2ea>
 8004f60:	4b64      	ldr	r3, [pc, #400]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f64:	4a63      	ldr	r2, [pc, #396]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f66:	f043 0301 	orr.w	r3, r3, #1
 8004f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f6c:	e01c      	b.n	8004fa8 <HAL_RCC_OscConfig+0x324>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	2b05      	cmp	r3, #5
 8004f74:	d10c      	bne.n	8004f90 <HAL_RCC_OscConfig+0x30c>
 8004f76:	4b5f      	ldr	r3, [pc, #380]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f7a:	4a5e      	ldr	r2, [pc, #376]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f7c:	f043 0304 	orr.w	r3, r3, #4
 8004f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f82:	4b5c      	ldr	r3, [pc, #368]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f86:	4a5b      	ldr	r2, [pc, #364]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f8e:	e00b      	b.n	8004fa8 <HAL_RCC_OscConfig+0x324>
 8004f90:	4b58      	ldr	r3, [pc, #352]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f94:	4a57      	ldr	r2, [pc, #348]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f96:	f023 0301 	bic.w	r3, r3, #1
 8004f9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9c:	4b55      	ldr	r3, [pc, #340]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa0:	4a54      	ldr	r2, [pc, #336]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004fa2:	f023 0304 	bic.w	r3, r3, #4
 8004fa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d015      	beq.n	8004fdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb0:	f7fd fef6 	bl	8002da0 <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fb6:	e00a      	b.n	8004fce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb8:	f7fd fef2 	bl	8002da0 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e0cb      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fce:	4b49      	ldr	r3, [pc, #292]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d0ee      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x334>
 8004fda:	e014      	b.n	8005006 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fdc:	f7fd fee0 	bl	8002da0 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fe2:	e00a      	b.n	8004ffa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe4:	f7fd fedc 	bl	8002da0 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e0b5      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1ee      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005006:	7dfb      	ldrb	r3, [r7, #23]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d105      	bne.n	8005018 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800500c:	4b39      	ldr	r3, [pc, #228]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 800500e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005010:	4a38      	ldr	r2, [pc, #224]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8005012:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005016:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 80a1 	beq.w	8005164 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005022:	4b34      	ldr	r3, [pc, #208]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 030c 	and.w	r3, r3, #12
 800502a:	2b08      	cmp	r3, #8
 800502c:	d05c      	beq.n	80050e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	2b02      	cmp	r3, #2
 8005034:	d141      	bne.n	80050ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005036:	4b31      	ldr	r3, [pc, #196]	@ (80050fc <HAL_RCC_OscConfig+0x478>)
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800503c:	f7fd feb0 	bl	8002da0 <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005044:	f7fd feac 	bl	8002da0 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e087      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005056:	4b27      	ldr	r3, [pc, #156]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1f0      	bne.n	8005044 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69da      	ldr	r2, [r3, #28]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	431a      	orrs	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	019b      	lsls	r3, r3, #6
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005078:	085b      	lsrs	r3, r3, #1
 800507a:	3b01      	subs	r3, #1
 800507c:	041b      	lsls	r3, r3, #16
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005084:	061b      	lsls	r3, r3, #24
 8005086:	491b      	ldr	r1, [pc, #108]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 8005088:	4313      	orrs	r3, r2
 800508a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800508c:	4b1b      	ldr	r3, [pc, #108]	@ (80050fc <HAL_RCC_OscConfig+0x478>)
 800508e:	2201      	movs	r2, #1
 8005090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005092:	f7fd fe85 	bl	8002da0 <HAL_GetTick>
 8005096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005098:	e008      	b.n	80050ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800509a:	f7fd fe81 	bl	8002da0 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e05c      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ac:	4b11      	ldr	r3, [pc, #68]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <HAL_RCC_OscConfig+0x416>
 80050b8:	e054      	b.n	8005164 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ba:	4b10      	ldr	r3, [pc, #64]	@ (80050fc <HAL_RCC_OscConfig+0x478>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c0:	f7fd fe6e 	bl	8002da0 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c8:	f7fd fe6a 	bl	8002da0 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e045      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050da:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <HAL_RCC_OscConfig+0x470>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0x444>
 80050e6:	e03d      	b.n	8005164 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d107      	bne.n	8005100 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e038      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
 80050f4:	40023800 	.word	0x40023800
 80050f8:	40007000 	.word	0x40007000
 80050fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005100:	4b1b      	ldr	r3, [pc, #108]	@ (8005170 <HAL_RCC_OscConfig+0x4ec>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d028      	beq.n	8005160 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005118:	429a      	cmp	r2, r3
 800511a:	d121      	bne.n	8005160 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	429a      	cmp	r2, r3
 8005128:	d11a      	bne.n	8005160 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005130:	4013      	ands	r3, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005136:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005138:	4293      	cmp	r3, r2
 800513a:	d111      	bne.n	8005160 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	3b01      	subs	r3, #1
 800514a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800514c:	429a      	cmp	r2, r3
 800514e:	d107      	bne.n	8005160 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800515c:	429a      	cmp	r2, r3
 800515e:	d001      	beq.n	8005164 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e000      	b.n	8005166 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023800 	.word	0x40023800

08005174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0cc      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005188:	4b68      	ldr	r3, [pc, #416]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 030f 	and.w	r3, r3, #15
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d90c      	bls.n	80051b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005196:	4b65      	ldr	r3, [pc, #404]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	b2d2      	uxtb	r2, r2
 800519c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800519e:	4b63      	ldr	r3, [pc, #396]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 030f 	and.w	r3, r3, #15
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d001      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e0b8      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d020      	beq.n	80051fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d005      	beq.n	80051d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051c8:	4b59      	ldr	r3, [pc, #356]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	4a58      	ldr	r2, [pc, #352]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d005      	beq.n	80051ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051e0:	4b53      	ldr	r3, [pc, #332]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	4a52      	ldr	r2, [pc, #328]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80051ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051ec:	4b50      	ldr	r3, [pc, #320]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	494d      	ldr	r1, [pc, #308]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d044      	beq.n	8005294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d107      	bne.n	8005222 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005212:	4b47      	ldr	r3, [pc, #284]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d119      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e07f      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b02      	cmp	r3, #2
 8005228:	d003      	beq.n	8005232 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800522e:	2b03      	cmp	r3, #3
 8005230:	d107      	bne.n	8005242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005232:	4b3f      	ldr	r3, [pc, #252]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d109      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e06f      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005242:	4b3b      	ldr	r3, [pc, #236]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e067      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005252:	4b37      	ldr	r3, [pc, #220]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f023 0203 	bic.w	r2, r3, #3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	4934      	ldr	r1, [pc, #208]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005260:	4313      	orrs	r3, r2
 8005262:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005264:	f7fd fd9c 	bl	8002da0 <HAL_GetTick>
 8005268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526a:	e00a      	b.n	8005282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800526c:	f7fd fd98 	bl	8002da0 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800527a:	4293      	cmp	r3, r2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e04f      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005282:	4b2b      	ldr	r3, [pc, #172]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 020c 	and.w	r2, r3, #12
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	429a      	cmp	r2, r3
 8005292:	d1eb      	bne.n	800526c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005294:	4b25      	ldr	r3, [pc, #148]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 030f 	and.w	r3, r3, #15
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d20c      	bcs.n	80052bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052a2:	4b22      	ldr	r3, [pc, #136]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	b2d2      	uxtb	r2, r2
 80052a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052aa:	4b20      	ldr	r3, [pc, #128]	@ (800532c <HAL_RCC_ClockConfig+0x1b8>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 030f 	and.w	r3, r3, #15
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d001      	beq.n	80052bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e032      	b.n	8005322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d008      	beq.n	80052da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052c8:	4b19      	ldr	r3, [pc, #100]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	4916      	ldr	r1, [pc, #88]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d009      	beq.n	80052fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052e6:	4b12      	ldr	r3, [pc, #72]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	490e      	ldr	r1, [pc, #56]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052fa:	f000 f821 	bl	8005340 <HAL_RCC_GetSysClockFreq>
 80052fe:	4602      	mov	r2, r0
 8005300:	4b0b      	ldr	r3, [pc, #44]	@ (8005330 <HAL_RCC_ClockConfig+0x1bc>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	091b      	lsrs	r3, r3, #4
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	490a      	ldr	r1, [pc, #40]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 800530c:	5ccb      	ldrb	r3, [r1, r3]
 800530e:	fa22 f303 	lsr.w	r3, r2, r3
 8005312:	4a09      	ldr	r2, [pc, #36]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005316:	4b09      	ldr	r3, [pc, #36]	@ (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7fd fcfc 	bl	8002d18 <HAL_InitTick>

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	40023c00 	.word	0x40023c00
 8005330:	40023800 	.word	0x40023800
 8005334:	08008c4c 	.word	0x08008c4c
 8005338:	20000020 	.word	0x20000020
 800533c:	20000024 	.word	0x20000024

08005340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005344:	b094      	sub	sp, #80	@ 0x50
 8005346:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800534c:	2300      	movs	r3, #0
 800534e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005350:	2300      	movs	r3, #0
 8005352:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005358:	4b79      	ldr	r3, [pc, #484]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 030c 	and.w	r3, r3, #12
 8005360:	2b08      	cmp	r3, #8
 8005362:	d00d      	beq.n	8005380 <HAL_RCC_GetSysClockFreq+0x40>
 8005364:	2b08      	cmp	r3, #8
 8005366:	f200 80e1 	bhi.w	800552c <HAL_RCC_GetSysClockFreq+0x1ec>
 800536a:	2b00      	cmp	r3, #0
 800536c:	d002      	beq.n	8005374 <HAL_RCC_GetSysClockFreq+0x34>
 800536e:	2b04      	cmp	r3, #4
 8005370:	d003      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0x3a>
 8005372:	e0db      	b.n	800552c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005374:	4b73      	ldr	r3, [pc, #460]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x204>)
 8005376:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005378:	e0db      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800537a:	4b73      	ldr	r3, [pc, #460]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x208>)
 800537c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800537e:	e0d8      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005380:	4b6f      	ldr	r3, [pc, #444]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005388:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800538a:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d063      	beq.n	800545e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005396:	4b6a      	ldr	r3, [pc, #424]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	099b      	lsrs	r3, r3, #6
 800539c:	2200      	movs	r2, #0
 800539e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80053a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053aa:	2300      	movs	r3, #0
 80053ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80053b2:	4622      	mov	r2, r4
 80053b4:	462b      	mov	r3, r5
 80053b6:	f04f 0000 	mov.w	r0, #0
 80053ba:	f04f 0100 	mov.w	r1, #0
 80053be:	0159      	lsls	r1, r3, #5
 80053c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053c4:	0150      	lsls	r0, r2, #5
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4621      	mov	r1, r4
 80053cc:	1a51      	subs	r1, r2, r1
 80053ce:	6139      	str	r1, [r7, #16]
 80053d0:	4629      	mov	r1, r5
 80053d2:	eb63 0301 	sbc.w	r3, r3, r1
 80053d6:	617b      	str	r3, [r7, #20]
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053e4:	4659      	mov	r1, fp
 80053e6:	018b      	lsls	r3, r1, #6
 80053e8:	4651      	mov	r1, sl
 80053ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053ee:	4651      	mov	r1, sl
 80053f0:	018a      	lsls	r2, r1, #6
 80053f2:	4651      	mov	r1, sl
 80053f4:	ebb2 0801 	subs.w	r8, r2, r1
 80053f8:	4659      	mov	r1, fp
 80053fa:	eb63 0901 	sbc.w	r9, r3, r1
 80053fe:	f04f 0200 	mov.w	r2, #0
 8005402:	f04f 0300 	mov.w	r3, #0
 8005406:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800540a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800540e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005412:	4690      	mov	r8, r2
 8005414:	4699      	mov	r9, r3
 8005416:	4623      	mov	r3, r4
 8005418:	eb18 0303 	adds.w	r3, r8, r3
 800541c:	60bb      	str	r3, [r7, #8]
 800541e:	462b      	mov	r3, r5
 8005420:	eb49 0303 	adc.w	r3, r9, r3
 8005424:	60fb      	str	r3, [r7, #12]
 8005426:	f04f 0200 	mov.w	r2, #0
 800542a:	f04f 0300 	mov.w	r3, #0
 800542e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005432:	4629      	mov	r1, r5
 8005434:	024b      	lsls	r3, r1, #9
 8005436:	4621      	mov	r1, r4
 8005438:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800543c:	4621      	mov	r1, r4
 800543e:	024a      	lsls	r2, r1, #9
 8005440:	4610      	mov	r0, r2
 8005442:	4619      	mov	r1, r3
 8005444:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005446:	2200      	movs	r2, #0
 8005448:	62bb      	str	r3, [r7, #40]	@ 0x28
 800544a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800544c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005450:	f7fa ff26 	bl	80002a0 <__aeabi_uldivmod>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	4613      	mov	r3, r2
 800545a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800545c:	e058      	b.n	8005510 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800545e:	4b38      	ldr	r3, [pc, #224]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	099b      	lsrs	r3, r3, #6
 8005464:	2200      	movs	r2, #0
 8005466:	4618      	mov	r0, r3
 8005468:	4611      	mov	r1, r2
 800546a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800546e:	623b      	str	r3, [r7, #32]
 8005470:	2300      	movs	r3, #0
 8005472:	627b      	str	r3, [r7, #36]	@ 0x24
 8005474:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005478:	4642      	mov	r2, r8
 800547a:	464b      	mov	r3, r9
 800547c:	f04f 0000 	mov.w	r0, #0
 8005480:	f04f 0100 	mov.w	r1, #0
 8005484:	0159      	lsls	r1, r3, #5
 8005486:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800548a:	0150      	lsls	r0, r2, #5
 800548c:	4602      	mov	r2, r0
 800548e:	460b      	mov	r3, r1
 8005490:	4641      	mov	r1, r8
 8005492:	ebb2 0a01 	subs.w	sl, r2, r1
 8005496:	4649      	mov	r1, r9
 8005498:	eb63 0b01 	sbc.w	fp, r3, r1
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	f04f 0300 	mov.w	r3, #0
 80054a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80054a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054b0:	ebb2 040a 	subs.w	r4, r2, sl
 80054b4:	eb63 050b 	sbc.w	r5, r3, fp
 80054b8:	f04f 0200 	mov.w	r2, #0
 80054bc:	f04f 0300 	mov.w	r3, #0
 80054c0:	00eb      	lsls	r3, r5, #3
 80054c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054c6:	00e2      	lsls	r2, r4, #3
 80054c8:	4614      	mov	r4, r2
 80054ca:	461d      	mov	r5, r3
 80054cc:	4643      	mov	r3, r8
 80054ce:	18e3      	adds	r3, r4, r3
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	464b      	mov	r3, r9
 80054d4:	eb45 0303 	adc.w	r3, r5, r3
 80054d8:	607b      	str	r3, [r7, #4]
 80054da:	f04f 0200 	mov.w	r2, #0
 80054de:	f04f 0300 	mov.w	r3, #0
 80054e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054e6:	4629      	mov	r1, r5
 80054e8:	028b      	lsls	r3, r1, #10
 80054ea:	4621      	mov	r1, r4
 80054ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054f0:	4621      	mov	r1, r4
 80054f2:	028a      	lsls	r2, r1, #10
 80054f4:	4610      	mov	r0, r2
 80054f6:	4619      	mov	r1, r3
 80054f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054fa:	2200      	movs	r2, #0
 80054fc:	61bb      	str	r3, [r7, #24]
 80054fe:	61fa      	str	r2, [r7, #28]
 8005500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005504:	f7fa fecc 	bl	80002a0 <__aeabi_uldivmod>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4613      	mov	r3, r2
 800550e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005510:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x200>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	0c1b      	lsrs	r3, r3, #16
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	3301      	adds	r3, #1
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005520:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005524:	fbb2 f3f3 	udiv	r3, r2, r3
 8005528:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800552a:	e002      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x204>)
 800552e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005534:	4618      	mov	r0, r3
 8005536:	3750      	adds	r7, #80	@ 0x50
 8005538:	46bd      	mov	sp, r7
 800553a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800553e:	bf00      	nop
 8005540:	40023800 	.word	0x40023800
 8005544:	00f42400 	.word	0x00f42400
 8005548:	007a1200 	.word	0x007a1200

0800554c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005550:	4b03      	ldr	r3, [pc, #12]	@ (8005560 <HAL_RCC_GetHCLKFreq+0x14>)
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20000020 	.word	0x20000020

08005564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005568:	f7ff fff0 	bl	800554c <HAL_RCC_GetHCLKFreq>
 800556c:	4602      	mov	r2, r0
 800556e:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	0a9b      	lsrs	r3, r3, #10
 8005574:	f003 0307 	and.w	r3, r3, #7
 8005578:	4903      	ldr	r1, [pc, #12]	@ (8005588 <HAL_RCC_GetPCLK1Freq+0x24>)
 800557a:	5ccb      	ldrb	r3, [r1, r3]
 800557c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005580:	4618      	mov	r0, r3
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40023800 	.word	0x40023800
 8005588:	08008c5c 	.word	0x08008c5c

0800558c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005598:	2300      	movs	r3, #0
 800559a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10b      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d075      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80055c0:	4b91      	ldr	r3, [pc, #580]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055c6:	f7fd fbeb 	bl	8002da0 <HAL_GetTick>
 80055ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055cc:	e008      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055ce:	f7fd fbe7 	bl	8002da0 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e189      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055e0:	4b8a      	ldr	r3, [pc, #552]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1f0      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d009      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	019a      	lsls	r2, r3, #6
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	071b      	lsls	r3, r3, #28
 8005604:	4981      	ldr	r1, [pc, #516]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005606:	4313      	orrs	r3, r2
 8005608:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d01f      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005618:	4b7c      	ldr	r3, [pc, #496]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800561a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800561e:	0f1b      	lsrs	r3, r3, #28
 8005620:	f003 0307 	and.w	r3, r3, #7
 8005624:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	019a      	lsls	r2, r3, #6
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	061b      	lsls	r3, r3, #24
 8005632:	431a      	orrs	r2, r3
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	071b      	lsls	r3, r3, #28
 8005638:	4974      	ldr	r1, [pc, #464]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005640:	4b72      	ldr	r3, [pc, #456]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005642:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005646:	f023 021f 	bic.w	r2, r3, #31
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	3b01      	subs	r3, #1
 8005650:	496e      	ldr	r1, [pc, #440]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00d      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	019a      	lsls	r2, r3, #6
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	061b      	lsls	r3, r3, #24
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	071b      	lsls	r3, r3, #28
 8005678:	4964      	ldr	r1, [pc, #400]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005680:	4b61      	ldr	r3, [pc, #388]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005682:	2201      	movs	r2, #1
 8005684:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005686:	f7fd fb8b 	bl	8002da0 <HAL_GetTick>
 800568a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800568c:	e008      	b.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800568e:	f7fd fb87 	bl	8002da0 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d901      	bls.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e129      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056a0:	4b5a      	ldr	r3, [pc, #360]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f0      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d105      	bne.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d079      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80056c4:	4b52      	ldr	r3, [pc, #328]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056ca:	f7fd fb69 	bl	8002da0 <HAL_GetTick>
 80056ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056d0:	e008      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056d2:	f7fd fb65 	bl	8002da0 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e107      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056e4:	4b49      	ldr	r3, [pc, #292]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056f0:	d0ef      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0304 	and.w	r3, r3, #4
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d020      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056fe:	4b43      	ldr	r3, [pc, #268]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005704:	0f1b      	lsrs	r3, r3, #28
 8005706:	f003 0307 	and.w	r3, r3, #7
 800570a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	019a      	lsls	r2, r3, #6
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	061b      	lsls	r3, r3, #24
 8005718:	431a      	orrs	r2, r3
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	071b      	lsls	r3, r3, #28
 800571e:	493b      	ldr	r1, [pc, #236]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005720:	4313      	orrs	r3, r2
 8005722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005726:	4b39      	ldr	r3, [pc, #228]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800572c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a1b      	ldr	r3, [r3, #32]
 8005734:	3b01      	subs	r3, #1
 8005736:	021b      	lsls	r3, r3, #8
 8005738:	4934      	ldr	r1, [pc, #208]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800573a:	4313      	orrs	r3, r2
 800573c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d01e      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800574c:	4b2f      	ldr	r3, [pc, #188]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800574e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005752:	0e1b      	lsrs	r3, r3, #24
 8005754:	f003 030f 	and.w	r3, r3, #15
 8005758:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	019a      	lsls	r2, r3, #6
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	061b      	lsls	r3, r3, #24
 8005764:	431a      	orrs	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	071b      	lsls	r3, r3, #28
 800576c:	4927      	ldr	r1, [pc, #156]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800576e:	4313      	orrs	r3, r2
 8005770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005774:	4b25      	ldr	r3, [pc, #148]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005776:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800577a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	4922      	ldr	r1, [pc, #136]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005784:	4313      	orrs	r3, r2
 8005786:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800578a:	4b21      	ldr	r3, [pc, #132]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800578c:	2201      	movs	r2, #1
 800578e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005790:	f7fd fb06 	bl	8002da0 <HAL_GetTick>
 8005794:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005798:	f7fd fb02 	bl	8002da0 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d901      	bls.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e0a4      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80057aa:	4b18      	ldr	r3, [pc, #96]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b6:	d1ef      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0320 	and.w	r3, r3, #32
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 808b 	beq.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057c6:	2300      	movs	r3, #0
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	4b10      	ldr	r3, [pc, #64]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ce:	4a0f      	ldr	r2, [pc, #60]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80057d6:	4b0d      	ldr	r3, [pc, #52]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a0b      	ldr	r2, [pc, #44]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80057e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057ee:	f7fd fad7 	bl	8002da0 <HAL_GetTick>
 80057f2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80057f4:	e010      	b.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057f6:	f7fd fad3 	bl	8002da0 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b02      	cmp	r3, #2
 8005802:	d909      	bls.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e075      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005808:	42470068 	.word	0x42470068
 800580c:	40023800 	.word	0x40023800
 8005810:	42470070 	.word	0x42470070
 8005814:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005818:	4b38      	ldr	r3, [pc, #224]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0e8      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005824:	4b36      	ldr	r3, [pc, #216]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005828:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d02f      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005838:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	429a      	cmp	r2, r3
 8005840:	d028      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005842:	4b2f      	ldr	r3, [pc, #188]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800584c:	4b2d      	ldr	r3, [pc, #180]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800584e:	2201      	movs	r2, #1
 8005850:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005852:	4b2c      	ldr	r3, [pc, #176]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005858:	4a29      	ldr	r2, [pc, #164]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800585e:	4b28      	ldr	r3, [pc, #160]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	2b01      	cmp	r3, #1
 8005868:	d114      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800586a:	f7fd fa99 	bl	8002da0 <HAL_GetTick>
 800586e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005870:	e00a      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005872:	f7fd fa95 	bl	8002da0 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005880:	4293      	cmp	r3, r2
 8005882:	d901      	bls.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e035      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005888:	4b1d      	ldr	r3, [pc, #116]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800588a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0ee      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800589c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058a0:	d10d      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x332>
 80058a2:	4b17      	ldr	r3, [pc, #92]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058b6:	4912      	ldr	r1, [pc, #72]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	608b      	str	r3, [r1, #8]
 80058bc:	e005      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80058be:	4b10      	ldr	r3, [pc, #64]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	4a0f      	ldr	r2, [pc, #60]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058c8:	6093      	str	r3, [r2, #8]
 80058ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058d6:	490a      	ldr	r1, [pc, #40]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d004      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80058ee:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80058f0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40007000 	.word	0x40007000
 8005900:	40023800 	.word	0x40023800
 8005904:	42470e40 	.word	0x42470e40
 8005908:	424711e0 	.word	0x424711e0

0800590c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e01c      	b.n	8005958 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	795b      	ldrb	r3, [r3, #5]
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d105      	bne.n	8005934 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7fc fd26 	bl	8002380 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2202      	movs	r2, #2
 8005938:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f042 0204 	orr.w	r2, r2, #4
 8005948:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e07b      	b.n	8005a6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005976:	2b00      	cmp	r3, #0
 8005978:	d108      	bne.n	800598c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005982:	d009      	beq.n	8005998 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	61da      	str	r2, [r3, #28]
 800598a:	e005      	b.n	8005998 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d106      	bne.n	80059b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fc fd06 	bl	80023c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059e0:	431a      	orrs	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	431a      	orrs	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a1c:	ea42 0103 	orr.w	r1, r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	0c1b      	lsrs	r3, r3, #16
 8005a36:	f003 0104 	and.w	r1, r3, #4
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3e:	f003 0210 	and.w	r2, r3, #16
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b082      	sub	sp, #8
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e01a      	b.n	8005aba <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a9a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f7fc fcd9 	bl	8002454 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b088      	sub	sp, #32
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	603b      	str	r3, [r7, #0]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ad2:	f7fd f965 	bl	8002da0 <HAL_GetTick>
 8005ad6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005ad8:	88fb      	ldrh	r3, [r7, #6]
 8005ada:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d001      	beq.n	8005aec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005ae8:	2302      	movs	r3, #2
 8005aea:	e12a      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_SPI_Transmit+0x36>
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e122      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d101      	bne.n	8005b0a <HAL_SPI_Transmit+0x48>
 8005b06:	2302      	movs	r3, #2
 8005b08:	e11b      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2203      	movs	r2, #3
 8005b16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b58:	d10f      	bne.n	8005b7a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b78:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d007      	beq.n	8005b98 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ba0:	d152      	bne.n	8005c48 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d002      	beq.n	8005bb0 <HAL_SPI_Transmit+0xee>
 8005baa:	8b7b      	ldrh	r3, [r7, #26]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d145      	bne.n	8005c3c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb4:	881a      	ldrh	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc0:	1c9a      	adds	r2, r3, #2
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bd4:	e032      	b.n	8005c3c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 0302 	and.w	r3, r3, #2
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d112      	bne.n	8005c0a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be8:	881a      	ldrh	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf4:	1c9a      	adds	r2, r3, #2
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c08:	e018      	b.n	8005c3c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c0a:	f7fd f8c9 	bl	8002da0 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d803      	bhi.n	8005c22 <HAL_SPI_Transmit+0x160>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c20:	d102      	bne.n	8005c28 <HAL_SPI_Transmit+0x166>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d109      	bne.n	8005c3c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e082      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1c7      	bne.n	8005bd6 <HAL_SPI_Transmit+0x114>
 8005c46:	e053      	b.n	8005cf0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d002      	beq.n	8005c56 <HAL_SPI_Transmit+0x194>
 8005c50:	8b7b      	ldrh	r3, [r7, #26]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d147      	bne.n	8005ce6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	330c      	adds	r3, #12
 8005c60:	7812      	ldrb	r2, [r2, #0]
 8005c62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c7c:	e033      	b.n	8005ce6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d113      	bne.n	8005cb4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	330c      	adds	r3, #12
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	3b01      	subs	r3, #1
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005cb2:	e018      	b.n	8005ce6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cb4:	f7fd f874 	bl	8002da0 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d803      	bhi.n	8005ccc <HAL_SPI_Transmit+0x20a>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cca:	d102      	bne.n	8005cd2 <HAL_SPI_Transmit+0x210>
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d109      	bne.n	8005ce6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e02d      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1c6      	bne.n	8005c7e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cf0:	69fa      	ldr	r2, [r7, #28]
 8005cf2:	6839      	ldr	r1, [r7, #0]
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 f8bf 	bl	8005e78 <SPI_EndRxTxTransaction>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10a      	bne.n	8005d24 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d0e:	2300      	movs	r3, #0
 8005d10:	617b      	str	r3, [r7, #20]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	617b      	str	r3, [r7, #20]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	617b      	str	r3, [r7, #20]
 8005d22:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005d40:	2300      	movs	r3, #0
  }
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3720      	adds	r7, #32
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d58:	b2db      	uxtb	r3, r3
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	603b      	str	r3, [r7, #0]
 8005d74:	4613      	mov	r3, r2
 8005d76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d78:	f7fd f812 	bl	8002da0 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d80:	1a9b      	subs	r3, r3, r2
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	4413      	add	r3, r2
 8005d86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d88:	f7fd f80a 	bl	8002da0 <HAL_GetTick>
 8005d8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d8e:	4b39      	ldr	r3, [pc, #228]	@ (8005e74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	015b      	lsls	r3, r3, #5
 8005d94:	0d1b      	lsrs	r3, r3, #20
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	fb02 f303 	mul.w	r3, r2, r3
 8005d9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d9e:	e054      	b.n	8005e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da6:	d050      	beq.n	8005e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005da8:	f7fc fffa 	bl	8002da0 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	69fa      	ldr	r2, [r7, #28]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d902      	bls.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d13d      	bne.n	8005e3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005dcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dd6:	d111      	bne.n	8005dfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005de0:	d004      	beq.n	8005dec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dea:	d107      	bne.n	8005dfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e04:	d10f      	bne.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e017      	b.n	8005e6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	689a      	ldr	r2, [r3, #8]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4013      	ands	r3, r2
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	bf0c      	ite	eq
 8005e5a:	2301      	moveq	r3, #1
 8005e5c:	2300      	movne	r3, #0
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	461a      	mov	r2, r3
 8005e62:	79fb      	ldrb	r3, [r7, #7]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d19b      	bne.n	8005da0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3720      	adds	r7, #32
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	20000020 	.word	0x20000020

08005e78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af02      	add	r7, sp, #8
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f7ff ff6a 	bl	8005d68 <SPI_WaitFlagStateUntilTimeout>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d007      	beq.n	8005eaa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e9e:	f043 0220 	orr.w	r2, r3, #32
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e032      	b.n	8005f10 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8005f18 <SPI_EndRxTxTransaction+0xa0>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a1b      	ldr	r2, [pc, #108]	@ (8005f1c <SPI_EndRxTxTransaction+0xa4>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	0d5b      	lsrs	r3, r3, #21
 8005eb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005eba:	fb02 f303 	mul.w	r3, r2, r3
 8005ebe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec8:	d112      	bne.n	8005ef0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2180      	movs	r1, #128	@ 0x80
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f7ff ff47 	bl	8005d68 <SPI_WaitFlagStateUntilTimeout>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d016      	beq.n	8005f0e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee4:	f043 0220 	orr.w	r2, r3, #32
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e00f      	b.n	8005f10 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00a      	beq.n	8005f0c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f06:	2b80      	cmp	r3, #128	@ 0x80
 8005f08:	d0f2      	beq.n	8005ef0 <SPI_EndRxTxTransaction+0x78>
 8005f0a:	e000      	b.n	8005f0e <SPI_EndRxTxTransaction+0x96>
        break;
 8005f0c:	bf00      	nop
  }

  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	20000020 	.word	0x20000020
 8005f1c:	165e9f81 	.word	0x165e9f81

08005f20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e041      	b.n	8005fb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d106      	bne.n	8005f4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7fc faa2 	bl	8002490 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	4610      	mov	r0, r2
 8005f60:	f000 fa7e 	bl	8006460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3708      	adds	r7, #8
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
	...

08005fc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d001      	beq.n	8005fd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e04e      	b.n	8006076 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a23      	ldr	r2, [pc, #140]	@ (8006084 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d022      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006002:	d01d      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1f      	ldr	r2, [pc, #124]	@ (8006088 <HAL_TIM_Base_Start_IT+0xc8>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d018      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1e      	ldr	r2, [pc, #120]	@ (800608c <HAL_TIM_Base_Start_IT+0xcc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d013      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a1c      	ldr	r2, [pc, #112]	@ (8006090 <HAL_TIM_Base_Start_IT+0xd0>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d00e      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a1b      	ldr	r2, [pc, #108]	@ (8006094 <HAL_TIM_Base_Start_IT+0xd4>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d009      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a19      	ldr	r2, [pc, #100]	@ (8006098 <HAL_TIM_Base_Start_IT+0xd8>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d004      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x80>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a18      	ldr	r2, [pc, #96]	@ (800609c <HAL_TIM_Base_Start_IT+0xdc>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d111      	bne.n	8006064 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 0307 	and.w	r3, r3, #7
 800604a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b06      	cmp	r3, #6
 8006050:	d010      	beq.n	8006074 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f042 0201 	orr.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006062:	e007      	b.n	8006074 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0201 	orr.w	r2, r2, #1
 8006072:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	40010000 	.word	0x40010000
 8006088:	40000400 	.word	0x40000400
 800608c:	40000800 	.word	0x40000800
 8006090:	40000c00 	.word	0x40000c00
 8006094:	40010400 	.word	0x40010400
 8006098:	40014000 	.word	0x40014000
 800609c:	40001800 	.word	0x40001800

080060a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d020      	beq.n	8006104 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d01b      	beq.n	8006104 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f06f 0202 	mvn.w	r2, #2
 80060d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	f003 0303 	and.w	r3, r3, #3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f999 	bl	8006422 <HAL_TIM_IC_CaptureCallback>
 80060f0:	e005      	b.n	80060fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f98b 	bl	800640e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f99c 	bl	8006436 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	2b00      	cmp	r3, #0
 800610c:	d020      	beq.n	8006150 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b00      	cmp	r3, #0
 8006116:	d01b      	beq.n	8006150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f06f 0204 	mvn.w	r2, #4
 8006120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2202      	movs	r2, #2
 8006126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006132:	2b00      	cmp	r3, #0
 8006134:	d003      	beq.n	800613e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f973 	bl	8006422 <HAL_TIM_IC_CaptureCallback>
 800613c:	e005      	b.n	800614a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f965 	bl	800640e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f976 	bl	8006436 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 0308 	and.w	r3, r3, #8
 8006156:	2b00      	cmp	r3, #0
 8006158:	d020      	beq.n	800619c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d01b      	beq.n	800619c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f06f 0208 	mvn.w	r2, #8
 800616c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2204      	movs	r2, #4
 8006172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	69db      	ldr	r3, [r3, #28]
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f94d 	bl	8006422 <HAL_TIM_IC_CaptureCallback>
 8006188:	e005      	b.n	8006196 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f93f 	bl	800640e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 f950 	bl	8006436 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d020      	beq.n	80061e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01b      	beq.n	80061e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f06f 0210 	mvn.w	r2, #16
 80061b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2208      	movs	r2, #8
 80061be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f927 	bl	8006422 <HAL_TIM_IC_CaptureCallback>
 80061d4:	e005      	b.n	80061e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f919 	bl	800640e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 f92a 	bl	8006436 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00c      	beq.n	800620c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d007      	beq.n	800620c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f06f 0201 	mvn.w	r2, #1
 8006204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7fb fede 	bl	8001fc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00c      	beq.n	8006230 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800621c:	2b00      	cmp	r3, #0
 800621e:	d007      	beq.n	8006230 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fae4 	bl	80067f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00c      	beq.n	8006254 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800624c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f8fb 	bl	800644a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f003 0320 	and.w	r3, r3, #32
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00c      	beq.n	8006278 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b00      	cmp	r3, #0
 8006266:	d007      	beq.n	8006278 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f06f 0220 	mvn.w	r2, #32
 8006270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fab6 	bl	80067e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006278:	bf00      	nop
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800628a:	2300      	movs	r3, #0
 800628c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006294:	2b01      	cmp	r3, #1
 8006296:	d101      	bne.n	800629c <HAL_TIM_ConfigClockSource+0x1c>
 8006298:	2302      	movs	r3, #2
 800629a:	e0b4      	b.n	8006406 <HAL_TIM_ConfigClockSource+0x186>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062d4:	d03e      	beq.n	8006354 <HAL_TIM_ConfigClockSource+0xd4>
 80062d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062da:	f200 8087 	bhi.w	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 80062de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e2:	f000 8086 	beq.w	80063f2 <HAL_TIM_ConfigClockSource+0x172>
 80062e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ea:	d87f      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 80062ec:	2b70      	cmp	r3, #112	@ 0x70
 80062ee:	d01a      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0xa6>
 80062f0:	2b70      	cmp	r3, #112	@ 0x70
 80062f2:	d87b      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 80062f4:	2b60      	cmp	r3, #96	@ 0x60
 80062f6:	d050      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x11a>
 80062f8:	2b60      	cmp	r3, #96	@ 0x60
 80062fa:	d877      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 80062fc:	2b50      	cmp	r3, #80	@ 0x50
 80062fe:	d03c      	beq.n	800637a <HAL_TIM_ConfigClockSource+0xfa>
 8006300:	2b50      	cmp	r3, #80	@ 0x50
 8006302:	d873      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 8006304:	2b40      	cmp	r3, #64	@ 0x40
 8006306:	d058      	beq.n	80063ba <HAL_TIM_ConfigClockSource+0x13a>
 8006308:	2b40      	cmp	r3, #64	@ 0x40
 800630a:	d86f      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 800630c:	2b30      	cmp	r3, #48	@ 0x30
 800630e:	d064      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x15a>
 8006310:	2b30      	cmp	r3, #48	@ 0x30
 8006312:	d86b      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 8006314:	2b20      	cmp	r3, #32
 8006316:	d060      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x15a>
 8006318:	2b20      	cmp	r3, #32
 800631a:	d867      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d05c      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x15a>
 8006320:	2b10      	cmp	r3, #16
 8006322:	d05a      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x15a>
 8006324:	e062      	b.n	80063ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006336:	f000 f9b9 	bl	80066ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006348:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68ba      	ldr	r2, [r7, #8]
 8006350:	609a      	str	r2, [r3, #8]
      break;
 8006352:	e04f      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006364:	f000 f9a2 	bl	80066ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689a      	ldr	r2, [r3, #8]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006376:	609a      	str	r2, [r3, #8]
      break;
 8006378:	e03c      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006386:	461a      	mov	r2, r3
 8006388:	f000 f916 	bl	80065b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2150      	movs	r1, #80	@ 0x50
 8006392:	4618      	mov	r0, r3
 8006394:	f000 f96f 	bl	8006676 <TIM_ITRx_SetConfig>
      break;
 8006398:	e02c      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063a6:	461a      	mov	r2, r3
 80063a8:	f000 f935 	bl	8006616 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2160      	movs	r1, #96	@ 0x60
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 f95f 	bl	8006676 <TIM_ITRx_SetConfig>
      break;
 80063b8:	e01c      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063c6:	461a      	mov	r2, r3
 80063c8:	f000 f8f6 	bl	80065b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2140      	movs	r1, #64	@ 0x40
 80063d2:	4618      	mov	r0, r3
 80063d4:	f000 f94f 	bl	8006676 <TIM_ITRx_SetConfig>
      break;
 80063d8:	e00c      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f000 f946 	bl	8006676 <TIM_ITRx_SetConfig>
      break;
 80063ea:	e003      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	73fb      	strb	r3, [r7, #15]
      break;
 80063f0:	e000      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006404:	7bfb      	ldrb	r3, [r7, #15]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006422:	b480      	push	{r7}
 8006424:	b083      	sub	sp, #12
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800642a:	bf00      	nop
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800644a:	b480      	push	{r7}
 800644c:	b083      	sub	sp, #12
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
	...

08006460 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a46      	ldr	r2, [pc, #280]	@ (800658c <TIM_Base_SetConfig+0x12c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d013      	beq.n	80064a0 <TIM_Base_SetConfig+0x40>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800647e:	d00f      	beq.n	80064a0 <TIM_Base_SetConfig+0x40>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a43      	ldr	r2, [pc, #268]	@ (8006590 <TIM_Base_SetConfig+0x130>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d00b      	beq.n	80064a0 <TIM_Base_SetConfig+0x40>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a42      	ldr	r2, [pc, #264]	@ (8006594 <TIM_Base_SetConfig+0x134>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d007      	beq.n	80064a0 <TIM_Base_SetConfig+0x40>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a41      	ldr	r2, [pc, #260]	@ (8006598 <TIM_Base_SetConfig+0x138>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d003      	beq.n	80064a0 <TIM_Base_SetConfig+0x40>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a40      	ldr	r2, [pc, #256]	@ (800659c <TIM_Base_SetConfig+0x13c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d108      	bne.n	80064b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a35      	ldr	r2, [pc, #212]	@ (800658c <TIM_Base_SetConfig+0x12c>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d02b      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c0:	d027      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a32      	ldr	r2, [pc, #200]	@ (8006590 <TIM_Base_SetConfig+0x130>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d023      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a31      	ldr	r2, [pc, #196]	@ (8006594 <TIM_Base_SetConfig+0x134>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d01f      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a30      	ldr	r2, [pc, #192]	@ (8006598 <TIM_Base_SetConfig+0x138>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d01b      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a2f      	ldr	r2, [pc, #188]	@ (800659c <TIM_Base_SetConfig+0x13c>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d017      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a2e      	ldr	r2, [pc, #184]	@ (80065a0 <TIM_Base_SetConfig+0x140>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d013      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a2d      	ldr	r2, [pc, #180]	@ (80065a4 <TIM_Base_SetConfig+0x144>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d00f      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a2c      	ldr	r2, [pc, #176]	@ (80065a8 <TIM_Base_SetConfig+0x148>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d00b      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2b      	ldr	r2, [pc, #172]	@ (80065ac <TIM_Base_SetConfig+0x14c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d007      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2a      	ldr	r2, [pc, #168]	@ (80065b0 <TIM_Base_SetConfig+0x150>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d003      	beq.n	8006512 <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a29      	ldr	r2, [pc, #164]	@ (80065b4 <TIM_Base_SetConfig+0x154>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d108      	bne.n	8006524 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a10      	ldr	r2, [pc, #64]	@ (800658c <TIM_Base_SetConfig+0x12c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <TIM_Base_SetConfig+0xf8>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a12      	ldr	r2, [pc, #72]	@ (800659c <TIM_Base_SetConfig+0x13c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d103      	bne.n	8006560 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	691a      	ldr	r2, [r3, #16]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b01      	cmp	r3, #1
 8006570:	d105      	bne.n	800657e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f023 0201 	bic.w	r2, r3, #1
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	611a      	str	r2, [r3, #16]
  }
}
 800657e:	bf00      	nop
 8006580:	3714      	adds	r7, #20
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	40010000 	.word	0x40010000
 8006590:	40000400 	.word	0x40000400
 8006594:	40000800 	.word	0x40000800
 8006598:	40000c00 	.word	0x40000c00
 800659c:	40010400 	.word	0x40010400
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40014400 	.word	0x40014400
 80065a8:	40014800 	.word	0x40014800
 80065ac:	40001800 	.word	0x40001800
 80065b0:	40001c00 	.word	0x40001c00
 80065b4:	40002000 	.word	0x40002000

080065b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	f023 0201 	bic.w	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 030a 	bic.w	r3, r3, #10
 80065f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	621a      	str	r2, [r3, #32]
}
 800660a:	bf00      	nop
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006616:	b480      	push	{r7}
 8006618:	b087      	sub	sp, #28
 800661a:	af00      	add	r7, sp, #0
 800661c:	60f8      	str	r0, [r7, #12]
 800661e:	60b9      	str	r1, [r7, #8]
 8006620:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6a1b      	ldr	r3, [r3, #32]
 8006626:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	f023 0210 	bic.w	r2, r3, #16
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006640:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	031b      	lsls	r3, r3, #12
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4313      	orrs	r3, r2
 800664a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006652:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	011b      	lsls	r3, r3, #4
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	621a      	str	r2, [r3, #32]
}
 800666a:	bf00      	nop
 800666c:	371c      	adds	r7, #28
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006676:	b480      	push	{r7}
 8006678:	b085      	sub	sp, #20
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
 800667e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800668c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	4313      	orrs	r3, r2
 8006694:	f043 0307 	orr.w	r3, r3, #7
 8006698:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	609a      	str	r2, [r3, #8]
}
 80066a0:	bf00      	nop
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	021a      	lsls	r2, r3, #8
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	431a      	orrs	r2, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	609a      	str	r2, [r3, #8]
}
 80066e0:	bf00      	nop
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d101      	bne.n	8006704 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006700:	2302      	movs	r3, #2
 8006702:	e05a      	b.n	80067ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800672a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	4313      	orrs	r3, r2
 8006734:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a21      	ldr	r2, [pc, #132]	@ (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d022      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006750:	d01d      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a1d      	ldr	r2, [pc, #116]	@ (80067cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d018      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a1b      	ldr	r2, [pc, #108]	@ (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d013      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a1a      	ldr	r2, [pc, #104]	@ (80067d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d00e      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a18      	ldr	r2, [pc, #96]	@ (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d009      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a17      	ldr	r2, [pc, #92]	@ (80067dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d004      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a15      	ldr	r2, [pc, #84]	@ (80067e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d10c      	bne.n	80067a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006794:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	4313      	orrs	r3, r2
 800679e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3714      	adds	r7, #20
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	40010000 	.word	0x40010000
 80067cc:	40000400 	.word	0x40000400
 80067d0:	40000800 	.word	0x40000800
 80067d4:	40000c00 	.word	0x40000c00
 80067d8:	40010400 	.word	0x40010400
 80067dc:	40014000 	.word	0x40014000
 80067e0:	40001800 	.word	0x40001800

080067e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <siprintf>:
 800680c:	b40e      	push	{r1, r2, r3}
 800680e:	b500      	push	{lr}
 8006810:	b09c      	sub	sp, #112	@ 0x70
 8006812:	ab1d      	add	r3, sp, #116	@ 0x74
 8006814:	9002      	str	r0, [sp, #8]
 8006816:	9006      	str	r0, [sp, #24]
 8006818:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800681c:	4809      	ldr	r0, [pc, #36]	@ (8006844 <siprintf+0x38>)
 800681e:	9107      	str	r1, [sp, #28]
 8006820:	9104      	str	r1, [sp, #16]
 8006822:	4909      	ldr	r1, [pc, #36]	@ (8006848 <siprintf+0x3c>)
 8006824:	f853 2b04 	ldr.w	r2, [r3], #4
 8006828:	9105      	str	r1, [sp, #20]
 800682a:	6800      	ldr	r0, [r0, #0]
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	a902      	add	r1, sp, #8
 8006830:	f000 f994 	bl	8006b5c <_svfiprintf_r>
 8006834:	9b02      	ldr	r3, [sp, #8]
 8006836:	2200      	movs	r2, #0
 8006838:	701a      	strb	r2, [r3, #0]
 800683a:	b01c      	add	sp, #112	@ 0x70
 800683c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006840:	b003      	add	sp, #12
 8006842:	4770      	bx	lr
 8006844:	2000002c 	.word	0x2000002c
 8006848:	ffff0208 	.word	0xffff0208

0800684c <memset>:
 800684c:	4402      	add	r2, r0
 800684e:	4603      	mov	r3, r0
 8006850:	4293      	cmp	r3, r2
 8006852:	d100      	bne.n	8006856 <memset+0xa>
 8006854:	4770      	bx	lr
 8006856:	f803 1b01 	strb.w	r1, [r3], #1
 800685a:	e7f9      	b.n	8006850 <memset+0x4>

0800685c <__errno>:
 800685c:	4b01      	ldr	r3, [pc, #4]	@ (8006864 <__errno+0x8>)
 800685e:	6818      	ldr	r0, [r3, #0]
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	2000002c 	.word	0x2000002c

08006868 <__libc_init_array>:
 8006868:	b570      	push	{r4, r5, r6, lr}
 800686a:	4d0d      	ldr	r5, [pc, #52]	@ (80068a0 <__libc_init_array+0x38>)
 800686c:	4c0d      	ldr	r4, [pc, #52]	@ (80068a4 <__libc_init_array+0x3c>)
 800686e:	1b64      	subs	r4, r4, r5
 8006870:	10a4      	asrs	r4, r4, #2
 8006872:	2600      	movs	r6, #0
 8006874:	42a6      	cmp	r6, r4
 8006876:	d109      	bne.n	800688c <__libc_init_array+0x24>
 8006878:	4d0b      	ldr	r5, [pc, #44]	@ (80068a8 <__libc_init_array+0x40>)
 800687a:	4c0c      	ldr	r4, [pc, #48]	@ (80068ac <__libc_init_array+0x44>)
 800687c:	f000 fc66 	bl	800714c <_init>
 8006880:	1b64      	subs	r4, r4, r5
 8006882:	10a4      	asrs	r4, r4, #2
 8006884:	2600      	movs	r6, #0
 8006886:	42a6      	cmp	r6, r4
 8006888:	d105      	bne.n	8006896 <__libc_init_array+0x2e>
 800688a:	bd70      	pop	{r4, r5, r6, pc}
 800688c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006890:	4798      	blx	r3
 8006892:	3601      	adds	r6, #1
 8006894:	e7ee      	b.n	8006874 <__libc_init_array+0xc>
 8006896:	f855 3b04 	ldr.w	r3, [r5], #4
 800689a:	4798      	blx	r3
 800689c:	3601      	adds	r6, #1
 800689e:	e7f2      	b.n	8006886 <__libc_init_array+0x1e>
 80068a0:	08008ca0 	.word	0x08008ca0
 80068a4:	08008ca0 	.word	0x08008ca0
 80068a8:	08008ca0 	.word	0x08008ca0
 80068ac:	08008ca4 	.word	0x08008ca4

080068b0 <__retarget_lock_acquire_recursive>:
 80068b0:	4770      	bx	lr

080068b2 <__retarget_lock_release_recursive>:
 80068b2:	4770      	bx	lr

080068b4 <_free_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	4605      	mov	r5, r0
 80068b8:	2900      	cmp	r1, #0
 80068ba:	d041      	beq.n	8006940 <_free_r+0x8c>
 80068bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068c0:	1f0c      	subs	r4, r1, #4
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bfb8      	it	lt
 80068c6:	18e4      	addlt	r4, r4, r3
 80068c8:	f000 f8e0 	bl	8006a8c <__malloc_lock>
 80068cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006944 <_free_r+0x90>)
 80068ce:	6813      	ldr	r3, [r2, #0]
 80068d0:	b933      	cbnz	r3, 80068e0 <_free_r+0x2c>
 80068d2:	6063      	str	r3, [r4, #4]
 80068d4:	6014      	str	r4, [r2, #0]
 80068d6:	4628      	mov	r0, r5
 80068d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068dc:	f000 b8dc 	b.w	8006a98 <__malloc_unlock>
 80068e0:	42a3      	cmp	r3, r4
 80068e2:	d908      	bls.n	80068f6 <_free_r+0x42>
 80068e4:	6820      	ldr	r0, [r4, #0]
 80068e6:	1821      	adds	r1, r4, r0
 80068e8:	428b      	cmp	r3, r1
 80068ea:	bf01      	itttt	eq
 80068ec:	6819      	ldreq	r1, [r3, #0]
 80068ee:	685b      	ldreq	r3, [r3, #4]
 80068f0:	1809      	addeq	r1, r1, r0
 80068f2:	6021      	streq	r1, [r4, #0]
 80068f4:	e7ed      	b.n	80068d2 <_free_r+0x1e>
 80068f6:	461a      	mov	r2, r3
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	b10b      	cbz	r3, 8006900 <_free_r+0x4c>
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	d9fa      	bls.n	80068f6 <_free_r+0x42>
 8006900:	6811      	ldr	r1, [r2, #0]
 8006902:	1850      	adds	r0, r2, r1
 8006904:	42a0      	cmp	r0, r4
 8006906:	d10b      	bne.n	8006920 <_free_r+0x6c>
 8006908:	6820      	ldr	r0, [r4, #0]
 800690a:	4401      	add	r1, r0
 800690c:	1850      	adds	r0, r2, r1
 800690e:	4283      	cmp	r3, r0
 8006910:	6011      	str	r1, [r2, #0]
 8006912:	d1e0      	bne.n	80068d6 <_free_r+0x22>
 8006914:	6818      	ldr	r0, [r3, #0]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	6053      	str	r3, [r2, #4]
 800691a:	4408      	add	r0, r1
 800691c:	6010      	str	r0, [r2, #0]
 800691e:	e7da      	b.n	80068d6 <_free_r+0x22>
 8006920:	d902      	bls.n	8006928 <_free_r+0x74>
 8006922:	230c      	movs	r3, #12
 8006924:	602b      	str	r3, [r5, #0]
 8006926:	e7d6      	b.n	80068d6 <_free_r+0x22>
 8006928:	6820      	ldr	r0, [r4, #0]
 800692a:	1821      	adds	r1, r4, r0
 800692c:	428b      	cmp	r3, r1
 800692e:	bf04      	itt	eq
 8006930:	6819      	ldreq	r1, [r3, #0]
 8006932:	685b      	ldreq	r3, [r3, #4]
 8006934:	6063      	str	r3, [r4, #4]
 8006936:	bf04      	itt	eq
 8006938:	1809      	addeq	r1, r1, r0
 800693a:	6021      	streq	r1, [r4, #0]
 800693c:	6054      	str	r4, [r2, #4]
 800693e:	e7ca      	b.n	80068d6 <_free_r+0x22>
 8006940:	bd38      	pop	{r3, r4, r5, pc}
 8006942:	bf00      	nop
 8006944:	20025df4 	.word	0x20025df4

08006948 <sbrk_aligned>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	4e0f      	ldr	r6, [pc, #60]	@ (8006988 <sbrk_aligned+0x40>)
 800694c:	460c      	mov	r4, r1
 800694e:	6831      	ldr	r1, [r6, #0]
 8006950:	4605      	mov	r5, r0
 8006952:	b911      	cbnz	r1, 800695a <sbrk_aligned+0x12>
 8006954:	f000 fba6 	bl	80070a4 <_sbrk_r>
 8006958:	6030      	str	r0, [r6, #0]
 800695a:	4621      	mov	r1, r4
 800695c:	4628      	mov	r0, r5
 800695e:	f000 fba1 	bl	80070a4 <_sbrk_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d103      	bne.n	800696e <sbrk_aligned+0x26>
 8006966:	f04f 34ff 	mov.w	r4, #4294967295
 800696a:	4620      	mov	r0, r4
 800696c:	bd70      	pop	{r4, r5, r6, pc}
 800696e:	1cc4      	adds	r4, r0, #3
 8006970:	f024 0403 	bic.w	r4, r4, #3
 8006974:	42a0      	cmp	r0, r4
 8006976:	d0f8      	beq.n	800696a <sbrk_aligned+0x22>
 8006978:	1a21      	subs	r1, r4, r0
 800697a:	4628      	mov	r0, r5
 800697c:	f000 fb92 	bl	80070a4 <_sbrk_r>
 8006980:	3001      	adds	r0, #1
 8006982:	d1f2      	bne.n	800696a <sbrk_aligned+0x22>
 8006984:	e7ef      	b.n	8006966 <sbrk_aligned+0x1e>
 8006986:	bf00      	nop
 8006988:	20025df0 	.word	0x20025df0

0800698c <_malloc_r>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	1ccd      	adds	r5, r1, #3
 8006992:	f025 0503 	bic.w	r5, r5, #3
 8006996:	3508      	adds	r5, #8
 8006998:	2d0c      	cmp	r5, #12
 800699a:	bf38      	it	cc
 800699c:	250c      	movcc	r5, #12
 800699e:	2d00      	cmp	r5, #0
 80069a0:	4606      	mov	r6, r0
 80069a2:	db01      	blt.n	80069a8 <_malloc_r+0x1c>
 80069a4:	42a9      	cmp	r1, r5
 80069a6:	d904      	bls.n	80069b2 <_malloc_r+0x26>
 80069a8:	230c      	movs	r3, #12
 80069aa:	6033      	str	r3, [r6, #0]
 80069ac:	2000      	movs	r0, #0
 80069ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a88 <_malloc_r+0xfc>
 80069b6:	f000 f869 	bl	8006a8c <__malloc_lock>
 80069ba:	f8d8 3000 	ldr.w	r3, [r8]
 80069be:	461c      	mov	r4, r3
 80069c0:	bb44      	cbnz	r4, 8006a14 <_malloc_r+0x88>
 80069c2:	4629      	mov	r1, r5
 80069c4:	4630      	mov	r0, r6
 80069c6:	f7ff ffbf 	bl	8006948 <sbrk_aligned>
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	4604      	mov	r4, r0
 80069ce:	d158      	bne.n	8006a82 <_malloc_r+0xf6>
 80069d0:	f8d8 4000 	ldr.w	r4, [r8]
 80069d4:	4627      	mov	r7, r4
 80069d6:	2f00      	cmp	r7, #0
 80069d8:	d143      	bne.n	8006a62 <_malloc_r+0xd6>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	d04b      	beq.n	8006a76 <_malloc_r+0xea>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	4639      	mov	r1, r7
 80069e2:	4630      	mov	r0, r6
 80069e4:	eb04 0903 	add.w	r9, r4, r3
 80069e8:	f000 fb5c 	bl	80070a4 <_sbrk_r>
 80069ec:	4581      	cmp	r9, r0
 80069ee:	d142      	bne.n	8006a76 <_malloc_r+0xea>
 80069f0:	6821      	ldr	r1, [r4, #0]
 80069f2:	1a6d      	subs	r5, r5, r1
 80069f4:	4629      	mov	r1, r5
 80069f6:	4630      	mov	r0, r6
 80069f8:	f7ff ffa6 	bl	8006948 <sbrk_aligned>
 80069fc:	3001      	adds	r0, #1
 80069fe:	d03a      	beq.n	8006a76 <_malloc_r+0xea>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	442b      	add	r3, r5
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	f8d8 3000 	ldr.w	r3, [r8]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	bb62      	cbnz	r2, 8006a68 <_malloc_r+0xdc>
 8006a0e:	f8c8 7000 	str.w	r7, [r8]
 8006a12:	e00f      	b.n	8006a34 <_malloc_r+0xa8>
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	1b52      	subs	r2, r2, r5
 8006a18:	d420      	bmi.n	8006a5c <_malloc_r+0xd0>
 8006a1a:	2a0b      	cmp	r2, #11
 8006a1c:	d917      	bls.n	8006a4e <_malloc_r+0xc2>
 8006a1e:	1961      	adds	r1, r4, r5
 8006a20:	42a3      	cmp	r3, r4
 8006a22:	6025      	str	r5, [r4, #0]
 8006a24:	bf18      	it	ne
 8006a26:	6059      	strne	r1, [r3, #4]
 8006a28:	6863      	ldr	r3, [r4, #4]
 8006a2a:	bf08      	it	eq
 8006a2c:	f8c8 1000 	streq.w	r1, [r8]
 8006a30:	5162      	str	r2, [r4, r5]
 8006a32:	604b      	str	r3, [r1, #4]
 8006a34:	4630      	mov	r0, r6
 8006a36:	f000 f82f 	bl	8006a98 <__malloc_unlock>
 8006a3a:	f104 000b 	add.w	r0, r4, #11
 8006a3e:	1d23      	adds	r3, r4, #4
 8006a40:	f020 0007 	bic.w	r0, r0, #7
 8006a44:	1ac2      	subs	r2, r0, r3
 8006a46:	bf1c      	itt	ne
 8006a48:	1a1b      	subne	r3, r3, r0
 8006a4a:	50a3      	strne	r3, [r4, r2]
 8006a4c:	e7af      	b.n	80069ae <_malloc_r+0x22>
 8006a4e:	6862      	ldr	r2, [r4, #4]
 8006a50:	42a3      	cmp	r3, r4
 8006a52:	bf0c      	ite	eq
 8006a54:	f8c8 2000 	streq.w	r2, [r8]
 8006a58:	605a      	strne	r2, [r3, #4]
 8006a5a:	e7eb      	b.n	8006a34 <_malloc_r+0xa8>
 8006a5c:	4623      	mov	r3, r4
 8006a5e:	6864      	ldr	r4, [r4, #4]
 8006a60:	e7ae      	b.n	80069c0 <_malloc_r+0x34>
 8006a62:	463c      	mov	r4, r7
 8006a64:	687f      	ldr	r7, [r7, #4]
 8006a66:	e7b6      	b.n	80069d6 <_malloc_r+0x4a>
 8006a68:	461a      	mov	r2, r3
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	42a3      	cmp	r3, r4
 8006a6e:	d1fb      	bne.n	8006a68 <_malloc_r+0xdc>
 8006a70:	2300      	movs	r3, #0
 8006a72:	6053      	str	r3, [r2, #4]
 8006a74:	e7de      	b.n	8006a34 <_malloc_r+0xa8>
 8006a76:	230c      	movs	r3, #12
 8006a78:	6033      	str	r3, [r6, #0]
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f000 f80c 	bl	8006a98 <__malloc_unlock>
 8006a80:	e794      	b.n	80069ac <_malloc_r+0x20>
 8006a82:	6005      	str	r5, [r0, #0]
 8006a84:	e7d6      	b.n	8006a34 <_malloc_r+0xa8>
 8006a86:	bf00      	nop
 8006a88:	20025df4 	.word	0x20025df4

08006a8c <__malloc_lock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	@ (8006a94 <__malloc_lock+0x8>)
 8006a8e:	f7ff bf0f 	b.w	80068b0 <__retarget_lock_acquire_recursive>
 8006a92:	bf00      	nop
 8006a94:	20025dec 	.word	0x20025dec

08006a98 <__malloc_unlock>:
 8006a98:	4801      	ldr	r0, [pc, #4]	@ (8006aa0 <__malloc_unlock+0x8>)
 8006a9a:	f7ff bf0a 	b.w	80068b2 <__retarget_lock_release_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	20025dec 	.word	0x20025dec

08006aa4 <__ssputs_r>:
 8006aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa8:	688e      	ldr	r6, [r1, #8]
 8006aaa:	461f      	mov	r7, r3
 8006aac:	42be      	cmp	r6, r7
 8006aae:	680b      	ldr	r3, [r1, #0]
 8006ab0:	4682      	mov	sl, r0
 8006ab2:	460c      	mov	r4, r1
 8006ab4:	4690      	mov	r8, r2
 8006ab6:	d82d      	bhi.n	8006b14 <__ssputs_r+0x70>
 8006ab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006abc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ac0:	d026      	beq.n	8006b10 <__ssputs_r+0x6c>
 8006ac2:	6965      	ldr	r5, [r4, #20]
 8006ac4:	6909      	ldr	r1, [r1, #16]
 8006ac6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006aca:	eba3 0901 	sub.w	r9, r3, r1
 8006ace:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ad2:	1c7b      	adds	r3, r7, #1
 8006ad4:	444b      	add	r3, r9
 8006ad6:	106d      	asrs	r5, r5, #1
 8006ad8:	429d      	cmp	r5, r3
 8006ada:	bf38      	it	cc
 8006adc:	461d      	movcc	r5, r3
 8006ade:	0553      	lsls	r3, r2, #21
 8006ae0:	d527      	bpl.n	8006b32 <__ssputs_r+0x8e>
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	f7ff ff52 	bl	800698c <_malloc_r>
 8006ae8:	4606      	mov	r6, r0
 8006aea:	b360      	cbz	r0, 8006b46 <__ssputs_r+0xa2>
 8006aec:	6921      	ldr	r1, [r4, #16]
 8006aee:	464a      	mov	r2, r9
 8006af0:	f000 fae8 	bl	80070c4 <memcpy>
 8006af4:	89a3      	ldrh	r3, [r4, #12]
 8006af6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006afe:	81a3      	strh	r3, [r4, #12]
 8006b00:	6126      	str	r6, [r4, #16]
 8006b02:	6165      	str	r5, [r4, #20]
 8006b04:	444e      	add	r6, r9
 8006b06:	eba5 0509 	sub.w	r5, r5, r9
 8006b0a:	6026      	str	r6, [r4, #0]
 8006b0c:	60a5      	str	r5, [r4, #8]
 8006b0e:	463e      	mov	r6, r7
 8006b10:	42be      	cmp	r6, r7
 8006b12:	d900      	bls.n	8006b16 <__ssputs_r+0x72>
 8006b14:	463e      	mov	r6, r7
 8006b16:	6820      	ldr	r0, [r4, #0]
 8006b18:	4632      	mov	r2, r6
 8006b1a:	4641      	mov	r1, r8
 8006b1c:	f000 faa8 	bl	8007070 <memmove>
 8006b20:	68a3      	ldr	r3, [r4, #8]
 8006b22:	1b9b      	subs	r3, r3, r6
 8006b24:	60a3      	str	r3, [r4, #8]
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	4433      	add	r3, r6
 8006b2a:	6023      	str	r3, [r4, #0]
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b32:	462a      	mov	r2, r5
 8006b34:	f000 fad4 	bl	80070e0 <_realloc_r>
 8006b38:	4606      	mov	r6, r0
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d1e0      	bne.n	8006b00 <__ssputs_r+0x5c>
 8006b3e:	6921      	ldr	r1, [r4, #16]
 8006b40:	4650      	mov	r0, sl
 8006b42:	f7ff feb7 	bl	80068b4 <_free_r>
 8006b46:	230c      	movs	r3, #12
 8006b48:	f8ca 3000 	str.w	r3, [sl]
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b52:	81a3      	strh	r3, [r4, #12]
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295
 8006b58:	e7e9      	b.n	8006b2e <__ssputs_r+0x8a>
	...

08006b5c <_svfiprintf_r>:
 8006b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b60:	4698      	mov	r8, r3
 8006b62:	898b      	ldrh	r3, [r1, #12]
 8006b64:	061b      	lsls	r3, r3, #24
 8006b66:	b09d      	sub	sp, #116	@ 0x74
 8006b68:	4607      	mov	r7, r0
 8006b6a:	460d      	mov	r5, r1
 8006b6c:	4614      	mov	r4, r2
 8006b6e:	d510      	bpl.n	8006b92 <_svfiprintf_r+0x36>
 8006b70:	690b      	ldr	r3, [r1, #16]
 8006b72:	b973      	cbnz	r3, 8006b92 <_svfiprintf_r+0x36>
 8006b74:	2140      	movs	r1, #64	@ 0x40
 8006b76:	f7ff ff09 	bl	800698c <_malloc_r>
 8006b7a:	6028      	str	r0, [r5, #0]
 8006b7c:	6128      	str	r0, [r5, #16]
 8006b7e:	b930      	cbnz	r0, 8006b8e <_svfiprintf_r+0x32>
 8006b80:	230c      	movs	r3, #12
 8006b82:	603b      	str	r3, [r7, #0]
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	b01d      	add	sp, #116	@ 0x74
 8006b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8e:	2340      	movs	r3, #64	@ 0x40
 8006b90:	616b      	str	r3, [r5, #20]
 8006b92:	2300      	movs	r3, #0
 8006b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b96:	2320      	movs	r3, #32
 8006b98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ba0:	2330      	movs	r3, #48	@ 0x30
 8006ba2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006d40 <_svfiprintf_r+0x1e4>
 8006ba6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006baa:	f04f 0901 	mov.w	r9, #1
 8006bae:	4623      	mov	r3, r4
 8006bb0:	469a      	mov	sl, r3
 8006bb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bb6:	b10a      	cbz	r2, 8006bbc <_svfiprintf_r+0x60>
 8006bb8:	2a25      	cmp	r2, #37	@ 0x25
 8006bba:	d1f9      	bne.n	8006bb0 <_svfiprintf_r+0x54>
 8006bbc:	ebba 0b04 	subs.w	fp, sl, r4
 8006bc0:	d00b      	beq.n	8006bda <_svfiprintf_r+0x7e>
 8006bc2:	465b      	mov	r3, fp
 8006bc4:	4622      	mov	r2, r4
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	4638      	mov	r0, r7
 8006bca:	f7ff ff6b 	bl	8006aa4 <__ssputs_r>
 8006bce:	3001      	adds	r0, #1
 8006bd0:	f000 80a7 	beq.w	8006d22 <_svfiprintf_r+0x1c6>
 8006bd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bd6:	445a      	add	r2, fp
 8006bd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bda:	f89a 3000 	ldrb.w	r3, [sl]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 809f 	beq.w	8006d22 <_svfiprintf_r+0x1c6>
 8006be4:	2300      	movs	r3, #0
 8006be6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bee:	f10a 0a01 	add.w	sl, sl, #1
 8006bf2:	9304      	str	r3, [sp, #16]
 8006bf4:	9307      	str	r3, [sp, #28]
 8006bf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bfa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bfc:	4654      	mov	r4, sl
 8006bfe:	2205      	movs	r2, #5
 8006c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c04:	484e      	ldr	r0, [pc, #312]	@ (8006d40 <_svfiprintf_r+0x1e4>)
 8006c06:	f7f9 fafb 	bl	8000200 <memchr>
 8006c0a:	9a04      	ldr	r2, [sp, #16]
 8006c0c:	b9d8      	cbnz	r0, 8006c46 <_svfiprintf_r+0xea>
 8006c0e:	06d0      	lsls	r0, r2, #27
 8006c10:	bf44      	itt	mi
 8006c12:	2320      	movmi	r3, #32
 8006c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c18:	0711      	lsls	r1, r2, #28
 8006c1a:	bf44      	itt	mi
 8006c1c:	232b      	movmi	r3, #43	@ 0x2b
 8006c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c22:	f89a 3000 	ldrb.w	r3, [sl]
 8006c26:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c28:	d015      	beq.n	8006c56 <_svfiprintf_r+0xfa>
 8006c2a:	9a07      	ldr	r2, [sp, #28]
 8006c2c:	4654      	mov	r4, sl
 8006c2e:	2000      	movs	r0, #0
 8006c30:	f04f 0c0a 	mov.w	ip, #10
 8006c34:	4621      	mov	r1, r4
 8006c36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c3a:	3b30      	subs	r3, #48	@ 0x30
 8006c3c:	2b09      	cmp	r3, #9
 8006c3e:	d94b      	bls.n	8006cd8 <_svfiprintf_r+0x17c>
 8006c40:	b1b0      	cbz	r0, 8006c70 <_svfiprintf_r+0x114>
 8006c42:	9207      	str	r2, [sp, #28]
 8006c44:	e014      	b.n	8006c70 <_svfiprintf_r+0x114>
 8006c46:	eba0 0308 	sub.w	r3, r0, r8
 8006c4a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	9304      	str	r3, [sp, #16]
 8006c52:	46a2      	mov	sl, r4
 8006c54:	e7d2      	b.n	8006bfc <_svfiprintf_r+0xa0>
 8006c56:	9b03      	ldr	r3, [sp, #12]
 8006c58:	1d19      	adds	r1, r3, #4
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	9103      	str	r1, [sp, #12]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	bfbb      	ittet	lt
 8006c62:	425b      	neglt	r3, r3
 8006c64:	f042 0202 	orrlt.w	r2, r2, #2
 8006c68:	9307      	strge	r3, [sp, #28]
 8006c6a:	9307      	strlt	r3, [sp, #28]
 8006c6c:	bfb8      	it	lt
 8006c6e:	9204      	strlt	r2, [sp, #16]
 8006c70:	7823      	ldrb	r3, [r4, #0]
 8006c72:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c74:	d10a      	bne.n	8006c8c <_svfiprintf_r+0x130>
 8006c76:	7863      	ldrb	r3, [r4, #1]
 8006c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c7a:	d132      	bne.n	8006ce2 <_svfiprintf_r+0x186>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	1d1a      	adds	r2, r3, #4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	9203      	str	r2, [sp, #12]
 8006c84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c88:	3402      	adds	r4, #2
 8006c8a:	9305      	str	r3, [sp, #20]
 8006c8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006d50 <_svfiprintf_r+0x1f4>
 8006c90:	7821      	ldrb	r1, [r4, #0]
 8006c92:	2203      	movs	r2, #3
 8006c94:	4650      	mov	r0, sl
 8006c96:	f7f9 fab3 	bl	8000200 <memchr>
 8006c9a:	b138      	cbz	r0, 8006cac <_svfiprintf_r+0x150>
 8006c9c:	9b04      	ldr	r3, [sp, #16]
 8006c9e:	eba0 000a 	sub.w	r0, r0, sl
 8006ca2:	2240      	movs	r2, #64	@ 0x40
 8006ca4:	4082      	lsls	r2, r0
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	3401      	adds	r4, #1
 8006caa:	9304      	str	r3, [sp, #16]
 8006cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cb0:	4824      	ldr	r0, [pc, #144]	@ (8006d44 <_svfiprintf_r+0x1e8>)
 8006cb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cb6:	2206      	movs	r2, #6
 8006cb8:	f7f9 faa2 	bl	8000200 <memchr>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	d036      	beq.n	8006d2e <_svfiprintf_r+0x1d2>
 8006cc0:	4b21      	ldr	r3, [pc, #132]	@ (8006d48 <_svfiprintf_r+0x1ec>)
 8006cc2:	bb1b      	cbnz	r3, 8006d0c <_svfiprintf_r+0x1b0>
 8006cc4:	9b03      	ldr	r3, [sp, #12]
 8006cc6:	3307      	adds	r3, #7
 8006cc8:	f023 0307 	bic.w	r3, r3, #7
 8006ccc:	3308      	adds	r3, #8
 8006cce:	9303      	str	r3, [sp, #12]
 8006cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd2:	4433      	add	r3, r6
 8006cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd6:	e76a      	b.n	8006bae <_svfiprintf_r+0x52>
 8006cd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cdc:	460c      	mov	r4, r1
 8006cde:	2001      	movs	r0, #1
 8006ce0:	e7a8      	b.n	8006c34 <_svfiprintf_r+0xd8>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	3401      	adds	r4, #1
 8006ce6:	9305      	str	r3, [sp, #20]
 8006ce8:	4619      	mov	r1, r3
 8006cea:	f04f 0c0a 	mov.w	ip, #10
 8006cee:	4620      	mov	r0, r4
 8006cf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cf4:	3a30      	subs	r2, #48	@ 0x30
 8006cf6:	2a09      	cmp	r2, #9
 8006cf8:	d903      	bls.n	8006d02 <_svfiprintf_r+0x1a6>
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d0c6      	beq.n	8006c8c <_svfiprintf_r+0x130>
 8006cfe:	9105      	str	r1, [sp, #20]
 8006d00:	e7c4      	b.n	8006c8c <_svfiprintf_r+0x130>
 8006d02:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d06:	4604      	mov	r4, r0
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e7f0      	b.n	8006cee <_svfiprintf_r+0x192>
 8006d0c:	ab03      	add	r3, sp, #12
 8006d0e:	9300      	str	r3, [sp, #0]
 8006d10:	462a      	mov	r2, r5
 8006d12:	4b0e      	ldr	r3, [pc, #56]	@ (8006d4c <_svfiprintf_r+0x1f0>)
 8006d14:	a904      	add	r1, sp, #16
 8006d16:	4638      	mov	r0, r7
 8006d18:	f3af 8000 	nop.w
 8006d1c:	1c42      	adds	r2, r0, #1
 8006d1e:	4606      	mov	r6, r0
 8006d20:	d1d6      	bne.n	8006cd0 <_svfiprintf_r+0x174>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	065b      	lsls	r3, r3, #25
 8006d26:	f53f af2d 	bmi.w	8006b84 <_svfiprintf_r+0x28>
 8006d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d2c:	e72c      	b.n	8006b88 <_svfiprintf_r+0x2c>
 8006d2e:	ab03      	add	r3, sp, #12
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	462a      	mov	r2, r5
 8006d34:	4b05      	ldr	r3, [pc, #20]	@ (8006d4c <_svfiprintf_r+0x1f0>)
 8006d36:	a904      	add	r1, sp, #16
 8006d38:	4638      	mov	r0, r7
 8006d3a:	f000 f879 	bl	8006e30 <_printf_i>
 8006d3e:	e7ed      	b.n	8006d1c <_svfiprintf_r+0x1c0>
 8006d40:	08008c64 	.word	0x08008c64
 8006d44:	08008c6e 	.word	0x08008c6e
 8006d48:	00000000 	.word	0x00000000
 8006d4c:	08006aa5 	.word	0x08006aa5
 8006d50:	08008c6a 	.word	0x08008c6a

08006d54 <_printf_common>:
 8006d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d58:	4616      	mov	r6, r2
 8006d5a:	4698      	mov	r8, r3
 8006d5c:	688a      	ldr	r2, [r1, #8]
 8006d5e:	690b      	ldr	r3, [r1, #16]
 8006d60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d64:	4293      	cmp	r3, r2
 8006d66:	bfb8      	it	lt
 8006d68:	4613      	movlt	r3, r2
 8006d6a:	6033      	str	r3, [r6, #0]
 8006d6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d70:	4607      	mov	r7, r0
 8006d72:	460c      	mov	r4, r1
 8006d74:	b10a      	cbz	r2, 8006d7a <_printf_common+0x26>
 8006d76:	3301      	adds	r3, #1
 8006d78:	6033      	str	r3, [r6, #0]
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	0699      	lsls	r1, r3, #26
 8006d7e:	bf42      	ittt	mi
 8006d80:	6833      	ldrmi	r3, [r6, #0]
 8006d82:	3302      	addmi	r3, #2
 8006d84:	6033      	strmi	r3, [r6, #0]
 8006d86:	6825      	ldr	r5, [r4, #0]
 8006d88:	f015 0506 	ands.w	r5, r5, #6
 8006d8c:	d106      	bne.n	8006d9c <_printf_common+0x48>
 8006d8e:	f104 0a19 	add.w	sl, r4, #25
 8006d92:	68e3      	ldr	r3, [r4, #12]
 8006d94:	6832      	ldr	r2, [r6, #0]
 8006d96:	1a9b      	subs	r3, r3, r2
 8006d98:	42ab      	cmp	r3, r5
 8006d9a:	dc26      	bgt.n	8006dea <_printf_common+0x96>
 8006d9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006da0:	6822      	ldr	r2, [r4, #0]
 8006da2:	3b00      	subs	r3, #0
 8006da4:	bf18      	it	ne
 8006da6:	2301      	movne	r3, #1
 8006da8:	0692      	lsls	r2, r2, #26
 8006daa:	d42b      	bmi.n	8006e04 <_printf_common+0xb0>
 8006dac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006db0:	4641      	mov	r1, r8
 8006db2:	4638      	mov	r0, r7
 8006db4:	47c8      	blx	r9
 8006db6:	3001      	adds	r0, #1
 8006db8:	d01e      	beq.n	8006df8 <_printf_common+0xa4>
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	6922      	ldr	r2, [r4, #16]
 8006dbe:	f003 0306 	and.w	r3, r3, #6
 8006dc2:	2b04      	cmp	r3, #4
 8006dc4:	bf02      	ittt	eq
 8006dc6:	68e5      	ldreq	r5, [r4, #12]
 8006dc8:	6833      	ldreq	r3, [r6, #0]
 8006dca:	1aed      	subeq	r5, r5, r3
 8006dcc:	68a3      	ldr	r3, [r4, #8]
 8006dce:	bf0c      	ite	eq
 8006dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dd4:	2500      	movne	r5, #0
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	bfc4      	itt	gt
 8006dda:	1a9b      	subgt	r3, r3, r2
 8006ddc:	18ed      	addgt	r5, r5, r3
 8006dde:	2600      	movs	r6, #0
 8006de0:	341a      	adds	r4, #26
 8006de2:	42b5      	cmp	r5, r6
 8006de4:	d11a      	bne.n	8006e1c <_printf_common+0xc8>
 8006de6:	2000      	movs	r0, #0
 8006de8:	e008      	b.n	8006dfc <_printf_common+0xa8>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4652      	mov	r2, sl
 8006dee:	4641      	mov	r1, r8
 8006df0:	4638      	mov	r0, r7
 8006df2:	47c8      	blx	r9
 8006df4:	3001      	adds	r0, #1
 8006df6:	d103      	bne.n	8006e00 <_printf_common+0xac>
 8006df8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e00:	3501      	adds	r5, #1
 8006e02:	e7c6      	b.n	8006d92 <_printf_common+0x3e>
 8006e04:	18e1      	adds	r1, r4, r3
 8006e06:	1c5a      	adds	r2, r3, #1
 8006e08:	2030      	movs	r0, #48	@ 0x30
 8006e0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e0e:	4422      	add	r2, r4
 8006e10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e18:	3302      	adds	r3, #2
 8006e1a:	e7c7      	b.n	8006dac <_printf_common+0x58>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	4622      	mov	r2, r4
 8006e20:	4641      	mov	r1, r8
 8006e22:	4638      	mov	r0, r7
 8006e24:	47c8      	blx	r9
 8006e26:	3001      	adds	r0, #1
 8006e28:	d0e6      	beq.n	8006df8 <_printf_common+0xa4>
 8006e2a:	3601      	adds	r6, #1
 8006e2c:	e7d9      	b.n	8006de2 <_printf_common+0x8e>
	...

08006e30 <_printf_i>:
 8006e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e34:	7e0f      	ldrb	r7, [r1, #24]
 8006e36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e38:	2f78      	cmp	r7, #120	@ 0x78
 8006e3a:	4691      	mov	r9, r2
 8006e3c:	4680      	mov	r8, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	469a      	mov	sl, r3
 8006e42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e46:	d807      	bhi.n	8006e58 <_printf_i+0x28>
 8006e48:	2f62      	cmp	r7, #98	@ 0x62
 8006e4a:	d80a      	bhi.n	8006e62 <_printf_i+0x32>
 8006e4c:	2f00      	cmp	r7, #0
 8006e4e:	f000 80d2 	beq.w	8006ff6 <_printf_i+0x1c6>
 8006e52:	2f58      	cmp	r7, #88	@ 0x58
 8006e54:	f000 80b9 	beq.w	8006fca <_printf_i+0x19a>
 8006e58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e60:	e03a      	b.n	8006ed8 <_printf_i+0xa8>
 8006e62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e66:	2b15      	cmp	r3, #21
 8006e68:	d8f6      	bhi.n	8006e58 <_printf_i+0x28>
 8006e6a:	a101      	add	r1, pc, #4	@ (adr r1, 8006e70 <_printf_i+0x40>)
 8006e6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e70:	08006ec9 	.word	0x08006ec9
 8006e74:	08006edd 	.word	0x08006edd
 8006e78:	08006e59 	.word	0x08006e59
 8006e7c:	08006e59 	.word	0x08006e59
 8006e80:	08006e59 	.word	0x08006e59
 8006e84:	08006e59 	.word	0x08006e59
 8006e88:	08006edd 	.word	0x08006edd
 8006e8c:	08006e59 	.word	0x08006e59
 8006e90:	08006e59 	.word	0x08006e59
 8006e94:	08006e59 	.word	0x08006e59
 8006e98:	08006e59 	.word	0x08006e59
 8006e9c:	08006fdd 	.word	0x08006fdd
 8006ea0:	08006f07 	.word	0x08006f07
 8006ea4:	08006f97 	.word	0x08006f97
 8006ea8:	08006e59 	.word	0x08006e59
 8006eac:	08006e59 	.word	0x08006e59
 8006eb0:	08006fff 	.word	0x08006fff
 8006eb4:	08006e59 	.word	0x08006e59
 8006eb8:	08006f07 	.word	0x08006f07
 8006ebc:	08006e59 	.word	0x08006e59
 8006ec0:	08006e59 	.word	0x08006e59
 8006ec4:	08006f9f 	.word	0x08006f9f
 8006ec8:	6833      	ldr	r3, [r6, #0]
 8006eca:	1d1a      	adds	r2, r3, #4
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	6032      	str	r2, [r6, #0]
 8006ed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ed4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e09d      	b.n	8007018 <_printf_i+0x1e8>
 8006edc:	6833      	ldr	r3, [r6, #0]
 8006ede:	6820      	ldr	r0, [r4, #0]
 8006ee0:	1d19      	adds	r1, r3, #4
 8006ee2:	6031      	str	r1, [r6, #0]
 8006ee4:	0606      	lsls	r6, r0, #24
 8006ee6:	d501      	bpl.n	8006eec <_printf_i+0xbc>
 8006ee8:	681d      	ldr	r5, [r3, #0]
 8006eea:	e003      	b.n	8006ef4 <_printf_i+0xc4>
 8006eec:	0645      	lsls	r5, r0, #25
 8006eee:	d5fb      	bpl.n	8006ee8 <_printf_i+0xb8>
 8006ef0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ef4:	2d00      	cmp	r5, #0
 8006ef6:	da03      	bge.n	8006f00 <_printf_i+0xd0>
 8006ef8:	232d      	movs	r3, #45	@ 0x2d
 8006efa:	426d      	negs	r5, r5
 8006efc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f00:	4859      	ldr	r0, [pc, #356]	@ (8007068 <_printf_i+0x238>)
 8006f02:	230a      	movs	r3, #10
 8006f04:	e011      	b.n	8006f2a <_printf_i+0xfa>
 8006f06:	6821      	ldr	r1, [r4, #0]
 8006f08:	6833      	ldr	r3, [r6, #0]
 8006f0a:	0608      	lsls	r0, r1, #24
 8006f0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f10:	d402      	bmi.n	8006f18 <_printf_i+0xe8>
 8006f12:	0649      	lsls	r1, r1, #25
 8006f14:	bf48      	it	mi
 8006f16:	b2ad      	uxthmi	r5, r5
 8006f18:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f1a:	4853      	ldr	r0, [pc, #332]	@ (8007068 <_printf_i+0x238>)
 8006f1c:	6033      	str	r3, [r6, #0]
 8006f1e:	bf14      	ite	ne
 8006f20:	230a      	movne	r3, #10
 8006f22:	2308      	moveq	r3, #8
 8006f24:	2100      	movs	r1, #0
 8006f26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f2a:	6866      	ldr	r6, [r4, #4]
 8006f2c:	60a6      	str	r6, [r4, #8]
 8006f2e:	2e00      	cmp	r6, #0
 8006f30:	bfa2      	ittt	ge
 8006f32:	6821      	ldrge	r1, [r4, #0]
 8006f34:	f021 0104 	bicge.w	r1, r1, #4
 8006f38:	6021      	strge	r1, [r4, #0]
 8006f3a:	b90d      	cbnz	r5, 8006f40 <_printf_i+0x110>
 8006f3c:	2e00      	cmp	r6, #0
 8006f3e:	d04b      	beq.n	8006fd8 <_printf_i+0x1a8>
 8006f40:	4616      	mov	r6, r2
 8006f42:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f46:	fb03 5711 	mls	r7, r3, r1, r5
 8006f4a:	5dc7      	ldrb	r7, [r0, r7]
 8006f4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f50:	462f      	mov	r7, r5
 8006f52:	42bb      	cmp	r3, r7
 8006f54:	460d      	mov	r5, r1
 8006f56:	d9f4      	bls.n	8006f42 <_printf_i+0x112>
 8006f58:	2b08      	cmp	r3, #8
 8006f5a:	d10b      	bne.n	8006f74 <_printf_i+0x144>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	07df      	lsls	r7, r3, #31
 8006f60:	d508      	bpl.n	8006f74 <_printf_i+0x144>
 8006f62:	6923      	ldr	r3, [r4, #16]
 8006f64:	6861      	ldr	r1, [r4, #4]
 8006f66:	4299      	cmp	r1, r3
 8006f68:	bfde      	ittt	le
 8006f6a:	2330      	movle	r3, #48	@ 0x30
 8006f6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f74:	1b92      	subs	r2, r2, r6
 8006f76:	6122      	str	r2, [r4, #16]
 8006f78:	f8cd a000 	str.w	sl, [sp]
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	aa03      	add	r2, sp, #12
 8006f80:	4621      	mov	r1, r4
 8006f82:	4640      	mov	r0, r8
 8006f84:	f7ff fee6 	bl	8006d54 <_printf_common>
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d14a      	bne.n	8007022 <_printf_i+0x1f2>
 8006f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f90:	b004      	add	sp, #16
 8006f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	f043 0320 	orr.w	r3, r3, #32
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	4833      	ldr	r0, [pc, #204]	@ (800706c <_printf_i+0x23c>)
 8006fa0:	2778      	movs	r7, #120	@ 0x78
 8006fa2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006fa6:	6823      	ldr	r3, [r4, #0]
 8006fa8:	6831      	ldr	r1, [r6, #0]
 8006faa:	061f      	lsls	r7, r3, #24
 8006fac:	f851 5b04 	ldr.w	r5, [r1], #4
 8006fb0:	d402      	bmi.n	8006fb8 <_printf_i+0x188>
 8006fb2:	065f      	lsls	r7, r3, #25
 8006fb4:	bf48      	it	mi
 8006fb6:	b2ad      	uxthmi	r5, r5
 8006fb8:	6031      	str	r1, [r6, #0]
 8006fba:	07d9      	lsls	r1, r3, #31
 8006fbc:	bf44      	itt	mi
 8006fbe:	f043 0320 	orrmi.w	r3, r3, #32
 8006fc2:	6023      	strmi	r3, [r4, #0]
 8006fc4:	b11d      	cbz	r5, 8006fce <_printf_i+0x19e>
 8006fc6:	2310      	movs	r3, #16
 8006fc8:	e7ac      	b.n	8006f24 <_printf_i+0xf4>
 8006fca:	4827      	ldr	r0, [pc, #156]	@ (8007068 <_printf_i+0x238>)
 8006fcc:	e7e9      	b.n	8006fa2 <_printf_i+0x172>
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	f023 0320 	bic.w	r3, r3, #32
 8006fd4:	6023      	str	r3, [r4, #0]
 8006fd6:	e7f6      	b.n	8006fc6 <_printf_i+0x196>
 8006fd8:	4616      	mov	r6, r2
 8006fda:	e7bd      	b.n	8006f58 <_printf_i+0x128>
 8006fdc:	6833      	ldr	r3, [r6, #0]
 8006fde:	6825      	ldr	r5, [r4, #0]
 8006fe0:	6961      	ldr	r1, [r4, #20]
 8006fe2:	1d18      	adds	r0, r3, #4
 8006fe4:	6030      	str	r0, [r6, #0]
 8006fe6:	062e      	lsls	r6, r5, #24
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	d501      	bpl.n	8006ff0 <_printf_i+0x1c0>
 8006fec:	6019      	str	r1, [r3, #0]
 8006fee:	e002      	b.n	8006ff6 <_printf_i+0x1c6>
 8006ff0:	0668      	lsls	r0, r5, #25
 8006ff2:	d5fb      	bpl.n	8006fec <_printf_i+0x1bc>
 8006ff4:	8019      	strh	r1, [r3, #0]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	6123      	str	r3, [r4, #16]
 8006ffa:	4616      	mov	r6, r2
 8006ffc:	e7bc      	b.n	8006f78 <_printf_i+0x148>
 8006ffe:	6833      	ldr	r3, [r6, #0]
 8007000:	1d1a      	adds	r2, r3, #4
 8007002:	6032      	str	r2, [r6, #0]
 8007004:	681e      	ldr	r6, [r3, #0]
 8007006:	6862      	ldr	r2, [r4, #4]
 8007008:	2100      	movs	r1, #0
 800700a:	4630      	mov	r0, r6
 800700c:	f7f9 f8f8 	bl	8000200 <memchr>
 8007010:	b108      	cbz	r0, 8007016 <_printf_i+0x1e6>
 8007012:	1b80      	subs	r0, r0, r6
 8007014:	6060      	str	r0, [r4, #4]
 8007016:	6863      	ldr	r3, [r4, #4]
 8007018:	6123      	str	r3, [r4, #16]
 800701a:	2300      	movs	r3, #0
 800701c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007020:	e7aa      	b.n	8006f78 <_printf_i+0x148>
 8007022:	6923      	ldr	r3, [r4, #16]
 8007024:	4632      	mov	r2, r6
 8007026:	4649      	mov	r1, r9
 8007028:	4640      	mov	r0, r8
 800702a:	47d0      	blx	sl
 800702c:	3001      	adds	r0, #1
 800702e:	d0ad      	beq.n	8006f8c <_printf_i+0x15c>
 8007030:	6823      	ldr	r3, [r4, #0]
 8007032:	079b      	lsls	r3, r3, #30
 8007034:	d413      	bmi.n	800705e <_printf_i+0x22e>
 8007036:	68e0      	ldr	r0, [r4, #12]
 8007038:	9b03      	ldr	r3, [sp, #12]
 800703a:	4298      	cmp	r0, r3
 800703c:	bfb8      	it	lt
 800703e:	4618      	movlt	r0, r3
 8007040:	e7a6      	b.n	8006f90 <_printf_i+0x160>
 8007042:	2301      	movs	r3, #1
 8007044:	4632      	mov	r2, r6
 8007046:	4649      	mov	r1, r9
 8007048:	4640      	mov	r0, r8
 800704a:	47d0      	blx	sl
 800704c:	3001      	adds	r0, #1
 800704e:	d09d      	beq.n	8006f8c <_printf_i+0x15c>
 8007050:	3501      	adds	r5, #1
 8007052:	68e3      	ldr	r3, [r4, #12]
 8007054:	9903      	ldr	r1, [sp, #12]
 8007056:	1a5b      	subs	r3, r3, r1
 8007058:	42ab      	cmp	r3, r5
 800705a:	dcf2      	bgt.n	8007042 <_printf_i+0x212>
 800705c:	e7eb      	b.n	8007036 <_printf_i+0x206>
 800705e:	2500      	movs	r5, #0
 8007060:	f104 0619 	add.w	r6, r4, #25
 8007064:	e7f5      	b.n	8007052 <_printf_i+0x222>
 8007066:	bf00      	nop
 8007068:	08008c75 	.word	0x08008c75
 800706c:	08008c86 	.word	0x08008c86

08007070 <memmove>:
 8007070:	4288      	cmp	r0, r1
 8007072:	b510      	push	{r4, lr}
 8007074:	eb01 0402 	add.w	r4, r1, r2
 8007078:	d902      	bls.n	8007080 <memmove+0x10>
 800707a:	4284      	cmp	r4, r0
 800707c:	4623      	mov	r3, r4
 800707e:	d807      	bhi.n	8007090 <memmove+0x20>
 8007080:	1e43      	subs	r3, r0, #1
 8007082:	42a1      	cmp	r1, r4
 8007084:	d008      	beq.n	8007098 <memmove+0x28>
 8007086:	f811 2b01 	ldrb.w	r2, [r1], #1
 800708a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800708e:	e7f8      	b.n	8007082 <memmove+0x12>
 8007090:	4402      	add	r2, r0
 8007092:	4601      	mov	r1, r0
 8007094:	428a      	cmp	r2, r1
 8007096:	d100      	bne.n	800709a <memmove+0x2a>
 8007098:	bd10      	pop	{r4, pc}
 800709a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800709e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070a2:	e7f7      	b.n	8007094 <memmove+0x24>

080070a4 <_sbrk_r>:
 80070a4:	b538      	push	{r3, r4, r5, lr}
 80070a6:	4d06      	ldr	r5, [pc, #24]	@ (80070c0 <_sbrk_r+0x1c>)
 80070a8:	2300      	movs	r3, #0
 80070aa:	4604      	mov	r4, r0
 80070ac:	4608      	mov	r0, r1
 80070ae:	602b      	str	r3, [r5, #0]
 80070b0:	f7fb fd9e 	bl	8002bf0 <_sbrk>
 80070b4:	1c43      	adds	r3, r0, #1
 80070b6:	d102      	bne.n	80070be <_sbrk_r+0x1a>
 80070b8:	682b      	ldr	r3, [r5, #0]
 80070ba:	b103      	cbz	r3, 80070be <_sbrk_r+0x1a>
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	bd38      	pop	{r3, r4, r5, pc}
 80070c0:	20025de8 	.word	0x20025de8

080070c4 <memcpy>:
 80070c4:	440a      	add	r2, r1
 80070c6:	4291      	cmp	r1, r2
 80070c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80070cc:	d100      	bne.n	80070d0 <memcpy+0xc>
 80070ce:	4770      	bx	lr
 80070d0:	b510      	push	{r4, lr}
 80070d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070da:	4291      	cmp	r1, r2
 80070dc:	d1f9      	bne.n	80070d2 <memcpy+0xe>
 80070de:	bd10      	pop	{r4, pc}

080070e0 <_realloc_r>:
 80070e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070e4:	4680      	mov	r8, r0
 80070e6:	4615      	mov	r5, r2
 80070e8:	460c      	mov	r4, r1
 80070ea:	b921      	cbnz	r1, 80070f6 <_realloc_r+0x16>
 80070ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070f0:	4611      	mov	r1, r2
 80070f2:	f7ff bc4b 	b.w	800698c <_malloc_r>
 80070f6:	b92a      	cbnz	r2, 8007104 <_realloc_r+0x24>
 80070f8:	f7ff fbdc 	bl	80068b4 <_free_r>
 80070fc:	2400      	movs	r4, #0
 80070fe:	4620      	mov	r0, r4
 8007100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007104:	f000 f81a 	bl	800713c <_malloc_usable_size_r>
 8007108:	4285      	cmp	r5, r0
 800710a:	4606      	mov	r6, r0
 800710c:	d802      	bhi.n	8007114 <_realloc_r+0x34>
 800710e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007112:	d8f4      	bhi.n	80070fe <_realloc_r+0x1e>
 8007114:	4629      	mov	r1, r5
 8007116:	4640      	mov	r0, r8
 8007118:	f7ff fc38 	bl	800698c <_malloc_r>
 800711c:	4607      	mov	r7, r0
 800711e:	2800      	cmp	r0, #0
 8007120:	d0ec      	beq.n	80070fc <_realloc_r+0x1c>
 8007122:	42b5      	cmp	r5, r6
 8007124:	462a      	mov	r2, r5
 8007126:	4621      	mov	r1, r4
 8007128:	bf28      	it	cs
 800712a:	4632      	movcs	r2, r6
 800712c:	f7ff ffca 	bl	80070c4 <memcpy>
 8007130:	4621      	mov	r1, r4
 8007132:	4640      	mov	r0, r8
 8007134:	f7ff fbbe 	bl	80068b4 <_free_r>
 8007138:	463c      	mov	r4, r7
 800713a:	e7e0      	b.n	80070fe <_realloc_r+0x1e>

0800713c <_malloc_usable_size_r>:
 800713c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007140:	1f18      	subs	r0, r3, #4
 8007142:	2b00      	cmp	r3, #0
 8007144:	bfbc      	itt	lt
 8007146:	580b      	ldrlt	r3, [r1, r0]
 8007148:	18c0      	addlt	r0, r0, r3
 800714a:	4770      	bx	lr

0800714c <_init>:
 800714c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714e:	bf00      	nop
 8007150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007152:	bc08      	pop	{r3}
 8007154:	469e      	mov	lr, r3
 8007156:	4770      	bx	lr

08007158 <_fini>:
 8007158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715a:	bf00      	nop
 800715c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800715e:	bc08      	pop	{r3}
 8007160:	469e      	mov	lr, r3
 8007162:	4770      	bx	lr
