<stg><name>yuv2rgb.1</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph6:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph6:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph6:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph6:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph6:4 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph6:5 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph6:6 %store_ln89 = store i16 0, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6:7 %br_ln89 = br void

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %x_3 = load i16 %x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln89 = icmp_eq  i16 %x_3, i16 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %x_4 = add i16 %x_3, i16 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln89 = br i1 %icmp_ln89, void %.split9, void %._crit_edge7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:0 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="16">
<![CDATA[
.split9:2 %trunc_ln94 = trunc i16 %x_3

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
.split9:3 %tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln94, i10 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="16">
<![CDATA[
.split9:4 %trunc_ln94_1 = trunc i16 %x_3

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
.split9:5 %tmp_2_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln94_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9:6 %add_ln94 = add i22 %tmp_cast, i22 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split9:7 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
._crit_edge7.loopexit:0 %mrv = insertvalue i32 <undef>, i16 %p_read_2

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
._crit_edge7.loopexit:1 %mrv_1 = insertvalue i32 %mrv, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge7.loopexit:2 %ret_ln108 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %y = phi i16 0, void %.split9, i16 %y_2, void %.split

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln92 = icmp_eq  i16 %y, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %y_2 = add i16 %y, i16 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln92 = br i1 %icmp_ln92, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="16">
<![CDATA[
.split:2 %zext_ln94 = zext i16 %y

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split:3 %add_ln94_1 = add i22 %add_ln94, i22 %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="22">
<![CDATA[
.split:4 %zext_ln94_1 = zext i22 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="in_channels_ch1_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="22">
<![CDATA[
.split:11 %Y = load i22 %in_channels_ch1_addr

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %store_ln89 = store i16 %x_4, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="in_channels_ch3_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="22">
<![CDATA[
.split:11 %Y = load i22 %in_channels_ch1_addr

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="22">
<![CDATA[
.split:13 %V = load i22 %in_channels_ch3_addr

]]></Node>
<StgValue><ssdm name="V"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.split:14 %zext_ln97 = zext i8 %Y

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:15 %C = add i9 %zext_ln97, i9 496

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="9">
<![CDATA[
.split:18 %sext_ln100 = sext i9 %C

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:19 %mul_ln100 = mul i18 %sext_ln100, i18 298

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="in_channels_ch2_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="22">
<![CDATA[
.split:12 %U = load i22 %in_channels_ch2_addr

]]></Node>
<StgValue><ssdm name="U"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="22">
<![CDATA[
.split:13 %V = load i22 %in_channels_ch3_addr

]]></Node>
<StgValue><ssdm name="V"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:17 %E = xor i8 %V, i8 128

]]></Node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:19 %mul_ln100 = mul i18 %sext_ln100, i18 298

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="8">
<![CDATA[
.split:20 %sext_ln100_1 = sext i8 %E

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="8">
<![CDATA[
.split:21 %sext_ln100_3 = sext i8 %E

]]></Node>
<StgValue><ssdm name="sext_ln100_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:22 %mul_ln100_1 = mul i18 %sext_ln100_3, i18 409

]]></Node>
<StgValue><ssdm name="mul_ln100_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split:35 %mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="22">
<![CDATA[
.split:12 %U = load i22 %in_channels_ch2_addr

]]></Node>
<StgValue><ssdm name="U"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:16 %D = xor i8 %U, i8 128

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:19 %mul_ln100 = mul i18 %sext_ln100, i18 298

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:22 %mul_ln100_1 = mul i18 %sext_ln100_3, i18 409

]]></Node>
<StgValue><ssdm name="mul_ln100_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:23 %add_ln100 = add i18 %mul_ln100, i18 128

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="8">
<![CDATA[
.split:32 %sext_ln101 = sext i8 %D

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %mul_ln101 = mul i16 %sext_ln101, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split:35 %mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:22 %mul_ln100_1 = mul i18 %sext_ln100_3, i18 409

]]></Node>
<StgValue><ssdm name="mul_ln100_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:23 %add_ln100 = add i18 %mul_ln100, i18 128

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:24 %add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %mul_ln101 = mul i16 %sext_ln101, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split:35 %mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="17">
<![CDATA[
.split:36 %sext_ln101_3 = sext i17 %mul_ln101_1

]]></Node>
<StgValue><ssdm name="sext_ln101_3"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:37 %add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:24 %add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:25 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:26 %icmp_ln100 = icmp_eq  i2 %tmp, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
.split:27 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:29 %select_ln100 = select i1 %icmp_ln100, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:30 %or_ln100 = or i1 %icmp_ln100, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:31 %R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %mul_ln101 = mul i16 %sext_ln101, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="16">
<![CDATA[
.split:34 %sext_ln101_2 = sext i16 %mul_ln101

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:37 %add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:38 %add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
.split:46 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="17">
<![CDATA[
.split:47 %sext_ln102_1 = sext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split:48 %shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln102_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="10">
<![CDATA[
.split:49 %sext_ln102_2 = sext i10 %shl_ln102_1

]]></Node>
<StgValue><ssdm name="sext_ln102_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:50 %add_ln102_1 = add i18 %sext_ln102_2, i18 %add_ln100

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="19" op_0_bw="18">
<![CDATA[
.split:51 %sext_ln102_3 = sext i18 %add_ln102_1

]]></Node>
<StgValue><ssdm name="sext_ln102_3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:52 %add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:53 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:54 %icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
.split:55 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:56 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln102, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:57 %select_ln102 = select i1 %icmp_ln102, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:58 %or_ln102 = or i1 %icmp_ln102, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:59 %B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="out_channels_ch1_addr"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="out_channels_ch3_addr"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:38 %add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:39 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:40 %icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
.split:41 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:42 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:43 %select_ln101 = select i1 %icmp_ln101, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:44 %or_ln101 = or i1 %icmp_ln101, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:45 %G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
.split:60 %store_ln103 = store i8 %R, i22 %out_channels_ch1_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
.split:62 %store_ln105 = store i8 %B, i22 %out_channels_ch3_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="out_channels_ch2_addr"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
.split:61 %store_ln104 = store i8 %G, i22 %out_channels_ch2_addr

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.split:63 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
