0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.srcs/sim_1/new/mux4x1_verilogHDL_sim.v,1760370460,verilog,,,,mux4x1_verilogHDL_sim,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.srcs/sources_1/new/mux4x1_verilogHDL.v,1760370165,verilog,,C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.srcs/sim_1/new/mux4x1_verilogHDL_sim.v,,mux4x1_verilogHDL,,,,,,,,
