Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 14:03:47 2017
| Host         : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_clock_control_sets_placed.rpt
| Design       : final_clock
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           34 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|          Clock Signal          |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_div_3/inst/clk_out        |                                         |                                         |                1 |              1 |
|  State_IBUF                    |                                         |                                         |                1 |              2 |
|  mode_IBUF                     |                                         |                                         |                1 |              2 |
|  clk_div_2/inst/clk_out        |                                         |                                         |                1 |              2 |
|  clock_chooser_0/inst/year_clk | five_or_0/Y4                            | year_generator_0/inst/year_0[3]_i_1_n_0 |                1 |              4 |
|  clock_chooser_0/inst/year_clk | year_generator_0/inst/year_1[3]_i_2_n_0 | year_generator_0/inst/year_1[3]_i_1_n_0 |                2 |              4 |
|  clock_chooser_0/inst/year_clk | year_generator_0/inst/year_2[3]_i_2_n_0 | year_generator_0/inst/year_2[3]_i_1_n_0 |                2 |              4 |
|  clock_chooser_0/inst/year_clk | year_generator_0/inst/year_3[3]_i_1_n_0 |                                         |                2 |              4 |
|  clock_chooser_0/inst/mon_clk  | five_or_0/Y3                            | mon_generator_0/inst/mon_0[3]_i_1_n_0   |                1 |              4 |
|  clock_chooser_0/inst/mon_clk  | mon_generator_0/inst/mon_1[3]_i_1_n_0   |                                         |                2 |              4 |
|  clock_chooser_0/inst/sec_clk  |                                         | sec_generator_0/inst/sec_0[3]_i_1_n_0   |                2 |              4 |
|  clock_chooser_0/inst/sec_clk  | sec_generator_0/inst/sec_1[3]_i_2_n_0   | sec_generator_0/inst/sec_1[3]_i_1_n_0   |                1 |              4 |
|  CLK_IBUF_BUFG                 |                                         |                                         |                3 |              4 |
|  clock_chooser_0/inst/min_clk  | five_or_0/Y0                            | min_generator_0/inst/min_0[3]_i_1_n_0   |                1 |              4 |
|  clock_chooser_0/inst/min_clk  | min_generator_0/inst/min_1[3]_i_2_n_0   | min_generator_0/inst/min_1[3]_i_1_n_0   |                1 |              4 |
|  clock_chooser_0/inst/hour_clk | five_or_0/Y1                            |                                         |                1 |              4 |
|  clock_chooser_0/inst/hour_clk | hour_generator_0/inst/hour_1[3]_i_1_n_0 |                                         |                1 |              4 |
|  clock_chooser_0/inst/day_clk  | day_generator_0/inst/day_1[3]_i_1_n_0   |                                         |                1 |              4 |
|  clock_chooser_0/inst/day_clk  | five_or_0/Y2                            | day_generator_0/inst/day_0[3]_i_1_n_0   |                2 |              4 |
|  CLK_IBUF_BUFG                 |                                         | clk_div_1/inst/clk_out_i_1_n_0          |                8 |             32 |
|  CLK_IBUF_BUFG                 |                                         | clk_div_2/inst/clear                    |                8 |             32 |
|  CLK_IBUF_BUFG                 |                                         | clk_div_3/inst/clear                    |                8 |             32 |
|  CLK_IBUF_BUFG                 |                                         | clk_div_0/inst/clear                    |                8 |             32 |
+--------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 4      |                    15 |
| 16+    |                     4 |
+--------+-----------------------+


