
*** Running vivado
    with args -log mb_sys_gpio_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_sys_gpio_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mb_sys_gpio_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ToolSoftWare/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top mb_sys_gpio_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 348.285 ; gain = 137.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_wrapper' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/imports/hdl/mb_sys_gpio_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:277]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_axi_gpio_0_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_axi_gpio_0_0' (2#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_axi_uartlite_0_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_axi_uartlite_0_0' (3#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'mb_sys_gpio_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:419]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_clk_wiz_1_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_clk_wiz_1_0' (4#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_mdm_1_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_mdm_1_0' (5#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_microblaze_0_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_microblaze_0_0' (6#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'mb_sys_gpio_microblaze_0_0' requires 126 connections, but only 73 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:459]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_microblaze_0_axi_periph_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:629]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1MQTJ1R' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1MQTJ1R' (7#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_L6YTKH' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_L6YTKH' (8#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:144]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HOIJSV' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1325]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HOIJSV' (9#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1325]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_xbar_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_xbar_0' (10#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'mb_sys_gpio_xbar_0' requires 40 connections, but only 38 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1050]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_microblaze_0_axi_periph_0' (11#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:629]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_E8VU66' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1091]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_dlmb_bram_if_cntlr_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_dlmb_bram_if_cntlr_0' (12#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_dlmb_v10_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_dlmb_v10_0' (13#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_sys_gpio_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1237]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_ilmb_bram_if_cntlr_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_ilmb_bram_if_cntlr_0' (14#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_ilmb_v10_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_ilmb_v10_0' (15#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_sys_gpio_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1283]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_lmb_bram_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_lmb_bram_0' (16#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_E8VU66' (17#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1091]
INFO: [Synth 8-638] synthesizing module 'mb_sys_gpio_rst_clk_wiz_1_100M_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_rst_clk_wiz_1_100M_0' (18#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/realtime/mb_sys_gpio_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mb_sys_gpio_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:617]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio' (19#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:277]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_gpio_wrapper' (20#1) [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/imports/hdl/mb_sys_gpio_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_HOIJSV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HOIJSV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HOIJSV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HOIJSV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_L6YTKH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_L6YTKH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_L6YTKH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_L6YTKH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1MQTJ1R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1MQTJ1R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1MQTJ1R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1MQTJ1R has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 385.512 ; gain = 174.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 385.512 ; gain = 174.867
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_axi_gpio_0_0' instantiated as 'mb_sys_gpio_i/axi_gpio_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:396]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_axi_uartlite_0_0' instantiated as 'mb_sys_gpio_i/axi_uartlite_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:419]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_clk_wiz_1_0' instantiated as 'mb_sys_gpio_i/clk_wiz_1' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:441]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_dlmb_bram_if_cntlr_0' instantiated as 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1216]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_dlmb_v10_0' instantiated as 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_v10' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1237]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_ilmb_bram_if_cntlr_0' instantiated as 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1262]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_ilmb_v10_0' instantiated as 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_v10' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1283]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_lmb_bram_0' instantiated as 'mb_sys_gpio_i/microblaze_0_local_memory/lmb_bram' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1308]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_mdm_1_0' instantiated as 'mb_sys_gpio_i/mdm_1' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:446]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_microblaze_0_0' instantiated as 'mb_sys_gpio_i/microblaze_0' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:459]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_rst_clk_wiz_1_100M_0' instantiated as 'mb_sys_gpio_i/rst_clk_wiz_1_100M' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:617]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mb_sys_gpio_xbar_0' instantiated as 'mb_sys_gpio_i/microblaze_0_axi_periph/xbar' [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.srcs/sources_1/bd/mb_sys_gpio/hdl/mb_sys_gpio.v:1050]
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp/mb_sys_gpio_microblaze_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp/mb_sys_gpio_microblaze_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_2/mb_sys_gpio_dlmb_v10_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_2/mb_sys_gpio_dlmb_v10_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_3/mb_sys_gpio_ilmb_v10_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_3/mb_sys_gpio_ilmb_v10_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_4/mb_sys_gpio_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_4/mb_sys_gpio_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_5/mb_sys_gpio_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_5/mb_sys_gpio_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_6/mb_sys_gpio_lmb_bram_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_6/mb_sys_gpio_lmb_bram_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_7/mb_sys_gpio_mdm_1_0_in_context.xdc] for cell 'mb_sys_gpio_i/mdm_1'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_7/mb_sys_gpio_mdm_1_0_in_context.xdc] for cell 'mb_sys_gpio_i/mdm_1'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_8/mb_sys_gpio_clk_wiz_1_0_in_context.xdc] for cell 'mb_sys_gpio_i/clk_wiz_1'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_8/mb_sys_gpio_clk_wiz_1_0_in_context.xdc] for cell 'mb_sys_gpio_i/clk_wiz_1'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_9/mb_sys_gpio_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_sys_gpio_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_9/mb_sys_gpio_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_sys_gpio_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_10/mb_sys_gpio_axi_gpio_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/axi_gpio_0'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_10/mb_sys_gpio_axi_gpio_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/axi_gpio_0'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_11/mb_sys_gpio_axi_uartlite_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_11/mb_sys_gpio_axi_uartlite_0_0_in_context.xdc] for cell 'mb_sys_gpio_i/axi_uartlite_0'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_12/mb_sys_gpio_xbar_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_12/mb_sys_gpio_xbar_0_in_context.xdc] for cell 'mb_sys_gpio_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/Code/xdc/xdc.xdc]
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/Code/xdc/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/Code/xdc/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_sys_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_sys_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.891 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_sys_gpio_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysCLk. (constraint file  C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_8/mb_sys_gpio_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysCLk. (constraint file  C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/.Xil/Vivado-5256-WRFA1EF/dcp_8/mb_sys_gpio_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys_gpio_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_sys_gpio_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_sys_gpio_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_sys_gpio_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys_gpio_i/mdm_1/Dbg_Clk_0' to pin 'mb_sys_gpio_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys_gpio_i/mdm_1/Dbg_Update_0' to pin 'mb_sys_gpio_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys_gpio_i/clk_wiz_1/clk_out1' to pin 'mb_sys_gpio_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_sys_gpio_axi_gpio_0_0         |         1|
|2     |mb_sys_gpio_axi_uartlite_0_0     |         1|
|3     |mb_sys_gpio_clk_wiz_1_0          |         1|
|4     |mb_sys_gpio_mdm_1_0              |         1|
|5     |mb_sys_gpio_microblaze_0_0       |         1|
|6     |mb_sys_gpio_xbar_0               |         1|
|7     |mb_sys_gpio_rst_clk_wiz_1_100M_0 |         1|
|8     |mb_sys_gpio_dlmb_bram_if_cntlr_0 |         1|
|9     |mb_sys_gpio_dlmb_v10_0           |         1|
|10    |mb_sys_gpio_ilmb_bram_if_cntlr_0 |         1|
|11    |mb_sys_gpio_ilmb_v10_0           |         1|
|12    |mb_sys_gpio_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |mb_sys_gpio_axi_gpio_0_0         |     1|
|2     |mb_sys_gpio_axi_uartlite_0_0     |     1|
|3     |mb_sys_gpio_clk_wiz_1_0          |     1|
|4     |mb_sys_gpio_dlmb_bram_if_cntlr_0 |     1|
|5     |mb_sys_gpio_dlmb_v10_0           |     1|
|6     |mb_sys_gpio_ilmb_bram_if_cntlr_0 |     1|
|7     |mb_sys_gpio_ilmb_v10_0           |     1|
|8     |mb_sys_gpio_lmb_bram_0           |     1|
|9     |mb_sys_gpio_mdm_1_0              |     1|
|10    |mb_sys_gpio_microblaze_0_0       |     1|
|11    |mb_sys_gpio_rst_clk_wiz_1_100M_0 |     1|
|12    |mb_sys_gpio_xbar_0               |     1|
|13    |IBUF                             |     2|
|14    |IOBUF                            |    16|
|15    |OBUF                             |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1450|
|2     |  mb_sys_gpio_i               |mb_sys_gpio                           |  1431|
|3     |    microblaze_0_axi_periph   |mb_sys_gpio_microblaze_0_axi_periph_0 |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_E8VU66  |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 663.891 ; gain = 110.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 663.891 ; gain = 453.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 666.902 ; gain = 400.465
INFO: [Common 17-1381] The checkpoint 'C:/Prj/xilinxPrj/MicroblazePrj/Prj2AXIGpio/Prj/MBAXIGpio/MB_AXIGpio/MB_AXIGpio.runs/synth_1/mb_sys_gpio_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 666.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 10 09:42:08 2018...
