<stg><name>doConv</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="4">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="11" to="19">
<condition id="186">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="194">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="12" to="13">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="13" to="14">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="14" to="15">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="15" to="16">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="16" to="17">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="17" to="18">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="18" to="11">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="181">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="21">
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="20">
<condition id="185">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
:4  %lineBuff_val_0 = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
:5  %lineBuff_val_1 = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:6  %lineBuff_val_2 = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:13  %kernel_load = load i8* %kernel_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:13  %kernel_load = load i8* %kernel_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:16  %kernel_load_1 = load i8* %kernel_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:16  %kernel_load_1 = load i8* %kernel_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %kernel_addr_2 = getelementptr [9 x i8]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:19  %kernel_load_2 = load i8* %kernel_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:19  %kernel_load_2 = load i8* %kernel_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %kernel_addr_3 = getelementptr [9 x i8]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:22  %kernel_load_3 = load i8* %kernel_addr_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:22  %kernel_load_3 = load i8* %kernel_addr_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %kernel_addr_4 = getelementptr [9 x i8]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:25  %kernel_load_4 = load i8* %kernel_addr_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:25  %kernel_load_4 = load i8* %kernel_addr_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %kernel_addr_5 = getelementptr [9 x i8]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:28  %kernel_load_5 = load i8* %kernel_addr_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:28  %kernel_load_5 = load i8* %kernel_addr_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %kernel_addr_6 = getelementptr [9 x i8]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:31  %kernel_load_6 = load i8* %kernel_addr_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:31  %kernel_load_6 = load i8* %kernel_addr_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %kernel_addr_7 = getelementptr [9 x i8]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:34  %kernel_load_7 = load i8* %kernel_addr_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:34  %kernel_load_7 = load i8* %kernel_addr_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %kernel_addr_8 = getelementptr [9 x i8]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:37  %kernel_load_8 = load i8* %kernel_addr_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %input_image) nounwind, !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %output_image) nounwind, !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel) nounwind, !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doConv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:10  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="8">
<![CDATA[
:14  %tmp_2 = sext i8 %kernel_load to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="8">
<![CDATA[
:17  %tmp_24_0_1 = sext i8 %kernel_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="8">
<![CDATA[
:20  %tmp_24_0_2 = sext i8 %kernel_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_0_2"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="8">
<![CDATA[
:23  %tmp_24_1 = sext i8 %kernel_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="8">
<![CDATA[
:26  %tmp_24_1_1 = sext i8 %kernel_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_1_1"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
:29  %tmp_24_1_2 = sext i8 %kernel_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_1_2"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
:32  %tmp_24_2 = sext i8 %kernel_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
:35  %tmp_24_2_1 = sext i8 %kernel_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_2_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:37  %kernel_load_8 = load i8* %kernel_addr_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="8">
<![CDATA[
:38  %tmp_24_2_2 = sext i8 %kernel_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_2_2"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %idxpixel = phi i15 [ 0, %0 ], [ %idxpixel_1, %._crit_edge.i.i.0_ifconv ]

]]></Node>
<StgValue><ssdm name="idxpixel"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %valOutput = phi i16 [ 0, %0 ], [ %valOutput_2, %._crit_edge.i.i.0_ifconv ]

]]></Node>
<StgValue><ssdm name="valOutput"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_1, %._crit_edge.i.i.0_ifconv ]

]]></Node>
<StgValue><ssdm name="pixConvolved"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge.i.i.0_ifconv ]

]]></Node>
<StgValue><ssdm name="idxRow"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge.i.i.0_ifconv ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %exitcond4 = icmp eq i15 %idxpixel, -16384

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %idxpixel_1 = add i15 %idxpixel, 1

]]></Node>
<StgValue><ssdm name="idxpixel_1"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond4, label %.preheader10.preheader, label %._crit_edge.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:2  %tmp_8 = zext i32 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:3  %tmp_4 = trunc i32 %col_assign to i16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:4  %tmp_5 = trunc i32 %idxRow to i9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:5  %tmp_11_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_5, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:6  %tmp_s = add i16 %tmp_11_cast, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:7  %tmp_15_cast = sext i16 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:8  %input_image_addr = getelementptr [16384 x i8]* %input_image, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="input_image_addr"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge.i.i.0_ifconv:9  %pixelin = load i8* %input_image_addr, align 1

]]></Node>
<StgValue><ssdm name="pixelin"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:10  %lineBuff_val_1_addr = getelementptr [128 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:11  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:14  %lineBuff_val_2_addr = getelementptr [128 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:15  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:18  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.i.0_ifconv:19  %icmp = icmp sgt i31 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:20  %tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.i.0_ifconv:21  %icmp3 = icmp sgt i31 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:22  %tmp_6 = icmp slt i32 %col_assign, 126

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:23  %tmp_7 = icmp slt i32 %idxRow, 126

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.0_ifconv:24  %tmp1 = and i1 %icmp, %icmp3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.0_ifconv:25  %tmp2 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.0_ifconv:26  %or_cond6 = and i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:87  %tmp_3 = icmp slt i32 %col_assign, 127

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:88  %idxCol = add nsw i32 1, %col_assign

]]></Node>
<StgValue><ssdm name="idxCol"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:89  %idxRow_2 = add nsw i32 1, %idxRow

]]></Node>
<StgValue><ssdm name="idxRow_2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:91  %idxRow_1 = select i1 %tmp_3, i32 %idxRow, i32 %idxRow_2

]]></Node>
<StgValue><ssdm name="idxRow_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge.i.i.0_ifconv:9  %pixelin = load i8* %input_image_addr, align 1

]]></Node>
<StgValue><ssdm name="pixelin"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:11  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:12  %lineBuff_val_0_addr = getelementptr [128 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:13  store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:15  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:16  store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:17  store i8 %pixelin, i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:27  %tmp_11 = zext i32 %pixConvolved to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:28  %lineBuff_val_0_addr_1 = getelementptr [128 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:29  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:32  %pixConvolved_2 = add nsw i32 1, %pixConvolved

]]></Node>
<StgValue><ssdm name="pixConvolved_2"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:33  %tmp_20_0_1 = zext i32 %pixConvolved_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:34  %lineBuff_val_0_addr_2 = getelementptr [128 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:35  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:38  %col_assign_1_0_2 = add nsw i32 2, %pixConvolved

]]></Node>
<StgValue><ssdm name="col_assign_1_0_2"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:44  %lineBuff_val_1_addr_1 = getelementptr [128 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:45  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:48  %lineBuff_val_1_addr_2 = getelementptr [128 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:49  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_2"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:56  %lineBuff_val_2_addr_1 = getelementptr [128 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:57  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:60  %lineBuff_val_2_addr_2 = getelementptr [128 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:61  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_2"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:90  %pixConvolved_1 = select i1 %tmp_3, i32 %pixConvolved_2, i32 0

]]></Node>
<StgValue><ssdm name="pixConvolved_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:92  %idxCol_1 = select i1 %tmp_3, i32 %idxCol, i32 0

]]></Node>
<StgValue><ssdm name="idxCol_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:29  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:30  %pix_val = zext i8 %lineBuff_val_0_load to i16

]]></Node>
<StgValue><ssdm name="pix_val"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:31  %window_val_0_0 = mul i16 %tmp_2, %pix_val

]]></Node>
<StgValue><ssdm name="window_val_0_0"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:35  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_1"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:39  %tmp_20_0_2 = zext i32 %col_assign_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:40  %lineBuff_val_0_addr_3 = getelementptr [128 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:41  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:45  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_1"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:49  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_2"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:50  %pix_val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="pix_val_1_1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:51  %window_val_1_1 = mul i16 %tmp_24_1_1, %pix_val_1_1

]]></Node>
<StgValue><ssdm name="window_val_1_1"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:52  %lineBuff_val_1_addr_3 = getelementptr [128 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:53  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_3"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:57  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:61  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.0_ifconv:64  %lineBuff_val_2_addr_3 = getelementptr [128 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:65  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:36  %pix_val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="pix_val_0_1"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:37  %window_val_0_1 = mul i16 %tmp_24_0_1, %pix_val_0_1

]]></Node>
<StgValue><ssdm name="window_val_0_1"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:41  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_2"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:53  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_3"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:58  %pix_val_2 = zext i8 %lineBuff_val_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="pix_val_2"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:59  %window_val_2_0 = mul i16 %tmp_24_2, %pix_val_2

]]></Node>
<StgValue><ssdm name="window_val_2_0"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:62  %pix_val_2_1 = zext i8 %lineBuff_val_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="pix_val_2_1"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:63  %window_val_2_1 = mul i16 %tmp_24_2_1, %pix_val_2_1

]]></Node>
<StgValue><ssdm name="window_val_2_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.0_ifconv:65  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_3"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:66  %pix_val_2_2 = zext i8 %lineBuff_val_2_load_3 to i16

]]></Node>
<StgValue><ssdm name="pix_val_2_2"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:67  %window_val_2_2 = mul i16 %tmp_24_2_2, %pix_val_2_2

]]></Node>
<StgValue><ssdm name="window_val_2_2"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:68  %tmp3 = add i16 %window_val_2_1, %window_val_2_0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:71  %tmp_13 = trunc i16 %tmp3 to i15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:73  %tmp13 = add i16 %window_val_0_0, %window_val_0_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:77  %tmp_17 = trunc i16 %tmp13 to i15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:42  %pix_val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="pix_val_0_2"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:43  %window_val_0_2 = mul i16 %tmp_24_0_2, %pix_val_0_2

]]></Node>
<StgValue><ssdm name="window_val_0_2"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:54  %pix_val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="pix_val_1_2"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:55  %window_val_1_2 = mul i16 %tmp_24_1_2, %pix_val_1_2

]]></Node>
<StgValue><ssdm name="window_val_1_2"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:69  %tmp4 = add i16 %window_val_1_1, %window_val_1_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:70  %tmp_12 = trunc i16 %tmp4 to i15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:72  %tmp9 = add i16 %tmp3, %tmp4

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:74  %tmp15 = add i16 %window_val_2_2, %window_val_0_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.0_ifconv:46  %pix_val_1 = zext i8 %lineBuff_val_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="pix_val_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:47  %window_val_1_0 = mul i16 %tmp_24_1, %pix_val_1

]]></Node>
<StgValue><ssdm name="window_val_1_0"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:75  %tmp14 = add i16 %window_val_1_0, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:76  %tmp_16 = trunc i16 %tmp14 to i15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge.i.i.0_ifconv:80  %tmp_15 = add i15 %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.0_ifconv:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.i.i.0_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:78  %tmp12 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge.i.i.0_ifconv:79  %tmp_14 = add i15 %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:81  %valOutput_1 = add i16 %tmp9, %tmp12

]]></Node>
<StgValue><ssdm name="valOutput_1"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge.i.i.0_ifconv:82  %valOutput_1_cast = add i15 %tmp_15, %tmp_14

]]></Node>
<StgValue><ssdm name="valOutput_1_cast"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:83  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge.i.i.0_ifconv:84  %p_s = select i1 %tmp_18, i15 0, i15 %valOutput_1_cast

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.i.i.0_ifconv:85  %p_cast = zext i15 %p_s to i16

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0_ifconv:86  %valOutput_2 = select i1 %or_cond6, i16 %p_cast, i16 %valOutput

]]></Node>
<StgValue><ssdm name="valOutput_2"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0_ifconv:93  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.0_ifconv:94  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16">
<![CDATA[
.preheader10.preheader:0  %tmp = trunc i16 %valOutput to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader10:0  %row = phi i8 [ 0, %.preheader10.preheader ], [ %row_1, %.preheader10.loopexit ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:1  %exitcond1 = icmp eq i8 %row, -128

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:3  %row_1 = add i8 %row, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %exitcond1, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %row, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:1  %tmp_21_cast = zext i15 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %col = phi i8 [ %col_1, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %exitcond = icmp eq i8 %col, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %col_1 = add i8 %col, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader10.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
:0  %tmp_10_cast = zext i8 %col to i16

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_20 = add i16 %tmp_21_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_22_cast = zext i16 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_image_addr = getelementptr [16384 x i8]* %output_image, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="output_image_addr"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:4  store i8 %tmp, i8* %output_image_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="244" name="input_image" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_image"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="245" name="output_image" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_image"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="246" name="kernel" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="248" from="StgValue_247" to="lineBuff_val_0" fromId="247" toId="22">
</dataflow>
<dataflow id="249" from="StgValue_247" to="lineBuff_val_1" fromId="247" toId="23">
</dataflow>
<dataflow id="250" from="StgValue_247" to="lineBuff_val_2" fromId="247" toId="24">
</dataflow>
<dataflow id="251" from="kernel" to="kernel_addr" fromId="246" toId="25">
</dataflow>
<dataflow id="253" from="StgValue_252" to="kernel_addr" fromId="252" toId="25">
</dataflow>
<dataflow id="254" from="StgValue_252" to="kernel_addr" fromId="252" toId="25">
</dataflow>
<dataflow id="255" from="kernel_addr" to="kernel_load" fromId="25" toId="26">
</dataflow>
<dataflow id="256" from="kernel_addr" to="kernel_load" fromId="25" toId="27">
</dataflow>
<dataflow id="257" from="kernel" to="kernel_addr_1" fromId="246" toId="28">
</dataflow>
<dataflow id="258" from="StgValue_252" to="kernel_addr_1" fromId="252" toId="28">
</dataflow>
<dataflow id="259" from="StgValue_247" to="kernel_addr_1" fromId="247" toId="28">
</dataflow>
<dataflow id="260" from="kernel_addr_1" to="kernel_load_1" fromId="28" toId="29">
</dataflow>
<dataflow id="261" from="kernel_addr_1" to="kernel_load_1" fromId="28" toId="30">
</dataflow>
<dataflow id="262" from="kernel" to="kernel_addr_2" fromId="246" toId="31">
</dataflow>
<dataflow id="263" from="StgValue_252" to="kernel_addr_2" fromId="252" toId="31">
</dataflow>
<dataflow id="265" from="StgValue_264" to="kernel_addr_2" fromId="264" toId="31">
</dataflow>
<dataflow id="266" from="kernel_addr_2" to="kernel_load_2" fromId="31" toId="32">
</dataflow>
<dataflow id="267" from="kernel_addr_2" to="kernel_load_2" fromId="31" toId="33">
</dataflow>
<dataflow id="268" from="kernel" to="kernel_addr_3" fromId="246" toId="34">
</dataflow>
<dataflow id="269" from="StgValue_252" to="kernel_addr_3" fromId="252" toId="34">
</dataflow>
<dataflow id="271" from="StgValue_270" to="kernel_addr_3" fromId="270" toId="34">
</dataflow>
<dataflow id="272" from="kernel_addr_3" to="kernel_load_3" fromId="34" toId="35">
</dataflow>
<dataflow id="273" from="kernel_addr_3" to="kernel_load_3" fromId="34" toId="36">
</dataflow>
<dataflow id="274" from="kernel" to="kernel_addr_4" fromId="246" toId="37">
</dataflow>
<dataflow id="275" from="StgValue_252" to="kernel_addr_4" fromId="252" toId="37">
</dataflow>
<dataflow id="277" from="StgValue_276" to="kernel_addr_4" fromId="276" toId="37">
</dataflow>
<dataflow id="278" from="kernel_addr_4" to="kernel_load_4" fromId="37" toId="38">
</dataflow>
<dataflow id="279" from="kernel_addr_4" to="kernel_load_4" fromId="37" toId="39">
</dataflow>
<dataflow id="280" from="kernel" to="kernel_addr_5" fromId="246" toId="40">
</dataflow>
<dataflow id="281" from="StgValue_252" to="kernel_addr_5" fromId="252" toId="40">
</dataflow>
<dataflow id="283" from="StgValue_282" to="kernel_addr_5" fromId="282" toId="40">
</dataflow>
<dataflow id="284" from="kernel_addr_5" to="kernel_load_5" fromId="40" toId="41">
</dataflow>
<dataflow id="285" from="kernel_addr_5" to="kernel_load_5" fromId="40" toId="42">
</dataflow>
<dataflow id="286" from="kernel" to="kernel_addr_6" fromId="246" toId="43">
</dataflow>
<dataflow id="287" from="StgValue_252" to="kernel_addr_6" fromId="252" toId="43">
</dataflow>
<dataflow id="289" from="StgValue_288" to="kernel_addr_6" fromId="288" toId="43">
</dataflow>
<dataflow id="290" from="kernel_addr_6" to="kernel_load_6" fromId="43" toId="44">
</dataflow>
<dataflow id="291" from="kernel_addr_6" to="kernel_load_6" fromId="43" toId="45">
</dataflow>
<dataflow id="292" from="kernel" to="kernel_addr_7" fromId="246" toId="46">
</dataflow>
<dataflow id="293" from="StgValue_252" to="kernel_addr_7" fromId="252" toId="46">
</dataflow>
<dataflow id="295" from="StgValue_294" to="kernel_addr_7" fromId="294" toId="46">
</dataflow>
<dataflow id="296" from="kernel_addr_7" to="kernel_load_7" fromId="46" toId="47">
</dataflow>
<dataflow id="297" from="kernel_addr_7" to="kernel_load_7" fromId="46" toId="48">
</dataflow>
<dataflow id="298" from="kernel" to="kernel_addr_8" fromId="246" toId="49">
</dataflow>
<dataflow id="299" from="StgValue_252" to="kernel_addr_8" fromId="252" toId="49">
</dataflow>
<dataflow id="301" from="StgValue_300" to="kernel_addr_8" fromId="300" toId="49">
</dataflow>
<dataflow id="302" from="kernel_addr_8" to="kernel_load_8" fromId="49" toId="50">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecBitsMap" to="StgValue_51" fromId="303" toId="51">
</dataflow>
<dataflow id="305" from="input_image" to="StgValue_51" fromId="244" toId="51">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecBitsMap" to="StgValue_52" fromId="303" toId="52">
</dataflow>
<dataflow id="307" from="output_image" to="StgValue_52" fromId="245" toId="52">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecBitsMap" to="StgValue_53" fromId="303" toId="53">
</dataflow>
<dataflow id="309" from="kernel" to="StgValue_53" fromId="246" toId="53">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecTopModule" to="StgValue_54" fromId="310" toId="54">
</dataflow>
<dataflow id="313" from="doConv_str" to="StgValue_54" fromId="312" toId="54">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecInterface" to="StgValue_55" fromId="314" toId="55">
</dataflow>
<dataflow id="317" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="319" from="p_str" to="StgValue_55" fromId="318" toId="55">
</dataflow>
<dataflow id="320" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="321" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="323" from="p_str2" to="StgValue_55" fromId="322" toId="55">
</dataflow>
<dataflow id="324" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="325" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="327" from="p_str3" to="StgValue_55" fromId="326" toId="55">
</dataflow>
<dataflow id="328" from="p_str2" to="StgValue_55" fromId="322" toId="55">
</dataflow>
<dataflow id="329" from="p_str2" to="StgValue_55" fromId="322" toId="55">
</dataflow>
<dataflow id="330" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="331" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="332" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="333" from="StgValue_316" to="StgValue_55" fromId="316" toId="55">
</dataflow>
<dataflow id="334" from="p_str2" to="StgValue_55" fromId="322" toId="55">
</dataflow>
<dataflow id="335" from="p_str2" to="StgValue_55" fromId="322" toId="55">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecMemCore" to="empty" fromId="336" toId="56">
</dataflow>
<dataflow id="338" from="kernel" to="empty" fromId="246" toId="56">
</dataflow>
<dataflow id="340" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="342" from="RAM_1P_str" to="empty" fromId="341" toId="56">
</dataflow>
<dataflow id="343" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="345" from="StgValue_344" to="empty" fromId="344" toId="56">
</dataflow>
<dataflow id="346" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="347" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="348" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="349" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="350" from="p_str6" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="351" from="_ssdm_op_SpecInterface" to="StgValue_57" fromId="314" toId="57">
</dataflow>
<dataflow id="352" from="kernel" to="StgValue_57" fromId="246" toId="57">
</dataflow>
<dataflow id="353" from="p_str" to="StgValue_57" fromId="318" toId="57">
</dataflow>
<dataflow id="354" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="355" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="356" from="p_str2" to="StgValue_57" fromId="322" toId="57">
</dataflow>
<dataflow id="357" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="358" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="360" from="p_str4" to="StgValue_57" fromId="359" toId="57">
</dataflow>
<dataflow id="361" from="p_str2" to="StgValue_57" fromId="322" toId="57">
</dataflow>
<dataflow id="362" from="p_str2" to="StgValue_57" fromId="322" toId="57">
</dataflow>
<dataflow id="363" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="364" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="365" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="366" from="StgValue_316" to="StgValue_57" fromId="316" toId="57">
</dataflow>
<dataflow id="367" from="p_str2" to="StgValue_57" fromId="322" toId="57">
</dataflow>
<dataflow id="368" from="p_str2" to="StgValue_57" fromId="322" toId="57">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="369" toId="58">
</dataflow>
<dataflow id="372" from="hls_KD_KD_LineBuffe" to="rbegin_i" fromId="371" toId="58">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="373" toId="59">
</dataflow>
<dataflow id="375" from="hls_KD_KD_LineBuffe" to="rend_i" fromId="371" toId="59">
</dataflow>
<dataflow id="376" from="rbegin_i" to="rend_i" fromId="58" toId="59">
</dataflow>
<dataflow id="377" from="kernel_load" to="tmp_2" fromId="27" toId="60">
</dataflow>
<dataflow id="378" from="kernel_load_1" to="tmp_24_0_1" fromId="30" toId="61">
</dataflow>
<dataflow id="379" from="kernel_load_2" to="tmp_24_0_2" fromId="33" toId="62">
</dataflow>
<dataflow id="380" from="kernel_load_3" to="tmp_24_1" fromId="36" toId="63">
</dataflow>
<dataflow id="381" from="kernel_load_4" to="tmp_24_1_1" fromId="39" toId="64">
</dataflow>
<dataflow id="382" from="kernel_load_5" to="tmp_24_1_2" fromId="42" toId="65">
</dataflow>
<dataflow id="383" from="kernel_load_6" to="tmp_24_2" fromId="45" toId="66">
</dataflow>
<dataflow id="384" from="kernel_load_7" to="tmp_24_2_1" fromId="48" toId="67">
</dataflow>
<dataflow id="385" from="kernel_addr_8" to="kernel_load_8" fromId="49" toId="68">
</dataflow>
<dataflow id="386" from="kernel_load_8" to="tmp_24_2_2" fromId="68" toId="69">
</dataflow>
<dataflow id="388" from="StgValue_387" to="idxpixel" fromId="387" toId="71">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="StgValue_70" to="idxpixel" fromId="70" toId="71">
</dataflow>
<dataflow id="390" from="idxpixel_1" to="idxpixel" fromId="78" toId="71">
<BackEdge/>
<condition id="284">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="StgValue_186" to="idxpixel" fromId="186" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="393" from="StgValue_392" to="valOutput" fromId="392" toId="72">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="394" from="StgValue_70" to="valOutput" fromId="70" toId="72">
</dataflow>
<dataflow id="395" from="valOutput_2" to="valOutput" fromId="184" toId="72">
<BackEdge/>
<condition id="286">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="396" from="StgValue_186" to="valOutput" fromId="186" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="397" from="StgValue_316" to="pixConvolved" fromId="316" toId="73">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="398" from="StgValue_70" to="pixConvolved" fromId="70" toId="73">
</dataflow>
<dataflow id="399" from="pixConvolved_1" to="pixConvolved" fromId="128" toId="73">
<BackEdge/>
<condition id="288">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="400" from="StgValue_186" to="pixConvolved" fromId="186" toId="73">
<BackEdge/>
</dataflow>
<dataflow id="401" from="StgValue_316" to="idxRow" fromId="316" toId="74">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="402" from="StgValue_70" to="idxRow" fromId="70" toId="74">
</dataflow>
<dataflow id="403" from="idxRow_1" to="idxRow" fromId="104" toId="74">
<BackEdge/>
<condition id="290">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="404" from="StgValue_186" to="idxRow" fromId="186" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="405" from="StgValue_316" to="col_assign" fromId="316" toId="75">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="406" from="StgValue_70" to="col_assign" fromId="70" toId="75">
</dataflow>
<dataflow id="407" from="idxCol_1" to="col_assign" fromId="129" toId="75">
<BackEdge/>
<condition id="292">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="StgValue_186" to="col_assign" fromId="186" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="409" from="idxpixel" to="exitcond4" fromId="71" toId="76">
</dataflow>
<dataflow id="411" from="StgValue_410" to="exitcond4" fromId="410" toId="76">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="412" toId="77">
</dataflow>
<dataflow id="415" from="StgValue_414" to="empty_5" fromId="414" toId="77">
</dataflow>
<dataflow id="416" from="StgValue_414" to="empty_5" fromId="414" toId="77">
</dataflow>
<dataflow id="417" from="StgValue_414" to="empty_5" fromId="414" toId="77">
</dataflow>
<dataflow id="418" from="idxpixel" to="idxpixel_1" fromId="71" toId="78">
</dataflow>
<dataflow id="420" from="StgValue_419" to="idxpixel_1" fromId="419" toId="78">
</dataflow>
<dataflow id="421" from="exitcond4" to="StgValue_79" fromId="76" toId="79">
</dataflow>
<dataflow id="422" from="col_assign" to="tmp_8" fromId="75" toId="80">
</dataflow>
<dataflow id="423" from="col_assign" to="tmp_4" fromId="75" toId="81">
</dataflow>
<dataflow id="424" from="idxRow" to="tmp_5" fromId="74" toId="82">
</dataflow>
<dataflow id="426" from="_ssdm_op_BitConcatenate.i16.i9.i7" to="tmp_11_cast" fromId="425" toId="83">
</dataflow>
<dataflow id="427" from="tmp_5" to="tmp_11_cast" fromId="82" toId="83">
</dataflow>
<dataflow id="429" from="StgValue_428" to="tmp_11_cast" fromId="428" toId="83">
</dataflow>
<dataflow id="430" from="tmp_11_cast" to="tmp_s" fromId="83" toId="84">
</dataflow>
<dataflow id="431" from="tmp_4" to="tmp_s" fromId="81" toId="84">
</dataflow>
<dataflow id="432" from="tmp_s" to="tmp_15_cast" fromId="84" toId="85">
</dataflow>
<dataflow id="433" from="input_image" to="input_image_addr" fromId="244" toId="86">
</dataflow>
<dataflow id="434" from="StgValue_252" to="input_image_addr" fromId="252" toId="86">
</dataflow>
<dataflow id="435" from="tmp_15_cast" to="input_image_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="436" from="input_image_addr" to="pixelin" fromId="86" toId="87">
</dataflow>
<dataflow id="437" from="lineBuff_val_1" to="lineBuff_val_1_addr" fromId="23" toId="88">
</dataflow>
<dataflow id="438" from="StgValue_252" to="lineBuff_val_1_addr" fromId="252" toId="88">
</dataflow>
<dataflow id="439" from="tmp_8" to="lineBuff_val_1_addr" fromId="80" toId="88">
</dataflow>
<dataflow id="440" from="lineBuff_val_1_addr" to="lineBuff_val_1_load" fromId="88" toId="89">
</dataflow>
<dataflow id="441" from="lineBuff_val_2" to="lineBuff_val_2_addr" fromId="24" toId="90">
</dataflow>
<dataflow id="442" from="StgValue_252" to="lineBuff_val_2_addr" fromId="252" toId="90">
</dataflow>
<dataflow id="443" from="tmp_8" to="lineBuff_val_2_addr" fromId="80" toId="90">
</dataflow>
<dataflow id="444" from="lineBuff_val_2_addr" to="lineBuff_val_2_load" fromId="90" toId="91">
</dataflow>
<dataflow id="446" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_9" fromId="445" toId="92">
</dataflow>
<dataflow id="447" from="idxRow" to="tmp_9" fromId="74" toId="92">
</dataflow>
<dataflow id="449" from="StgValue_448" to="tmp_9" fromId="448" toId="92">
</dataflow>
<dataflow id="451" from="StgValue_450" to="tmp_9" fromId="450" toId="92">
</dataflow>
<dataflow id="452" from="tmp_9" to="icmp" fromId="92" toId="93">
</dataflow>
<dataflow id="454" from="StgValue_453" to="icmp" fromId="453" toId="93">
</dataflow>
<dataflow id="455" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_10" fromId="445" toId="94">
</dataflow>
<dataflow id="456" from="col_assign" to="tmp_10" fromId="75" toId="94">
</dataflow>
<dataflow id="457" from="StgValue_448" to="tmp_10" fromId="448" toId="94">
</dataflow>
<dataflow id="458" from="StgValue_450" to="tmp_10" fromId="450" toId="94">
</dataflow>
<dataflow id="459" from="tmp_10" to="icmp3" fromId="94" toId="95">
</dataflow>
<dataflow id="460" from="StgValue_453" to="icmp3" fromId="453" toId="95">
</dataflow>
<dataflow id="461" from="col_assign" to="tmp_6" fromId="75" toId="96">
</dataflow>
<dataflow id="463" from="StgValue_462" to="tmp_6" fromId="462" toId="96">
</dataflow>
<dataflow id="464" from="idxRow" to="tmp_7" fromId="74" toId="97">
</dataflow>
<dataflow id="465" from="StgValue_462" to="tmp_7" fromId="462" toId="97">
</dataflow>
<dataflow id="466" from="icmp" to="tmp1" fromId="93" toId="98">
</dataflow>
<dataflow id="467" from="icmp3" to="tmp1" fromId="95" toId="98">
</dataflow>
<dataflow id="468" from="tmp_6" to="tmp2" fromId="96" toId="99">
</dataflow>
<dataflow id="469" from="tmp_7" to="tmp2" fromId="97" toId="99">
</dataflow>
<dataflow id="470" from="tmp2" to="or_cond6" fromId="99" toId="100">
</dataflow>
<dataflow id="471" from="tmp1" to="or_cond6" fromId="98" toId="100">
</dataflow>
<dataflow id="472" from="col_assign" to="tmp_3" fromId="75" toId="101">
</dataflow>
<dataflow id="474" from="StgValue_473" to="tmp_3" fromId="473" toId="101">
</dataflow>
<dataflow id="475" from="StgValue_448" to="idxCol" fromId="448" toId="102">
</dataflow>
<dataflow id="476" from="col_assign" to="idxCol" fromId="75" toId="102">
</dataflow>
<dataflow id="477" from="StgValue_448" to="idxRow_2" fromId="448" toId="103">
</dataflow>
<dataflow id="478" from="idxRow" to="idxRow_2" fromId="74" toId="103">
</dataflow>
<dataflow id="479" from="tmp_3" to="idxRow_1" fromId="101" toId="104">
</dataflow>
<dataflow id="480" from="idxRow" to="idxRow_1" fromId="74" toId="104">
</dataflow>
<dataflow id="481" from="idxRow_2" to="idxRow_1" fromId="103" toId="104">
</dataflow>
<dataflow id="482" from="input_image_addr" to="pixelin" fromId="86" toId="105">
</dataflow>
<dataflow id="483" from="lineBuff_val_1_addr" to="lineBuff_val_1_load" fromId="88" toId="106">
</dataflow>
<dataflow id="484" from="lineBuff_val_0" to="lineBuff_val_0_addr" fromId="22" toId="107">
</dataflow>
<dataflow id="485" from="StgValue_252" to="lineBuff_val_0_addr" fromId="252" toId="107">
</dataflow>
<dataflow id="486" from="tmp_8" to="lineBuff_val_0_addr" fromId="80" toId="107">
</dataflow>
<dataflow id="487" from="lineBuff_val_1_load" to="StgValue_108" fromId="106" toId="108">
</dataflow>
<dataflow id="488" from="lineBuff_val_0_addr" to="StgValue_108" fromId="107" toId="108">
</dataflow>
<dataflow id="489" from="lineBuff_val_2_addr" to="lineBuff_val_2_load" fromId="90" toId="109">
</dataflow>
<dataflow id="490" from="lineBuff_val_2_load" to="StgValue_110" fromId="109" toId="110">
</dataflow>
<dataflow id="491" from="lineBuff_val_1_addr" to="StgValue_110" fromId="88" toId="110">
</dataflow>
<dataflow id="492" from="pixelin" to="StgValue_111" fromId="105" toId="111">
</dataflow>
<dataflow id="493" from="lineBuff_val_2_addr" to="StgValue_111" fromId="90" toId="111">
</dataflow>
<dataflow id="494" from="pixConvolved" to="tmp_11" fromId="73" toId="112">
</dataflow>
<dataflow id="495" from="lineBuff_val_0" to="lineBuff_val_0_addr_1" fromId="22" toId="113">
</dataflow>
<dataflow id="496" from="StgValue_252" to="lineBuff_val_0_addr_1" fromId="252" toId="113">
</dataflow>
<dataflow id="497" from="tmp_11" to="lineBuff_val_0_addr_1" fromId="112" toId="113">
</dataflow>
<dataflow id="498" from="lineBuff_val_0_addr_1" to="lineBuff_val_0_load" fromId="113" toId="114">
</dataflow>
<dataflow id="499" from="StgValue_448" to="pixConvolved_2" fromId="448" toId="115">
</dataflow>
<dataflow id="500" from="pixConvolved" to="pixConvolved_2" fromId="73" toId="115">
</dataflow>
<dataflow id="501" from="pixConvolved_2" to="tmp_20_0_1" fromId="115" toId="116">
</dataflow>
<dataflow id="502" from="lineBuff_val_0" to="lineBuff_val_0_addr_2" fromId="22" toId="117">
</dataflow>
<dataflow id="503" from="StgValue_252" to="lineBuff_val_0_addr_2" fromId="252" toId="117">
</dataflow>
<dataflow id="504" from="tmp_20_0_1" to="lineBuff_val_0_addr_2" fromId="116" toId="117">
</dataflow>
<dataflow id="505" from="lineBuff_val_0_addr_2" to="lineBuff_val_0_load_1" fromId="117" toId="118">
</dataflow>
<dataflow id="507" from="StgValue_506" to="col_assign_1_0_2" fromId="506" toId="119">
</dataflow>
<dataflow id="508" from="pixConvolved" to="col_assign_1_0_2" fromId="73" toId="119">
</dataflow>
<dataflow id="509" from="lineBuff_val_1" to="lineBuff_val_1_addr_1" fromId="23" toId="120">
</dataflow>
<dataflow id="510" from="StgValue_252" to="lineBuff_val_1_addr_1" fromId="252" toId="120">
</dataflow>
<dataflow id="511" from="tmp_11" to="lineBuff_val_1_addr_1" fromId="112" toId="120">
</dataflow>
<dataflow id="512" from="lineBuff_val_1_addr_1" to="lineBuff_val_1_load_1" fromId="120" toId="121">
</dataflow>
<dataflow id="513" from="lineBuff_val_1" to="lineBuff_val_1_addr_2" fromId="23" toId="122">
</dataflow>
<dataflow id="514" from="StgValue_252" to="lineBuff_val_1_addr_2" fromId="252" toId="122">
</dataflow>
<dataflow id="515" from="tmp_20_0_1" to="lineBuff_val_1_addr_2" fromId="116" toId="122">
</dataflow>
<dataflow id="516" from="lineBuff_val_1_addr_2" to="lineBuff_val_1_load_2" fromId="122" toId="123">
</dataflow>
<dataflow id="517" from="lineBuff_val_2" to="lineBuff_val_2_addr_1" fromId="24" toId="124">
</dataflow>
<dataflow id="518" from="StgValue_252" to="lineBuff_val_2_addr_1" fromId="252" toId="124">
</dataflow>
<dataflow id="519" from="tmp_11" to="lineBuff_val_2_addr_1" fromId="112" toId="124">
</dataflow>
<dataflow id="520" from="lineBuff_val_2_addr_1" to="lineBuff_val_2_load_1" fromId="124" toId="125">
</dataflow>
<dataflow id="521" from="lineBuff_val_2" to="lineBuff_val_2_addr_2" fromId="24" toId="126">
</dataflow>
<dataflow id="522" from="StgValue_252" to="lineBuff_val_2_addr_2" fromId="252" toId="126">
</dataflow>
<dataflow id="523" from="tmp_20_0_1" to="lineBuff_val_2_addr_2" fromId="116" toId="126">
</dataflow>
<dataflow id="524" from="lineBuff_val_2_addr_2" to="lineBuff_val_2_load_2" fromId="126" toId="127">
</dataflow>
<dataflow id="525" from="tmp_3" to="pixConvolved_1" fromId="101" toId="128">
</dataflow>
<dataflow id="526" from="pixConvolved_2" to="pixConvolved_1" fromId="115" toId="128">
</dataflow>
<dataflow id="527" from="StgValue_316" to="pixConvolved_1" fromId="316" toId="128">
</dataflow>
<dataflow id="528" from="tmp_3" to="idxCol_1" fromId="101" toId="129">
</dataflow>
<dataflow id="529" from="idxCol" to="idxCol_1" fromId="102" toId="129">
</dataflow>
<dataflow id="530" from="StgValue_316" to="idxCol_1" fromId="316" toId="129">
</dataflow>
<dataflow id="531" from="lineBuff_val_0_addr_1" to="lineBuff_val_0_load" fromId="113" toId="130">
</dataflow>
<dataflow id="532" from="lineBuff_val_0_load" to="pix_val" fromId="130" toId="131">
</dataflow>
<dataflow id="533" from="tmp_2" to="window_val_0_0" fromId="60" toId="132">
</dataflow>
<dataflow id="534" from="pix_val" to="window_val_0_0" fromId="131" toId="132">
</dataflow>
<dataflow id="535" from="lineBuff_val_0_addr_2" to="lineBuff_val_0_load_1" fromId="117" toId="133">
</dataflow>
<dataflow id="536" from="col_assign_1_0_2" to="tmp_20_0_2" fromId="119" toId="134">
</dataflow>
<dataflow id="537" from="lineBuff_val_0" to="lineBuff_val_0_addr_3" fromId="22" toId="135">
</dataflow>
<dataflow id="538" from="StgValue_252" to="lineBuff_val_0_addr_3" fromId="252" toId="135">
</dataflow>
<dataflow id="539" from="tmp_20_0_2" to="lineBuff_val_0_addr_3" fromId="134" toId="135">
</dataflow>
<dataflow id="540" from="lineBuff_val_0_addr_3" to="lineBuff_val_0_load_2" fromId="135" toId="136">
</dataflow>
<dataflow id="541" from="lineBuff_val_1_addr_1" to="lineBuff_val_1_load_1" fromId="120" toId="137">
</dataflow>
<dataflow id="542" from="lineBuff_val_1_addr_2" to="lineBuff_val_1_load_2" fromId="122" toId="138">
</dataflow>
<dataflow id="543" from="lineBuff_val_1_load_2" to="pix_val_1_1" fromId="138" toId="139">
</dataflow>
<dataflow id="544" from="tmp_24_1_1" to="window_val_1_1" fromId="64" toId="140">
</dataflow>
<dataflow id="545" from="pix_val_1_1" to="window_val_1_1" fromId="139" toId="140">
</dataflow>
<dataflow id="546" from="lineBuff_val_1" to="lineBuff_val_1_addr_3" fromId="23" toId="141">
</dataflow>
<dataflow id="547" from="StgValue_252" to="lineBuff_val_1_addr_3" fromId="252" toId="141">
</dataflow>
<dataflow id="548" from="tmp_20_0_2" to="lineBuff_val_1_addr_3" fromId="134" toId="141">
</dataflow>
<dataflow id="549" from="lineBuff_val_1_addr_3" to="lineBuff_val_1_load_3" fromId="141" toId="142">
</dataflow>
<dataflow id="550" from="lineBuff_val_2_addr_1" to="lineBuff_val_2_load_1" fromId="124" toId="143">
</dataflow>
<dataflow id="551" from="lineBuff_val_2_addr_2" to="lineBuff_val_2_load_2" fromId="126" toId="144">
</dataflow>
<dataflow id="552" from="lineBuff_val_2" to="lineBuff_val_2_addr_3" fromId="24" toId="145">
</dataflow>
<dataflow id="553" from="StgValue_252" to="lineBuff_val_2_addr_3" fromId="252" toId="145">
</dataflow>
<dataflow id="554" from="tmp_20_0_2" to="lineBuff_val_2_addr_3" fromId="134" toId="145">
</dataflow>
<dataflow id="555" from="lineBuff_val_2_addr_3" to="lineBuff_val_2_load_3" fromId="145" toId="146">
</dataflow>
<dataflow id="556" from="lineBuff_val_0_load_1" to="pix_val_0_1" fromId="133" toId="147">
</dataflow>
<dataflow id="557" from="tmp_24_0_1" to="window_val_0_1" fromId="61" toId="148">
</dataflow>
<dataflow id="558" from="pix_val_0_1" to="window_val_0_1" fromId="147" toId="148">
</dataflow>
<dataflow id="559" from="lineBuff_val_0_addr_3" to="lineBuff_val_0_load_2" fromId="135" toId="149">
</dataflow>
<dataflow id="560" from="lineBuff_val_1_addr_3" to="lineBuff_val_1_load_3" fromId="141" toId="150">
</dataflow>
<dataflow id="561" from="lineBuff_val_2_load_1" to="pix_val_2" fromId="143" toId="151">
</dataflow>
<dataflow id="562" from="tmp_24_2" to="window_val_2_0" fromId="66" toId="152">
</dataflow>
<dataflow id="563" from="pix_val_2" to="window_val_2_0" fromId="151" toId="152">
</dataflow>
<dataflow id="564" from="lineBuff_val_2_load_2" to="pix_val_2_1" fromId="144" toId="153">
</dataflow>
<dataflow id="565" from="tmp_24_2_1" to="window_val_2_1" fromId="67" toId="154">
</dataflow>
<dataflow id="566" from="pix_val_2_1" to="window_val_2_1" fromId="153" toId="154">
</dataflow>
<dataflow id="567" from="lineBuff_val_2_addr_3" to="lineBuff_val_2_load_3" fromId="145" toId="155">
</dataflow>
<dataflow id="568" from="lineBuff_val_2_load_3" to="pix_val_2_2" fromId="155" toId="156">
</dataflow>
<dataflow id="569" from="tmp_24_2_2" to="window_val_2_2" fromId="69" toId="157">
</dataflow>
<dataflow id="570" from="pix_val_2_2" to="window_val_2_2" fromId="156" toId="157">
</dataflow>
<dataflow id="571" from="window_val_2_1" to="tmp3" fromId="154" toId="158">
</dataflow>
<dataflow id="572" from="window_val_2_0" to="tmp3" fromId="152" toId="158">
</dataflow>
<dataflow id="573" from="tmp3" to="tmp_13" fromId="158" toId="159">
</dataflow>
<dataflow id="574" from="window_val_0_0" to="tmp13" fromId="132" toId="160">
</dataflow>
<dataflow id="575" from="window_val_0_1" to="tmp13" fromId="148" toId="160">
</dataflow>
<dataflow id="576" from="tmp13" to="tmp_17" fromId="160" toId="161">
</dataflow>
<dataflow id="577" from="lineBuff_val_0_load_2" to="pix_val_0_2" fromId="149" toId="162">
</dataflow>
<dataflow id="578" from="tmp_24_0_2" to="window_val_0_2" fromId="62" toId="163">
</dataflow>
<dataflow id="579" from="pix_val_0_2" to="window_val_0_2" fromId="162" toId="163">
</dataflow>
<dataflow id="580" from="lineBuff_val_1_load_3" to="pix_val_1_2" fromId="150" toId="164">
</dataflow>
<dataflow id="581" from="tmp_24_1_2" to="window_val_1_2" fromId="65" toId="165">
</dataflow>
<dataflow id="582" from="pix_val_1_2" to="window_val_1_2" fromId="164" toId="165">
</dataflow>
<dataflow id="583" from="window_val_1_1" to="tmp4" fromId="140" toId="166">
</dataflow>
<dataflow id="584" from="window_val_1_2" to="tmp4" fromId="165" toId="166">
</dataflow>
<dataflow id="585" from="tmp4" to="tmp_12" fromId="166" toId="167">
</dataflow>
<dataflow id="586" from="tmp3" to="tmp9" fromId="158" toId="168">
</dataflow>
<dataflow id="587" from="tmp4" to="tmp9" fromId="166" toId="168">
</dataflow>
<dataflow id="588" from="window_val_2_2" to="tmp15" fromId="157" toId="169">
</dataflow>
<dataflow id="589" from="window_val_0_2" to="tmp15" fromId="163" toId="169">
</dataflow>
<dataflow id="590" from="lineBuff_val_1_load_1" to="pix_val_1" fromId="137" toId="170">
</dataflow>
<dataflow id="591" from="tmp_24_1" to="window_val_1_0" fromId="63" toId="171">
</dataflow>
<dataflow id="592" from="pix_val_1" to="window_val_1_0" fromId="170" toId="171">
</dataflow>
<dataflow id="593" from="window_val_1_0" to="tmp14" fromId="171" toId="172">
</dataflow>
<dataflow id="594" from="tmp15" to="tmp14" fromId="169" toId="172">
</dataflow>
<dataflow id="595" from="tmp14" to="tmp_16" fromId="172" toId="173">
</dataflow>
<dataflow id="596" from="tmp_16" to="tmp_15" fromId="173" toId="174">
</dataflow>
<dataflow id="597" from="tmp_17" to="tmp_15" fromId="161" toId="174">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="369" toId="175">
</dataflow>
<dataflow id="600" from="p_str5" to="tmp_1" fromId="599" toId="175">
</dataflow>
<dataflow id="602" from="_ssdm_op_SpecPipeline" to="StgValue_176" fromId="601" toId="176">
</dataflow>
<dataflow id="603" from="StgValue_344" to="StgValue_176" fromId="344" toId="176">
</dataflow>
<dataflow id="604" from="StgValue_448" to="StgValue_176" fromId="448" toId="176">
</dataflow>
<dataflow id="605" from="StgValue_448" to="StgValue_176" fromId="448" toId="176">
</dataflow>
<dataflow id="606" from="StgValue_316" to="StgValue_176" fromId="316" toId="176">
</dataflow>
<dataflow id="607" from="p_str2" to="StgValue_176" fromId="322" toId="176">
</dataflow>
<dataflow id="608" from="tmp13" to="tmp12" fromId="160" toId="177">
</dataflow>
<dataflow id="609" from="tmp14" to="tmp12" fromId="172" toId="177">
</dataflow>
<dataflow id="610" from="tmp_12" to="tmp_14" fromId="167" toId="178">
</dataflow>
<dataflow id="611" from="tmp_13" to="tmp_14" fromId="159" toId="178">
</dataflow>
<dataflow id="612" from="tmp9" to="valOutput_1" fromId="168" toId="179">
</dataflow>
<dataflow id="613" from="tmp12" to="valOutput_1" fromId="177" toId="179">
</dataflow>
<dataflow id="614" from="tmp_15" to="valOutput_1_cast" fromId="174" toId="180">
</dataflow>
<dataflow id="615" from="tmp_14" to="valOutput_1_cast" fromId="178" toId="180">
</dataflow>
<dataflow id="617" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_18" fromId="616" toId="181">
</dataflow>
<dataflow id="618" from="valOutput_1" to="tmp_18" fromId="179" toId="181">
</dataflow>
<dataflow id="620" from="StgValue_619" to="tmp_18" fromId="619" toId="181">
</dataflow>
<dataflow id="621" from="tmp_18" to="p_s" fromId="181" toId="182">
</dataflow>
<dataflow id="622" from="StgValue_387" to="p_s" fromId="387" toId="182">
</dataflow>
<dataflow id="623" from="valOutput_1_cast" to="p_s" fromId="180" toId="182">
</dataflow>
<dataflow id="624" from="p_s" to="p_cast" fromId="182" toId="183">
</dataflow>
<dataflow id="625" from="or_cond6" to="valOutput_2" fromId="100" toId="184">
</dataflow>
<dataflow id="626" from="p_cast" to="valOutput_2" fromId="183" toId="184">
</dataflow>
<dataflow id="627" from="valOutput" to="valOutput_2" fromId="72" toId="184">
</dataflow>
<dataflow id="628" from="_ssdm_op_SpecRegionEnd" to="empty_6" fromId="373" toId="185">
</dataflow>
<dataflow id="629" from="p_str5" to="empty_6" fromId="599" toId="185">
</dataflow>
<dataflow id="630" from="tmp_1" to="empty_6" fromId="175" toId="185">
</dataflow>
<dataflow id="631" from="valOutput" to="tmp" fromId="72" toId="187">
</dataflow>
<dataflow id="633" from="StgValue_632" to="row" fromId="632" toId="189">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="634" from="StgValue_188" to="row" fromId="188" toId="189">
</dataflow>
<dataflow id="635" from="row_1" to="row" fromId="192" toId="189">
<BackEdge/>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="636" from="StgValue_209" to="row" fromId="209" toId="189">
<BackEdge/>
</dataflow>
<dataflow id="637" from="row" to="exitcond1" fromId="189" toId="190">
</dataflow>
<dataflow id="639" from="StgValue_638" to="exitcond1" fromId="638" toId="190">
</dataflow>
<dataflow id="640" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="412" toId="191">
</dataflow>
<dataflow id="642" from="StgValue_641" to="empty_7" fromId="641" toId="191">
</dataflow>
<dataflow id="643" from="StgValue_641" to="empty_7" fromId="641" toId="191">
</dataflow>
<dataflow id="644" from="StgValue_641" to="empty_7" fromId="641" toId="191">
</dataflow>
<dataflow id="645" from="row" to="row_1" fromId="189" toId="192">
</dataflow>
<dataflow id="647" from="StgValue_646" to="row_1" fromId="646" toId="192">
</dataflow>
<dataflow id="648" from="exitcond1" to="StgValue_193" fromId="190" toId="193">
</dataflow>
<dataflow id="650" from="_ssdm_op_BitConcatenate.i15.i8.i7" to="tmp_19" fromId="649" toId="194">
</dataflow>
<dataflow id="651" from="row" to="tmp_19" fromId="189" toId="194">
</dataflow>
<dataflow id="652" from="StgValue_428" to="tmp_19" fromId="428" toId="194">
</dataflow>
<dataflow id="653" from="tmp_19" to="tmp_21_cast" fromId="194" toId="195">
</dataflow>
<dataflow id="654" from="col_1" to="col" fromId="201" toId="198">
<BackEdge/>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="655" from="StgValue_208" to="col" fromId="208" toId="198">
<BackEdge/>
</dataflow>
<dataflow id="656" from="StgValue_632" to="col" fromId="632" toId="198">
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="657" from="StgValue_196" to="col" fromId="196" toId="198">
</dataflow>
<dataflow id="658" from="col" to="exitcond" fromId="198" toId="199">
</dataflow>
<dataflow id="659" from="StgValue_638" to="exitcond" fromId="638" toId="199">
</dataflow>
<dataflow id="660" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="412" toId="200">
</dataflow>
<dataflow id="661" from="StgValue_641" to="empty_8" fromId="641" toId="200">
</dataflow>
<dataflow id="662" from="StgValue_641" to="empty_8" fromId="641" toId="200">
</dataflow>
<dataflow id="663" from="StgValue_641" to="empty_8" fromId="641" toId="200">
</dataflow>
<dataflow id="664" from="col" to="col_1" fromId="198" toId="201">
</dataflow>
<dataflow id="665" from="StgValue_646" to="col_1" fromId="646" toId="201">
</dataflow>
<dataflow id="666" from="exitcond" to="StgValue_202" fromId="199" toId="202">
</dataflow>
<dataflow id="667" from="col" to="tmp_10_cast" fromId="198" toId="203">
</dataflow>
<dataflow id="668" from="tmp_21_cast" to="tmp_20" fromId="195" toId="204">
</dataflow>
<dataflow id="669" from="tmp_10_cast" to="tmp_20" fromId="203" toId="204">
</dataflow>
<dataflow id="670" from="tmp_20" to="tmp_22_cast" fromId="204" toId="205">
</dataflow>
<dataflow id="671" from="output_image" to="output_image_addr" fromId="245" toId="206">
</dataflow>
<dataflow id="672" from="StgValue_252" to="output_image_addr" fromId="252" toId="206">
</dataflow>
<dataflow id="673" from="tmp_22_cast" to="output_image_addr" fromId="205" toId="206">
</dataflow>
<dataflow id="674" from="tmp" to="StgValue_207" fromId="187" toId="207">
</dataflow>
<dataflow id="675" from="output_image_addr" to="StgValue_207" fromId="206" toId="207">
</dataflow>
<dataflow id="676" from="exitcond4" to="StgValue_11" fromId="76" toId="11">
</dataflow>
<dataflow id="677" from="exitcond4" to="StgValue_12" fromId="76" toId="12">
</dataflow>
<dataflow id="678" from="exitcond4" to="StgValue_13" fromId="76" toId="13">
</dataflow>
<dataflow id="679" from="or_cond6" to="StgValue_13" fromId="100" toId="13">
</dataflow>
<dataflow id="680" from="exitcond4" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="681" from="or_cond6" to="StgValue_14" fromId="100" toId="14">
</dataflow>
<dataflow id="682" from="exitcond4" to="StgValue_15" fromId="76" toId="15">
</dataflow>
<dataflow id="683" from="or_cond6" to="StgValue_15" fromId="100" toId="15">
</dataflow>
<dataflow id="684" from="exitcond4" to="StgValue_16" fromId="76" toId="16">
</dataflow>
<dataflow id="685" from="or_cond6" to="StgValue_16" fromId="100" toId="16">
</dataflow>
<dataflow id="686" from="exitcond4" to="StgValue_17" fromId="76" toId="17">
</dataflow>
<dataflow id="687" from="or_cond6" to="StgValue_17" fromId="100" toId="17">
</dataflow>
<dataflow id="688" from="exitcond4" to="StgValue_18" fromId="76" toId="18">
</dataflow>
<dataflow id="689" from="or_cond6" to="StgValue_18" fromId="100" toId="18">
</dataflow>
<dataflow id="690" from="exitcond1" to="StgValue_20" fromId="190" toId="20">
</dataflow>
<dataflow id="691" from="exitcond" to="StgValue_21" fromId="199" toId="21">
</dataflow>
</dataflows>


</stg>
