\hypertarget{structSpi}{}\section{Spi Struct Reference}
\label{structSpi}\index{Spi@{Spi}}


\mbox{\hyperlink{structSpi}{Spi}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+spi.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSpi_ad734fbd4fd26168d4677c0620e5efc02}\label{structSpi_ad734fbd4fd26168d4677c0620e5efc02}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSpi_ad734fbd4fd26168d4677c0620e5efc02}{S\+P\+I\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a648508291f5d4893e6e85546bcf153db}\label{structSpi_a648508291f5d4893e6e85546bcf153db}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a648508291f5d4893e6e85546bcf153db}{S\+P\+I\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_af9e9f674383afb8c517e99b44a4fc9eb}\label{structSpi_af9e9f674383afb8c517e99b44a4fc9eb}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSpi_af9e9f674383afb8c517e99b44a4fc9eb}{S\+P\+I\+\_\+\+R\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x08) Receive Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a8c8f55ee122f6b0ad33d438a4f1ff1ef}\label{structSpi_a8c8f55ee122f6b0ad33d438a4f1ff1ef}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a8c8f55ee122f6b0ad33d438a4f1ff1ef}{S\+P\+I\+\_\+\+T\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x0C) Transmit Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_ae1f91a373e95428f2e2b1d6bfab333b2}\label{structSpi_ae1f91a373e95428f2e2b1d6bfab333b2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSpi_ae1f91a373e95428f2e2b1d6bfab333b2}{S\+P\+I\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x10) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a2cde5578804cb090b599fe07eeaa04d4}\label{structSpi_a2cde5578804cb090b599fe07eeaa04d4}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a2cde5578804cb090b599fe07eeaa04d4}{S\+P\+I\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x14) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a8c8575c6d9cf819ce6aff62ea79276eb}\label{structSpi_a8c8575c6d9cf819ce6aff62ea79276eb}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a8c8575c6d9cf819ce6aff62ea79276eb}{S\+P\+I\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x18) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a9b25e67749c807004595f3301c65b9ad}\label{structSpi_a9b25e67749c807004595f3301c65b9ad}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a9b25e67749c807004595f3301c65b9ad}{S\+P\+I\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x1C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a860d681f1103018a8a78e2b37a679caa}\label{structSpi_a860d681f1103018a8a78e2b37a679caa}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structSpi_a1160632fa4e89a20292b8a8f51dcd3fc}\label{structSpi_a1160632fa4e89a20292b8a8f51dcd3fc}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a1160632fa4e89a20292b8a8f51dcd3fc}{S\+P\+I\+\_\+\+C\+SR}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x30) Chip Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a376a1f6a7adea4d653d29ae054cb25b6}\label{structSpi_a376a1f6a7adea4d653d29ae054cb25b6}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}41\mbox{]}
\item 
\mbox{\Hypertarget{structSpi_aa50a6b8d402cbb0f75e48cdbfd3a077c}\label{structSpi_aa50a6b8d402cbb0f75e48cdbfd3a077c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSpi_aa50a6b8d402cbb0f75e48cdbfd3a077c}{S\+P\+I\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_adc4d26963ecf8db62fc9fea6e8841c33}\label{structSpi_adc4d26963ecf8db62fc9fea6e8841c33}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSpi_adc4d26963ecf8db62fc9fea6e8841c33}{S\+P\+I\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSpi_a44fcf12954aefb3b13862a10b1d3fd29}\label{structSpi_a44fcf12954aefb3b13862a10b1d3fd29}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structSpi_a477c1fc32f2ef0ba6fde99fd54c8c490}\label{structSpi_a477c1fc32f2ef0ba6fde99fd54c8c490}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSpi_a477c1fc32f2ef0ba6fde99fd54c8c490}{S\+P\+I\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSpi}{Spi}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structSpi}{Spi}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+spi.\+h\end{DoxyCompactItemize}
