Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 20:42:11 2018
| Host         : travis-job-33224889-e409-408e-aeb0-8a4af9f2421c running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                12171        0.024        0.000                      0                12167        0.264        0.000                       0                  4084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.230        0.000                      0                   13        0.251        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                31.848        0.000                      0                  443        0.099        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                29.432        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.285        0.000                      0                11488        0.024        0.000                      0                11488        3.750        0.000                       0                  3729  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.646        0.000                      0                    1                                                                        
                eth_rx_clk            2.447        0.000                      0                    1                                                                        
                eth_tx_clk            2.454        0.000                      0                    1                                                                        
                sys_clk               2.361        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.478ns (24.077%)  route 1.507ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.507     8.208    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.478ns (24.077%)  route 1.507ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.507     8.208    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.478ns (24.077%)  route 1.507ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.507     8.208    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.478ns (24.077%)  route 1.507ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.507     8.208    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.773ns (43.502%)  route 1.004ns (56.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.004     7.705    clk200_rst
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.295     8.000 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.000    soc_ic_reset_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    11.162    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.478     6.687 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.759    soc_reset_counter[1]
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.295     8.054 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.054    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_D)        0.081    11.237    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.146     2.171    soc_reset_counter[2]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     2.216 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_ic_reset_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.874    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.091     1.965    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.199    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.048     2.247 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.131     1.992    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.199    soc_reset_counter[2]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.244 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.121     1.982    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.210ns (40.575%)  route 0.308ns (59.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.308     2.333    soc_reset_counter[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.046     2.379 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.379    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.131     1.992    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.460%)  route 0.308ns (59.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.308     2.333    soc_reset_counter[0]
    SLICE_X64Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.378 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.378    soc_reset_counter0[0]
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.120     1.981    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.133    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.232 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.288    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.133    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.232 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.288    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.133    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.232 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.288    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.133    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.232 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.288    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.148ns (17.824%)  route 0.682ns (82.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     2.019 r  FDPE_3/Q
                         net (fo=5, routed)           0.682     2.702    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X64Y29         FDSE (Hold_fdse_C_S)        -0.044     1.831    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.870    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y47     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y47     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.848ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.719ns (21.412%)  route 6.309ns (78.588%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.193     6.571    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.695 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.798     7.493    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.617 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.591     8.208    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.116     8.324 r  soc_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.938     9.262    soc_liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X33Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.590 r  soc_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.590    soc_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.029    41.438    soc_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 31.848    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.399ns (17.950%)  route 6.395ns (82.050%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.193     6.571    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.695 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.798     7.493    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.617 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.986     8.603    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.727 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.629     9.355    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X29Y19         FDRE (Setup_fdre_C_CE)      -0.205    41.206    soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.399ns (17.950%)  route 6.395ns (82.050%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.193     6.571    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.695 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.798     7.493    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.617 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.986     8.603    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.727 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.629     9.355    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X29Y19         FDRE (Setup_fdre_C_CE)      -0.205    41.206    soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.399ns (17.950%)  route 6.395ns (82.050%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.193     6.571    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.695 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.798     7.493    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.617 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.986     8.603    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.727 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.629     9.355    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X29Y19         FDRE (Setup_fdre_C_CE)      -0.205    41.206    soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.399ns (17.950%)  route 6.395ns (82.050%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.193     6.571    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.695 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.798     7.493    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.617 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.986     8.603    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.727 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.629     9.355    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X29Y19         FDRE (Setup_fdre_C_CE)      -0.205    41.206    soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.275ns (16.710%)  route 6.355ns (83.290%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.124     6.502    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.296     7.922    soc_crc32_checker_fifo_out
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124     8.046 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          1.146     9.191    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X49Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X49Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[11]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X49Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.278    soc_rx_converter_converter_source_payload_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.278    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.231ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 1.428ns (18.881%)  route 6.135ns (81.119%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X32Y17         FDSE                                         r  soc_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDSE (Prop_fdse_C_Q)         0.456     2.014 r  soc_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          0.976     2.991    p_14_in
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.150     3.141 r  soc_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.848     3.988    soc_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.326     4.314 r  soc_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.006     5.320    soc_crc32_checker_crc_next_reg[28]
    SLICE_X32Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.444 r  soc_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.803     6.247    soc_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.371 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.282     6.653    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.645     7.422    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.575     9.122    soc_crc32_checker_source_source_payload_error
    SLICE_X48Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X48Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)       -0.058    41.353    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.353    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 32.231    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 1.275ns (17.082%)  route 6.189ns (82.918%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.124     6.502    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.301     7.927    soc_crc32_checker_fifo_out
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124     8.051 r  soc_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          0.975     9.026    soc_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X51Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[31]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205    41.280    soc_rx_converter_converter_source_payload_data_reg[31]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 1.275ns (17.082%)  route 6.189ns (82.918%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.124     6.502    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.301     7.927    soc_crc32_checker_fifo_out
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124     8.051 r  soc_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          0.975     9.026    soc_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X51Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[33]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205    41.280    soc_rx_converter_converter_source_payload_data_reg[33]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.275ns (17.135%)  route 6.166ns (82.865%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X46Y16         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.301     3.315 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.806     4.121    storage_12_reg_i_8_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.009     5.254    p_2_in3_in
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.378 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.124     6.502    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.296     7.922    soc_crc32_checker_fifo_out
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124     8.046 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.957     9.002    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X48Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X48Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[13]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X48Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.278    soc_rx_converter_converter_source_payload_data_reg[13]
  -------------------------------------------------------------------
                         required time                         41.278    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 32.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X35Y20         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.281     0.977    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y20         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y20         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl8_regs0[2]
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl8_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl8_regs0[0]
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X43Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl8_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y23  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y23  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y20  soc_rx_converter_converter_demux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y20  soc_rx_converter_converter_demux_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y20  soc_rx_converter_converter_source_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y22  soc_rx_converter_converter_source_payload_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y21  soc_rx_converter_converter_source_payload_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y23  soc_rx_converter_converter_source_payload_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y21  soc_rx_converter_converter_source_payload_data_reg[12]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y20  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.432ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 1.641ns (16.579%)  route 8.257ns (83.421%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.836     8.732    soc_tx_converter_converter_mux0
    SLICE_X34Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.598     9.454    storage_11_reg_i_46_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I1_O)        0.124     9.578 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.884    11.462    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 29.432    

Slack (MET) :             29.733ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 1.641ns (17.098%)  route 7.957ns (82.902%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.805     8.701    soc_tx_converter_converter_mux0
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.515     9.340    soc_tx_converter_converter_mux__0
    SLICE_X34Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.464 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.698    11.162    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                 29.733    

Slack (MET) :             29.822ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 1.641ns (17.260%)  route 7.867ns (82.740%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.805     8.701    soc_tx_converter_converter_mux0
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.524     9.349    soc_tx_converter_converter_mux__0
    SLICE_X34Y11         LUT2 (Prop_lut2_I1_O)        0.124     9.473 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.599    11.072    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                 29.822    

Slack (MET) :             29.834ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 1.641ns (17.281%)  route 7.855ns (82.719%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.805     8.701    soc_tx_converter_converter_mux0
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.514     9.339    soc_tx_converter_converter_mux__0
    SLICE_X34Y11         LUT3 (Prop_lut3_I1_O)        0.124     9.463 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.597    11.060    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 29.834    

Slack (MET) :             29.931ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.641ns (17.459%)  route 7.758ns (82.541%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.805     8.701    soc_tx_converter_converter_mux0
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.537     9.363    soc_tx_converter_converter_mux__0
    SLICE_X33Y11         LUT5 (Prop_lut5_I2_O)        0.124     9.487 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.477    10.964    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 29.931    

Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 1.641ns (17.498%)  route 7.737ns (82.502%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.805     8.701    soc_tx_converter_converter_mux0
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.540     9.366    soc_tx_converter_converter_mux__0
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.490 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.453    10.943    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             30.404ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 3.546ns (37.390%)  route 5.938ns (62.610%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.605     1.605    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.059 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.152     5.211    soc_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.335 r  soc_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.979     7.314    soc_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.152     7.466 r  soc_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           1.111     8.577    soc_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.361     8.938 r  soc_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.882     9.820    soc_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.331    10.151 r  soc_crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.814    10.965    soc_crc32_inserter_reg[13]_i_2_n_0
    SLICE_X30Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.089 r  soc_crc32_inserter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.089    soc_crc32_inserter_next_reg[13]
    SLICE_X30Y12         FDSE                                         r  soc_crc32_inserter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444    41.444    eth_tx_clk
    SLICE_X30Y12         FDSE                                         r  soc_crc32_inserter_reg_reg[13]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X30Y12         FDSE (Setup_fdse_C_D)        0.077    41.493    soc_crc32_inserter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.493    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                 30.404    

Slack (MET) :             30.672ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 3.779ns (41.205%)  route 5.392ns (58.795%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.605     1.605    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.059 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.152     5.211    soc_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.335 r  soc_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.979     7.314    soc_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.152     7.466 r  soc_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           1.111     8.577    soc_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.361     8.938 r  soc_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.882     9.820    soc_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.361    10.181 r  soc_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.268    10.449    soc_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X31Y11         LUT5 (Prop_lut5_I2_O)        0.327    10.776 r  soc_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.776    soc_crc32_inserter_next_reg[12]
    SLICE_X31Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X31Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.007    41.452    
                         clock uncertainty           -0.035    41.417    
    SLICE_X31Y11         FDSE (Setup_fdse_C_D)        0.031    41.448    soc_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 30.672    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 1.633ns (18.169%)  route 7.355ns (81.831%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.004     3.046    soc_tx_cdc_graycounter1_q[2]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.295     3.341 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.949     4.290    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.414 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.601     5.016    soc_tx_cdc_asyncfifo_readable
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.140 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.833     5.973    soc_padding_inserter_source_valid
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.097 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.858     6.955    soc_crc32_inserter_source_valid
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.079 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.693     7.772    soc_preamble_inserter_sink_ready
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.836     8.732    soc_tx_converter_converter_mux0
    SLICE_X34Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.922     9.778    storage_11_reg_i_46_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I1_O)        0.116     9.894 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.658    10.552    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X30Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)       -0.232    41.258    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.830ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 3.538ns (38.880%)  route 5.562ns (61.120%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.605     1.605    eth_tx_clk
    RAMB36_X2Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.059 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.152     5.211    soc_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.335 r  soc_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.979     7.314    soc_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.152     7.466 r  soc_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           1.111     8.577    soc_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.361     8.938 r  soc_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.882     9.820    soc_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.331    10.151 r  soc_crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.438    10.589    soc_crc32_inserter_reg[13]_i_2_n_0
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.116    10.705 r  soc_crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.705    soc_crc32_inserter_next_reg[5]
    SLICE_X30Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X30Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.007    41.452    
                         clock uncertainty           -0.035    41.417    
    SLICE_X30Y11         FDSE (Setup_fdse_C_D)        0.118    41.535    soc_crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.535    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                 30.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X29Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X29Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X29Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.763    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.762    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.770    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.064     0.627    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.060     0.623    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.053     0.616    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacpreambleinserter_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X33Y14         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.121     0.823    vns_liteethmacpreambleinserter_state[1]
    SLICE_X32Y14         LUT5 (Prop_lut5_I2_O)        0.048     0.871 r  vns_liteethmacpreambleinserter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.871    vns_liteethmacpreambleinserter_state[0]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.105     0.679    vns_liteethmacpreambleinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.964%)  route 0.165ns (47.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y13         FDSE                                         r  soc_crc32_inserter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  soc_crc32_inserter_reg_reg[26]/Q
                         net (fo=4, routed)           0.165     0.867    p_5_in3_in
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.045     0.912 r  soc_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.912    soc_crc32_inserter_next_reg[9]
    SLICE_X30Y12         FDSE                                         r  soc_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDSE                                         r  soc_crc32_inserter_reg_reg[9]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X30Y12         FDSE (Hold_fdse_C_D)         0.121     0.717    soc_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X31Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDSE (Prop_fdse_C_Q)         0.128     0.691 r  soc_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     0.758    p_19_in
    SLICE_X31Y11         LUT5 (Prop_lut5_I4_O)        0.099     0.857 r  soc_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.857    soc_crc32_inserter_next_reg[12]
    SLICE_X31Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X31Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y11         FDSE (Hold_fdse_C_D)         0.092     0.655    soc_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y11  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y11  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  soc_tx_cdc_graycounter1_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10  soc_tx_cdc_graycounter1_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9   soc_tx_cdc_graycounter1_q_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y16  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y16  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y16  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y16  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y11  soc_tx_cdc_graycounter1_q_binary_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 4.392ns (46.096%)  route 5.136ns (53.904%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.648     8.143    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.118     8.261 f  picorv32/instr_auipc_i_2/O
                         net (fo=8, routed)           1.023     9.283    picorv32/instr_auipc_i_2_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.352     9.635 r  picorv32/instr_jal_i_2/O
                         net (fo=3, routed)           0.588    10.224    picorv32/instr_jal_i_2_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I0_O)        0.326    10.550 r  picorv32/instr_jal_i_1/O
                         net (fo=1, routed)           0.579    11.129    picorv32/instr_jal_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  picorv32/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.436    11.436    picorv32/clk100
    SLICE_X46Y26         FDRE                                         r  picorv32/instr_jal_reg/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)       -0.045    11.414    picorv32/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.511ns (27.127%)  route 6.746ns (72.873%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.568     1.568    sys_clk
    SLICE_X46Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.033     3.120    p_0_in4_in[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.244 r  vns_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.244    vns_bankmachine4_state[1]_i_9_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.776 r  vns_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.776    vns_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.047 f  vns_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.683     4.730    soc_netsoc_sdram_bankmachine4_row_hit
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.373     5.103 r  soc_netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=4, routed)           1.079     6.182    soc_netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.306 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8/O
                         net (fo=14, routed)          0.611     6.917    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I1_O)        0.119     7.036 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.938     7.974    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.306 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=41, routed)          1.059     9.365    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I3_O)        0.118     9.483 r  vns_new_master_wdata_ready0_i_1/O
                         net (fo=6, routed)           1.342    10.825    vns_new_master_wdata_ready0_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  vns_new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.511    11.511    sys_clk
    SLICE_X63Y20         FDRE                                         r  vns_new_master_wdata_ready0_reg/C
                         clock pessimism              0.079    11.590    
                         clock uncertainty           -0.057    11.534    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)       -0.269    11.265    vns_new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 3.968ns (44.438%)  route 4.961ns (55.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           1.076     9.636    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.760 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.302    10.062    picorv32/instr_retirq_i_4_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.344    10.530    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.439    11.439    picorv32/clk100
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    11.047    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 3.968ns (44.438%)  route 4.961ns (55.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           1.076     9.636    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.760 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.302    10.062    picorv32/instr_retirq_i_4_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.344    10.530    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.439    11.439    picorv32/clk100
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    11.047    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 3.968ns (44.438%)  route 4.961ns (55.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           1.076     9.636    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.760 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.302    10.062    picorv32/instr_retirq_i_4_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.344    10.530    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.439    11.439    picorv32/clk100
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    11.047    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 3.968ns (44.438%)  route 4.961ns (55.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           1.076     9.636    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.760 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.302    10.062    picorv32/instr_retirq_i_4_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.344    10.530    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.439    11.439    picorv32/clk100
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    11.047    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 3.968ns (44.438%)  route 4.961ns (55.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           1.076     9.636    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.760 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.302    10.062    picorv32/instr_retirq_i_4_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.344    10.530    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.439    11.439    picorv32/clk100
    SLICE_X48Y26         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    11.047    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 4.167ns (46.074%)  route 4.877ns (53.926%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.407     7.902    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.026 f  picorv32/instr_retirq_i_3/O
                         net (fo=10, routed)          0.823     8.849    picorv32/instr_retirq_i_3_n_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.120     8.969 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.407     9.376    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I2_O)        0.327     9.703 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.942    10.645    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  picorv32/reg_op1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.442    11.442    picorv32/clk100
    SLICE_X35Y35         FDRE                                         r  picorv32/reg_op1_reg[19]/C
                         clock pessimism              0.007    11.449    
                         clock uncertainty           -0.057    11.393    
    SLICE_X35Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.188    picorv32/reg_op1_reg[19]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 4.167ns (46.074%)  route 4.877ns (53.926%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.407     7.902    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.026 f  picorv32/instr_retirq_i_3/O
                         net (fo=10, routed)          0.823     8.849    picorv32/instr_retirq_i_3_n_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.120     8.969 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.407     9.376    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I2_O)        0.327     9.703 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.942    10.645    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  picorv32/reg_op1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.442    11.442    picorv32/clk100
    SLICE_X35Y35         FDRE                                         r  picorv32/reg_op1_reg[25]/C
                         clock pessimism              0.007    11.449    
                         clock uncertainty           -0.057    11.393    
    SLICE_X35Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.188    picorv32/reg_op1_reg[25]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/is_alu_reg_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 4.194ns (45.142%)  route 5.097ns (54.858%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.014     5.068    picorv32/tag_mem_reg[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.192 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.192    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.724 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.724    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.664     6.502    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.626 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.455     7.081    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.205 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.371    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.495 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.941     8.436    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.560 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=8, routed)           0.849     9.410    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.146     9.556 f  picorv32/is_sb_sh_sw_i_2/O
                         net (fo=4, routed)           0.678    10.233    picorv32/is_sb_sh_sw_i_2_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.328    10.561 r  picorv32/is_alu_reg_reg_i_1/O
                         net (fo=1, routed)           0.330    10.892    picorv32/is_alu_reg_reg_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  picorv32/is_alu_reg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3729, routed)        1.436    11.436    picorv32/clk100
    SLICE_X46Y26         FDRE                                         r  picorv32/is_alu_reg_reg_reg/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)       -0.013    11.446    picorv32/is_alu_reg_reg_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.566     0.566    sys_clk
    SLICE_X43Y49         FDRE                                         r  soc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.836     0.836    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X42Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.565     0.565    sys_clk
    SLICE_X43Y45         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y45         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.835     0.835    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y45         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X42Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.565     0.565    sys_clk
    SLICE_X43Y45         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y45         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3729, routed)        0.835     0.835    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y45         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X42Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   memadr_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y47         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.871    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.871    
                         clock uncertainty           -0.125     3.747    
    SLICE_X64Y47         FDPE (Setup_fdpe_C_D)       -0.035     3.712    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.646    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y23         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     2.553    eth_rx_clk
    SLICE_X28Y23         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty           -0.025     2.528    
    SLICE_X28Y23         FDPE (Setup_fdpe_C_D)       -0.005     2.523    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.447    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     2.560    eth_tx_clk
    SLICE_X28Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X28Y16         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.454    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y53         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3729, routed)        0.591     2.591    sys_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y53         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.361    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.150 (r) | FAST    |     2.516 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.874 (r) | SLOW    |    -0.645 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.305 (r) | SLOW    |    -0.743 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.020 (r) | SLOW    |    -0.701 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.041 (r) | SLOW    |    -0.704 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.287 (r) | SLOW    |    -0.897 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     2.544 (r) | SLOW    |    -0.317 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.341 (r) | SLOW    |    -0.311 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     3.988 (r) | SLOW    |    -1.019 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.291 (r) | SLOW    |    -0.264 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     6.381 (r) | SLOW    |    -1.664 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     6.099 (r) | SLOW    |    -1.647 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     5.527 (r) | SLOW    |    -1.489 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     5.312 (r) | SLOW    |    -1.368 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     4.268 (r) | SLOW    |    -1.164 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     5.050 (r) | SLOW    |    -1.466 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     5.532 (r) | SLOW    |    -1.589 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     5.102 (r) | SLOW    |    -1.465 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.716 (r) | SLOW    |      3.437 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.479 (r) | SLOW    |      3.339 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.451 (r) | SLOW    |      3.274 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.165 (r) | SLOW    |      3.121 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.825 (r) | SLOW    |      2.959 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.538 (r) | SLOW    |      1.548 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.905 (r) | SLOW    |      1.712 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.746 (r) | SLOW    |      1.645 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.385 (r) | SLOW    |      1.480 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.828 (r) | SLOW    |      1.671 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.076 (r) | SLOW    |      1.775 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.526 (r) | SLOW    |      1.537 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.688 (r) | SLOW    |      1.617 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.128 (r) | SLOW    |      1.831 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.595 (r) | SLOW    |      1.963 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.666 (r) | SLOW    |      1.629 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.118 (r) | SLOW    |      1.810 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.513 (r) | SLOW    |      1.567 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.443 (r) | SLOW    |      1.911 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.663 (r) | SLOW    |      1.648 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.583 (r) | SLOW    |      1.965 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.044 (r) | SLOW    |      1.745 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.826 (r) | SLOW    |      1.663 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.045 (r) | SLOW    |      1.753 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.827 (r) | SLOW    |      1.659 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      9.162 (r) | SLOW    |      3.035 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDSE           | -     |      8.847 (r) | SLOW    |      2.683 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.803 (r) | SLOW    |      3.180 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |      9.665 (r) | SLOW    |      3.145 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.343 (r) | SLOW    |      2.902 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.240 (r) | SLOW    |      3.019 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.602 (r) | SLOW    |      2.755 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      8.557 (r) | SLOW    |      2.710 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |      9.624 (r) | SLOW    |      3.245 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.929 (r) | SLOW    |      3.390 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.770 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.152 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.231 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.568 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.566 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.893 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.475 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.715 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.660 ns
Ideal Clock Offset to Actual Clock: -1.975 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.874 (r) | SLOW    | -0.645 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.305 (r) | SLOW    | -0.743 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.020 (r) | SLOW    | -0.701 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.041 (r) | SLOW    | -0.704 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.305 (r) | SLOW    | -0.645 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.210 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.538 (r) | SLOW    |   1.548 (r) | FAST    |    0.152 |
ddram_dq[1]        |   6.905 (r) | SLOW    |   1.712 (r) | FAST    |    0.520 |
ddram_dq[2]        |   6.746 (r) | SLOW    |   1.645 (r) | FAST    |    0.361 |
ddram_dq[3]        |   6.385 (r) | SLOW    |   1.480 (r) | FAST    |    0.000 |
ddram_dq[4]        |   6.828 (r) | SLOW    |   1.671 (r) | FAST    |    0.442 |
ddram_dq[5]        |   7.076 (r) | SLOW    |   1.775 (r) | FAST    |    0.690 |
ddram_dq[6]        |   6.526 (r) | SLOW    |   1.537 (r) | FAST    |    0.140 |
ddram_dq[7]        |   6.688 (r) | SLOW    |   1.617 (r) | FAST    |    0.302 |
ddram_dq[8]        |   7.128 (r) | SLOW    |   1.831 (r) | FAST    |    0.743 |
ddram_dq[9]        |   7.595 (r) | SLOW    |   1.963 (r) | FAST    |    1.210 |
ddram_dq[10]       |   6.666 (r) | SLOW    |   1.629 (r) | FAST    |    0.280 |
ddram_dq[11]       |   7.118 (r) | SLOW    |   1.810 (r) | FAST    |    0.732 |
ddram_dq[12]       |   6.513 (r) | SLOW    |   1.567 (r) | FAST    |    0.128 |
ddram_dq[13]       |   7.443 (r) | SLOW    |   1.911 (r) | FAST    |    1.057 |
ddram_dq[14]       |   6.663 (r) | SLOW    |   1.648 (r) | FAST    |    0.278 |
ddram_dq[15]       |   7.583 (r) | SLOW    |   1.965 (r) | FAST    |    1.197 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.595 (r) | SLOW    |   1.480 (r) | FAST    |    1.210 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.219 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.044 (r) | SLOW    |   1.745 (r) | FAST    |    0.218 |
ddram_dqs_n[1]     |   6.826 (r) | SLOW    |   1.663 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.045 (r) | SLOW    |   1.753 (r) | FAST    |    0.219 |
ddram_dqs_p[1]     |   6.827 (r) | SLOW    |   1.659 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.045 (r) | SLOW    |   1.659 (r) | FAST    |    0.219 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.550 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.716 (r) | SLOW    |   3.437 (r) | FAST    |    0.550 |
eth_tx_data[1]     |   9.479 (r) | SLOW    |   3.339 (r) | FAST    |    0.313 |
eth_tx_data[2]     |   9.451 (r) | SLOW    |   3.274 (r) | FAST    |    0.285 |
eth_tx_data[3]     |   9.165 (r) | SLOW    |   3.121 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.716 (r) | SLOW    |   3.121 (r) | FAST    |    0.550 |
-------------------+-------------+---------+-------------+---------+----------+




