// Seed: 3268816059
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  reg id_3;
  always @(posedge 1 or posedge id_1 - 1'b0) begin
    id_3 <= (id_3 == 1'h0 - !('b0));
  end
  logic id_4;
endmodule
