<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1679078898">
  <File Type="PA-TCL" Name="UART_DDR_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="UART_DDR_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="UART_DDR_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="UART_DDR_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="UART_DDR_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="UART_DDR_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/UART_DDR/UART_DDR.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/UART_DDR/hdl/UART_DDR_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/UART_DDR/ip/UART_DDR_mig_7series_0_0/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="UART_DDR_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_DDR_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_rst_mig_7series_0_83M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_DDR_mdm_1_0"/>
</GenRun>
