#define IDH_ARCH_Introduction                              0x00000000 // ARCH_Introduction
#define IDH_ARCH_Where_to_Begin                            0x00000001 // ARCH Where to Begin
#define IDH_ARCH_Guided_Tour                               0x00000002 // ARCH Guided Tour
#define IDH_ARCH_Web_Resources                             0x00000003 // ARCH Web Resources
#define IDH_ARCH_Developer_Help                            0x00000004 // ARCH Developer Help
#define IDH_ARCH_Online_Discussion_Forum                   0x00000005 // ARCH Online Discussion Forum
#define IDH_ARCH_Installation                              0x00000006 // ARCH Installation
#define IDH_ARCH_Documentation                             0x00000007 // ARCH Documentation
#define IDH_ARCH_What_is_MPLAB_Harmony_                    0x00000008 // ARCH What is MPLAB Harmony?
#define IDH_ARCH_Project_Layout                            0x00000009 // ARCH Project Layout
#define IDH_ARCH_The_Main_File                             0x0000000A // ARCH The Main File
#define IDH_ARCH_The_Application_File                      0x0000000B // ARCH The Application File
#define IDH_ARCH_System_Configurations                     0x0000000C // ARCH System Configurations
#define IDH_ARCH_system_config_h                           0x0000000D // ARCH system_config.h
#define IDH_ARCH_system_init_c                             0x0000000E // ARCH system_init.c
#define IDH_ARCH_system_tasks_c                            0x0000000F // ARCH system_tasks.c
#define IDH_ARCH_system_int_c                              0x00000010 // ARCH system_int.c
#define IDH_ARCH_system_definitions_h                      0x00000011 // ARCH system_definitions.h
#define IDH_ARCH_system_exceptions_h                       0x00000012 // ARCH system_exceptions.h
#define IDH_ARCH_The_Configuration_specific__framework__Folder 0x00000013 // ARCH The Configuration-specific "framework" Folder
#define IDH_ARCH_Other_Configuration_specific_Files        0x00000014 // ARCH Other Configuration-specific Files
#define IDH_ARCH_Release_Information                       0x00000015 // ARCH Release Information
#define IDH_ARCH_Release_Notes                             0x00000016 // ARCH Release Notes
#define IDH_ARCH_Release_Contents                          0x00000017 // ARCH Release Contents
#define IDH_ARCH_Release_Types                             0x00000018 // ARCH Release Types
#define IDH_ARCH_Version_Numbers                           0x00000019 // ARCH Version Numbers
#define IDH_ARCH_Prerequisites                             0x0000001A // ARCH Prerequisites
#define IDH_ARCH_Installing_the_Plug_in_Modules            0x0000001B // ARCH Installing the Plug-in Modules
#define IDH_Applications_Help                              0x0000001C // Applications Help
#define IDH_Audio_Demonstrations_Help                      0x0000001D // Audio Demonstrations Help
#define IDH_APPS_AUDIO_Introduction                        0x0000001E // APPS AUDIO Introduction
#define IDH_APPS_AUDIO_Demonstrations                      0x0000001F // APPS AUDIO Demonstrations
#define IDH_APPS_AUDIO_audio_microphone_loopback           0x00000020 // APPS AUDIO audio_microphone_loopback
#define IDH_APPS_AUDIO_audio_microphone_loopback_build     0x00000021 // APPS AUDIO audio_microphone_loopback_build
#define IDH_APPS_AUDIO_audio_microphone_loopback_configure 0x00000022 // APPS AUDIO audio_microphone_loopback_configure
#define IDH_APPS_AUDIO_audio_microphone_loopback_run       0x00000023 // APPS AUDIO audio_microphone_loopback_run
#define IDH_APPS_AUDIO_audio_tone                          0x00000024 // APPS AUDIO audio_tone
#define IDH_APPS_AUDIO_audio_tone_build                    0x00000025 // APPS AUDIO audio_tone_build
#define IDH_APPS_AUDIO_audio_tone_configure                0x00000026 // APPS AUDIO audio_tone_configure
#define IDH_APPS_AUDIO_audio_tone_run                      0x00000027 // APPS AUDIO audio_tone_run
#define IDH_APPS_AUDIO_emwin_media_player                  0x00000028 // APPS AUDIO emwin_media_player
#define IDH_APPS_AUDIO_emwin_media_player_build            0x00000029 // APPS AUDIO emwin_media_player_build
#define IDH_APPS_AUDIO_emwin_media_player_config           0x0000002A // APPS AUDIO emwin_media_player_config
#define IDH_APPS_AUDIO_emwin_media_player_run              0x0000002B // APPS AUDIO emwin_media_player_run
#define IDH_APPS_AUDIO_mac_audio_hi_res                    0x0000002C // APPS AUDIO mac_audio_hi_res
#define IDH_APPS_AUDIO_mac_audio_hi_res_build              0x0000002D // APPS AUDIO mac_audio_hi_res_build
#define IDH_APPS_AUDIO_mac_audio_hi_res_config             0x0000002E // APPS AUDIO mac_audio_hi_res_config
#define IDH_APPS_AUDIO_mac_audio_hi_res_run                0x0000002F // APPS AUDIO mac_audio_hi_res_run
#define IDH_APPS_AUDIO_real_time_fft                       0x00000030 // APPS AUDIO real_time_fft
#define IDH_APPS_AUDIO_real_time_fft_build                 0x00000031 // APPS AUDIO real_time_fft_build
#define IDH_APPS_AUDIO_real_time_fft_config                0x00000032 // APPS AUDIO real_time_fft_config
#define IDH_APPS_AUDIO_real_time_fft_run                   0x00000033 // APPS AUDIO real_time_fft_run
#define IDH_APPS_AUDIO_sdcard_player                       0x00000034 // APPS AUDIO sdcard_player
#define IDH_APPS_AUDIO_sdcard_player_build                 0x00000035 // APPS AUDIO sdcard_player_build
#define IDH_APPS_AUDIO_sdcard_player_config                0x00000036 // APPS AUDIO sdcard_player_config
#define IDH_APPS_AUDIO_sdcard_player_run                   0x00000037 // APPS AUDIO sdcard_player_run
#define IDH_APPS_AUDIO_sdcard_usb_audio                    0x00000038 // APPS AUDIO sdcard_usb_audio
#define IDH_APPS_AUDIO_sdcard_usb_audio_build              0x00000039 // APPS AUDIO sdcard_usb_audio_build
#define IDH_APPS_AUDIO_sdcard_usb_audio_config             0x0000003A // APPS AUDIO sdcard_usb_audio_config
#define IDH_APPS_AUDIO_sdcard_usb_audio_run                0x0000003B // APPS AUDIO sdcard_usb_audio_run
#define IDH_APPS_AUDIO_universal_audio_decoders            0x0000003C // APPS AUDIO universal_audio_decoders
#define IDH_APPS_AUDIO_universal_audio_decoders_build      0x0000003D // APPS AUDIO universal_audio_decoders_build
#define IDH_APPS_AUDIO_universal_audio_decoders_configure  0x0000003E // APPS AUDIO universal_audio_decoders_configure
#define IDH_APPS_AUDIO_universal_audio_decoders_MHC        0x0000003F // APPS AUDIO universal_audio_decoders_MHC
#define IDH_APPS_AUDIO_universal_audio_decoders_run        0x00000040 // APPS AUDIO universal_audio_decoders_run
#define IDH_APPS_AUDIO_universal_audio_encoders            0x00000041 // APPS AUDIO universal_audio_encoders
#define IDH_APPS_AUDIO_universal_audio_encoders_build      0x00000042 // APPS AUDIO universal_audio_encoders_build
#define IDH_APPS_AUDIO_universal_audio_encoders_config     0x00000043 // APPS AUDIO universal_audio_encoders_config
#define IDH_APPS_AUDIO_universal_audio_encoders_run        0x00000044 // APPS AUDIO universal_audio_encoders_run
#define IDH_APPS_AUDIO_usb_headset                         0x00000045 // APPS AUDIO usb_headset
#define IDH_APPS_AUDIO_usb_headset_build                   0x00000046 // APPS AUDIO usb_headset_build
#define IDH_APPS_AUDIO_usb_headset_configure               0x00000047 // APPS AUDIO usb_headset_configure
#define IDH_APPS_AUDIO_usb_headset_run                     0x00000048 // APPS AUDIO usb_headset_run
#define IDH_APPS_AUDIO_usb_host_headset                    0x00000049 // APPS AUDIO usb_host_headset
#define IDH_APPS_AUDIO_usb_host_headset_build              0x0000004A // APPS AUDIO usb_host_headset_build
#define IDH_APPS_AUDIO_usb_host_headset_config             0x0000004B // APPS AUDIO usb_host_headset_config
#define IDH_APPS_AUDIO_usb_host_headset_run                0x0000004C // APPS AUDIO usb_host_headset_run
#define IDH_APPS_AUDIO_usb_microphone                      0x0000004D // APPS AUDIO usb_microphone
#define IDH_APPS_AUDIO_usb_microphone_build                0x0000004E // APPS AUDIO usb_microphone_build
#define IDH_APPS_AUDIO_usb_microphone_configure            0x0000004F // APPS AUDIO usb_microphone_configure
#define IDH_APPS_AUDIO_usb_microphone_run                  0x00000050 // APPS AUDIO usb_microphone_run
#define IDH_APPS_AUDIO_usb_microphone_multirate            0x00000051 // APPS AUDIO usb_microphone_multirate
#define IDH_APPS_AUDIO_usb_microphone_multirate_build      0x00000052 // APPS AUDIO usb_microphone_multirate_build
#define IDH_APPS_AUDIO_usb_microphone_multirate_config     0x00000053 // APPS AUDIO usb_microphone_multirate_config
#define IDH_APPS_AUDIO_usb_microphone_multirate_run        0x00000054 // APPS AUDIO usb_microphone_multirate_run
#define IDH_APPS_AUDIO_usb_smart_speaker                   0x00000055 // APPS AUDIO usb_smart_speaker
#define IDH_APPS_Audio_usb_smart_speaker_build             0x00000056 // APPS Audio usb_smart_speaker_build
#define IDH_APPS_AUDIO_usb_smart_speaker_config            0x00000057 // APPS AUDIO usb_smart_speaker_config
#define IDH_APPS_AUDIO_usa_smart_speaker_run               0x00000058 // APPS AUDIO usa_smart_speaker_run
#define IDH_APPS_AUDIO_usb_speaker                         0x00000059 // APPS AUDIO usb_speaker
#define IDH_APPS_AUDIO_usb_speaker_build                   0x0000005A // APPS AUDIO usb_speaker_build
#define IDH_APPS_AUDIO_usb_speaker_configure               0x0000005B // APPS AUDIO usb_speaker_configure
#define IDH_APPS_AUDIO_usb_speaker_run                     0x0000005C // APPS AUDIO usb_speaker_run
#define IDH_APPS_AUDIO_usb_speaker_hi_res                  0x0000005D // APPS AUDIO usb_speaker_hi_res
#define IDH_APPS_AUDIO_usb_speaker_hi_res_build            0x0000005E // APPS AUDIO usb_speaker_hi_res_build
#define IDH_APPS_AUDIO_usb_speaker_hi_res_config           0x0000005F // APPS AUDIO usb_speaker_hi_res_config
#define IDH_APPS_AUDIO_usb_speaker_hi_res_run              0x00000060 // APPS AUDIO usb_speaker_hi_res_run
#define IDH_Bluetooth_SPP_only_Stack_Library_Demonstrations 0x00000061 // Bluetooth SPP-only Stack Library Demonstrations
#define IDH_APPS_BLUETOOTH_Introduction                    0x00000062 // APPS BLUETOOTH Introduction
#define IDH_APPS_BLUETOOTH_Demonstrations                  0x00000063 // APPS BLUETOOTH Demonstrations
#define IDH_APPS_BLUETOOTH_Demonstration_Functionality     0x00000064 // APPS BLUETOOTH Demonstration Functionality
#define IDH_APPS_BLUETOOTH_Additional_Bluetooth_Resources  0x00000065 // APPS BLUETOOTH Additional Bluetooth Resources
#define IDH_APPS_BLUETOOTH_BM64_Driver_Demonstrations      0x00000066 // APPS BLUETOOTH BM64 Driver Demonstrations
#define IDH_APPS_BLUETOOTH_BM64_a2dp_hfp                   0x00000067 // APPS BLUETOOTH BM64_a2dp_hfp
#define IDH_APPS_BLUETOOTH_BM64_a2dp_hfp_build             0x00000068 // APPS BLUETOOTH BM64_a2dp_hfp_build
#define IDH_APPS_BLUETOOTH_BM64_a2dp_hfp_config            0x00000069 // APPS BLUETOOTH BM64_a2dp_hfp_config
#define IDH_APPS_BLUETOOTH_BM64_a2dp_hfp_run               0x0000006A // APPS BLUETOOTH BM64_a2dp_hfp_run
#define IDH_APPS_BLUETOOTH_BM64_ble_comm                   0x0000006B // APPS BLUETOOTH BM64_ble_comm
#define IDH_APPS_BLUETOOTH_BM64_ble_comm_build             0x0000006C // APPS BLUETOOTH BM64_ble_comm_build
#define IDH_APPS_BLUETOOTH_BM64_ble_comm_config            0x0000006D // APPS BLUETOOTH BM64_ble_comm_config
#define IDH_APPS_BLUETOOTH_BM64_ble_comm_run               0x0000006E // APPS BLUETOOTH BM64_ble_comm_run
#define IDH_APPS_BLUETOOTH_BM64_bootloader                 0x0000006F // APPS BLUETOOTH BM64_bootloader
#define IDH_APPS_BLUETOOTH_BM64_bootloader_build           0x00000070 // APPS BLUETOOTH BM64_bootloader_build
#define IDH_APPS_BLUETOOTH_BM64_bootloader_config          0x00000071 // APPS BLUETOOTH BM64_bootloader_config
#define IDH_APPS_BLUETOOTH_BM64_bootloader_run             0x00000072 // APPS BLUETOOTH BM64_bootloader_run
#define IDH_APPS_BLUETOOTH_Data_Demonstrations             0x00000073 // APPS BLUETOOTH Data Demonstrations
#define IDH_APPS_BLUETOOTH_ble_rn4871_comm                 0x00000074 // APPS BLUETOOTH ble_rn4871_comm
#define IDH_APPS_BLUETOOTH_ble_rn4871_comm_build           0x00000075 // APPS BLUETOOTH ble_rn4871_comm_build
#define IDH_APPS_BLUETOOTH_ble_rn4871_comm_config          0x00000076 // APPS BLUETOOTH ble_rn4871_comm_config
#define IDH_APPS_BLUETOOTH_ble_rn4871_comm_run             0x00000077 // APPS BLUETOOTH ble_rn4871_comm_run
#define IDH_APPS_BLUETOOTH_data_basic                      0x00000078 // APPS BLUETOOTH data_basic
#define IDH_APPS_BLUETOOTH_data_basic_build                0x00000079 // APPS BLUETOOTH data_basic_build
#define IDH_APPS_BLUETOOTH_data_basic_configure            0x0000007A // APPS BLUETOOTH data_basic_configure
#define IDH_APPS_BLUETOOTH_data_basic_run                  0x0000007B // APPS BLUETOOTH data_basic_run
#define IDH_APPS_BLUETOOTH_data_temp_sens_rgb              0x0000007C // APPS BLUETOOTH data_temp_sens_rgb
#define IDH_APPS_BLUETOOTH_data_temp_sens_rgb_build        0x0000007D // APPS BLUETOOTH data_temp_sens_rgb_build
#define IDH_APPS_BLUETOOTH_data_temp_sens_rgb_configure    0x0000007E // APPS BLUETOOTH data_temp_sens_rgb_configure
#define IDH_APPS_BLUETOOTH_data_temp_sens_rgb_run          0x0000007F // APPS BLUETOOTH data_temp_sens_rgb_run
#define IDH_APPS_BLUETOOTH_Bt_data_voice_control           0x00000080 // APPS BLUETOOTH Bt_data_voice_control
#define IDH_APPS_BLUETOOTH_bt_data_voice_control_build     0x00000081 // APPS BLUETOOTH bt_data_voice_control_build
#define IDH_APPS_BLUETOOTH_bt_data_voice_control_config    0x00000082 // APPS BLUETOOTH bt_data_voice_control_config
#define IDH_APPS_BLUETOOTH_bt_data_voice_control_run       0x00000083 // APPS BLUETOOTH bt_data_voice_control_run
#define IDH_APPS_BLUETOOTH_Premium_Demonstrations          0x00000084 // APPS BLUETOOTH Premium Demonstrations
#define IDH_APPS_BLUETOOTH_a2dp_avrcp                      0x00000085 // APPS BLUETOOTH a2dp_avrcp
#define IDH_APPS_Bluetooth_a2dp_avrcp_build                0x00000086 // APPS Bluetooth a2dp_avrcp_build
#define IDH_APPS_Bluetooth_a2dp_avrcp_configure            0x00000087 // APPS Bluetooth a2dp_avrcp_configure
#define IDH_APPS_Bluetooth_a2dp_avrcp_run                  0x00000088 // APPS Bluetooth a2dp_avrcp_run
#define IDH_Bootloader_Demonstrations                      0x00000089 // Bootloader Demonstrations
#define IDH_APPS_BOOTLOADER_Introduction                   0x0000008A // APPS BOOTLOADER Introduction
#define IDH_APPS_BOOTLOADER_Demonstrations                 0x0000008B // APPS BOOTLOADER Demonstrations
#define IDH_APPS_BOOTLOADER_basic                          0x0000008C // APPS BOOTLOADER basic
#define IDH_APPS_BOOTLOADER_basic_build                    0x0000008D // APPS BOOTLOADER basic_build
#define IDH_APPS_BOOTLOADER_basic_configure                0x0000008E // APPS BOOTLOADER basic_configure
#define IDH_APPS_BOOTLOADER_basic_run                      0x0000008F // APPS BOOTLOADER basic_run
#define IDH_APPS_BOOTLOADER_LiveUpdate_App                 0x00000090 // APPS BOOTLOADER LiveUpdate_App
#define IDH_APPS_BOOTLOADER_LiveUpdate_App_build           0x00000091 // APPS BOOTLOADER LiveUpdate_App_build
#define IDH_APPS_BOOTLOADER_LiveUpdate_App_config          0x00000092 // APPS BOOTLOADER LiveUpdate_App_config
#define IDH_APPS_BOOTLOADER_LiveUpdate_App_run             0x00000093 // APPS BOOTLOADER LiveUpdate_App_run
#define IDH_APPS_BOOTLOADER_LiveUpdate_uart_bootloader     0x00000094 // APPS BOOTLOADER LiveUpdate_uart_bootloader
#define IDH_APPS_BOOTLOADER_LiveUpdate_uart_bootloader_build 0x00000095 // APPS BOOTLOADER LiveUpdate_uart_bootloader_build
#define IDH_APPS_BOOTLOADER_LiveUpdate_uart_bootloader_configure 0x00000096 // APPS BOOTLOADER LiveUpdate_uart_bootloader_configure
#define IDH_APPS_BOOTLOADER_LiveUpdate_uart_bootloader_run 0x00000097 // APPS BOOTLOADER LiveUpdate_uart_bootloader_run
#define IDH_Class_B_Library_Demonstrations                 0x00000098 // Class B Library Demonstrations
#define IDH_APPS_CLASSB_Introduction                       0x00000099 // APPS CLASSB Introduction
#define IDH_APPS_CLASSB_Demonstrations                     0x0000009A // APPS CLASSB Demonstrations
#define IDH_APPS_CLASSB_crypto_demo                        0x0000009B // APPS CLASSB crypto_demo
#define IDH_APPS_CLASSB_crypto_demo_build                  0x0000009C // APPS CLASSB crypto_demo_build
#define IDH_APPS_CLASSB_crypto_demo_configure              0x0000009D // APPS CLASSB crypto_demo_configure
#define IDH_APPS_CLASSB_crypto_demo_run                    0x0000009E // APPS CLASSB crypto_demo_run
#define IDH_Crypto_Library_Demonstrations                  0x0000009F // Crypto Library Demonstrations
#define IDH_APPS_CRYPTO_Introduction                       0x000000A0 // APPS CRYPTO Introduction
#define IDH_APPS_CRYPTO_Demonstrations                     0x000000A1 // APPS CRYPTO Demonstrations
#define IDH_APPS_CRYPTO_crypto_demo                        0x000000A2 // APPS CRYPTO crypto_demo
#define IDH_APPS_CRYPTO_crypto_demo_build                  0x000000A3 // APPS CRYPTO crypto_demo_build
#define IDH_APPS_CRYPTO_crypto_demo_configure              0x000000A4 // APPS CRYPTO crypto_demo_configure
#define IDH_APPS_CRYPTO_crypto_demo_run                    0x000000A5 // APPS CRYPTO crypto_demo_run
#define IDH_APPS_CRYPTO_large_hash                         0x000000A6 // APPS CRYPTO large_hash
#define IDH_APPS_CRYPTO_large_hash_build                   0x000000A7 // APPS CRYPTO large_hash_build
#define IDH_APPS_CRYPTO_large_hash_configure               0x000000A8 // APPS CRYPTO large_hash_configure
#define IDH_APPS_CRYPTO_large_hash_run                     0x000000A9 // APPS CRYPTO large_hash_run
#define IDH_APPS_CRYPTO_ecc_asymmetric                     0x000000AA // APPS CRYPTO ecc_asymmetric
#define IDH_APPS_CRYPTO_ecc_asymmetric_Build               0x000000AB // APPS CRYPTO ecc_asymmetric_Build
#define IDH_APPS_CRYPTO_ecc_asymmetric_config              0x000000AC // APPS CRYPTO ecc_asymmetric_config
#define IDH_APPS_CRYPTO_ecc_asymmetric_Run                 0x000000AD // APPS CRYPTO ecc_asymmetric_Run
#define IDH_APPS_CRYPTO_ecc_symmetric                      0x000000AE // APPS CRYPTO ecc_symmetric
#define IDH_APPS_CRYPTO_ecc_symmetric_build                0x000000AF // APPS CRYPTO ecc_symmetric_build
#define IDH_APPS_CRYPTO_ecc_symmetric_config               0x000000B0 // APPS CRYPTO ecc_symmetric_config
#define IDH_APPS_CRYPTO_ecc_symmetric_run                  0x000000B1 // APPS CRYPTO ecc_symmetric_run
#define IDH_Driver_Demonstrations                          0x000000B2 // Driver Demonstrations
#define IDH_EEPROM_Driver_Demonstration                    0x000000B3 // EEPROM Driver Demonstration
#define IDH_APPS_EEPROMDRV_Introduction                    0x000000B4 // APPS EEPROMDRV Introduction
#define IDH_APPS_EEPROMDRV_Demonstrations                  0x000000B5 // APPS EEPROMDRV Demonstrations
#define IDH_APPS_EEPROMDRV_eeprom_read_write               0x000000B6 // APPS EEPROMDRV eeprom_read_write
#define IDH_APPS_EEPROMDRV_eeprom_read_write_build         0x000000B7 // APPS EEPROMDRV eeprom_read_write_build
#define IDH_APPS_EEPROMDRV_eeprom_read_write_configure     0x000000B8 // APPS EEPROMDRV eeprom_read_write_configure
#define IDH_APPS_EEPROMDRV_eeprom_read_write_run           0x000000B9 // APPS EEPROMDRV eeprom_read_write_run
#define IDH_I2C_Driver_Demonstrations                      0x000000BA // I2C Driver Demonstrations
#define IDH_APPS_I2CDRV_Introduction                       0x000000BB // APPS I2CDRV Introduction
#define IDH_APPS_I2CDRV_Demonstrations                     0x000000BC // APPS I2CDRV Demonstrations
#define IDH_APPS_I2CDRV_i2c_rtcc_loopback                  0x000000BD // APPS I2CDRV i2c_rtcc_loopback
#define IDH_APPS_I2CDRV_i2c_rtcc_loopback_build            0x000000BE // APPS I2CDRV i2c_rtcc_loopback_build
#define IDH_APPS_I2CDRV_i2c_rtcc_loopback_config           0x000000BF // APPS I2CDRV i2c_rtcc_loopback_config
#define IDH_APPS_I2CDRV_i2c_rtcc_loopback_run              0x000000C0 // APPS I2CDRV i2c_rtcc_loopback_run
#define IDH_NVM_Driver_Demonstration                       0x000000C1 // NVM Driver Demonstration
#define IDH_APPS_NVMDRV_Introduction                       0x000000C2 // APPS NVMDRV Introduction
#define IDH_APPS_NVMDRV_Demonstrations                     0x000000C3 // APPS NVMDRV Demonstrations
#define IDH_APPS_NVMDRV_nvm_read_write                     0x000000C4 // APPS NVMDRV nvm_read_write
#define IDH_APPS_NVMDRV_nvm_read_write_build               0x000000C5 // APPS NVMDRV nvm_read_write_build
#define IDH_APPS_NVMDRV_nvm_read_write_configure           0x000000C6 // APPS NVMDRV nvm_read_write_configure
#define IDH_APPS_NVMDRV_nvm_read_write_run                 0x000000C7 // APPS NVMDRV nvm_read_write_run
#define IDH_APPS_SPI_Driver_Demonstrations                 0x000000C8 // APPS SPI Driver Demonstrations
#define IDH_APPS_SPIDRV_Introduction                       0x000000C9 // APPS SPIDRV Introduction
#define IDH_APPS_SPIDRV_Demonstrations                     0x000000CA // APPS SPIDRV Demonstrations
#define IDH_APPS_SPIDRV_serial_eeprom                      0x000000CB // APPS SPIDRV serial_eeprom
#define IDH_APPS_SPIDRV_serial_eeprom_build                0x000000CC // APPS SPIDRV serial_eeprom_build
#define IDH_APPS_SPIDRV_serial_eeprom_configure            0x000000CD // APPS SPIDRV serial_eeprom_configure
#define IDH_APPS_SPIDRV_serial_eeprom_run                  0x000000CE // APPS SPIDRV serial_eeprom_run
#define IDH_APPS_SPIDRV_spi_loopback                       0x000000CF // APPS SPIDRV spi_loopback
#define IDH_APPS_SPIDRV_spi_loopback_build                 0x000000D0 // APPS SPIDRV spi_loopback_build
#define IDH_APPS_SPIDRV_spi_loopback_configure             0x000000D1 // APPS SPIDRV spi_loopback_configure
#define IDH_APPS_SPIDRV_spi_loopback_run                   0x000000D2 // APPS SPIDRV spi_loopback_run
#define IDH_APPS_SPIDRV_spi_multislave                     0x000000D3 // APPS SPIDRV spi_multislave
#define IDH_APPS_SPIDRV_spi_multislave_build               0x000000D4 // APPS SPIDRV spi_multislave_build
#define IDH_APPS_SPIDRV_spi_multislave_config              0x000000D5 // APPS SPIDRV spi_multislave_config
#define IDH_APPS_SPIDRV_spi_multislave_run                 0x000000D6 // APPS SPIDRV spi_multislave_run
#define IDH_APPS_SPIDRV_spi_self_loopback                  0x000000D7 // APPS SPIDRV spi_self_loopback
#define IDH_APPS_SPIDRV_spi_self_loopback_build            0x000000D8 // APPS SPIDRV spi_self_loopback_build
#define IDH_APPS_SPIDRV_spi_self_loopback_config           0x000000D9 // APPS SPIDRV spi_self_loopback_config
#define IDH_APPS_SPIDRV_spi_self_loopback_run              0x000000DA // APPS SPIDRV spi_self_loopback_run
#define IDH_APPS_SPI_Flash_Driver_Demonstrations           0x000000DB // APPS SPI Flash Driver Demonstrations
#define IDH_APPS_SPIFLASHDRV_Introduction                  0x000000DC // APPS SPIFLASHDRV Introduction
#define IDH_APPS_SPIFLASHDRV_Demonstrations                0x000000DD // APPS SPIFLASHDRV Demonstrations
#define IDH_APPS_SPIFLASHDRV_serial_eeprom                 0x000000DE // APPS SPIFLASHDRV serial_eeprom
#define IDH_APPS_SPIFLASHDRV_serial_eeprom_build           0x000000DF // APPS SPIFLASHDRV serial_eeprom_build
#define IDH_APPS_SPIFLASHDRV_serial_eeprom_configure       0x000000E0 // APPS SPIFLASHDRV serial_eeprom_configure
#define IDH_APPS_SPIFLASHDRV_serial_eeprom_run             0x000000E1 // APPS SPIFLASHDRV serial_eeprom_run
#define IDH_USART_Driver_Demonstration                     0x000000E2 // USART Driver Demonstration
#define IDH_APPS_USART_DRV_Introduction                    0x000000E3 // APPS USART DRV Introduction
#define IDH_APPS_USART_DRV_Demonstrations                  0x000000E4 // APPS USART DRV Demonstrations
#define IDH_APPS_USART_DRV_usart_echo                      0x000000E5 // APPS USART DRV usart_echo
#define IDH_APPS_USART_DRV_usart_echo_build                0x000000E6 // APPS USART DRV usart_echo_build
#define IDH_APPS_USART_DRV_usart_echo_configure            0x000000E7 // APPS USART DRV usart_echo_configure
#define IDH_APPS_USART_DRV_usart_echo_run                  0x000000E8 // APPS USART DRV usart_echo_run
#define IDH_APPS_USART_DRV_usart_loopback                  0x000000E9 // APPS USART DRV usart_loopback
#define IDH_APPS_USART_DRV_usart_loopback_build            0x000000EA // APPS USART DRV usart_loopback_build
#define IDH_APPS_USART_DRV_usart_loopback_configure        0x000000EB // APPS USART DRV usart_loopback_configure
#define IDH_APPS_USART_DRV_usart_loopback_run              0x000000EC // APPS USART DRV usart_loopback_run
#define IDH_Application_Examples                           0x000000ED // Application Examples
#define IDH_APPS_EXAMPLES_my_first_app                     0x000000EE // APPS EXAMPLES my_first_app
#define IDH_APPS_EXAMPLES_Peripheral_Library_Examples      0x000000EF // APPS EXAMPLES Peripheral Library Examples
#define IDH_APPS_EXAMPLES_Peripheral_Library_Introduction  0x000000F0 // APPS EXAMPLES Peripheral Library Introduction
#define IDH_ADC_Peripheral_Library_Demonstrations          0x000000F1 // ADC Peripheral Library Demonstrations
#define IDH_APPS_ADC_Introduction                          0x000000F2 // APPS ADC Introduction
#define IDH_APPS_ADC_Demonstrations                        0x000000F3 // APPS ADC Demonstrations
#define IDH_APPS_ADC_adc_pot                               0x000000F4 // APPS ADC adc_pot
#define IDH_APPS_ADC_adc_pot_build                         0x000000F5 // APPS ADC adc_pot_build
#define IDH_APPS_ADC_adc_pot_configure                     0x000000F6 // APPS ADC adc_pot_configure
#define IDH_APPS_ADC_adc_pot_run                           0x000000F7 // APPS ADC adc_pot_run
#define IDH_APPS_ADC_adc_pot_dma                           0x000000F8 // APPS ADC adc_pot_dma
#define IDH_APPS_ADC_adc_pot_dma_build                     0x000000F9 // APPS ADC adc_pot_dma_build
#define IDH_APPS_ADC_adc_pot_dma_config                    0x000000FA // APPS ADC adc_pot_dma_config
#define IDH_APPS_ADC_adc_pot_dma_run                       0x000000FB // APPS ADC adc_pot_dma_run
#define IDH_12_bit_High_Speed_SAR_ADC_Peripheral_Library_Demonstrations 0x000000FC // 12-bit High-Speed SAR ADC Peripheral Library Demonstrations
#define IDH_APPS_ADCHS_Introduction                        0x000000FD // APPS ADCHS Introduction
#define IDH_APPS_ADCHS_Demonstrations                      0x000000FE // APPS ADCHS Demonstrations
#define IDH_APPS_ADCHS_adchs_3ch_dma                       0x000000FF // APPS ADCHS adchs_3ch_dma
#define IDH_APPS_ADCHS_adchs_3ch_dma_build                 0x00000100 // APPS ADCHS adchs_3ch_dma_build
#define IDH_APPS_ADCHS_adchs_3ch_dma_configure             0x00000101 // APPS ADCHS adchs_3ch_dma_configure
#define IDH_APPS_ADCHS_adchs_3ch_dma_run                   0x00000102 // APPS ADCHS adchs_3ch_dma_run
#define IDH_APPS_ADCHS_adchs_oversample                    0x00000103 // APPS ADCHS adchs_oversample
#define IDH_APPS_ADCHS_adchs_oversample_build              0x00000104 // APPS ADCHS adchs_oversample_build
#define IDH_APPS_ADCHS_adchs_oversample_config             0x00000105 // APPS ADCHS adchs_oversample_config
#define IDH_APPS_ADCHS_adchs_oversample_run                0x00000106 // APPS ADCHS adchs_oversample_run
#define IDH_APPS_ADCHS_adchs_pot                           0x00000107 // APPS ADCHS adchs_pot
#define IDH_APPS_ADCHS_adchs_pot_build                     0x00000108 // APPS ADCHS adchs_pot_build
#define IDH_APPS_ADCHS_adchs_pot_configure                 0x00000109 // APPS ADCHS adchs_pot_configure
#define IDH_APPS_ADCHS_adchs_pot_run                       0x0000010A // APPS ADCHS adchs_pot_run
#define IDH_APPS_ADCHS_adchs_sensor                        0x0000010B // APPS ADCHS adchs_sensor
#define IDH_APPS_ADCHS_adchs_sensor_build                  0x0000010C // APPS ADCHS adchs_sensor_build
#define IDH_APPS_ADCHS_adchs_sensor_config                 0x0000010D // APPS ADCHS adchs_sensor_config
#define IDH_APPS_ADCHS_adchs_sensor_run                    0x0000010E // APPS ADCHS adchs_sensor_run
#define IDH_APPS_ADCHS_adchs_touchsense                    0x0000010F // APPS ADCHS adchs_touchsense
#define IDH_APPS_ADCHS_adchs_touchsense_build              0x00000110 // APPS ADCHS adchs_touchsense_build
#define IDH_APPS_ADCHS_adchs_touchsense_config             0x00000111 // APPS ADCHS adchs_touchsense_config
#define IDH_APPS_ADCHS_adchs_touchsense_run                0x00000112 // APPS ADCHS adchs_touchsense_run
#define IDH_Pipelined_ADC_Peripheral_Library_Demonstrations 0x00000113 // Pipelined ADC Peripheral Library Demonstrations
#define IDH_APPS_ADCP_Introduction                         0x00000114 // APPS ADCP Introduction
#define IDH_APPS_ADCP_Demonstrations                       0x00000115 // APPS ADCP Demonstrations
#define IDH_APPS_ADCP_adc_pot                              0x00000116 // APPS ADCP adc_pot
#define IDH_APPS_ADCP_adcp_cal_build                       0x00000117 // APPS ADCP adcp_cal_build
#define IDH_APPS_ADCP_adcp_cal_configure                   0x00000118 // APPS ADCP adcp_cal_configure
#define IDH_APPS_ADCP_adcp_cal_run                         0x00000119 // APPS ADCP adcp_cal_run
#define IDH_BMX_Peripheral_Library_Demonstrations          0x0000011A // BMX Peripheral Library Demonstrations
#define IDH_APPS_BMX_Introduction                          0x0000011B // APPS BMX Introduction
#define IDH_APPS_BMX_Demonstrations                        0x0000011C // APPS BMX Demonstrations
#define IDH_APPS_BMX_mem_partition                         0x0000011D // APPS BMX mem_partition
#define IDH_APPS_BMX_mem_partition_build                   0x0000011E // APPS BMX mem_partition_build
#define IDH_APPS_BMX_mem_partition_configure               0x0000011F // APPS BMX mem_partition_configure
#define IDH_APPS_BMX_mem_partition_run                     0x00000120 // APPS BMX mem_partition_run
#define IDH_CAN_Library_Demonstrations                     0x00000121 // CAN Library Demonstrations
#define IDH_APPS_CAN_Introduction                          0x00000122 // APPS CAN Introduction
#define IDH_APPS_CAN_Demonstrations                        0x00000123 // APPS CAN Demonstrations
#define IDH_APPS_CAN_echo_send                             0x00000124 // APPS CAN echo_send
#define IDH_APPS_CAN_echo_send_build                       0x00000125 // APPS CAN echo_send_build
#define IDH_APPS_CAN_echo_send_configure                   0x00000126 // APPS CAN echo_send_configure
#define IDH_APPS_CAN_echo_send_run                         0x00000127 // APPS CAN echo_send_run
#define IDH_APPS_CAN_can_display                           0x00000128 // APPS CAN can_display
#define IDH_APPS_CAN_can_display_build                     0x00000129 // APPS CAN can_display_build
#define IDH_APPS_CAN_can_display_config                    0x0000012A // APPS CAN can_display_config
#define IDH_APPS_CAN_can_display_run                       0x0000012B // APPS CAN can_display_run
#define IDH_Comparator_Peripheral_Library_Demonstrations   0x0000012C // Comparator Peripheral Library Demonstrations
#define IDH_APPS_CMP_Introduction                          0x0000012D // APPS CMP Introduction
#define IDH_APPS_CMP_Demonstrations                        0x0000012E // APPS CMP Demonstrations
#define IDH_APPS_CMP_reset_handler                         0x0000012F // APPS CMP reset_handler
#define IDH_APPS_CMP_simple_comparator_build               0x00000130 // APPS CMP simple_comparator_build
#define IDH_APPS_CMP_simple_comparator_configure           0x00000131 // APPS CMP simple_comparator_configure
#define IDH_APPS_CMP_simple_comparator_run                 0x00000132 // APPS CMP simple_comparator_run
#define IDH_CVREF_Peripheral_Library_Demonstrations        0x00000133 // CVREF Peripheral Library Demonstrations
#define IDH_APPS_CVREF_Introduction                        0x00000134 // APPS CVREF Introduction
#define IDH_APPS_CVREF_Demonstrations                      0x00000135 // APPS CVREF Demonstrations
#define IDH_APPS_CVREF_triangle_wave                       0x00000136 // APPS CVREF triangle_wave
#define IDH_APPS_CVREF_triangle_wave_build                 0x00000137 // APPS CVREF triangle_wave_build
#define IDH_APPS_CVREF_triangle_wave_configure             0x00000138 // APPS CVREF triangle_wave_configure
#define IDH_APPS_CVREF_triangle_wave_run                   0x00000139 // APPS CVREF triangle_wave_run
#define IDH_DDR_Peripheral_Library_Demonstrations          0x0000013A // DDR Peripheral Library Demonstrations
#define IDH_APPS_DDR_Introduction                          0x0000013B // APPS DDR Introduction
#define IDH_APPS_DDR_Demonstrations                        0x0000013C // APPS DDR Demonstrations
#define IDH_APPS_DDR_write_read_ddr2                       0x0000013D // APPS DDR write_read_ddr2
#define IDH_APPS_DDR_write_read_ddr2_build                 0x0000013E // APPS DDR write_read_ddr2_build
#define IDH_APPS_DDR_write_read_ddr2_configure             0x0000013F // APPS DDR write_read_ddr2_configure
#define IDH_APPS_DDR_write_read_ddr2_run                   0x00000140 // APPS DDR write_read_ddr2_run
#define IDH_DMA_Peripheral_Library_Demonstrations          0x00000141 // DMA Peripheral Library Demonstrations
#define IDH_APPS_DMA_Introduction                          0x00000142 // APPS DMA Introduction
#define IDH_APPS_DMA_Demonstrations                        0x00000143 // APPS DMA Demonstrations
#define IDH_APPS_DMA_dma_led_pattern                       0x00000144 // APPS DMA dma_led_pattern
#define IDH_APPS_DMA_dma_led_pattern_build                 0x00000145 // APPS DMA dma_led_pattern_build
#define IDH_APPS_DMA_dma_led_pattern_configure             0x00000146 // APPS DMA dma_led_pattern_configure
#define IDH_APPS_DMA_dma_led_pattern_run                   0x00000147 // APPS DMA dma_led_pattern_run
#define IDH_EBI_Demonstrations                             0x00000148 // EBI Demonstrations
#define IDH_APPS_EBI_Introduction                          0x00000149 // APPS EBI Introduction
#define IDH_APPS_EBI_Demonstrations                        0x0000014A // APPS EBI Demonstrations
#define IDH_APPS_EBI_SRAM_Read_and_Write                   0x0000014B // APPS EBI SRAM Read and Write
#define IDH_APPS_EBI_sram_read_write_build                 0x0000014C // APPS EBI sram_read_write_build
#define IDH_APPS_EBI_sram_read_write_configure             0x0000014D // APPS EBI sram_read_write_configure
#define IDH_APPS_EBI_sram_read_write_run                   0x0000014E // APPS EBI sram_read_write_run
#define IDH_I2C_Peripheral_Library_Demonstrations          0x0000014F // I2C Peripheral Library Demonstrations
#define IDH_APPS_I2C_Introduction                          0x00000150 // APPS I2C Introduction
#define IDH_APPS_I2C_Demonstrations                        0x00000151 // APPS I2C Demonstrations
#define IDH_APPS_I2C_i2c_interrupt                         0x00000152 // APPS I2C i2c_interrupt
#define IDH_APPS_I2C_i2c_interrupt_build                   0x00000153 // APPS I2C i2c_interrupt_build
#define IDH_APPS_I2C_i2c_interrupt_configure               0x00000154 // APPS I2C i2c_interrupt_configure
#define IDH_APPS_I2C_i2c_interrupt_run                     0x00000155 // APPS I2C i2c_interrupt_run
#define IDH_Input_Capture_Peripheral_Library_Demonstrations 0x00000156 // Input Capture Peripheral Library Demonstrations
#define IDH_APPS_IC_Introduction                           0x00000157 // APPS IC Introduction
#define IDH_APPS_IC_Demonstrations                         0x00000158 // APPS IC Demonstrations
#define IDH_APPS_IC_ic_basic                               0x00000159 // APPS IC ic_basic
#define IDH_APPS_IC_ic_basic_build                         0x0000015A // APPS IC ic_basic_build
#define IDH_APPS_IC_ic_basic_configure                     0x0000015B // APPS IC ic_basic_configure
#define IDH_APPS_IC_ic_basic_run                           0x0000015C // APPS IC ic_basic_run
#define IDH_NVM_Peripheral_Library_Demonstrations          0x0000015D // NVM Peripheral Library Demonstrations
#define IDH_APPS_NVM_Introduction                          0x0000015E // APPS NVM Introduction
#define IDH_APPS_NVM_Demonstrations                        0x0000015F // APPS NVM Demonstrations
#define IDH_APPS_NVM_nvm_modify                            0x00000160 // APPS NVM nvm_modify
#define IDH_APPS_NVM_nvm_modify_build                      0x00000161 // APPS NVM nvm_modify_build
#define IDH_APPS_NVM_nvm_modify_configure                  0x00000162 // APPS NVM nvm_modify_configure
#define IDH_APPS_NVM_nvm_modify_run                        0x00000163 // APPS NVM nvm_modify_run
#define IDH_Output_Compare_Peripheral_Library_Demonstrations 0x00000164 // Output Compare Peripheral Library Demonstrations
#define IDH_APPS_OC_Introduction                           0x00000165 // APPS OC Introduction
#define IDH_APPS_OC_Demonstrations                         0x00000166 // APPS OC Demonstrations
#define IDH_APPS_OC_oc_pwm                                 0x00000167 // APPS OC oc_pwm
#define IDH_APPS_OC_oc_pwm_build                           0x00000168 // APPS OC oc_pwm_build
#define IDH_APPS_OC_oc_pwm_configure                       0x00000169 // APPS OC oc_pwm_configure
#define IDH_APPS_OC_oc_pwm_run                             0x0000016A // APPS OC oc_pwm_run
#define IDH_Oscillator_Peripheral_Library_Demonstrations   0x0000016B // Oscillator Peripheral Library Demonstrations
#define IDH_APPS_OSC_Introduction                          0x0000016C // APPS OSC Introduction
#define IDH_APPS_OSC_Demonstrations                        0x0000016D // APPS OSC Demonstrations
#define IDH_APPS_OSC_osc_config                            0x0000016E // APPS OSC osc_config
#define IDH_APPS_OSC_osc_config_build                      0x0000016F // APPS OSC osc_config_build
#define IDH_APPS_OSC_osc_config_configure                  0x00000170 // APPS OSC osc_config_configure
#define IDH_APPS_OSC_osc_config_run                        0x00000171 // APPS OSC osc_config_run
#define IDH_PMP_Peripheral_Library_Demonstrations          0x00000172 // PMP Peripheral Library Demonstrations
#define IDH_APPS_PMP_Introduction                          0x00000173 // APPS PMP Introduction
#define IDH_APPS_PMP_Demonstrations                        0x00000174 // APPS PMP Demonstrations
#define IDH_APPS_PMP_pmp_lcd                               0x00000175 // APPS PMP pmp_lcd
#define IDH_APPS_PMP_pmp_lcd_build                         0x00000176 // APPS PMP pmp_lcd_build
#define IDH_APPS_PMP_pmp_lcd_configure                     0x00000177 // APPS PMP pmp_lcd_configure
#define IDH_APPS_PMP_pmp_lcd_run                           0x00000178 // APPS PMP pmp_lcd_run
#define IDH_Ports_Peripheral_Library_Demonstrations        0x00000179 // Ports Peripheral Library Demonstrations
#define IDH_APPS_PORTS_Introduction                        0x0000017A // APPS PORTS Introduction
#define IDH_APPS_PORTS_Demonstrations                      0x0000017B // APPS PORTS Demonstrations
#define IDH_APPS_PORTS_blinky_leds                         0x0000017C // APPS PORTS blinky_leds
#define IDH_APPS_PORTS_blinky_leds_build                   0x0000017D // APPS PORTS blinky_leds_build
#define IDH_APPS_PORTS_blinky_leds_configure               0x0000017E // APPS PORTS blinky_leds_configure
#define IDH_APPS_PORTS_blinky_leds_run                     0x0000017F // APPS PORTS blinky_leds_run
#define IDH_APPS_PORTS_cn_interrupt                        0x00000180 // APPS PORTS cn_interrupt
#define IDH_APPS_PORTS_cn_interrupt_build                  0x00000181 // APPS PORTS cn_interrupt_build
#define IDH_APPS_PORTS_cn_interrupt_configure              0x00000182 // APPS PORTS cn_interrupt_configure
#define IDH_APPS_PORTS_cn_interrupt_run                    0x00000183 // APPS PORTS cn_interrupt_run
#define IDH_Power_Peripheral_Library_Demonstrations        0x00000184 // Power Peripheral Library Demonstrations
#define IDH_APPS_POWER_Introduction                        0x00000185 // APPS POWER Introduction
#define IDH_APPS_POWER_Demonstrations                      0x00000186 // APPS POWER Demonstrations
#define IDH_APPS_POWER_sleep_mode                          0x00000187 // APPS POWER sleep_mode
#define IDH_APPS_POWER_sleep_mode_build                    0x00000188 // APPS POWER sleep_mode_build
#define IDH_APPS_POWER_sleep_mode_configure                0x00000189 // APPS POWER sleep_mode_configure
#define IDH_APPS_POWER_sleep_mode_run                      0x0000018A // APPS POWER sleep_mode_run
#define IDH_Reset_Peripheral_Library_Demonstrations        0x0000018B // Reset Peripheral Library Demonstrations
#define IDH_APPS_RESET_Introduction                        0x0000018C // APPS RESET Introduction
#define IDH_APPS_RESET_Demonstrations                      0x0000018D // APPS RESET Demonstrations
#define IDH_APPS_RESET_reset_handler                       0x0000018E // APPS RESET reset_handler
#define IDH_APPS_RESET_reset_handler_build                 0x0000018F // APPS RESET reset_handler_build
#define IDH_APPS_RESET_reset_handler_configure             0x00000190 // APPS RESET reset_handler_configure
#define IDH_APPS_RESET_reset_handler_run                   0x00000191 // APPS RESET reset_handler_run
#define IDH_SPI_Demonstrations                             0x00000192 // SPI Demonstrations
#define IDH_APPS_SPI_Introduction                          0x00000193 // APPS SPI Introduction
#define IDH_APPS_SPI_Demonstrations                        0x00000194 // APPS SPI Demonstrations
#define IDH_APPS_SPI_spi_loopback                          0x00000195 // APPS SPI spi_loopback
#define IDH_APPS_SPI_spi_loopback_build                    0x00000196 // APPS SPI spi_loopback_build
#define IDH_APPS_SPI_spi_loopback_configure                0x00000197 // APPS SPI spi_loopback_configure
#define IDH_APPS_SPI_spi_loopback_run                      0x00000198 // APPS SPI spi_loopback_run
#define IDH_SQI_Demonstrations                             0x00000199 // SQI Demonstrations
#define IDH_APPS_SQI_Introduction                          0x0000019A // APPS SQI Introduction
#define IDH_APPS_SQI_Demonstrations                        0x0000019B // APPS SQI Demonstrations
#define IDH_APPS_SQI_flash_read_dma_mode                   0x0000019C // APPS SQI flash_read_dma_mode
#define IDH_APPS_SQI_flash_read_dma_mode_build             0x0000019D // APPS SQI flash_read_dma_mode_build
#define IDH_APPS_SQI_flash_read_dma_mode_configure         0x0000019E // APPS SQI flash_read_dma_mode_configure
#define IDH_APPS_SQI_flash_read_dma_mode_run               0x0000019F // APPS SQI flash_read_dma_mode_run
#define IDH_APPS_SQI_flash_read_pio_mode                   0x000001A0 // APPS SQI flash_read_pio_mode
#define IDH_APPS_SQI_flash_read_pio_mode_build             0x000001A1 // APPS SQI flash_read_pio_mode_build
#define IDH_APPS_SQI_flash_read_pio_configure              0x000001A2 // APPS SQI flash_read_pio_configure
#define IDH_APPS_SQI_flash_read_pio_mode_run               0x000001A3 // APPS SQI flash_read_pio_mode_run
#define IDH_APPS_SQI_flash_read_xip_mode                   0x000001A4 // APPS SQI flash_read_xip_mode
#define IDH_APPS_SQI_flash_read_xip_mode_build             0x000001A5 // APPS SQI flash_read_xip_mode_build
#define IDH_APPS_SQI_flash_read_xip_mode_config            0x000001A6 // APPS SQI flash_read_xip_mode_config
#define IDH_APPS_SQI_flash_read_xip_mode_run               0x000001A7 // APPS SQI flash_read_xip_mode_run
#define IDH_Timer_Peripheral_Library_Demonstrations        0x000001A8 // Timer Peripheral Library Demonstrations
#define IDH_APPS_TMR_Introduction                          0x000001A9 // APPS TMR Introduction
#define IDH_APPS_TMR_Demonstrations                        0x000001AA // APPS TMR Demonstrations
#define IDH_APPS_TMR_timer3_interrupt                      0x000001AB // APPS TMR timer3_interrupt
#define IDH_APPS_TMR_timer3_interrupt_build                0x000001AC // APPS TMR timer3_interrupt_build
#define IDH_APPS_TMR_timer3_interrupt_configure            0x000001AD // APPS TMR timer3_interrupt_configure
#define IDH_APPS_TMR_timer3_interrupt_run                  0x000001AE // APPS TMR timer3_interrupt_run
#define IDH_USART_Demonstrations                           0x000001AF // USART Demonstrations
#define IDH_APPS_USART_Introduction                        0x000001B0 // APPS USART Introduction
#define IDH_APPS_USART_Demonstrations                      0x000001B1 // APPS USART Demonstrations
#define IDH_APPS_USART_uart_basic                          0x000001B2 // APPS USART uart_basic
#define IDH_APPS_USART_usart_basic_build                   0x000001B3 // APPS USART usart_basic_build
#define IDH_APPS_USART_uart_basic_configure                0x000001B4 // APPS USART uart_basic_configure
#define IDH_APPS_USART_uart_basic_run                      0x000001B5 // APPS USART uart_basic_run
#define IDH_WDT_Demonstrations                             0x000001B6 // WDT Demonstrations
#define IDH_APPS_WDT_Introduction                          0x000001B7 // APPS WDT Introduction
#define IDH_APPS_WDT_Demonstrations                        0x000001B8 // APPS WDT Demonstrations
#define IDH_APPS_WDT_wdt_timeout                           0x000001B9 // APPS WDT wdt_timeout
#define IDH_APPS_WDT_wdt_timeout_build                     0x000001BA // APPS WDT wdt_timeout_build
#define IDH_APPS_WDT_wdt_timeout_configure                 0x000001BB // APPS WDT wdt_timeout_configure
#define IDH_APPS_WDT_wdt_timeout_run                       0x000001BC // APPS WDT wdt_timeout_run
#define IDH_APPS_EXAMPLES_System_Service_Examples          0x000001BD // APPS EXAMPLES System Service Examples
#define IDH_APPS_EXAMPLES_System_Service_Introduction      0x000001BE // APPS EXAMPLES System Service Introduction
#define IDH_Command_Processor_System_Service_Examples      0x000001BF // Command Processor System Service Examples
#define IDH_APPS_COMMAND_Introduction                      0x000001C0 // APPS COMMAND Introduction
#define IDH_APPS_COMMAND_Demonstrations                    0x000001C1 // APPS COMMAND Demonstrations
#define IDH_APPS_COMMAND_command_appio                     0x000001C2 // APPS COMMAND command_appio
#define IDH_APPS_COMMAND_command_appio_build               0x000001C3 // APPS COMMAND command_appio_build
#define IDH_APPS_COMMAND_command_appio_configure           0x000001C4 // APPS COMMAND command_appio_configure
#define IDH_APPS_COMMAND_command_appio_run                 0x000001C5 // APPS COMMAND command_appio_run
#define IDH_Console_System_Service_Examples                0x000001C6 // Console System Service Examples
#define IDH_APPS_CONSOLE_Introduction                      0x000001C7 // APPS CONSOLE Introduction
#define IDH_APPS_CONSOLE_Demonstrations                    0x000001C8 // APPS CONSOLE Demonstrations
#define IDH_APPS_CONSOLE_multi_instance_console            0x000001C9 // APPS CONSOLE multi_instance_console
#define IDH_APPS_CONSOLE_command_appio_build               0x000001CA // APPS CONSOLE command_appio_build
#define IDH_APPS_CONSOLE_command_appio_configure           0x000001CB // APPS CONSOLE command_appio_configure
#define IDH_APPS_CONSOLE_command_appio_run                 0x000001CC // APPS CONSOLE command_appio_run
#define IDH_Debug_System_Service_Library_Demonstrations    0x000001CD // Debug System Service Library Demonstrations
#define IDH_APPS_DEBUG_Introduction                        0x000001CE // APPS DEBUG Introduction
#define IDH_APPS_DEBUG_Demonstrations                      0x000001CF // APPS DEBUG Demonstrations
#define IDH_APPS_DEBUG_debug_uart                          0x000001D0 // APPS DEBUG debug_uart
#define IDH_APPS_DEBUG_debug_uart_build                    0x000001D1 // APPS DEBUG debug_uart_build
#define IDH_APPS_DEBUG_debug_uart_configure                0x000001D2 // APPS DEBUG debug_uart_configure
#define IDH_APPS_DEBUG_debug_uart_run                      0x000001D3 // APPS DEBUG debug_uart_run
#define IDH_APPS_DEBUG_debug_usb_cdc_2                     0x000001D4 // APPS DEBUG debug_usb_cdc_2
#define IDH_APPS_DEBUG_debug_usb_cdc_2_build               0x000001D5 // APPS DEBUG debug_usb_cdc_2_build
#define IDH_APPS_DEBUG_debug_usb_cdc_2_configure           0x000001D6 // APPS DEBUG debug_usb_cdc_2_configure
#define IDH_APPS_DEBUG_debug_usb_cdc_2_run                 0x000001D7 // APPS DEBUG debug_usb_cdc_2_run
#define IDH_Device_Control_System_Service_Library_Demonstrations 0x000001D8 // Device Control System Service Library Demonstrations
#define IDH_APPS_DEVCON_Introduction                       0x000001D9 // APPS DEVCON Introduction
#define IDH_APPS_DEVCON_Demonstrations                     0x000001DA // APPS DEVCON Demonstrations
#define IDH_APPS_DEVCON_devcon_cache_clean                 0x000001DB // APPS DEVCON devcon_cache_clean
#define IDH_APPS_DEVCON_devcon_cache_clean_build           0x000001DC // APPS DEVCON devcon_cache_clean_build
#define IDH_APPS_DEVCON_devcon_cache_clean_config          0x000001DD // APPS DEVCON devcon_cache_clean_config
#define IDH_APPS_DEVCON_devcon_cache_clean_run             0x000001DE // APPS DEVCON devcon_cache_clean_run
#define IDH_APPS_DEVCON_devcon_cache_invalidate            0x000001DF // APPS DEVCON devcon_cache_invalidate
#define IDH_APPS_DEVCON_devcon_cache_invalidate_build      0x000001E0 // APPS DEVCON devcon_cache_invalidate_build
#define IDH_APPS_DEVCON_devcon_cache_invalidate_config     0x000001E1 // APPS DEVCON devcon_cache_invalidate_config
#define IDH_APPS_DEVCON_devcon_cache_invalidate_run        0x000001E2 // APPS DEVCON devcon_cache_invalidate_run
#define IDH_APPS_DEVCON_debug_usb_cdc_2                    0x000001E3 // APPS DEVCON debug_usb_cdc_2
#define IDH_APPS_DEVCON_devcon_sys_config_perf_build       0x000001E4 // APPS DEVCON devcon_sys_config_perf_build
#define IDH_APPS_DEVCON_devcon_sys_config_perf_configure   0x000001E5 // APPS DEVCON devcon_sys_config_perf_configure
#define IDH_APPS_DEVCON_devcon_sys_config_perf_run         0x000001E6 // APPS DEVCON devcon_sys_config_perf_run
#define IDH_DMA_System_Service_Library_Demonstrations      0x000001E7 // DMA System Service Library Demonstrations
#define IDH_APPS_DMASYS_Introduction                       0x000001E8 // APPS DMASYS Introduction
#define IDH_APPS_DMASYS_Demonstrations                     0x000001E9 // APPS DMASYS Demonstrations
#define IDH_APPS_DMASYS_dma_crc                            0x000001EA // APPS DMASYS dma_crc
#define IDH_APPS_DMASYS_dma_crc_config_perf_build          0x000001EB // APPS DMASYS dma_crc_config_perf_build
#define IDH_APPS_DMASYS_devcon_cache_clean_config          0x000001EC // APPS DMASYS devcon_cache_clean_config
#define IDH_APPS_DMASYS_devcon_cache_clean_run             0x000001ED // APPS DMASYS devcon_cache_clean_run
#define IDH_APPS_DMASYS_dma_mem2mem                        0x000001EE // APPS DMASYS dma_mem2mem
#define IDH_APPS_DMASYS_dma_mem2mem_build                  0x000001EF // APPS DMASYS dma_mem2mem_build
#define IDH_APPS_DMASYS_dma_mem2mem_config                 0x000001F0 // APPS DMASYS dma_mem2mem_config
#define IDH_APPS_DMASYS_dma_mem2mem_run                    0x000001F1 // APPS DMASYS dma_mem2mem_run
#define IDH_RTCC_System_Service_Examples                   0x000001F2 // RTCC System Service Examples
#define IDH_APPS_SYSTEM_RTCC_Introduction                  0x000001F3 // APPS SYSTEM RTCC Introduction
#define IDH_APPS_SYSTEM_RTCC_Demonstrations                0x000001F4 // APPS SYSTEM RTCC Demonstrations
#define IDH_APPS_SYSTEM_RTCC_rtcc_timestamps               0x000001F5 // APPS SYSTEM RTCC rtcc_timestamps
#define IDH_APPS_SYSTEM_RTCC_rtcc_timestamps_build         0x000001F6 // APPS SYSTEM RTCC rtcc_timestamps_build
#define IDH_APPS_SYSTEM_RTCC_rtcc_timestamps_configure     0x000001F7 // APPS SYSTEM RTCC rtcc_timestamps_configure
#define IDH_APPS_SYSTEM_RTCC_rtcc_timestamps_run           0x000001F8 // APPS SYSTEM RTCC rtcc_timestamps_run
#define IDH_File_System_Demonstrations                     0x000001F9 // File System Demonstrations
#define IDH_APPS_FS_Introduction                           0x000001FA // APPS FS Introduction
#define IDH_APPS_FS_Demonstrations                         0x000001FB // APPS FS Demonstrations
#define IDH_APPS_FS_nvm_fat_single_disk                    0x000001FC // APPS FS nvm_fat_single_disk
#define IDH_APPS_FS_nvm_fat_single_disk_build              0x000001FD // APPS FS nvm_fat_single_disk_build
#define IDH_APPS_FS_demo_nvm_fat_single_disk_configure     0x000001FE // APPS FS demo_nvm_fat_single_disk_configure
#define IDH_APPS_FS_demo_nvm_fat_single_disk_running       0x000001FF // APPS FS demo_nvm_fat_single_disk_running
#define IDH_APPS_FS_nvm_mpfs_single_disk                   0x00000200 // APPS FS nvm_mpfs_single_disk
#define IDH_APPS_FS_nvm_mpfs_single_disk_build             0x00000201 // APPS FS nvm_mpfs_single_disk_build
#define IDH_APPS_FS_demo_nvm_mpfs_single_disk_configure    0x00000202 // APPS FS demo_nvm_mpfs_single_disk_configure
#define IDH_APPS_FS_demo_nvm_mpfs_single_disk_running      0x00000203 // APPS FS demo_nvm_mpfs_single_disk_running
#define IDH_APPS_FS_nvm_sdcard_fat_mpfs_multi_disk         0x00000204 // APPS FS nvm_sdcard_fat_mpfs_multi_disk
#define IDH_APPS_FS_nvm_sdcard_fat_mpfs_multi_disk_build   0x00000205 // APPS FS nvm_sdcard_fat_mpfs_multi_disk_build
#define IDH_APPS_FS_demo_nvm_sdcard_fat_mpfs_multi_disk_configure 0x00000206 // APPS FS demo_nvm_sdcard_fat_mpfs_multi_disk_configure
#define IDH_APPS_FS_demo_nvm_sdcard_fat_mpfs_multi_disk_running 0x00000207 // APPS FS demo_nvm_sdcard_fat_mpfs_multi_disk_running
#define IDH_APPS_FS_nvm_sdcard_fat_multi_disk              0x00000208 // APPS FS nvm_sdcard_fat_multi_disk
#define IDH_APPS_FS_nvm_sdcard_fat_multi_disk_build        0x00000209 // APPS FS nvm_sdcard_fat_multi_disk_build
#define IDH_APPS_FS_demo_nvm_sdcard_fat_multi_disk_configure 0x0000020A // APPS FS demo_nvm_sdcard_fat_multi_disk_configure
#define IDH_APPS_FS_demo_nvm_sdcard_fat_multi_disk_running 0x0000020B // APPS FS demo_nvm_sdcard_fat_multi_disk_running
#define IDH_APPS_FS_sdcard_fat_single_disk                 0x0000020C // APPS FS sdcard_fat_single_disk
#define IDH_APPS_FS_sdcard_fat_single_disk_build           0x0000020D // APPS FS sdcard_fat_single_disk_build
#define IDH_APPS_FS_demo_sdcard_fat_single_configure       0x0000020E // APPS FS demo_sdcard_fat_single_configure
#define IDH_APPS_FS_demo_sdcard_fat_single_running         0x0000020F // APPS FS demo_sdcard_fat_single_running
#define IDH_APPS_FS_sdcard_msd_fat_multi_disk              0x00000210 // APPS FS sdcard_msd_fat_multi_disk
#define IDH_APPS_FS_sdcard_msd_fat_multi_disk_build        0x00000211 // APPS FS sdcard_msd_fat_multi_disk_build
#define IDH_APPS_FS_sdcard_msd_fat_multi_disk_configure    0x00000212 // APPS FS sdcard_msd_fat_multi_disk_configure
#define IDH_APPS_FS_sdcard_msd_fat_multi_disk_run          0x00000213 // APPS FS sdcard_msd_fat_multi_disk_run
#define IDH_APPS_FS_sqi_fat                                0x00000214 // APPS FS sqi_fat
#define IDH_APPS_FS_sqi_fat_build                          0x00000215 // APPS FS sqi_fat_build
#define IDH_APPS_FS_sqi_fat_config                         0x00000216 // APPS FS sqi_fat_config
#define IDH_APPS_FS_sqi_fat_run                            0x00000217 // APPS FS sqi_fat_run
#define IDH_APPS_FS_sst25_fat                              0x00000218 // APPS FS sst25_fat
#define IDH_APPS_FS_sst25_fat_build                        0x00000219 // APPS FS sst25_fat_build
#define IDH_APPS_FS_sst25_fat_config                       0x0000021A // APPS FS sst25_fat_config
#define IDH_APPS_FS_sst25_fat_run                          0x0000021B // APPS FS sst25_fat_run
#define IDH_Graphics_Demonstrations                        0x0000021C // Graphics Demonstrations
#define IDH_APPS_GFX_Introduction                          0x0000021D // APPS GFX Introduction
#define IDH_APPS_GFX_Demonstrations                        0x0000021E // APPS GFX Demonstrations
#define IDH_APPS_GFX_Aria_adventure                        0x0000021F // APPS GFX Aria_adventure
#define IDH_APPS_GFX_aria_adventure_build                  0x00000220 // APPS GFX aria_adventure_build
#define IDH_APPS_GFX_aria_adventure_config                 0x00000221 // APPS GFX aria_adventure_config
#define IDH_APPS_GFX_aria_adventure_run                    0x00000222 // APPS GFX aria_adventure_run
#define IDH_APPS_GFX_aria_basic_motion                     0x00000223 // APPS GFX aria_basic_motion
#define IDH_APPS_GFX_aria_basic_motion_build               0x00000224 // APPS GFX aria_basic_motion_build
#define IDH_APPS_GFX_aria_basic_motion_config              0x00000225 // APPS GFX aria_basic_motion_config
#define IDH_APPS_GFX_aria_basic_motion_run                 0x00000226 // APPS GFX aria_basic_motion_run
#define IDH_APPS_GFX_aria_benchmark                        0x00000227 // APPS GFX aria_benchmark
#define IDH_APPS_GFX_aria_benchmark_build                  0x00000228 // APPS GFX aria_benchmark_build
#define IDH_APPS_GFX_aria_benchmark_config                 0x00000229 // APPS GFX aria_benchmark_config
#define IDH_APPS_GFX_aria_benchmark_run                    0x0000022A // APPS GFX aria_benchmark_run
#define IDH_APPS_GFX_aria_coffee_maker                     0x0000022B // APPS GFX aria_coffee_maker
#define IDH_APPS_GFX_aria_coffee_maker_build               0x0000022C // APPS GFX aria_coffee_maker_build
#define IDH_APPS_GFX_aria_coffee_maker_config              0x0000022D // APPS GFX aria_coffee_maker_config
#define IDH_APPS_GFX_aria_coffee_maker_run                 0x0000022E // APPS GFX aria_coffee_maker_run
#define IDH_APPS_GFX_aria_counter                          0x0000022F // APPS GFX aria_counter
#define IDH_APPS_GFX_aria_counter_build                    0x00000230 // APPS GFX aria_counter_build
#define IDH_APPS_GFX_aria_counter_config                   0x00000231 // APPS GFX aria_counter_config
#define IDH_APPS_GFX_aria_counter_run                      0x00000232 // APPS GFX aria_counter_run
#define IDH_APPS_GFX_aria_external_resources               0x00000233 // APPS GFX aria_external_resources
#define IDH_APPS_GFX_aria_external_resources_build         0x00000234 // APPS GFX aria_external_resources_build
#define IDH_APPS_GFX_aria_external_resources_config        0x00000235 // APPS GFX aria_external_resources_config
#define IDH_APPS_GFX_aria_external_resources_run           0x00000236 // APPS GFX aria_external_resources_run
#define IDH_APPS_GFX_aria_flash                            0x00000237 // APPS GFX aria_flash
#define IDH_APPS_GFX_aria_flash_build                      0x00000238 // APPS GFX aria_flash_build
#define IDH_APPS_GFX_aria_flash_config                     0x00000239 // APPS GFX aria_flash_config
#define IDH_APPS_GFX_aria_flash_run                        0x0000023A // APPS GFX aria_flash_run
#define IDH_APPS_GFX_aria_image_viewer                     0x0000023B // APPS GFX aria_image_viewer
#define IDH_APPS_GFX_aria_image_viewer_build               0x0000023C // APPS GFX aria_image_viewer_build
#define IDH_APPS_GFX_aria_image_viewer_Config              0x0000023D // APPS GFX aria_image_viewer_Config
#define IDH_APPS_GFX_aria_image_viewer_run                 0x0000023E // APPS GFX aria_image_viewer_run
#define IDH_APPS_GFX_aria_oven_controller                  0x0000023F // APPS GFX aria_oven_controller
#define IDH_APPS_GFX_aria_oven_controller_build            0x00000240 // APPS GFX aria_oven_controller_build
#define IDH_APPS_GFX_aria_oven_controller_config           0x00000241 // APPS GFX aria_oven_controller_config
#define IDH_APPS_GFX_aria_oven_controller_run              0x00000242 // APPS GFX aria_oven_controller_run
#define IDH_APPS_GFX_aria_quickstart                       0x00000243 // APPS GFX aria_quickstart
#define IDH_APPS_GFX_aria_quickstart_build                 0x00000244 // APPS GFX aria_quickstart_build
#define IDH_APPS_GFX_aria_quickstart_config                0x00000245 // APPS GFX aria_quickstart_config
#define IDH_APPS_GFX_aria_quickstart_run                   0x00000246 // APPS GFX aria_quickstart_run
#define IDH_APPS_GFX_aria_radial_menu                      0x00000247 // APPS GFX aria_radial_menu
#define IDH_APPS_GFX_aria_radial_menu_build                0x00000248 // APPS GFX aria_radial_menu_build
#define IDH_APPS_GFX_aria_radial_menu_config               0x00000249 // APPS GFX aria_radial_menu_config
#define IDH_APPS_GFX_aria_radial_menu_run                  0x0000024A // APPS GFX aria_radial_menu_run
#define IDH_APPS_GFX_aria_scrolling                        0x0000024B // APPS GFX aria_scrolling
#define IDH_APPS_GFX_aria_scrolling_build                  0x0000024C // APPS GFX aria_scrolling_build
#define IDH_APPS_GFX_aria_scrolling_config                 0x0000024D // APPS GFX aria_scrolling_config
#define IDH_APPS_GFX_aria_scrolling_run                    0x0000024E // APPS GFX aria_scrolling_run
#define IDH_APPS_GFX_aria_showcase                         0x0000024F // APPS GFX aria_showcase
#define IDH_APPS_GFX_aria_showcase_build                   0x00000250 // APPS GFX aria_showcase_build
#define IDH_APPS_GFX_aria_showcase_config                  0x00000251 // APPS GFX aria_showcase_config
#define IDH_APPS_GFX_aria_showcase_run                     0x00000252 // APPS GFX aria_showcase_run
#define IDH_APPS_GFX_aria_showcase_reloaded                0x00000253 // APPS GFX aria_showcase_reloaded
#define IDH_APPS_GFX_aria_showcase_reloaded_build          0x00000254 // APPS GFX aria_showcase_reloaded_build
#define IDH_APPS_GFX_aria_showcase_reloaded_config         0x00000255 // APPS GFX aria_showcase_reloaded_config
#define IDH_APPS_GFX_aria_showcase_reloaded_run            0x00000256 // APPS GFX aria_showcase_reloaded_run
#define IDH_APPS_GFX_aria_splash_screen                    0x00000257 // APPS GFX aria_splash_screen
#define IDH_APPS_GFX_aria_splash_screen_build              0x00000258 // APPS GFX aria_splash_screen_build
#define IDH_APPS_GFX_aria_splash_screen_config             0x00000259 // APPS GFX aria_splash_screen_config
#define IDH_APPS_GFX_aria_splash_screen_run                0x0000025A // APPS GFX aria_splash_screen_run
#define IDH_APPS_GFX_aria_touchadc_calibrate               0x0000025B // APPS GFX aria_touchadc_calibrate
#define IDH_APPS_GFX_aria_touchadc_calibrate_Build         0x0000025C // APPS GFX aria_touchadc_calibrate_Build
#define IDH_APPS_GFX_aria_touchadc_calibrate_Config        0x0000025D // APPS GFX aria_touchadc_calibrate_Config
#define IDH_APPS_GFX_aria_touchadc_calibrate_Run           0x0000025E // APPS GFX aria_touchadc_calibrate_Run
#define IDH_APPS_GFX_aria_video_player                     0x0000025F // APPS GFX aria_video_player
#define IDH_APPS_GFX_aria_video_player_build               0x00000260 // APPS GFX aria_video_player_build
#define IDH_APPS_GFX_aria_video_player_config              0x00000261 // APPS GFX aria_video_player_config
#define IDH_APPS_GFX_aria_video_player_run                 0x00000262 // APPS GFX aria_video_player_run
#define IDH_APPS_GFX_aria_weather_forecast                 0x00000263 // APPS GFX aria_weather_forecast
#define IDH_APPS_GFX_aria_weather_forecast_build           0x00000264 // APPS GFX aria_weather_forecast_build
#define IDH_APPS_GFX_aria_weather_forecast_config          0x00000265 // APPS GFX aria_weather_forecast_config
#define IDH_APPS_GFX_aria_weather_forecast_run             0x00000266 // APPS GFX aria_weather_forecast_run
#define IDH_APPS_GFX_blank_quickstart                      0x00000267 // APPS GFX blank_quickstart
#define IDH_APPS_GFX_blank_quickstart_build                0x00000268 // APPS GFX blank_quickstart_build
#define IDH_APPS_GFX_blank_quickstart_config               0x00000269 // APPS GFX blank_quickstart_config
#define IDH_APPS_GFX_blank_quickstart_run                  0x0000026A // APPS GFX blank_quickstart_run
#define IDH_APPS_GFX_emwin_multilanguage                   0x0000026B // APPS GFX emwin_multilanguage
#define IDH_APPS_GFX_emwin_multilanguage_build             0x0000026C // APPS GFX emwin_multilanguage_build
#define IDH_APPS_GFX_emwin_multilanguage_config            0x0000026D // APPS GFX emwin_multilanguage_config
#define IDH_APPS_GFX_emwin_multilanguage_Adding_a_New_Font_File_to_the_Application 0x0000026E // APPS GFX emwin_multilanguage Adding a New Font File to the Application
#define IDH_APPS_GFX_emwin_multilanguage_run               0x0000026F // APPS GFX emwin_multilanguage_run
#define IDH_APPS_GFX_emwin_quickstart                      0x00000270 // APPS GFX emwin_quickstart
#define IDH_APPS_GFX_emwin_quickstart_build                0x00000271 // APPS GFX emwin_quickstart_build
#define IDH_APPS_GFX_emwin_quickstart_config               0x00000272 // APPS GFX emwin_quickstart_config
#define IDH_APPS_GFX_emwin_quickstart_run                  0x00000273 // APPS GFX emwin_quickstart_run
#define IDH_APPS_GFX_emwin_showcase                        0x00000274 // APPS GFX emwin_showcase
#define IDH_APPS_GFX_emwin_showcase_build                  0x00000275 // APPS GFX emwin_showcase_build
#define IDH_APPS_GFX_emwin_showcase_config                 0x00000276 // APPS GFX emwin_showcase_config
#define IDH_APPS_GFX_emwin_showcase_run                    0x00000277 // APPS GFX emwin_showcase_run
#define IDH_Motor_Control_Demonstrations                   0x00000278 // Motor Control Demonstrations
#define IDH_APPS_MC_Introduction                           0x00000279 // APPS MC Introduction
#define IDH_APPS_MC_Demonstrations                         0x0000027A // APPS MC Demonstrations
#define IDH_APPS_MC_dualshunt_pll_foc_mclv2_ext_opamp      0x0000027B // APPS MC dualshunt_pll_foc_mclv2_ext_opamp
#define IDH_APPS_MC_dualshunt_pll_foc_mclv2_ext_opamp_build 0x0000027C // APPS MC dualshunt_pll_foc_mclv2_ext_opamp_build
#define IDH_APPS_MC_dualshunt_pll_foc_mclv2_ext_opamp_configure 0x0000027D // APPS MC dualshunt_pll_foc_mclv2_ext_opamp_configure
#define IDH_APPS_MC_dualshunt_pll_foc_mclv2_ext_opamp_run  0x0000027E // APPS MC dualshunt_pll_foc_mclv2_ext_opamp_run
#define IDH_APPS_MC_dualshunt_pll_foc_mclv2_int_opamp      0x0000027F // APPS MC dualshunt_pll_foc_mclv2_int_opamp
#define IDH_APPS_MC_This_section_provides_information_on_the_supported_demonstration_boards__how_to_c 0x00000280 // APPS MC This section provides information on the supported demonstration boards, how to configure the hardware (if needed), and how to run the demonstration._build
#define IDH_APPS_MC_This_section_provides_information_on_the_supported_demonstration_boards__how_to_c 0x00000281 // APPS MC This section provides information on the supported demonstration boards, how to configure the hardware (if needed), and how to run the demonstration._config
#define IDH_APPS_MC_This_section_provides_information_on_the_supported_demonstration_boards__how_to_c 0x00000282 // APPS MC This section provides information on the supported demonstration boards, how to configure the hardware (if needed), and how to run the demonstration._run
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_ext_opamp     0x00000283 // APPS MC integrated_pfc_foc_mchv3_ext_opamp
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_ext_opamp_build 0x00000284 // APPS MC integrated_pfc_foc_mchv3_ext_opamp_build
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_ext_opamp_config 0x00000285 // APPS MC integrated_pfc_foc_mchv3_ext_opamp_config
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_ext_opamp_run 0x00000286 // APPS MC integrated_pfc_foc_mchv3_ext_opamp_run
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_int_opamp     0x00000287 // APPS MC integrated_pfc_foc_mchv3_int_opamp
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_int_opamp_build 0x00000288 // APPS MC integrated_pfc_foc_mchv3_int_opamp_build
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_int_opamp_config 0x00000289 // APPS MC integrated_pfc_foc_mchv3_int_opamp_config
#define IDH_APPS_MC_integrated_pfc_foc_mchv3_int_opamp_run 0x0000028A // APPS MC integrated_pfc_foc_mchv3_int_opamp_run
#define IDH_APPS_MC_X2C_Scope_Plug_in                      0x0000028B // APPS MC X2C-Scope Plug-in
#define IDH_RTOS_Demonstrations                            0x0000028C // RTOS Demonstrations
#define IDH_APPS_RTOS_Introduction                         0x0000028D // APPS RTOS Introduction
#define IDH_APPS_RTOS_ThreadX_Demonstrations               0x0000028E // APPS RTOS ThreadX Demonstrations
#define IDH_APPS_RTOS_THREADX_basic                        0x0000028F // APPS RTOS THREADX basic
#define IDH_APPS_RTOS_THREADX_basic_build                  0x00000290 // APPS RTOS THREADX basic_build
#define IDH_APPS_RTOS_THREADX_basic_configure              0x00000291 // APPS RTOS THREADX basic_configure
#define IDH_APPS_RTOS_THREADX_basic_run                    0x00000292 // APPS RTOS THREADX basic_run
#define IDH_APPS_RTOS_THREADX_usb                          0x00000293 // APPS RTOS THREADX usb
#define IDH_APPS_RTOS_THREADX_usb_build                    0x00000294 // APPS RTOS THREADX usb_build
#define IDH_APPS_RTOS_THREADX_usb_configure                0x00000295 // APPS RTOS THREADX usb_configure
#define IDH_APPS_RTOS_THREADX_usb_run                      0x00000296 // APPS RTOS THREADX usb_run
#define IDH_APPS_RTOS_FreeRTOS_Demonstrations              0x00000297 // APPS RTOS FreeRTOS Demonstrations
#define IDH_APPS_RTOS_FreeRTOS_basic                       0x00000298 // APPS RTOS FreeRTOS basic
#define IDH_APPS_RTOS_FreeRTOS_basic_build                 0x00000299 // APPS RTOS FreeRTOS basic_build
#define IDH_APPS_RTOS_FreeRTOS_basic_configure             0x0000029A // APPS RTOS FreeRTOS basic_configure
#define IDH_APPS_RTOS_FreeRTOS_basic_run                   0x0000029B // APPS RTOS FreeRTOS basic_run
#define IDH_APPS_RTOS_FreeRTOS_cdc_com_port_dual           0x0000029C // APPS RTOS FreeRTOS cdc_com_port_dual
#define IDH_APPS_RTOS_FreeRTOS_cdc_com_port_dual_build     0x0000029D // APPS RTOS FreeRTOS cdc_com_port_dual_build
#define IDH_APPS_RTOS_FreeRTOS_cdc_com_port_dual_configure 0x0000029E // APPS RTOS FreeRTOS cdc_com_port_dual_configure
#define IDH_APPS_RTOS_FreeRTOS_cdc_com_port_dual_run       0x0000029F // APPS RTOS FreeRTOS cdc_com_port_dual_run
#define IDH_APPS_RTOS_FreeRTOS_cdc_msd_basic               0x000002A0 // APPS RTOS FreeRTOS cdc_msd_basic
#define IDH_APPS_RTOS_FreeRTOS_cdc_msd_basic_build         0x000002A1 // APPS RTOS FreeRTOS cdc_msd_basic_build
#define IDH_APPS_RTOS_FreeRTOS_cdc_msd_basic_configure     0x000002A2 // APPS RTOS FreeRTOS cdc_msd_basic_configure
#define IDH_APPS_RTOS_FreeRTOS_cdc_msd_basic_run           0x000002A3 // APPS RTOS FreeRTOS cdc_msd_basic_run
#define IDH_APPS_RTOS_FreeRTOS_tcpip_client_server         0x000002A4 // APPS RTOS FreeRTOS tcpip_client_server
#define IDH_APPS_RTOS_FreeRTOS_tcpip_client_server_build   0x000002A5 // APPS RTOS FreeRTOS tcpip_client_server_build
#define IDH_APPS_RTOS_FreeRTOS_tcpip_client_server_config  0x000002A6 // APPS RTOS FreeRTOS tcpip_client_server_config
#define IDH_APPS_RTOS_FreeRTOS_tcpip_client_server_run     0x000002A7 // APPS RTOS FreeRTOS tcpip_client_server_run
#define IDH_APPS_RTOS_Micrium_uC_OS_II_Demonstrations      0x000002A8 // APPS RTOS Micrium uC_OS_II Demonstrations
#define IDH_APPS_RTOS_Micrium_uC_OS_II_basic               0x000002A9 // APPS RTOS Micrium uC_OS_II basic
#define IDH_APPS_RTOS_Micrium_uC_OS_II_basic_build         0x000002AA // APPS RTOS Micrium uC_OS_II basic_build
#define IDH_APPS_RTOS_Micrium_uC_OS_II_basic_config        0x000002AB // APPS RTOS Micrium uC_OS_II basic_config
#define IDH_APPS_RTOS_Micrium_uC_OS_II_basic_run           0x000002AC // APPS RTOS Micrium uC_OS_II basic_run
#define IDH_APPS_RTOS_Micrium_uC_OS_III_Demonstrations     0x000002AD // APPS RTOS Micrium uC_OS_III Demonstrations
#define IDH_APPS_RTOS_Micrium_uC_OS_III_basic              0x000002AE // APPS RTOS Micrium uC_OS_III basic
#define IDH_APPS_RTOS_Micrium_uC_OS_III_basic_build        0x000002AF // APPS RTOS Micrium uC_OS_III basic_build
#define IDH_APPS_RTOS_Micrium_uC_OS_III_basic_configure    0x000002B0 // APPS RTOS Micrium uC_OS_III basic_configure
#define IDH_APPS_RTOS_Micrium_uC_OS_III_basic_run          0x000002B1 // APPS RTOS Micrium uC_OS_III basic_run
#define IDH_APPS_RTOS_Micrium_uC_OS_III_usb                0x000002B2 // APPS RTOS Micrium uC_OS_III usb
#define IDH_APPS_RTOS_Micrium_uC_OS_III_usb_build          0x000002B3 // APPS RTOS Micrium uC_OS_III usb_build
#define IDH_APPS_RTOS_Micrium_uC_OS_III_usb_configure      0x000002B4 // APPS RTOS Micrium uC_OS_III usb_configure
#define IDH_APPS_RTOS_Micrium_uC_OS_III_usb_run            0x000002B5 // APPS RTOS Micrium uC_OS_III usb_run
#define IDH_APPS_RTOS_OPENRTOS_Demonstrations              0x000002B6 // APPS RTOS OPENRTOS Demonstrations
#define IDH_APPS_RTOS_OPENRTOS_basic                       0x000002B7 // APPS RTOS OPENRTOS basic
#define IDH_APPS_RTOS_OPENRTOS_basic_build                 0x000002B8 // APPS RTOS OPENRTOS basic_build
#define IDH_APPS_RTOS_OPENRTOS_basic_configure             0x000002B9 // APPS RTOS OPENRTOS basic_configure
#define IDH_APPS_RTOS_OPENRTOS_basic_run                   0x000002BA // APPS RTOS OPENRTOS basic_run
#define IDH_APPS_RTOS_OPENRTOS_cdc_com_port_dual           0x000002BB // APPS RTOS OPENRTOS cdc_com_port_dual
#define IDH_APPS_RTOS_OPENRTOS_cdc_com_port_dual_build     0x000002BC // APPS RTOS OPENRTOS cdc_com_port_dual_build
#define IDH_APPS_RTOS_OPENRTOS_cdc_com_port_dual_configure 0x000002BD // APPS RTOS OPENRTOS cdc_com_port_dual_configure
#define IDH_APPS_RTOS_OPENRTOS_cdc_com_port_dual_run       0x000002BE // APPS RTOS OPENRTOS cdc_com_port_dual_run
#define IDH_APPS_RTOS_OPENRTOS_cdc_msd_basic               0x000002BF // APPS RTOS OPENRTOS cdc_msd_basic
#define IDH_APPS_RTOS_OPENRTOS_cdc_msd_basic_build         0x000002C0 // APPS RTOS OPENRTOS cdc_msd_basic_build
#define IDH_APPS_RTOS_OPENRTOS_cdc_msd_basic_configure     0x000002C1 // APPS RTOS OPENRTOS cdc_msd_basic_configure
#define IDH_APPS_RTOS_OPENRTOS_cdc_msd_basic_run           0x000002C2 // APPS RTOS OPENRTOS cdc_msd_basic_run
#define IDH_APPS_RTOS_Segger_emBOS_Demonstrations          0x000002C3 // APPS RTOS Segger emBOS Demonstrations
#define IDH_APPS_RTOS_EMBOS_basic                          0x000002C4 // APPS RTOS EMBOS basic
#define IDH_APPS_RTOS_EMBOS_basic_build                    0x000002C5 // APPS RTOS EMBOS basic_build
#define IDH_APPS_RTOS_EMBOS_basic_configure                0x000002C6 // APPS RTOS EMBOS basic_configure
#define IDH_APPS_RTOS_EMBOS_basic_run                      0x000002C7 // APPS RTOS EMBOS basic_run
#define IDH_APPS_RTOS_EMBOS_usb                            0x000002C8 // APPS RTOS EMBOS usb
#define IDH_APPS_RTOS_EMBOS_usb_build                      0x000002C9 // APPS RTOS EMBOS usb_build
#define IDH_APPS_RTOS_EMBOS_usb_configure                  0x000002CA // APPS RTOS EMBOS usb_configure
#define IDH_APPS_RTOS_EMBOS_usb_run                        0x000002CB // APPS RTOS EMBOS usb_run
#define IDH_TCP_IP_Demonstrations                          0x000002CC // TCP/IP Demonstrations
#define IDH_APPS_TCPIP_Introduction                        0x000002CD // APPS TCPIP Introduction
#define IDH_APPS_TCPIP_Wi_Fi_Console_Commands              0x000002CE // APPS TCPIP Wi-Fi Console Commands
#define IDH_APPS_TCPIP_Demonstrations                      0x000002CF // APPS TCPIP Demonstrations
#define IDH_APPS_TCPIP_Berkeley_TCP_Client                 0x000002D0 // APPS TCPIP Berkeley TCP Client
#define IDH_APPS_TCPIP_Berkeley_TCP_Client_pic32_ethernet_starter_kit_build 0x000002D1 // APPS TCPIP Berkeley TCP Client pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_Berkeley_TCP_Client_pic32_ethernet_starter_kit_configure 0x000002D2 // APPS TCPIP Berkeley TCP Client pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_Berkeley_TCP_Client_pic32_ethernet_starter_kit_run 0x000002D3 // APPS TCPIP Berkeley TCP Client pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_Berkeley_TCP_Server                 0x000002D4 // APPS TCPIP Berkeley TCP Server
#define IDH_APPS_TCPIP_Berkeley_TCP_Server_pic32_ethernet_starter_kit_build 0x000002D5 // APPS TCPIP Berkeley TCP Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_Berkeley_TCP_Server_pic32_ethernet_starter_kit_configure 0x000002D6 // APPS TCPIP Berkeley TCP Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_Berkeley_TCP_Server_pic32_ethernet_starter_kit_run 0x000002D7 // APPS TCPIP Berkeley TCP Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_Berkeley_UDP_Client                 0x000002D8 // APPS TCPIP Berkeley UDP Client
#define IDH_APPS_TCPIP_Berkeley_UDP_Client_pic32_ethernet_starter_kit_build 0x000002D9 // APPS TCPIP Berkeley UDP Client pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_Berkeley_UDP_Client_pic32_ethernet_starter_kit_configure 0x000002DA // APPS TCPIP Berkeley UDP Client pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_Berkeley_UDP_Client_pic32_ethernet_starter_kit_run 0x000002DB // APPS TCPIP Berkeley UDP Client pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_berkeley_udp_relay                  0x000002DC // APPS TCPIP berkeley_udp_relay
#define IDH_APPS_TCPIP_berkeley_udp_relay_build            0x000002DD // APPS TCPIP berkeley_udp_relay_build
#define IDH_APPS_TCPIP_berkeley_udp_relay_configure        0x000002DE // APPS TCPIP berkeley_udp_relay_configure
#define IDH_APPS_TCPIP_berkeley_udp_relay_run              0x000002DF // APPS TCPIP berkeley_udp_relay_run
#define IDH_APPS_TCPIP_Berkeley_UDP_Server                 0x000002E0 // APPS TCPIP Berkeley UDP Server
#define IDH_APPS_TCPIP_Berkeley_UDP_Server_pic32_ethernet_starter_kit_build 0x000002E1 // APPS TCPIP Berkeley UDP Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_Berkeley_UDP_Server_pic32_ethernet_starter_kit_configure 0x000002E2 // APPS TCPIP Berkeley UDP Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_Berkeley_UDP_Server_pic32_ethernet_starter_kit_run 0x000002E3 // APPS TCPIP Berkeley UDP Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_SNMPv3_NVM_MPFS                     0x000002E4 // APPS TCPIP SNMPv3 NVM MPFS
#define IDH_APPS_TCPIP_SNMPv3_NVM_MPFS_pic32_esk_build     0x000002E5 // APPS TCPIP SNMPv3 NVM MPFS pic32_esk_build
#define IDH_APPS_TCPIP_SNMPv3_NVM_MPFS_pic32_esk_configure 0x000002E6 // APPS TCPIP SNMPv3 NVM MPFS pic32_esk_configure
#define IDH_APPS_TCPIP_SNMPv3_NVM_MPFS_pic32_esk_run       0x000002E7 // APPS TCPIP SNMPv3 NVM MPFS pic32_esk_run
#define IDH_APPS_TCPIP_SNMPv3_SD_Card_FAT_FS               0x000002E8 // APPS TCPIP SNMPv3 SD Card FAT FS
#define IDH_APPS_TCPIP_SNMPv3_SD_Card_FAT_FS_pic32_esk_build 0x000002E9 // APPS TCPIP SNMPv3 SD Card FAT FS pic32_esk_build
#define IDH_APPS_TCPIP_SNMPv3_SD_Card_FAT_FS_pic32_esk_configure 0x000002EA // APPS TCPIP SNMPv3 SD Card FAT FS pic32_esk_configure
#define IDH_APPS_TCPIP_SNMPv3_SD_Card_FAT_FS_pic32_esk_run 0x000002EB // APPS TCPIP SNMPv3 SD Card FAT FS pic32_esk_run
#define IDH_APPS_TCPIP_TCPIP_TCP_Client                    0x000002EC // APPS TCPIP TCPIP TCP Client
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_pic32_ethernet_starter_kit_build 0x000002ED // APPS TCPIP TCPIP TCP Client pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_pic32_ethernet_starter_kit_configure 0x000002EE // APPS TCPIP TCPIP TCP Client pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_pic32_ethernet_starter_kit_run 0x000002EF // APPS TCPIP TCPIP TCP Client pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_Server             0x000002F0 // APPS TCPIP TCPIP TCP Client Server
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_Server_pic32_ethernet_starter_kit_build 0x000002F1 // APPS TCPIP TCPIP TCP Client Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_Server_pic32_ethernet_starter_kit_configure 0x000002F2 // APPS TCPIP TCPIP TCP Client Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_TCP_Client_Server_pic32_ethernet_starter_kit_run 0x000002F3 // APPS TCPIP TCPIP TCP Client Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_TCPIP_TCP_Server                    0x000002F4 // APPS TCPIP TCPIP TCP Server
#define IDH_APPS_TCPIP_TCPIP_TCP_Server_pic32_ethernet_starter_kit_build 0x000002F5 // APPS TCPIP TCPIP TCP Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_TCP_Server_pic32_ethernet_starter_kit_configure 0x000002F6 // APPS TCPIP TCPIP TCP Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_TCP_Server_pic32_ethernet_starter_kit_run 0x000002F7 // APPS TCPIP TCPIP TCP Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_TCPIP_UDP_Client                    0x000002F8 // APPS TCPIP TCPIP UDP Client
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_pic32_ethernet_starter_kit_build 0x000002F9 // APPS TCPIP TCPIP UDP Client pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_pic32_ethernet_starter_kit_configure 0x000002FA // APPS TCPIP TCPIP UDP Client pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_pic32_ethernet_starter_kit_run 0x000002FB // APPS TCPIP TCPIP UDP Client pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_Server             0x000002FC // APPS TCPIP TCPIP UDP Client Server
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_Server_pic32_ethernet_starter_kit_build 0x000002FD // APPS TCPIP TCPIP UDP Client Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_Server_pic32_ethernet_starter_kit_configure 0x000002FE // APPS TCPIP TCPIP UDP Client Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_UDP_Client_Server_pic32_ethernet_starter_kit_run 0x000002FF // APPS TCPIP TCPIP UDP Client Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_TCPIP_UDP_Server                    0x00000300 // APPS TCPIP TCPIP UDP Server
#define IDH_APPS_TCPIP_TCPIP_UDP_Server_pic32_ethernet_starter_kit_build 0x00000301 // APPS TCPIP TCPIP UDP Server pic32_ethernet_starter_kit_build
#define IDH_APPS_TCPIP_TCPIP_UDP_Server_pic32_ethernet_starter_kit_configure 0x00000302 // APPS TCPIP TCPIP UDP Server pic32_ethernet_starter_kit_configure
#define IDH_APPS_TCPIP_TCPIP_UDP_Server_pic32_ethernet_starter_kit_run 0x00000303 // APPS TCPIP TCPIP UDP Server pic32_ethernet_starter_kit_run
#define IDH_APPS_TCPIP_web_net_server_nvm_mpfs             0x00000304 // APPS TCPIP web_net_server_nvm_mpfs
#define IDH_APPS_TCPIP_web_net_server_nvm_mpfs_build       0x00000305 // APPS TCPIP web_net_server_nvm_mpfs_build
#define IDH_APPS_TCPIP_web_net_server_nvm_mpfs_config      0x00000306 // APPS TCPIP web_net_server_nvm_mpfs_config
#define IDH_APPS_TCPIP_web_net_server_nvm_mpfs_Configuring_the_MHC 0x00000307 // APPS TCPIP web_net_server_nvm_mpfs Configuring the MHC
#define IDH_APPS_TCPIP_web_net_server_nvm_mpfs_run         0x00000308 // APPS TCPIP web_net_server_nvm_mpfs_run
#define IDH_APPS_TCPIP_web_photoframe_demo                 0x00000309 // APPS TCPIP web_photoframe_demo
#define IDH_APPS_TCPIP_web_photo_frame_demo_build          0x0000030A // APPS TCPIP web_photo_frame_demo_build
#define IDH_APPS_TCPIP_web_photo_frame_demo_config         0x0000030B // APPS TCPIP web_photo_frame_demo_config
#define IDH_APPS_TCPIP_web_photoframe_demo_run             0x0000030C // APPS TCPIP web_photoframe_demo_run
#define IDH_APPS_TCPIP_NVM_MPFS                            0x0000030D // APPS TCPIP NVM MPFS
#define IDH_APPS_TCPIP_web_server_nvm_mpfs                 0x0000030E // APPS TCPIP web_server_nvm_mpfs
#define IDH_APPS_TCPIP_web_server_nvm_mpfs_build           0x0000030F // APPS TCPIP web_server_nvm_mpfs_build
#define IDH_APPS_TCPIP_nvm_mpfs_configure                  0x00000310 // APPS TCPIP nvm_mpfs_configure
#define IDH_APPS_TCPIP_nvm_mpfs_run                        0x00000311 // APPS TCPIP nvm_mpfs_run
#define IDH_APPS_TCPIP_pic32_eth_wifi_web_server           0x00000312 // APPS TCPIP pic32_eth_wifi_web_server
#define IDH_APPS_TCPIP_pic32_eth_wifi_web_server_build     0x00000313 // APPS TCPIP pic32_eth_wifi_web_server_build
#define IDH_APPS_TCPIP_pic32_eth_wifi_web_server_configure 0x00000314 // APPS TCPIP pic32_eth_wifi_web_server_configure
#define IDH_APPS_TCPIP_pic32_eth_wifi_web_server_run       0x00000315 // APPS TCPIP pic32_eth_wifi_web_server_run
#define IDH_APPS_TCPIP_NVM_MPFS_pic32_wifi_web_server      0x00000316 // APPS TCPIP NVM MPFS pic32_wifi_web_server
#define IDH_APPS_TCPIP_NVM_MPFS_pic32_wifi_web_server_build 0x00000317 // APPS TCPIP NVM MPFS pic32_wifi_web_server_build
#define IDH_APPS_TCPIP_NVM_MPFS_pic32_wifi_web_server_config 0x00000318 // APPS TCPIP NVM MPFS pic32_wifi_web_server_config
#define IDH_APPS_TCPIP_NVM_MPFS_pic32_wifi_web_server_run  0x00000319 // APPS TCPIP NVM MPFS pic32_wifi_web_server_run
#define IDH_APPS_TCPIP_SD_Card_FAT_FS                      0x0000031A // APPS TCPIP SD Card FAT FS
#define IDH_APPS_TCPIP_web_server_sdcard_fatfs_build       0x0000031B // APPS TCPIP web_server_sdcard_fatfs_build
#define IDH_APPS_TCPIP_sdcard_fatfs_configure              0x0000031C // APPS TCPIP sdcard_fatfs_configure
#define IDH_APPS_TCPIP_sdcard_fatfs_run                    0x0000031D // APPS TCPIP sdcard_fatfs_run
#define IDH_APPS_TCPIP_Wi_Fi_Ap_Demo                       0x0000031E // APPS TCPIP Wi-Fi Ap Demo
#define IDH_APPS_TCPIP_Wi_Fi_Ap_Demo_build                 0x0000031F // APPS TCPIP Wi-Fi Ap Demo_build
#define IDH_APPS_TCPIP_Wi_Fi_Ap_Demo_config                0x00000320 // APPS TCPIP Wi-Fi Ap Demo_config
#define IDH_APPS_TCPIP_Wi_Fi_Ap_Demo_run                   0x00000321 // APPS TCPIP Wi-Fi Ap Demo_run
#define IDH_APPS_TCPIP_Wi_Fi_Easy_Configuration            0x00000322 // APPS TCPIP Wi-Fi Easy Configuration
#define IDH_APPS_TCPIP_pic32_eth_wifi_easy_configuration_build 0x00000323 // APPS TCPIP pic32_eth_wifi_easy_configuration_build
#define IDH_APPS_TCPIP_pic32_eth_wifi_easy_configuration_configure 0x00000324 // APPS TCPIP pic32_eth_wifi_easy_configuration_configure
#define IDH_APPS_TCPIP_pic32_eth_wifi_easy_configuration_run 0x00000325 // APPS TCPIP pic32_eth_wifi_easy_configuration_run
#define IDH_APPS_TCPIP_Wi_Fi_RGB_Easy_Configuration        0x00000326 // APPS TCPIP Wi-Fi RGB Easy Configuration
#define IDH_APPS_TCPIP_Wi_Fi_RGB_Easy_Configuration_build  0x00000327 // APPS TCPIP Wi-Fi RGB Easy Configuration_build
#define IDH_APPS_TCPIP_Wi_Fi_RGB_Easy_Configuration_config 0x00000328 // APPS TCPIP Wi-Fi RGB Easy Configuration_config
#define IDH_APPS_TCPIP_Wi_Fi_RGB_Easy_Configuration_run    0x00000329 // APPS TCPIP Wi-Fi RGB Easy Configuration_run
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Demo                      0x0000032A // APPS TCPIP Wi-Fi Sta Demo
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Demo_build                0x0000032B // APPS TCPIP Wi-Fi Sta Demo_build
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Demo_config               0x0000032C // APPS TCPIP Wi-Fi Sta Demo_config
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Demo_run                  0x0000032D // APPS TCPIP Wi-Fi Sta Demo_run
#define IDH_APPS_TCPIP_Wi_Fi_Staap_Demo                    0x0000032E // APPS TCPIP Wi-Fi Staap Demo
#define IDH_APPS_TCPIP_Wi_Fi_Staap_Demo_build              0x0000032F // APPS TCPIP Wi-Fi Staap Demo_build
#define IDH_APPS_TCPIP_Wi_Fi_Staap_Demo_config             0x00000330 // APPS TCPIP Wi-Fi Staap Demo_config
#define IDH_APPS_TCPIP_Wi_Fi_Staap_Demo_run                0x00000331 // APPS TCPIP Wi-Fi Staap Demo_run
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Http_Demo                 0x00000332 // APPS TCPIP Wi-Fi Sta Http Demo
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Http_Demo_build           0x00000333 // APPS TCPIP Wi-Fi Sta Http Demo_build
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Http_Demo_config          0x00000334 // APPS TCPIP Wi-Fi Sta Http Demo_config
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Http_Demo_run             0x00000335 // APPS TCPIP Wi-Fi Sta Http Demo_run
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Ota_Demo                  0x00000336 // APPS TCPIP Wi-Fi Sta Ota Demo
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Ota_Demo_build            0x00000337 // APPS TCPIP Wi-Fi Sta Ota Demo_build
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Ota_Demo_config           0x00000338 // APPS TCPIP Wi-Fi Sta Ota Demo_config
#define IDH_APPS_TCPIP_Wi_Fi_Sta_Ota_Demo_run              0x00000339 // APPS TCPIP Wi-Fi Sta Ota Demo_run
#define IDH_APPS_TCPIP_WiFi_Sta_WOLFSSL_Demo               0x0000033A // APPS TCPIP WiFi Sta WOLFSSL Demo
#define IDH_APPS_TCPIP_WiFi_Sta_WOLFSSL_Demo_build         0x0000033B // APPS TCPIP WiFi Sta WOLFSSL Demo_build
#define IDH_APPS_TCPIP_WiFi_Sta_WOLFSSL_Demo_config        0x0000033C // APPS TCPIP WiFi Sta WOLFSSL Demo_config
#define IDH_APPS_TCPIP_WiFi_Sta_WOLFSSL_Demo_run           0x0000033D // APPS TCPIP WiFi Sta WOLFSSL Demo_run
#define IDH_APPS_TCPIP_WIFI_wifi_wilc1000                  0x0000033E // APPS TCPIP WIFI wifi_wilc1000
#define IDH_APPS_TCPIP_WIFI_wifi_wilc1000_build            0x0000033F // APPS TCPIP WIFI wifi_wilc1000_build
#define IDH_APPS_TCPIP_WIFI_wifi_wilc1000_config           0x00000340 // APPS TCPIP WIFI wifi_wilc1000_config
#define IDH_APPS_TCPIP_WIFI_wifi_wilc1000_run              0x00000341 // APPS TCPIP WIFI wifi_wilc1000_run
#define IDH_APPS_TCPIP_WIFI_wifi_wilc1000_run2             0x00000342 // APPS TCPIP WIFI wifi_wilc1000_run2
#define IDH_APPS_TCPIP_wifi_winc1500_socket                0x00000343 // APPS TCPIP wifi_winc1500_socket
#define IDH_APPS_TCPIP_WINC1500_Socket_Examples_Guide      0x00000344 // APPS TCPIP WINC1500 Socket Examples Guide
#define IDH_APPS_TCPIP_WINC1500_SEG_Organization           0x00000345 // APPS TCPIP WINC1500 SEG Organization
#define IDH_APPS_TCPIP_WINC1500_SEG_MPLAB_Harmony_WINC1500_Socket_Examples 0x00000346 // APPS TCPIP WINC1500 SEG MPLAB Harmony WINC1500 Socket Examples
#define IDH_APPS_TCPIP_WINC1500_SEG_Preprequisites         0x00000347 // APPS TCPIP WINC1500 SEG Preprequisites
#define IDH_APPS_TCPIP_WINC1500_SEG_Assign_Compiler        0x00000348 // APPS TCPIP WINC1500 SEG Assign Compiler
#define IDH_APPS_TCPIP_wifi_winc1500_socket_build          0x00000349 // APPS TCPIP wifi_winc1500_socket_build
#define IDH_APPS_TCPIP_wifi_winc1500_socket_config         0x0000034A // APPS TCPIP wifi_winc1500_socket_config
#define IDH_APPS_TCPIP_wifi_winc1500_socket_run            0x0000034B // APPS TCPIP wifi_winc1500_socket_run
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_server          0x0000034C // APPS TCPIP WOLFSSL wolfssl_tcp_server
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_server_build    0x0000034D // APPS TCPIP WOLFSSL wolfssl_tcp_server_build
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_server_configure 0x0000034E // APPS TCPIP WOLFSSL wolfssl_tcp_server_configure
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_server_run      0x0000034F // APPS TCPIP WOLFSSL wolfssl_tcp_server_run
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_client          0x00000350 // APPS TCPIP WOLFSSL wolfssl_tcp_client
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_client_build    0x00000351 // APPS TCPIP WOLFSSL wolfssl_tcp_client_build
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_client_configure 0x00000352 // APPS TCPIP WOLFSSL wolfssl_tcp_client_configure
#define IDH_APPS_TCPIP_WOLFSSL_wolfssl_tcp_client_run      0x00000353 // APPS TCPIP WOLFSSL wolfssl_tcp_client_run
#define IDH_USB_Demonstrations                             0x00000354 // USB Demonstrations
#define IDH_APPS_USB_Introduction                          0x00000355 // APPS USB Introduction
#define IDH_APPS_USB_Program_and_Data_Memory_Requirements  0x00000356 // APPS USB Program and Data Memory Requirements
#define IDH_APPS_USB_USB_Device_Stack_Component_Memory_Requirements 0x00000357 // APPS USB USB Device Stack Component Memory Requirements
#define IDH_APPS_USB_Pen_Drive_Tests                       0x00000358 // APPS USB Pen Drive Tests
#define IDH_APPS_USB_HID_Host_Keyboard_and_Mouse_Tests     0x00000359 // APPS USB HID Host Keyboard and Mouse Tests
#define IDH_APPS_USB_Demonstration_Application_Configurations 0x0000035A // APPS USB Demonstration Application Configurations
#define IDH_APPS_USB_Demonstrations                        0x0000035B // APPS USB Demonstrations
#define IDH_APPS_USB_Device                                0x0000035C // APPS USB Device
#define IDH_APPS_USB_cdc_com_port_dual                     0x0000035D // APPS USB cdc_com_port_dual
#define IDH_APPS_USB_cdc_com_port_dual_build               0x0000035E // APPS USB cdc_com_port_dual_build
#define IDH_APPS_USB_cdc_com_port_dual_configure           0x0000035F // APPS USB cdc_com_port_dual_configure
#define IDH_APPS_USB_cdc_com_port_dual_run                 0x00000360 // APPS USB cdc_com_port_dual_run
#define IDH_APPS_USB_cdc_com_port_single                   0x00000361 // APPS USB cdc_com_port_single
#define IDH_APPS_USB_cdc_com_port_single_build             0x00000362 // APPS USB cdc_com_port_single_build
#define IDH_APPS_USB_cdc_com_port_single_configure         0x00000363 // APPS USB cdc_com_port_single_configure
#define IDH_APPS_USB_cdc_com_port_single_run               0x00000364 // APPS USB cdc_com_port_single_run
#define IDH_APPS_USB_cdc_msd_basic                         0x00000365 // APPS USB cdc_msd_basic
#define IDH_APPS_USB_cdc_msd_basic_build                   0x00000366 // APPS USB cdc_msd_basic_build
#define IDH_APPS_USB_cdc_msd_basic_configure               0x00000367 // APPS USB cdc_msd_basic_configure
#define IDH_APPS_USB_cdc_msd_basic_run                     0x00000368 // APPS USB cdc_msd_basic_run
#define IDH_APPS_USB_cdc_serial_emulator                   0x00000369 // APPS USB cdc_serial_emulator
#define IDH_APPS_USB_cdc_serial_emulator_build             0x0000036A // APPS USB cdc_serial_emulator_build
#define IDH_APPS_USB_cdc_serial_emulator_configure         0x0000036B // APPS USB cdc_serial_emulator_configure
#define IDH_APPS_USB_cdc_serial_emulator_run               0x0000036C // APPS USB cdc_serial_emulator_run
#define IDH_APPS_USB_cdc_serial_msd                        0x0000036D // APPS USB cdc_serial_msd
#define IDH_APPS_USB_cdc_serial_msd_build                  0x0000036E // APPS USB cdc_serial_msd_build
#define IDH_APPS_USB_cdc_serial_msd_configure              0x0000036F // APPS USB cdc_serial_msd_configure
#define IDH_APPS_USB_cdc_serial_msd_run                    0x00000370 // APPS USB cdc_serial_msd_run
#define IDH_APPS_USB_hid_basic                             0x00000371 // APPS USB hid_basic
#define IDH_APPS_USB_hid_basic_build                       0x00000372 // APPS USB hid_basic_build
#define IDH_APPS_USB_hid_basic_configure                   0x00000373 // APPS USB hid_basic_configure
#define IDH_APPS_USB_hid_basic_run                         0x00000374 // APPS USB hid_basic_run
#define IDH_APPS_USB_hid_joystick                          0x00000375 // APPS USB hid_joystick
#define IDH_APPS_USB_hid_joystick_build                    0x00000376 // APPS USB hid_joystick_build
#define IDH_APPS_USB_hid_joystick_configure                0x00000377 // APPS USB hid_joystick_configure
#define IDH_APPS_USB_hid_joystick_run                      0x00000378 // APPS USB hid_joystick_run
#define IDH_APPS_USB_hid_keyboard                          0x00000379 // APPS USB hid_keyboard
#define IDH_APPS_USB_hid_keyboard_build                    0x0000037A // APPS USB hid_keyboard_build
#define IDH_APPS_USB_hid_keyboard_configure                0x0000037B // APPS USB hid_keyboard_configure
#define IDH_APPS_USB_hid_keyboard_run                      0x0000037C // APPS USB hid_keyboard_run
#define IDH_APPS_USB_hid_mouse                             0x0000037D // APPS USB hid_mouse
#define IDH_APPS_USB_hid_mouse_build                       0x0000037E // APPS USB hid_mouse_build
#define IDH_APPS_USB_hid_mouse_configure                   0x0000037F // APPS USB hid_mouse_configure
#define IDH_APPS_USB_hid_mouse_run                         0x00000380 // APPS USB hid_mouse_run
#define IDH_APPS_USB_hid_msd_basic                         0x00000381 // APPS USB hid_msd_basic
#define IDH_APPS_USB_hid_msd_basic_build                   0x00000382 // APPS USB hid_msd_basic_build
#define IDH_APPS_USB_hid_msd_basic_configure               0x00000383 // APPS USB hid_msd_basic_configure
#define IDH_APPS_USB_hid_msd_basic_run                     0x00000384 // APPS USB hid_msd_basic_run
#define IDH_APPS_USB_msd_basic                             0x00000385 // APPS USB msd_basic
#define IDH_APPS_USB_msd_basic_build                       0x00000386 // APPS USB msd_basic_build
#define IDH_APPS_USB_msd_basic_configure                   0x00000387 // APPS USB msd_basic_configure
#define IDH_APPS_USB_msd_basic_run                         0x00000388 // APPS USB msd_basic_run
#define IDH_APPS_USB_msd_fs_spiflash                       0x00000389 // APPS USB msd_fs_spiflash
#define IDH_APPS_USB_msd_fs_spiflash_build                 0x0000038A // APPS USB msd_fs_spiflash_build
#define IDH_APPS_USB_msd_fs_spiflash_config                0x0000038B // APPS USB msd_fs_spiflash_config
#define IDH_APPS_USB_msd_fs_spiflash_run                   0x0000038C // APPS USB msd_fs_spiflash_run
#define IDH_APPS_USB_msd_multiple_luns                     0x0000038D // APPS USB msd_multiple_luns
#define IDH_APPS_USB_msd_multiple_luns_build               0x0000038E // APPS USB msd_multiple_luns_build
#define IDH_APPS_USB_msd_multiple_luns_config              0x0000038F // APPS USB msd_multiple_luns_config
#define IDH_APPS_USB_msd_multiple_luns_run                 0x00000390 // APPS USB msd_multiple_luns_run
#define IDH_APPS_USB_msd_sdcard                            0x00000391 // APPS USB msd_sdcard
#define IDH_APPS_USB_msd_sdcard_build                      0x00000392 // APPS USB msd_sdcard_build
#define IDH_APPS_USB_msd_sdcard_config                     0x00000393 // APPS USB msd_sdcard_config
#define IDH_APPS_USB_msd_sdcard_run                        0x00000394 // APPS USB msd_sdcard_run
#define IDH_APPS_USB_generic_device                        0x00000395 // APPS USB generic_device
#define IDH_APPS_USB_generic_device_build                  0x00000396 // APPS USB generic_device_build
#define IDH_APPS_USB_generic_device_configure              0x00000397 // APPS USB generic_device_configure
#define IDH_APPS_USB_generic_device_run                    0x00000398 // APPS USB generic_device_run
#define IDH_APPS_USB_Host                                  0x00000399 // APPS USB Host
#define IDH_APPS_USB_HOST_audio_speaker                    0x0000039A // APPS USB HOST audio_speaker
#define IDH_APPS_USB_HOST_audio_speaker_build              0x0000039B // APPS USB HOST audio_speaker_build
#define IDH_APPS_USB_HOST_audio_speaker_configure          0x0000039C // APPS USB HOST audio_speaker_configure
#define IDH_APPS_USB_HOST_audio_speaker_run                0x0000039D // APPS USB HOST audio_speaker_run
#define IDH_APPS_USB_cdc_basic                             0x0000039E // APPS USB cdc_basic
#define IDH_APPS_USB_cdc_basic_build                       0x0000039F // APPS USB cdc_basic_build
#define IDH_APPS_USB_cdc_basic_configure                   0x000003A0 // APPS USB cdc_basic_configure
#define IDH_APPS_USB_cdc_basic_run                         0x000003A1 // APPS USB cdc_basic_run
#define IDH_APPS_USB_cdc_msd                               0x000003A2 // APPS USB cdc_msd
#define IDH_APPS_USB_cdc_msd_build                         0x000003A3 // APPS USB cdc_msd_build
#define IDH_APPS_USB_cdc_msd_configure                     0x000003A4 // APPS USB cdc_msd_configure
#define IDH_APPS_USB_cdc_msd_run                           0x000003A5 // APPS USB cdc_msd_run
#define IDH_APPS_USB_HOST_hid_basic_keyboard               0x000003A6 // APPS USB HOST hid_basic_keyboard
#define IDH_APPS_USB_HOST_hid_basic_keyboard_build         0x000003A7 // APPS USB HOST hid_basic_keyboard_build
#define IDH_APPS_USB_HOST_hid_basic_keyboard_config        0x000003A8 // APPS USB HOST hid_basic_keyboard_config
#define IDH_APPS_USB_HOST_hid_basic_keyboard_run           0x000003A9 // APPS USB HOST hid_basic_keyboard_run
#define IDH_APPS_USB_HOST_hid_basic_mouse_usart            0x000003AA // APPS USB HOST hid_basic_mouse_usart
#define IDH_APPS_USB_HOST_hid_basic_mouse_usart_build      0x000003AB // APPS USB HOST hid_basic_mouse_usart_build
#define IDH_APPS_USB_HOST_hid_basic_mouse_usart_config     0x000003AC // APPS USB HOST hid_basic_mouse_usart_config
#define IDH_APPS_USB_HOST_hid_basic_mouse_usart_run        0x000003AD // APPS USB HOST hid_basic_mouse_usart_run
#define IDH_APPS_USB_HOST_hub_cdc_hid                      0x000003AE // APPS USB HOST hub_cdc_hid
#define IDH_APPS_USB_HOST_hub_cdc_hid_build                0x000003AF // APPS USB HOST hub_cdc_hid_build
#define IDH_APPS_USB_HOST_hub_cdc_hid_config               0x000003B0 // APPS USB HOST hub_cdc_hid_config
#define IDH_APPS_USB_HOST_hub_cdc_hid_run                  0x000003B1 // APPS USB HOST hub_cdc_hid_run
#define IDH_APPS_USB_HOST_hub_msd                          0x000003B2 // APPS USB HOST hub_msd
#define IDH_APPS_USB_HOST_hub_msd_build                    0x000003B3 // APPS USB HOST hub_msd_build
#define IDH_APPS_USB_HOST_hub_msd_config                   0x000003B4 // APPS USB HOST hub_msd_config
#define IDH_APPS_USB_HOST_hub_msd_run                      0x000003B5 // APPS USB HOST hub_msd_run
#define IDH_APPS_USB_msd_basic_host                        0x000003B6 // APPS USB msd_basic_host
#define IDH_APPS_USB_msd_basic_host_build                  0x000003B7 // APPS USB msd_basic_host_build
#define IDH_APPS_USB_msd_basic_host_configure              0x000003B8 // APPS USB msd_basic_host_configure
#define IDH_APPS_USB_msd_basic_host_run                    0x000003B9 // APPS USB msd_basic_host_run
#define IDH_APPS_USB_Multiple_USB_Controller               0x000003BA // APPS USB Multiple USB Controller
#define IDH_APPS_USB_MULTI_cdc_com_port_dual               0x000003BB // APPS USB MULTI cdc_com_port_dual
#define IDH_APPS_USB_MULTI_cdc_com_port_dual_build         0x000003BC // APPS USB MULTI cdc_com_port_dual_build
#define IDH_APPS_USB_MULTI_cdc_com_port_dual_config        0x000003BD // APPS USB MULTI cdc_com_port_dual_config
#define IDH_APPS_USB_MULTI_cdc_com_port_dual_run           0x000003BE // APPS USB MULTI cdc_com_port_dual_run
#define IDH_APPS_USB_MULTI_msd_dual                        0x000003BF // APPS USB MULTI msd_dual
#define IDH_APPS_USB_MULTI_msd_dual_build                  0x000003C0 // APPS USB MULTI msd_dual_build
#define IDH_APPS_USB_MULTI_msd_dual_config                 0x000003C1 // APPS USB MULTI msd_dual_config
#define IDH_APPS_USB_MULTI_msd_dual_run                    0x000003C2 // APPS USB MULTI msd_dual_run
#define IDH_APPS_USB_DUAL_ROLE_Dual_Role                   0x000003C3 // APPS USB DUAL ROLE Dual Role
#define IDH_APPS_USB_DUAL_ROLE_host_msd_device_hid         0x000003C4 // APPS USB DUAL ROLE host_msd_device_hid
#define IDH_APPS_USB_DUAL_ROLE_Building_the_Application    0x000003C5 // APPS USB DUAL ROLE Building the Application
#define IDH_APPS_USB_DUAL_ROLE_Configuring_the_Hardware    0x000003C6 // APPS USB DUAL ROLE Configuring the Hardware
#define IDH_APPS_USB_DUAL_ROLE_Running_the_Demonstration   0x000003C7 // APPS USB DUAL ROLE Running the Demonstration
#define IDH_ARCH_Creating_Your_First_Project               0x000003C8 // ARCH Creating Your First Project
#define IDH_ARCH_CREATE_PROJ_Part_I__Creating_Your_First_MPLAB_Harmony_Project_in_MHC 0x000003C9 // ARCH CREATE PROJ Part I: Creating Your First MPLAB Harmony Project in MHC
#define IDH_ARCH_CREATE_PROJ_Introduction                  0x000003CA // ARCH CREATE PROJ Introduction
#define IDH_ARCH_CREATE_PROJ                               0x000003CB // ARCH CREATE PROJ
#define IDH_ARCH_CREATE_PROJ_Tutorial_Steps                0x000003CC // ARCH CREATE PROJ Tutorial Steps
#define IDH_ARCH_CREATE_PROJ_Setting_Up_Your_Hardware      0x000003CD // ARCH CREATE PROJ Setting Up Your Hardware
#define IDH_ARCH_CREATE_PROJ_Create_a_New_MPLAB_X_IDE_Project 0x000003CE // ARCH CREATE PROJ Create a New MPLAB X IDE Project
#define IDH_ARCH_CREATE_PROJ_Configure_MPLAB_Harmony_and_the_Application 0x000003CF // ARCH CREATE PROJ Configure MPLAB Harmony and the Application
#define IDH_ARCH_CREATE_PROJ_Generate_the_Configured_Source_Code 0x000003D0 // ARCH CREATE PROJ Generate the Configured Source Code
#define IDH_ARCH_CREATE_PROJ_Use_a_Delay_Timer_to_Toggle_an_LED_on_the_Target_Board 0x000003D1 // ARCH CREATE PROJ Use a Delay Timer to Toggle an LED on the Target Board
#define IDH_ARCH_CREATE_PROJ_Add_the_Timer_System_Service_to_Your_Project 0x000003D2 // ARCH CREATE PROJ Add the Timer System Service to Your Project
#define IDH_ARCH_CREATE_PROJ_Add_the_Timer_System_Service_Source_Code_to_Your_Project 0x000003D3 // ARCH CREATE PROJ Add the Timer System Service Source Code to Your Project
#define IDH_ARCH_CREATE_PROJ_Use_the_Timer_System_Service_in_Your_Application 0x000003D4 // ARCH CREATE PROJ Use the Timer System Service in Your Application
#define IDH_ARCH_CREATE_PROJ_Build_and_Run_Your_Project    0x000003D5 // ARCH CREATE PROJ Build and Run Your Project
#define IDH_ARCH_CREATE_PROJ_Debugging_With_Your_First_Project 0x000003D6 // ARCH CREATE PROJ Debugging With Your First Project
#define IDH_ARCH_CREATE_PROJ_Debugging_Overview            0x000003D7 // ARCH CREATE PROJ Debugging Overview
#define IDH_ARCH_CREATE_PROJ_Debugging_Getting_Started     0x000003D8 // ARCH CREATE PROJ Debugging Getting Started
#define IDH_ARCH_CREATE_PROJ_Debugging_Tutorial_Steps      0x000003D9 // ARCH CREATE PROJ Debugging Tutorial Steps
#define IDH_ARCH_CREATE_PROJ_Debugging_Asserts_Under_the_Debugger 0x000003DA // ARCH CREATE PROJ Debugging Asserts Under the Debugger
#define IDH_ARCH_CREATE_PROJ_Debugger_Exception_Handling_in_the_Debugger 0x000003DB // ARCH CREATE PROJ Debugger Exception Handling in the Debugger
#define IDH_ARCH_CREATE_PROJ_Stand_alone                   0x000003DC // ARCH CREATE PROJ Stand-alone
#define IDH_ARCH_CREATE_PROJ_Stand_alone_Getting_Started   0x000003DD // ARCH CREATE PROJ Stand-alone Getting Started
#define IDH_Tutorial_Steps                                 0x000003DE // Tutorial Steps
#define IDH_ARCH_CREATE_PROJ_Enabling_USART_Output_Using_System_Console_and_Debug_System_Services 0x000003DF // ARCH CREATE PROJ Enabling USART Output Using System Console and Debug System Services
#define IDH_ARCH_CREATE_PROJ_Stand_alone_Adding_Customized_Assert_and_Exception_Handling 0x000003E0 // ARCH CREATE PROJ Stand-alone Adding Customized Assert and Exception Handling
#define IDH_ARCH_CREATE_PROJ_Tips                          0x000003E1 // ARCH CREATE PROJ Tips
#define IDH_ARCH_CREATE_PROJ_Next_Steps                    0x000003E2 // ARCH CREATE PROJ Next Steps
#define IDH_ARCH_Using_MHC_Application_Templates_to_Create_an_Application 0x000003E3 // ARCH Using MHC Application Templates to Create an Application
#define IDH_ARCH_MHC_APP_TEMPLATE_Prerequisites            0x000003E4 // ARCH MHC APP TEMPLATE Prerequisites
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_1__Select_Your_Application_Template 0x000003E5 // ARCH MHC APP TEMPLATE Step 1: Select Your Application Template
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_2__Save_the_Configuration 0x000003E6 // ARCH MHC APP TEMPLATE Step 2: Save the Configuration
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_3__Generate_the_Code 0x000003E7 // ARCH MHC APP TEMPLATE Step 3: Generate the Code
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_4__Build_the_Code   0x000003E8 // ARCH MHC APP TEMPLATE Step 4: Build the Code
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_5__Building_on_the_Application_Template 0x000003E9 // ARCH MHC APP TEMPLATE Step 5: Building on the Application Template
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_6__Integrating_Multiple_Modules 0x000003EA // ARCH MHC APP TEMPLATE Step 6: Integrating Multiple Modules
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_7__Creating_Multiple_Applications 0x000003EB // ARCH MHC APP TEMPLATE Step 7: Creating Multiple Applications
#define IDH_ARCH_MHC_APP_TEMPLATE_Step_8__Application_Peripheral_Integrity 0x000003EC // ARCH MHC APP TEMPLATE Step 8: Application Peripheral Integrity
#define IDH_ARCH_MHC_APP_TEMPLATE_Summary                  0x000003ED // ARCH MHC APP TEMPLATE Summary
#define IDH_QSG_Quick_Start_Guides                         0x000003EE // QSG Quick Start Guides
#define IDH_QSG_Touch_Quick_Start_Guides                   0x000003EF // QSG Touch Quick Start Guides
#define IDH_QSG_ARIA_Adding_an_Event_to_the_Aria_Quickstart_Demonstration 0x000003F0 // QSG ARIA Adding an Event to the Aria Quickstart Demonstration
#define IDH_QSG__Enabling_Demo_Mode_in_a_MPLAB_Harmony_Graphics_Application 0x000003F1 // QSG  Enabling Demo Mode in a MPLAB Harmony Graphics Application
#define IDH_QSG_Creating_New_Graphics_Applications         0x000003F2 // QSG Creating New Graphics Applications
#define IDH_QSG_Display_Manager_Quick_Start_Guide          0x000003F3 // QSG Display Manager Quick Start Guide
#define IDH_QSG_Features                                   0x000003F4 // QSG Features
#define IDH_HARMONY_Support                                0x000003F5 // HARMONY Support
#define IDH_HARMONY_About_This_Help_File                   0x000003F6 // HARMONY About This Help File
#define IDH_HARMONY_Trademarks                             0x000003F7 // HARMONY Trademarks
#define IDH_HARMONY_Conventions_Used                       0x000003F8 // HARMONY Conventions Used
#define IDH_HARMONY_Recommended_Reading                    0x000003F9 // HARMONY Recommended Reading
#define IDH_HARMONY_Documentation_Feedback                 0x000003FA // HARMONY Documentation Feedback
#define IDH_HARMONY_Help_Features                          0x000003FB // HARMONY Help Features
#define IDH_HARMONY_Compiled_Help_Features                 0x000003FC // HARMONY Compiled Help Features
#define IDH_HARMONY_HTML_Help_Features                     0x000003FD // HARMONY HTML Help Features
#define IDH_HARMONY_PDF_Help_Features                      0x000003FE // HARMONY PDF Help Features
#define IDH_HARMONY_The_Microchip_Web_Site                 0x000003FF // HARMONY The Microchip Web Site
#define IDH_HARMONY_Microchip_Forums                       0x00000400 // HARMONY Microchip Forums
#define IDH_HARMONY_Customer_Support                       0x00000401 // HARMONY Customer Support
#define IDH_HARMONY_Contact_Microchip_Technology           0x00000402 // HARMONY Contact Microchip Technology
#define IDH_HARMONY_Glossary                               0x00000403 // HARMONY Glossary
#define IDH_Supported_Hardware                             0x00000404 // Supported Hardware
#define IDH_SUP_HW_Supported_Device_Families               0x00000405 // SUP HW Supported Device Families
#define IDH_BSP_Development_Tools                          0x00000406 // BSP Development Tools
#define IDH_BSP_ATWINC1500_XSTK_Xplained_Pro_Starter_Kit   0x00000407 // BSP ATWINC1500-XSTK Xplained Pro Starter Kit
#define IDH_BSP_BM64_Bluetooth_Module_Daughter_Board       0x00000408 // BSP BM64 Bluetooth Module Daughter Board
#define IDH_BSP_CAN_LIN_PICtail_Plus_Daughter_Board        0x00000409 // BSP CAN/LIN PICtail Plus Daughter Board
#define IDH_BSP_chipKIT_WF32_Wi_Fi_Development_Board       0x0000040A // BSP chipKIT WF32 Wi-Fi Development Board
#define IDH_BSP_chipKIT_Wi_FIRE_Development_Board          0x0000040B // BSP chipKIT Wi-FIRE Development Board
#define IDH_BSP_dsPICDEM_MCLV_2_Development_Board          0x0000040C // BSP dsPICDEM MCLV-2 Development Board
#define IDH_BSP_dsPICDEM_MCHV_3_Development_Board          0x0000040D // BSP dsPICDEM MCHV-3 Development Board
#define IDH_BSP_Explorer_16_Development_Board              0x0000040E // BSP Explorer 16 Development Board
#define IDH_BSP_Explorer16_32_Development_Board            0x0000040F // BSP Explorer16/32 Development Board
#define IDH_BSP_Ethernet_PICtail_Plus_Daughter_Board       0x00000410 // BSP Ethernet PICtail Plus Daughter Board
#define IDH_BSP_Fast_100Mbps_Ethernet_PICtail_Plus_Daughter_Board 0x00000411 // BSP Fast 100Mbps Ethernet PICtail Plus Daughter Board
#define IDH_BSP_Graphics_Controller_PICtail_Plus_Epson_S1D13517_Daughter_Board 0x00000412 // BSP Graphics Controller PICtail Plus Epson S1D13517 Daughter Board
#define IDH_BSP_Graphics_Display_Truly_3_2__320x240_Board  0x00000413 // BSP Graphics Display Truly 3.2" 320x240 Board
#define IDH_BSP_Graphics_Display_Powertip_4_3__480x272_Board 0x00000414 // BSP Graphics Display Powertip 4.3" 480x272 Board
#define IDH_BSP_Graphics_Display_Truly_5_7__640x480_Board  0x00000415 // BSP Graphics Display Truly 5.7" 640x480 Board
#define IDH_BSP_Graphics_Display_Truly_7__800x480_Board    0x00000416 // BSP Graphics Display Truly 7" 800x480 Board
#define IDH_BSP_Graphics_LCD_Controller_PICtail_Plus_SSD1926_Daughter_Board 0x00000417 // BSP Graphics LCD Controller PICtail Plus SSD1926 Daughter Board
#define IDH_BSP_High_Performance_4_3_Inch_WQVGA_Display_Module_with_maXTouch 0x00000418 // BSP High-Performance 4.3 Inch WQVGA Display Module with maXTouch
#define IDH_BSP_High_Performance_4_3_Inch_WVGA_Display_Module_with_maXTouch 0x00000419 // BSP High-Performance 4.3 Inch WVGA Display Module with maXTouch
#define IDH_BSP_I_O1_Xplained_Pro_Extension_Kit            0x0000041A // BSP I/O1 Xplained Pro Extension Kit
#define IDH_BSP_Low_Cost_Controllerless__LCC__Graphics_PICtail_Plus_Daughter_Board 0x0000041B // BSP Low-Cost Controllerless (LCC) Graphics PICtail Plus Daughter Board
#define IDH_BSP_maXTouch_Xplained_Pro                      0x0000041C // BSP maXTouch Xplained Pro
#define IDH_BSP_MCP2200_Breakout_Module                    0x0000041D // BSP MCP2200 Breakout Module
#define IDH_BSP_MikroElektronika_WiFi_7_Click_Board        0x0000041E // BSP MikroElektronika WiFi 7 Click Board
#define IDH_BSP_MPLAB_REAL_ICE                             0x0000041F // BSP MPLAB REAL ICE
#define IDH_BSP_MRF24WG0MA_Wi_Fi_G_PICtail_PICtail_Plus_Daughter_Board 0x00000420 // BSP MRF24WG0MA Wi-Fi G PICtail/PICtail Plus Daughter Board
#define IDH_BSP_MRF24WN0MA_Wi_Fi_PICtail_PICtail_Plus_Daughter_Board 0x00000421 // BSP MRF24WN0MA Wi-Fi PICtail/PICtail Plus Daughter Board
#define IDH_BSP_Multimedia_Expansion_Board__MEB_           0x00000422 // BSP Multimedia Expansion Board (MEB)
#define IDH_BSP_Multimedia_Expansion_Board_II__MEB_II_     0x00000423 // BSP Multimedia Expansion Board II (MEB II)
#define IDH_BSP_OLED1_Xplained_Pro_Extension_Kit           0x00000424 // BSP OLED1 Xplained Pro Extension Kit
#define IDH_BSP_PIC32_Audio_DAC_Daughter_Board             0x00000425 // BSP PIC32 Audio DAC Daughter Board
#define IDH_BSP_Audio_Codec_Daughter_Board_AK4642EN        0x00000426 // BSP Audio Codec Daughter Board AK4642EN
#define IDH_BSP_PIC32_Audio_Codec_Daughter_Board___AK4954A 0x00000427 // BSP PIC32 Audio Codec Daughter Board - AK4954A
#define IDH_BSP_PIC32_Audio_Codec_Daughter_Board___AK7755  0x00000428 // BSP PIC32 Audio Codec Daughter Board - AK7755
#define IDH_BSP_PIC32_Bluetooth_Audio_Development_Kit      0x00000429 // BSP PIC32 Bluetooth Audio Development Kit
#define IDH_BSP_PIC32_Bluetooth_Starter_Kit                0x0000042A // BSP PIC32 Bluetooth Starter Kit
#define IDH_BSP_PIC32_Ethernet_Starter_Kit                 0x0000042B // BSP PIC32 Ethernet Starter Kit
#define IDH_BSP_PIC32_Ethernet_Starter_Kit_II              0x0000042C // BSP PIC32 Ethernet Starter Kit II
#define IDH_BSP_PIC32_Graphics_Discovery_Development_Board 0x0000042D // BSP PIC32 Graphics Discovery Development Board
#define IDH_BSP_PIC32_GUI_Development_Board_with_Projected_Capacitive_Touch 0x0000042E // BSP PIC32 GUI Development Board with Projected Capacitive Touch
#define IDH_BSP_PIC32_USB_Digital_Audio_Accessory_Board    0x0000042F // BSP PIC32 USB Digital Audio Accessory Board
#define IDH_BSP_PIC32_USB_Starter_Kit_II                   0x00000430 // BSP PIC32 USB Starter Kit II
#define IDH_BSP_PIC32_USB_Starter_Kit_III                  0x00000431 // BSP PIC32 USB Starter Kit III
#define IDH_BSP_PIC32MK_General_Purpose__GP__Development_Board 0x00000432 // BSP PIC32MK General Purpose (GP) Development Board
#define IDH_BSP_PIC32MK1024_Motor_Control_Plug_in_Module__PIM_ 0x00000433 // BSP PIC32MK1024 Motor Control Plug-in Module (PIM)
#define IDH_BSP_PIC32MX_XLP_Starter_Kit                    0x00000434 // BSP PIC32MX XLP Starter Kit
#define IDH_BSP_PIC32MX125_Starter_Kit                     0x00000435 // BSP PIC32MX125 Starter Kit
#define IDH_BSP_PIC32MX270F256D_Plug_in_Module__PIM_       0x00000436 // BSP PIC32MX270F256D Plug-in Module (PIM)
#define IDH_BSP_PIC32MX270F512L_Plug_in_Module__PIM_       0x00000437 // BSP PIC32MX270F512L Plug-in Module (PIM)
#define IDH_BSP_PIC32MX360F512L_Plug_in_Module             0x00000438 // BSP PIC32MX360F512L Plug-in Module
#define IDH_BSP_PIC32MX460F512L_Plug_in_Module__PIM_       0x00000439 // BSP PIC32MX460F512L Plug-in Module (PIM)
#define IDH_BSP_PIC32MX470F512L_Plug_in_Module__PIM_       0x0000043A // BSP PIC32MX470F512L Plug-in Module (PIM)
#define IDH_BSP_PIC32MX470_Curiosity_Development_Board     0x0000043B // BSP PIC32MX470 Curiosity Development Board
#define IDH_BSP_PIC32MX570F512L_Plug_in_Module__PIM_       0x0000043C // BSP PIC32MX570F512L Plug-in Module (PIM)
#define IDH_BSP_PIC32MX795F512L_CAN_USB_Plug_in_Module__PIM_ 0x0000043D // BSP PIC32MX795F512L CAN-USB Plug-in Module (PIM)
#define IDH_BSP_PIC32MZ2048ECH100_Plug_in_Module__PIM_     0x0000043E // BSP PIC32MZ2048ECH100 Plug-in Module (PIM)
#define IDH_BSP_PIC32MZ2048EFH100_Plug_in_Module__PIM_     0x0000043F // BSP PIC32MZ2048EFH100 Plug-in Module (PIM)
#define IDH_BSP_PIC32MZ2048ECH144_Plug_in_Module__PIM_     0x00000440 // BSP PIC32MZ2048ECH144 Plug-in Module (PIM)
#define IDH_BSP_PIC32MZ2048EFH144_Plug_in_Module__PIM_     0x00000441 // BSP PIC32MZ2048EFH144 Plug-in Module (PIM)
#define IDH_BSP_PIC32MZ_Audio_PIM                          0x00000442 // BSP PIC32MZ Audio PIM
#define IDH_BSP_PIC32MZ_EF_Curiosity_Development_Board     0x00000443 // BSP PIC32MZ EF Curiosity Development Board
#define IDH_BSP_PIC32MZ_Embedded_Connectivity__EC__Starter_Kit 0x00000444 // BSP PIC32MZ Embedded Connectivity (EC) Starter Kit
#define IDH_BSP_PIC32MZ_Embedded_Connectivity_with_Floating_Point_Unit__EF__Starter_Kit 0x00000445 // BSP PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Starter Kit
#define IDH_BSP_PIC32MZ_Embedded_Graphics_with_Disabled_DRAM__DA__Starter_Kit 0x00000446 // BSP PIC32MZ Embedded Graphics with Disabled DRAM (DA) Starter Kit
#define IDH_BSP_PIC32MZ_Embedded_Graphics_with_External_DRAM__DA__Starter_Kit 0x00000447 // BSP PIC32MZ Embedded Graphics with External DRAM (DA) Starter Kit
#define IDH_BSP_PIC32MZ_Embedded_Graphics_with_Internal_DRAM__DA__Starter_Kit 0x00000448 // BSP PIC32MZ Embedded Graphics with Internal DRAM (DA) Starter Kit
#define IDH_BSP_PIC32MZ_Starter_Kit_Adapter_Board          0x00000449 // BSP PIC32MZ Starter Kit Adapter Board
#define IDH_BSP_PIC32WK_Wi_Fi_Starter_Kit                  0x0000044A // BSP PIC32WK Wi-Fi Starter Kit
#define IDH_BSP_PICkit_3_In_Circuit_Debugger               0x0000044B // BSP PICkit 3 In-Circuit Debugger
#define IDH_BSP_PICtail_Daughter_Board_for_SD_and_MMC      0x0000044C // BSP PICtail Daughter Board for SD and MMC
#define IDH_BSP_PICtail_Plus_Expansion_Board               0x0000044D // BSP PICtail Plus Expansion Board
#define IDH_BSP_Prototype_PICtail_Plus_Daughter_Board      0x0000044E // BSP Prototype PICtail Plus Daughter Board
#define IDH_BSP_SAM_V71_Xplained_Ultra_Evaluation_Kit      0x0000044F // BSP SAM V71 Xplained Ultra Evaluation Kit
#define IDH_BSP_Starter_Kit_I_O_Expansion_Board            0x00000450 // BSP Starter Kit I/O Expansion Board
#define IDH_BSP_USB_PICtail_Plus_Daughter_Board            0x00000451 // BSP USB PICtail Plus Daughter Board
#define IDH_BSP_WINC1500_Wi_FI_Module                      0x00000452 // BSP WINC1500 Wi-FI Module
#define IDH_BSP_WILC1000_Wi_Fi_PICtail_PICtail_Plus_Daughter_Board 0x00000453 // BSP WILC1000 Wi-Fi PICtail_PICtail Plus Daughter Board
#define IDH_BSP_WINC1500_Wi_Fi_PICtail_PICtail_Plus_Daughter_Board 0x00000454 // BSP WINC1500 Wi-Fi PICtail/PICtail Plus Daughter Board
#define IDH_Board_Support_Package_Help                     0x00000455 // Board Support Package Help
#define IDH_BSP_Introduction                               0x00000456 // BSP Introduction
#define IDH_BSP_Using_a_BSP                                0x00000457 // BSP Using a BSP
#define IDH_BSP_Customizing_a_BSP                          0x00000458 // BSP Customizing a BSP
#define IDH_BSP_Extending_the_BSP_Library_Interface        0x00000459 // BSP Extending the BSP Library Interface
#define IDH_BSP_Modifying_the_BSP_Library_Source_Code      0x0000045A // BSP Modifying the BSP Library Source Code
#define IDH_BSP_Creating_Custom_Initial_Board_Configurations 0x0000045B // BSP Creating Custom Initial Board Configurations
#define IDH_BSP_Board_Support_Packages                     0x0000045C // BSP Board Support Packages
#define IDH_BSP_bt_audio_dk                                0x0000045D // BSP bt_audio_dk
#define IDH_BSP_bt_audio_dk_ak4642                         0x0000045E // BSP bt_audio_dk+ak4642
#define IDH_BSP_bt_audio_dk_ak4954                         0x0000045F // BSP bt_audio_dk+ak4954
#define IDH_BSP_bt_audio_dk_ak7755                         0x00000460 // BSP bt_audio_dk+ak7755
#define IDH_BSP_bt_audio_dk_bm64                           0x00000461 // BSP bt_audio_dk+bm64
#define IDH_BSP_bt_audio_dk_bm64_ak4954                    0x00000462 // BSP bt_audio_dk_bm64+ak4954
#define IDH_BSP_bt_sk_4642                                 0x00000463 // BSP bt_sk+4642
#define IDH_BSP_bt_sk_4954                                 0x00000464 // BSP bt_sk+4954
#define IDH_BSP_bt_sk_ak7755                               0x00000465 // BSP bt_sk+ak7755
#define IDH_BSP_chipkit_wf32                               0x00000466 // BSP chipkit_wf32
#define IDH_BSP_chipkit_wifire                             0x00000467 // BSP chipkit_wifire
#define IDH_BSP_pic32_gdb_ef                               0x00000468 // BSP pic32_gdb_ef
#define IDH_BSP_pic32mk_gp_db                              0x00000469 // BSP pic32mk_gp_db
#define IDH_BSP_pic32mk_gp_db_wqvga_mxt                    0x0000046A // BSP pic32mk_gp_db+wqvga_mxt
#define IDH_BSP_pic32mk_gp_db_wvga_mxt                     0x0000046B // BSP pic32mk_gp_db+wvga_mxt
#define IDH_BSP_pic32mx_125_sk                             0x0000046C // BSP pic32mx_125_sk
#define IDH_BSP_pic32mx_125_sk_lcc_pictail_qvga            0x0000046D // BSP pic32mx_125_sk+lcc_pictail+qvga
#define IDH_BSP_pic32mx_bt_sk                              0x0000046E // BSP pic32mx_bt_sk
#define IDH_BSP_pic32mx_eth_sk                             0x0000046F // BSP pic32mx_eth_sk
#define IDH_BSP_pic32mx_eth_sk2                            0x00000470 // BSP pic32mx_eth_sk2
#define IDH_BSP_pic32mx_pcap_db                            0x00000471 // BSP pic32mx_pcap_db
#define IDH_BSP_pic32mx_usb_digital_audio_ab               0x00000472 // BSP pic32mx_usb_digital_audio_ab
#define IDH_BSP_pic32mx_usb_sk2                            0x00000473 // BSP pic32mx_usb_sk2
#define IDH_BSP_pic32mx_usb_sk2_lcc_pictail_qvga           0x00000474 // BSP pic32mx_usb_sk2+lcc_pictail+qvga
#define IDH_BSP_pic32mx_usb_sk2_lcc_pictail_wqvga          0x00000475 // BSP pic32mx_usb_sk2+lcc_pictail+wqvga
#define IDH_BSP_pic32mx_usb_sk2_meb                        0x00000476 // BSP pic32mx_usb_sk2+meb
#define IDH_BSP_pic32mx_usb_sk2_s1d_pictail_vga            0x00000477 // BSP pic32mx_usb_sk2+s1d_pictail+vga
#define IDH_BSP_pic32mx_usb_sk2_s1d_pictail_wqvga          0x00000478 // BSP pic32mx_usb_sk2+s1d_pictail+wqvga
#define IDH_BSP_pic32mx_usb_sk2_s1d_pictail_wvga           0x00000479 // BSP pic32mx_usb_sk2+s1d_pictail+wvga
#define IDH_BSP_pic32mx_usb_sk2_ssd_pictail_qvga           0x0000047A // BSP pic32mx_usb_sk2+ssd_pictail+qvga
#define IDH_BSP_pic32mx_usb_sk3                            0x0000047B // BSP pic32mx_usb_sk3
#define IDH_BSP_pic32mx_usb_sk3_lcc_pictail_wqvga          0x0000047C // BSP pic32mx_usb_sk3+lcc_pictail+wqvga
#define IDH_BSP_pic32mx_xlp_sk                             0x0000047D // BSP pic32mx_xlp_sk
#define IDH_BSP_pic32mx270f512l_pim_bt_audio_dk            0x0000047E // BSP pic32mx270f512l_pim+bt_audio_dk
#define IDH_BSP_pic32mx_270f512l_pim__bt_audio_dk_ak4642   0x0000047F // BSP pic32mx_270f512l_pim+ bt_audio_dk+ak4642
#define IDH_BSP_pic32mx460_pim_e16                         0x00000480 // BSP pic32mx460_pim+e16
#define IDH_BSP_pic32mx470_curiosity                       0x00000481 // BSP pic32mx470_curiosity
#define IDH_BSP_pic32mx470_pim_e16                         0x00000482 // BSP pic32mx470_pim+e16
#define IDH_BSP_pic32mx795_pim_e16                         0x00000483 // BSP pic32mx795_pim+e16
#define IDH_BSP_pic32mz_da_sk_extddr                       0x00000484 // BSP pic32mz_da_sk_extddr
#define IDH_BSP_pic32mz_da_sk_extddr_meb2                  0x00000485 // BSP pic32mz_da_sk_extddr+meb2
#define IDH_BSP_pic32mz_da_sk_extddr_meb2_wvga             0x00000486 // BSP pic32mz_da_sk_extddr+meb2+wvga
#define IDH_BSP_pic32mz_da_sk_intddr                       0x00000487 // BSP pic32mz_da_sk_intddr
#define IDH_BSP_pic32mz_da_sk_intddr_meb2                  0x00000488 // BSP pic32mz_da_sk_intddr+meb2
#define IDH_BSP_pic32mz_da_sk_intddr_meb2_wvga             0x00000489 // BSP pic32mz_da_sk_intddr+meb2+wvga
#define IDH_BSP_pic32mz_da_sk_noddr_meb2                   0x0000048A // BSP pic32mz_da_sk_noddr+meb2
#define IDH_BSP_pic32mz_da_sk_noddr_meb2_wvga              0x0000048B // BSP pic32mz_da_sk_noddr+meb2+wvga
#define IDH_BSP_pic32mz_ec_pim_bt_audio_dk                 0x0000048C // BSP pic32mz_ec_pim+bt_audio_dk
#define IDH_BSP_pic32mz_ec_pim_e16                         0x0000048D // BSP pic32mz_ec_pim+e16
#define IDH_BSP_pic32mz_ec_sk                              0x0000048E // BSP pic32mz_ec_sk
#define IDH_BSP_pic32mz_ec_sk_meb2                         0x0000048F // BSP pic32mz_ec_sk+meb2
#define IDH_BSP_pic32mz_ec_sk_meb2_wvga                    0x00000490 // BSP pic32mz_ec_sk+meb2+wvga
#define IDH_BSP_pic32mz_ec_sk_s1d_pictail_vga              0x00000491 // BSP pic32mz_ec_sk+s1d_pictail+vga
#define IDH_BSP_pic32mz_ec_sk_s1d_pictail_wqvga            0x00000492 // BSP pic32mz_ec_sk+s1d_pictail+wqvga
#define IDH_BSP_pic32mz_ec_sk_s1d_pictail_wvga             0x00000493 // BSP pic32mz_ec_sk+s1d_pictail+wvga
#define IDH_BSP_pic32mz_ef_curiosity                       0x00000494 // BSP pic32mz_ef_curiosity
#define IDH_BSP_pic32mz_ef_pim_bt_audio_dk                 0x00000495 // BSP pic32mz_ef_pim+bt_audio_dk
#define IDH_BSP_pic32mz_ef_pim_bt_audio_dk_ak4642          0x00000496 // BSP pic32mz_ef_pim+bt_audio_dk+ak4642
#define IDH_BSP_pic32mz_ef_pim_e16                         0x00000497 // BSP pic32mz_ef_pim+e16
#define IDH_BSP_pic32mz_ef_sk                              0x00000498 // BSP pic32mz_ef_sk
#define IDH_BSP_pic32mz_ef_sk_maxtouch_xplained_pro_3_5    0x00000499 // BSP pic32mz_ef_sk+maxtouch_xplained_pro_3_5
#define IDH_BSP_pic32mz_ef_sk_meb2                         0x0000049A // BSP pic32mz_ef_sk+meb2
#define IDH_BSP_pic32mz_ef_sk_meb2_wvga                    0x0000049B // BSP pic32mz_ef_sk+meb2+wvga
#define IDH_BSP_pic32mz_ef_sk_s1d_pictail_vga              0x0000049C // BSP pic32mz_ef_sk+s1d_pictail+vga
#define IDH_BSP_pic32mz_ef_sk_s1d_pictail_wqvga            0x0000049D // BSP pic32mz_ef_sk+s1d_pictail+wqvga
#define IDH_BSP_pic32wk_gbp_gpd_sk_module                  0x0000049E // BSP pic32wk_gbp_gpd_sk+module
#define IDH_BSP_Library_Interface                          0x0000049F // BSP Library Interface
#define IDH_BSP_Initialize                                 0x000004A0 // BSP_Initialize
#define IDH_BSP_LEDOff_BSP_LED                             0x000004A1 // BSP_LEDOff@BSP_LED
#define IDH_BSP_LEDOn_BSP_LED                              0x000004A2 // BSP_LEDOn@BSP_LED
#define IDH_BSP_LEDStateGet_BSP_LED                        0x000004A3 // BSP_LEDStateGet@BSP_LED
#define IDH_BSP_LEDStateSet_BSP_LED_BSP_LED_STATE          0x000004A4 // BSP_LEDStateSet@BSP_LED@BSP_LED_STATE
#define IDH_BSP_LEDToggle_BSP_LED                          0x000004A5 // BSP_LEDToggle@BSP_LED
#define IDH_BSP_SwitchStateGet_BSP_SWITCH                  0x000004A6 // BSP_SwitchStateGet@BSP_SWITCH
#define IDH_custom_gpio_nameOff                            0x000004A7 // custom_gpio_nameOff
#define IDH_custom_gpio_nameOn                             0x000004A8 // custom_gpio_nameOn
#define IDH_custom_gpio_nameStateGet                       0x000004A9 // custom_gpio_nameStateGet
#define IDH_custom_gpio_nameStateSet                       0x000004AA // custom_gpio_nameStateSet
#define IDH_custom_gpio_nameToggle                         0x000004AB // custom_gpio_nameToggle
#define IDH_custom_gpio_pin_PIN                            0x000004AC // custom_gpio_pin_PIN
#define IDH_custom_gpio_pin_PIN_MASK                       0x000004AD // custom_gpio_pin_PIN_MASK
#define IDH_custom_gpio_pin_PORT                           0x000004AE // custom_gpio_pin_PORT
#define IDH_custom_led_nameOff                             0x000004AF // custom_led_nameOff
#define IDH_custom_led_nameOn                              0x000004B0 // custom_led_nameOn
#define IDH_custom_led_nameStateGet                        0x000004B1 // custom_led_nameStateGet
#define IDH_custom_led_nameToggle                          0x000004B2 // custom_led_nameToggle
#define IDH_custom_switch_nameStateGet                     0x000004B3 // custom_switch_nameStateGet
#define IDH_BSP_LED                                        0x000004B4 // BSP_LED
#define IDH_BSP_SWITCH_STATE                               0x000004B5 // BSP_SWITCH_STATE
#define IDH_BSP_LED_STATE                                  0x000004B6 // BSP_LED_STATE
#define IDH_BSP_SWITCH                                     0x000004B7 // BSP_SWITCH
#define IDH_BSP_OSC_FREQUENCY                              0x000004B8 // BSP_OSC_FREQUENCY
#define IDH_MPLAB_Harmony_Configurator                     0x000004B9 // MPLAB Harmony Configurator
#define IDH_CONFIGURATOR_Introduction                      0x000004BA // CONFIGURATOR Introduction
#define IDH_CONFIGURATOR_MHC_User_s_Guide                  0x000004BB // CONFIGURATOR MHC User's Guide
#define IDH_HARMONY_MHC_Step_1__Install_MHC                0x000004BC // HARMONY MHC Step 1: Install MHC
#define IDH_CONFIGURATOR_Using_the_MHC                     0x000004BD // CONFIGURATOR Using the MHC
#define IDH_HARMONY_Using_MHC_to_Create_an_Application     0x000004BE // HARMONY Using MHC to Create an Application
#define IDH_HARMONY_MHC_Introduction                       0x000004BF // HARMONY MHC Introduction
#define IDH_HARMONY_MHC_Prerequisites                      0x000004C0 // HARMONY MHC Prerequisites
#define IDH_HARMONY_MHC_Step_1__Create_the_New_Project     0x000004C1 // HARMONY MHC Step 1: Create the New Project
#define IDH_HARMONY_MHC_Step_2__Add_and_Configure_the_Required_Libraries_and_Modules 0x000004C2 // HARMONY MHC Step 2: Add and Configure the Required Libraries and Modules
#define IDH_HARMONY_Step_3__MPLAB_Harmony_Application_Structure_and_Developing_the_Application 0x000004C3 // HARMONY Step 3: MPLAB Harmony Application Structure and Developing the Application
#define IDH_CONFIGURATOR_Porting_a_Legacy_PLIB_to_MPLAB_Harmony 0x000004C4 // CONFIGURATOR Porting a Legacy PLIB to MPLAB Harmony
#define IDH_CONFIGURATOR_Configuring_the_Oscillator_Module_Using_the_MHC_Clock_Configurator 0x000004C5 // CONFIGURATOR Configuring the Oscillator Module Using the MHC Clock Configurator
#define IDH_CONFIGURATOR_Clock_Configuration_for_PIC32MZ_Family_Devices 0x000004C6 // CONFIGURATOR Clock Configuration for PIC32MZ Family Devices
#define IDH_CONFIGURATOR_Configuring_System_Clock_Frequency_MZ 0x000004C7 // CONFIGURATOR Configuring System Clock Frequency MZ
#define IDH_CONFIGURATOR_Configuring_the_Peripheral_Bus_Clocks_MZ 0x000004C8 // CONFIGURATOR Configuring the Peripheral Bus Clocks MZ
#define IDH_CONFIGURATOR_Configuring_the_Reference_Clocks_MZ 0x000004C9 // CONFIGURATOR Configuring the Reference Clocks MZ
#define IDH_CONFIGURATOR_Using_the_Reference_Clock_Auto_Calculate_Feature 0x000004CA // CONFIGURATOR Using the Reference Clock Auto-Calculate Feature
#define IDH_CONFIGURATOR_Using_the_SPLL_Divider_Auto_Calculate_Feature_MZ 0x000004CB // CONFIGURATOR Using the SPLL Divider Auto-Calculate Feature MZ
#define IDH_CONFIGURATOR_Clock_Configuration_for_PIC32MX_Family_Devices 0x000004CC // CONFIGURATOR Clock Configuration for PIC32MX Family Devices
#define IDH_CONFIGURATOR_Configuring_System_Clock_Frequency_MX 0x000004CD // CONFIGURATOR Configuring System Clock Frequency MX
#define IDH_CONFIGURATOR_Configuring_the_Peripheral_Bus_Clocks_MX 0x000004CE // CONFIGURATOR Configuring the Peripheral Bus Clocks MX
#define IDH_CONFIGURATOR_Configuring_the_Reference_Clocks_MX 0x000004CF // CONFIGURATOR Configuring the Reference Clocks MX
#define IDH_CONFIGURATOR_Using_the_Reference_Clock_Auto_Calculate_Feature_MX 0x000004D0 // CONFIGURATOR Using the Reference Clock Auto-Calculate Feature MX
#define IDH_CONFIGURATOR_Configuring_the_USB_PLL_MX        0x000004D1 // CONFIGURATOR Configuring the USB PLL MX
#define IDH_CONFIGURATOR_Using_the_SPLL_Divider_Auto_Calculate_Feature_MX 0x000004D2 // CONFIGURATOR Using the SPLL Divider Auto-Calculate Feature MX
#define IDH_CONFIGURATOR_MPLAB_Harmony_Graphical_Pin_Manager 0x000004D3 // CONFIGURATOR MPLAB Harmony Graphical Pin Manager
#define IDH_CONFIGURATOR_GPM_Launching_the_Tool            0x000004D4 // CONFIGURATOR GPM Launching the Tool
#define IDH_CONFIGURATOR_GPM_Pin_Diagram_and_Pin_Table_Tabs 0x000004D5 // CONFIGURATOR GPM Pin Diagram and Pin Table Tabs
#define IDH_CONFIGURATOR_GPM_Pin_Table_Tab                 0x000004D6 // CONFIGURATOR GPM Pin Table Tab
#define IDH_CONFIGURATOR_GPM_Module_Management             0x000004D7 // CONFIGURATOR GPM Module Management
#define IDH_CONFIGURATOR_GPM_Conflict_Resolution           0x000004D8 // CONFIGURATOR GPM Conflict Resolution
#define IDH_CONFIGURATOR_GPM_Conflict_Resolution_Pin_Table_Features 0x000004D9 // CONFIGURATOR GPM Conflict Resolution Pin Table Features
#define IDH_CONFIGURATOR_GPM_Change_Notification_and_Non_PPS_Devices 0x000004DA // CONFIGURATOR GPM Change Notification and Non-PPS Devices
#define IDH_MHC_PIN_MGR_Exporting_Pin_Mapping              0x000004DB // MHC PIN MGR Exporting Pin Mapping
#define IDH_CONFIGURATOR_GPM_Importing_and_Exporting_Data  0x000004DC // CONFIGURATOR GPM Importing and Exporting Data
#define IDH_CONFIGURATOR_MPLAB_Harmony_and_MHC_Version_Numbers 0x000004DD // CONFIGURATOR MPLAB Harmony and MHC Version Numbers
#define IDH_CONFIGURATOR_MHC_Developer_s_Guide             0x000004DE // CONFIGURATOR MHC Developer's Guide
#define IDH_MHC_DEV_GUIDE_Introduction                     0x000004DF // MHC DEV GUIDE Introduction
#define IDH_MHC_DEV_GUIDE_Adding_New_Libraries             0x000004E0 // MHC DEV GUIDE Adding New Libraries
#define IDH_MHC_DEV_GUIDE_Developing_a_Library_That_is_Compatible_With_MPLAB_Harmony 0x000004E1 // MHC DEV GUIDE Developing a Library That is Compatible With MPLAB Harmony
#define IDH_MHC_DEV_GUIDE_Developing_a_New_hconfig_File    0x000004E2 // MHC DEV GUIDE Developing a New hconfig File
#define IDH_MHC_DEV_GUIDE_Step_1__Create_the_File_and_Insert_it_into_the_hconfig_Hierarchy 0x000004E3 // MHC DEV GUIDE Step 1: Create the File and Insert it into the hconfig Hierarchy
#define IDH_MHC_DEV_GUIDE_Step_2__Create_a_Menu_Item_for_the_Module_in_the_Driver_Framework_Tree 0x000004E4 // MHC DEV GUIDE Step 2: Create a Menu Item for the Module in the Driver Framework Tree
#define IDH_MHC_DEV_GUIDE_Step_3__Creating_Configuration_Options 0x000004E5 // MHC DEV GUIDE Step 3: Creating Configuration Options
#define IDH_MHC_DEV_GUIDE_Step_4__Use_Dependencies         0x000004E6 // MHC DEV GUIDE Step 4: Use Dependencies
#define IDH_MHC_DEV_GUIDE_Step_5__Use_the_Choice_and_Select_Statements_to_Enable_One_Module_Needed_by 0x000004E7 // MHC DEV GUIDE Step 5: Use the Choice and Select Statements to Enable One Module Needed by Another
#define IDH_MHC_DEV_GUIDE_Step_6__Sourcing_hconfig_files   0x000004E8 // MHC DEV GUIDE Step 6: Sourcing hconfig files
#define IDH_MHC_DEV_GUIDE_Step_7__Adding_Source_Files_to_the_MPLAB_X_IDE_Project_With_the__file__Stat 0x000004E9 // MHC DEV GUIDE Step 7: Adding Source Files to the MPLAB X IDE Project With the "file" Statement
#define IDH_MHC_DEV_GUIDE_Step_8__Add_Help_Links_to_Configuration_Options 0x000004EA // MHC DEV GUIDE Step 8: Add Help Links to Configuration Options
#define IDH_MHC_DEV_GUIDE_Step_9__Create_Multiple_Module_Instances 0x000004EB // MHC DEV GUIDE Step 9: Create Multiple Module Instances
#define IDH_MHC_DEV_GUIDE_Using_the_Set_Statement          0x000004EC // MHC DEV GUIDE Using the Set Statement
#define IDH_MHC_DEV_GUIDE_hconfig_Development_Guidelines   0x000004ED // MHC DEV GUIDE hconfig Development Guidelines
#define IDH_MHC_DEV_GUIDE_Developing_MPLAB_Harmony_FreeMarker_Templates 0x000004EE // MHC DEV GUIDE Developing MPLAB Harmony FreeMarker Templates
#define IDH_MHC_DEV_GUIDE_Device_Configuration             0x000004EF // MHC DEV GUIDE Device Configuration
#define IDH_MHC_DEV_GUIDE_Insert_the_New_FreeMarker_Templates_into_the_MPLAB_Harmony_Top_level_Templa 0x000004F0 // MHC DEV GUIDE Insert the New FreeMarker Templates into the MPLAB Harmony Top-level Templates
#define IDH_MHC_DEV_GUIDE_Installing_a_New_Library_into_MPLAB_Harmony 0x000004F1 // MHC DEV GUIDE Installing a New Library into MPLAB Harmony
#define IDH_MHC_DEV_GUIDE_Inserting_New_Library_Help_into_the_MPLAB_Harmony_Documentation_Index 0x000004F2 // MHC DEV GUIDE Inserting New Library Help into the MPLAB Harmony Documentation Index
#define IDH_MHC_DEV_GUIDE_HTML_Browser_Used_by_MHC         0x000004F3 // MHC DEV GUIDE HTML Browser Used by MHC
#define IDH_MHC_DEV_GUIDE_Help_Documentation_Methods       0x000004F4 // MHC DEV GUIDE Help Documentation Methods
#define IDH_MHC_DEV_GUIDE_HTML_Alias_Header_File           0x000004F5 // MHC DEV GUIDE HTML Alias Header File
#define IDH_MHC_DEV_GUIDE_hconfig_Files                    0x000004F6 // MHC DEV GUIDE hconfig Files
#define IDH_MHC_DEV_GUIDE_Kconfig_Language_Specification   0x000004F7 // MHC DEV GUIDE Kconfig Language Specification
#define IDH_MHC_DEV_GUIDE_hconfig_Language_Extensions      0x000004F8 // MHC DEV GUIDE hconfig Language Extensions
#define IDH_MHC_DEV_GUIDE_enum                             0x000004F9 // MHC DEV GUIDE enum
#define IDH_MHC_DEV_GUIDE_range                            0x000004FA // MHC DEV GUIDE range
#define IDH_MHC_DEV_GUIDE_template                         0x000004FB // MHC DEV GUIDE template
#define IDH_MHC_DEV_GUIDE_file                             0x000004FC // MHC DEV GUIDE file
#define IDH_MHC_DEV_GUIDE_library                          0x000004FD // MHC DEV GUIDE library
#define IDH_MHC_DEV_GUIDE_execute                          0x000004FE // MHC DEV GUIDE execute
#define IDH_MHC_DEV_GUIDE_persistent                       0x000004FF // MHC DEV GUIDE persistent
#define IDH_MHC_DEV_GUIDE_hconfig_Environment_Variables    0x00000500 // MHC DEV GUIDE hconfig Environment Variables
#define IDH_MHC_DEV_GUIDE_hconfig_Configuration_Variables  0x00000501 // MHC DEV GUIDE hconfig Configuration Variables
#define IDH_MHC_DEV_GUIDE_Complete_hconfig_Grammar_Definition 0x00000502 // MHC DEV GUIDE Complete hconfig Grammar Definition
#define IDH_MHC_DEV_GUIDE_MHC_Files                        0x00000503 // MHC DEV GUIDE MHC Files
#define IDH_CONFIGURATOR_MHC_MHC_Configuration_File        0x00000504 // CONFIGURATOR MHC MHC Configuration File
#define IDH_MHC_DEV_GUIDE_BSP_XML_Specification            0x00000505 // MHC DEV GUIDE BSP XML Specification
#define IDH_CONFIGURATOR_MHC_Adding_New_BSPs               0x00000506 // CONFIGURATOR MHC Adding New BSPs
#define IDH_CONFIGURATOR_MHC_Updating_the_BSP_hconfig_File 0x00000507 // CONFIGURATOR MHC Updating the BSP hconfig File
#define IDH_MHC_DEV_GUIDE_MPLAB_Harmony_Configurator_Plug_ins 0x00000508 // MHC DEV GUIDE MPLAB Harmony Configurator Plug-ins
#define IDH_MHC_DEV_GUIDE_Pin_Manager_Development          0x00000509 // MHC DEV GUIDE Pin Manager Development
#define IDH_HARMONY_DM_MPLAB_Harmony_Display_Manager_User_s_Guide 0x0000050A // HARMONY DM MPLAB Harmony Display Manager User's Guide
#define IDH_HARMONY_DM_Introduction                        0x0000050B // HARMONY DM Introduction
#define IDH_HARMONY_DM_Configuring_a_New_Display           0x0000050C // HARMONY DM Configuring a New Display
#define IDH_MHADCM_User_s_Guide                            0x0000050D // MHADCM User's Guide
#define IDH_MHADCM_Introduction                            0x0000050E // MHADCM Introduction
#define IDH_MHADCM_Getting_Started                         0x0000050F // MHADCM Getting Started
#define IDH_MHADCM_User_Interface                          0x00000510 // MHADCM User Interface
#define IDH_MPLAB_Harmony_Graphics_Composer_User_s_Guide   0x00000511 // MPLAB Harmony Graphics Composer User's Guide
#define IDH_MHGC_UG_Introduction                           0x00000512 // MHGC UG Introduction
#define IDH_MHGC_UG_Graphics_Composer_Window_User_Interface 0x00000513 // MHGC UG Graphics Composer Window User Interface
#define IDH_MHGC_UG_Screen_Designer_Window                 0x00000514 // MHGC UG Screen Designer Window
#define IDH_MHGC_UG_Menus                                  0x00000515 // MHGC UG Menus
#define IDH_MHGC_UG_New_Project_Wizard                     0x00000516 // MHGC UG New Project Wizard
#define IDH_MHGC_UG_Tree_View_Panel                        0x00000517 // MHGC UG Tree View Panel
#define IDH_MHGC_UG_Screens_Panel                          0x00000518 // MHGC UG Screens Panel
#define IDH_MHGC_UG_Schemes_Panel                          0x00000519 // MHGC UG Schemes Panel
#define IDH_MHGC_UG_Options                                0x0000051A // MHGC UG Options
#define IDH_MHGC_UG_Widget_Tool_Box_Panel                  0x0000051B // MHGC UG Widget Tool Box Panel
#define IDH_MHGC_UG_Properties_Editor_Panel                0x0000051C // MHGC UG Properties Editor Panel
#define IDH_Widget_Properties                              0x0000051D // Widget Properties
#define IDH_MHGC_UG_Graphics_Composer_Asset_Management     0x0000051E // MHGC UG Graphics Composer Asset Management
#define IDH_MHGC_UG_Memory_Configuration                   0x0000051F // MHGC UG Memory Configuration
#define IDH_MHGC_UG_DDR_Organizer                          0x00000520 // MHGC UG DDR_Organizer
#define IDH_MHGC_UG_Image_Assets                           0x00000521 // MHGC UG Image Assets
#define IDH_MHGC_Font_Assets                               0x00000522 // MHGC Font Assets
#define IDH_MHGC_UG_String_Table_Configuration             0x00000523 // MHGC UG String Table Configuration
#define IDH_MHGC_UG_String_Assets                          0x00000524 // MHGC UG String Assets
#define IDH_MHGC_UG_Binary_Assets                          0x00000525 // MHGC UG Binary Assets
#define IDH_MHGC_UG_MHGC_Tools                             0x00000526 // MHGC UG MHGC Tools
#define IDH_MHGC_UG_Event_Manager                          0x00000527 // MHGC UG Event Manager
#define IDH_MHGC_UG_Heap_Estimator                         0x00000528 // MHGC UG Heap Estimator
#define IDH_MHGC_UG_Global_Palette                         0x00000529 // MHGC UG Global Palette
#define IDH_MHGC_UG_Widget_Colors                          0x0000052A // MHGC UG Widget Colors
#define IDH_MHGC_UG_Code_Generation                        0x0000052B // MHGC UG Code Generation
#define IDH_MHGC_UG_Advanced_Topics                        0x0000052C // MHGC UG Advanced Topics
#define IDH_MHGC_UG_Adding_Third_Party_Graphics_Products_Using_the_Hardware_Abstsraction_Layer__HAL_ 0x0000052D // MHGC UG Adding Third-Party Graphics Products Using the Hardware Abstsraction Layer (HAL)
#define IDH_MHGC_UG_Speed_and_Performance_of_Different_Image_Decode_Formats_in_MHGC 0x0000052E // MHGC UG Speed and Performance of Different Image Decode Formats in MHGC
#define IDH_MHGC_UG_Draw_Pipeline_Options                  0x0000052F // MHGC UG Draw Pipeline Options
#define IDH_MHGC_UG_Graphics_Pipeline                      0x00000530 // MHGC UG Graphics Pipeline
#define IDH_MHGC_UG_Graphics_Pipeline_Options              0x00000531 // MHGC UG Graphics Pipeline Options
#define IDH_MHGC_UG_improved_touch_performance             0x00000532 // MHGC UG improved_touch_performance
#define IDH_MHGC_UG_aria_coffeemaker_Demonstration_Example 0x00000533 // MHGC UG aria_coffeemaker Demonstration Example
#define IDH_MHGC_UG_Small_Buttons_Controlled_by_Phantom_Buttons 0x00000534 // MHGC UG Small Buttons Controlled by Phantom Buttons
#define IDH_MHGC_UG_GPU_Hardware_Accelerated_Features      0x00000535 // MHGC UG GPU Hardware Accelerated Features
#define IDH_MHGC_UG_Image_Preprocessing_Memory_Management  0x00000536 // MHGC UG Image Preprocessing Memory Management
#define IDH_MHGC_UG_Creating_a_MPLAB_Harmony_Graphics_Application_Using_a_Third_Party_Display 0x00000537 // MHGC UG Creating a MPLAB Harmony Graphics Application Using a Third-Party Display
#define IDH_MHGC_UG_Creating_the_Project_in_MPLAB_and_MPLAB_Harmony 0x00000538 // MHGC UG Creating the Project in MPLAB and MPLAB Harmony
#define IDH_MHGC_UG_Supporting_the_Focal_Tech_FT5x06_Capacitive_Touch_Controller 0x00000539 // MHGC UG Supporting the Focal Tech FT5x06 Capacitive Touch Controller
#define IDH_MHGC_UG_Importing_and_Exporting_Graphics_Data  0x0000053A // MHGC UG Importing and Exporting Graphics Data
#define IDH_CONFIGURATOR_MPLAB_Harmony_Graphics_Composer_Suite 0x0000053B // CONFIGURATOR MPLAB Harmony Graphics Composer Suite
#define IDH_HARMONY_Development__Distribution__and_Integration 0x0000053C // HARMONY Development, Distribution, and Integration
#define IDH_DRVDEVGUIDE_Key_Design_Concepts                0x0000053D // DRVDEVGUIDE Key Design Concepts
#define IDH_DRVDEVGUIDE_Modularity_and_Encapsulation       0x0000053E // DRVDEVGUIDE Modularity and Encapsulation
#define IDH_DRVDEVGUIDE_Key_One_to_Many_Relationships      0x0000053F // DRVDEVGUIDE Key One-to-Many Relationships
#define IDH_DRVDEVGUIDE_Interface_vs__Implementation       0x00000540 // DRVDEVGUIDE Interface vs. Implementation
#define IDH_DRVDEVGUIDE_Implementation_vs__Instances       0x00000541 // DRVDEVGUIDE Implementation vs. Instances
#define IDH_DRVDEVGUIDE_Static_vs__Dynamic                 0x00000542 // DRVDEVGUIDE Static vs. Dynamic
#define IDH_DRVDEVGUIDE_Single_Client_vs__Multiple_Client  0x00000543 // DRVDEVGUIDE Single Client vs. Multiple Client
#define IDH_DRVDEVGUIDE_State_Machine_Programming_Model    0x00000544 // DRVDEVGUIDE State Machine Programming Model
#define IDH_DRVDEVGUIDE_Blocking_Guidelines                0x00000545 // DRVDEVGUIDE Blocking Guidelines
#define IDH_HARMONY_Porting_and_Updating_to_MPLAB_Harmony  0x00000546 // HARMONY Porting and Updating to MPLAB Harmony
#define IDH_HARMONY_Updating_From_a_Previous_Release       0x00000547 // HARMONY Updating From a Previous Release
#define IDH_HARMONY_Porting_to_MPLAB_Harmony               0x00000548 // HARMONY Porting to MPLAB Harmony
#define IDH_HARMONY_Integrating_Third_Party_Products       0x00000549 // HARMONY Integrating Third-Party Products
#define IDH_HARMONY_Packaging_and_Distributing_Applications 0x0000054A // HARMONY Packaging and Distributing Applications
#define IDH_Building_Projects_Help                         0x0000054B // Building Projects Help
#define IDH_BUILD_Introduction                             0x0000054C // BUILD Introduction
#define IDH_BUILD_Supported_Libraries                      0x0000054D // BUILD Supported Libraries
#define IDH_BUILD_DSP_Math_Library                         0x0000054E // BUILD DSP Math Library
#define IDH_BUILD_Fixed_Point_Math_Library                 0x0000054F // BUILD Fixed-Point Math Library
#define IDH_BUILD_PIC32_Bluetooth_SPP_only_Stack_Library   0x00000550 // BUILD PIC32 Bluetooth SPP-only Stack Library
#define IDH_BUILD_Peripheral_Libraries                     0x00000551 // BUILD Peripheral Libraries
#define IDH_BUILD_Rebuilding_the_Prebuilt_Libraries        0x00000552 // BUILD Rebuilding the Prebuilt Libraries
#define IDH_MPLAB_Harmony_Compatibility_Guide              0x00000553 // MPLAB Harmony Compatibility Guide
#define IDH_COMPGUIDE_Objective                            0x00000554 // COMPGUIDE Objective
#define IDH_COMPGUIDE_Overview                             0x00000555 // COMPGUIDE Overview
#define IDH_COMPGUIDE_Libraries                            0x00000556 // COMPGUIDE Libraries
#define IDH_COMPGUIDE                                      0x00000557 // COMPGUIDE
#define IDH_COMPGUIDE_Modularity_Guidelines                0x00000558 // COMPGUIDE Modularity Guidelines
#define IDH_COMPGUIDE_Isolate_Interface_From_Implementation 0x00000559 // COMPGUIDE Isolate Interface From Implementation
#define IDH_COMPGUIDE_Respect_Abstractions                 0x0000055A // COMPGUIDE Respect Abstractions
#define IDH_COMPGUIDE_Protect_Owned_Resources              0x0000055B // COMPGUIDE Protect Owned Resources
#define IDH_COMPGUIDE_Protect_Owned_Resources_From_Accesses_by_Multiple_Clients 0x0000055C // COMPGUIDE Protect Owned Resources From Accesses by Multiple Clients
#define IDH_COMPGUIDE_Protect_Owned_Resources_From_Accesses_by_Multiple_Threads 0x0000055D // COMPGUIDE Protect Owned Resources From Accesses by Multiple Threads
#define IDH_COMPGUIDE_Protect_Owned_Resources_From_Accesses_by_ISR 0x0000055E // COMPGUIDE Protect Owned Resources From Accesses by ISR
#define IDH_COMPGUIDE_Access_Shared_System_Resources_Only_Through_MPLAB_Harmony_Drivers_and_System_Se 0x0000055F // COMPGUIDE Access Shared System Resources Only Through MPLAB Harmony Drivers and System Services
#define IDH_COMPGUIDE_Support_MPLAB_Harmony_System_Module_Model_When_Applicable 0x00000560 // COMPGUIDE Support MPLAB Harmony System Module Model When Applicable
#define IDH_COMPGUIDE_Support_an__Initialize__Function_if_Required 0x00000561 // COMPGUIDE Support an "Initialize" Function if Required
#define IDH_COMPGUIDE_Support_One_or_More__Tasks__Functions_if_Required 0x00000562 // COMPGUIDE Support One or More "Tasks" Functions if Required
#define IDH_COMPGUIDE_Support_a__Deinitialize__Function_if_Required 0x00000563 // COMPGUIDE Support a "Deinitialize" Function if Required
#define IDH_COMPGUIDE_Support_a__Status__Function_if_Required 0x00000564 // COMPGUIDE Support a "Status" Function if Required
#define IDH_COMPGUIDE_Support_a__Reinitialize__Function_if_Required 0x00000565 // COMPGUIDE Support a "Reinitialize" Function if Required
#define IDH_COMPGUIDE_Drivers_Use_Driver_Client_Model      0x00000566 // COMPGUIDE Drivers Use Driver-Client Model
#define IDH_COMPGUIDE_Support_Driver__Open__Function       0x00000567 // COMPGUIDE Support Driver "Open" Function
#define IDH_COMPGUIDE_Support_Driver_Handle                0x00000568 // COMPGUIDE Support Driver Handle
#define IDH_COMPGUIDE_Support_Driver__Close__Function      0x00000569 // COMPGUIDE Support Driver "Close" Function
#define IDH_COMPGUIDE_Use_Common_Data_Transfer_Models_When_Applicable 0x0000056A // COMPGUIDE Use Common Data Transfer Models When Applicable
#define IDH_COMPGUIDE_Support_Byte_by_Byte_for_FIFO_based_Data_Transfer_Model 0x0000056B // COMPGUIDE Support Byte-by-Byte for FIFO-based Data Transfer Model
#define IDH_COMPGUIDE_Support_File_System_Style_Read_Write_Data_Transfer_Model 0x0000056C // COMPGUIDE Support File System Style Read-Write Data Transfer Model
#define IDH_COMPGUIDE_Support_Buffer_Queuing_Data_Transfer_Model 0x0000056D // COMPGUIDE Support Buffer Queuing Data Transfer Model
#define IDH_COMPGUIDE_Use_Existing_Abstraction_Models_When_Applicable 0x0000056E // COMPGUIDE Use Existing Abstraction Models When Applicable
#define IDH_COMPGUIDE_File_System_Modules_Use_the_SYS_FS_Plug_in_Interface 0x0000056F // COMPGUIDE File System Modules Use the SYS FS Plug-in Interface
#define IDH_COMPGUIDE_Media_Drivers_Use_the_File_System_Media_Manager_Driver_Model 0x00000570 // COMPGUIDE Media Drivers Use the File System Media Manager Driver Model
#define IDH_COMPGUIDE_TCPIP_MAC_Drivers_Use_the_TCPIP_VMAC_Driver_Model 0x00000571 // COMPGUIDE TCPIP MAC Drivers Use the TCPIP VMAC Driver Model
#define IDH_COMPGUIDE_Emulate_and_Extend_Existing_Interface_Models_When_Applicable 0x00000572 // COMPGUIDE Emulate and Extend Existing Interface Models When Applicable
#define IDH_COMPGUIDE_Flexibility_Guidelines               0x00000573 // COMPGUIDE Flexibility Guidelines
#define IDH_COMPGUIDE_Support_One_or_More_Execution_Environments 0x00000574 // COMPGUIDE Support One or More Execution Environments
#define IDH_COMPGUIDE_Execution_in_One_or_More_RTOS_Environment 0x00000575 // COMPGUIDE Execution in One or More RTOS Environment
#define IDH_COMPGUIDE_Interrupt_Driven_Execution           0x00000576 // COMPGUIDE Interrupt Driven Execution
#define IDH_COMPGUIDE_Polled_Execution_in_a_Super_Loop_With_No_RTOS 0x00000577 // COMPGUIDE Polled Execution in a Super Loop With No RTOS
#define IDH_COMPGUIDE_Support_a_Broad_Set_of_PIC32_Microcontrollers 0x00000578 // COMPGUIDE Support a Broad Set of PIC32 Microcontrollers
#define IDH_COMPGUIDE_Support_a_Dynamic_Interface          0x00000579 // COMPGUIDE Support a Dynamic Interface
#define IDH_COMPGUIDE_Support_Dynamic__Static__and_Feature_Implementation_Variants 0x0000057A // COMPGUIDE Support Dynamic, Static, and Feature Implementation Variants
#define IDH_COMPGUIDE_Support_Build_Time_Configuration_Options 0x0000057B // COMPGUIDE Support Build Time Configuration Options
#define IDH_COMPGUIDE_Support_Required_Configuration_Options 0x0000057C // COMPGUIDE Support Required Configuration Options
#define IDH_COMPGUIDE_Support_Optional_Configuration_Options 0x0000057D // COMPGUIDE Support Optional Configuration Options
#define IDH_COMPGUIDE_Testing_Guidelines                   0x0000057E // COMPGUIDE Testing Guidelines
#define IDH_COMPGUIDE_Test_All_Possible_Build_Configurations 0x0000057F // COMPGUIDE Test All Possible Build Configurations
#define IDH_COMPGUIDE_Test_for_Correct_Functionality       0x00000580 // COMPGUIDE Test for Correct Functionality
#define IDH_COMPGUIDE_Stress_Test_and_Measure_Performance  0x00000581 // COMPGUIDE Stress Test and Measure Performance
#define IDH_COMPGUIDE_Test_Error_Handling                  0x00000582 // COMPGUIDE Test Error Handling
#define IDH_COMPGUIDE_Test_All_Supported_Execution_Environments 0x00000583 // COMPGUIDE Test All Supported Execution Environments
#define IDH_COMPGUIDE_Test_for_Thread_Safe_Execution_in_All_Supported_RTOS_Configurations 0x00000584 // COMPGUIDE Test for Thread Safe Execution in All Supported RTOS Configurations
#define IDH_COMPGUIDE_Test_for_Correct_Interrupt_driven_Execution__if_Supported_ 0x00000585 // COMPGUIDE Test for Correct Interrupt-driven Execution (if Supported)
#define IDH_COMPGUIDE_Test_for_Correct_Polled_Execution    0x00000586 // COMPGUIDE Test for Correct Polled Execution
#define IDH_COMPGUIDE_Test_Multi_instance_Support__if_Supported_ 0x00000587 // COMPGUIDE Test Multi-instance Support (if Supported)
#define IDH_COMPGUIDE_Test_Multi_client_Support__if_Supported_ 0x00000588 // COMPGUIDE Test Multi-client Support (if Supported)
#define IDH_COMPGUIDE_Test_for_Correct_Interoperability_With_Other_MPLAB_Harmony_Modules 0x00000589 // COMPGUIDE Test for Correct Interoperability With Other MPLAB Harmony Modules
#define IDH_COMPGUIDE_Test_On_All_Major_PIC32_Device_Families 0x0000058A // COMPGUIDE Test On All Major PIC32 Device Families
#define IDH_COMPGUIDE_Documentation_Guidelines             0x0000058B // COMPGUIDE Documentation Guidelines
#define IDH_COMPGUIDE_MPLAB_Harmony_Version_Compatibility  0x0000058C // COMPGUIDE MPLAB Harmony Version Compatibility
#define IDH_COMPGUIDE_Compatibility_Worksheet              0x0000058D // COMPGUIDE Compatibility Worksheet
#define IDH_MPLAB_Harmony_Driver_Development_Guide         0x0000058E // MPLAB Harmony Driver Development Guide
#define IDH_DRVDEVGUIDE_Introduction                       0x0000058F // DRVDEVGUIDE Introduction
#define IDH_DRVDEVGUIDE_Using_This_Document                0x00000590 // DRVDEVGUIDE Using This Document
#define IDH_DRVDEVGUIDE_System_Interface                   0x00000591 // DRVDEVGUIDE System Interface
#define IDH_DRVDEVGUIDE_Module_Initialization              0x00000592 // DRVDEVGUIDE Module Initialization
#define IDH_DRVDEVGUIDE_Module_Tasks                       0x00000593 // DRVDEVGUIDE Module Tasks
#define IDH_DRVDEVGUIDE_Module_Status                      0x00000594 // DRVDEVGUIDE Module Status
#define IDH_DRVDEVGUIDE_Module_Deinitialize                0x00000595 // DRVDEVGUIDE Module Deinitialize
#define IDH_Module_Reinitialize                            0x00000596 // Module Reinitialize
#define IDH_DRVDEVGUIDE_Client_Interface                   0x00000597 // DRVDEVGUIDE Client Interface
#define IDH_DRVDEVGUIDE_Driver_Client_Usage_Model          0x00000598 // DRVDEVGUIDE Driver-Client Usage Model
#define IDH_DRVDEVGUIDE_Driver_Client_Interface_Functions  0x00000599 // DRVDEVGUIDE Driver Client Interface Functions
#define IDH_DRVDEVGUIDE_Open                               0x0000059A // DRVDEVGUIDE Open
#define IDH_DRVDEVGUIDE_Close                              0x0000059B // DRVDEVGUIDE Close
#define IDH_DRVDEVGUIDE_Common_Data_Transfer_Models        0x0000059C // DRVDEVGUIDE Common Data Transfer Models
#define IDH_DRVDEVGUIDE_Byte_by_Byte__Single_Client_       0x0000059D // DRVDEVGUIDE Byte-by-Byte (Single Client)
#define IDH_DRVDEVGUIDE_File_System_Read_Write             0x0000059E // DRVDEVGUIDE File System Read_Write
#define IDH_DRVDEVGUIDE_Buffer_Queuing                     0x0000059F // DRVDEVGUIDE Buffer Queuing
#define IDH_DRVDEVGUIDE_General_Guidelines                 0x000005A0 // DRVDEVGUIDE General Guidelines
#define IDH_DRVDEVGUIDE_Interrupt_and_Thread_Safety        0x000005A1 // DRVDEVGUIDE Interrupt and Thread Safety
#define IDH_DRVDEVGUIDE_Atomicity                          0x000005A2 // DRVDEVGUIDE Atomicity
#define IDH_Interrupt_Safety                               0x000005A3 // Interrupt Safety
#define IDH_DRVDEVGUIDE_RTOS_Thread_Safety                 0x000005A4 // DRVDEVGUIDE RTOS Thread Safety
#define IDH_DRVDEVGUIDE_Callback_Functions                 0x000005A5 // DRVDEVGUIDE Callback Functions
#define IDH_DRVDEVGUIDE_Synchronization                    0x000005A6 // DRVDEVGUIDE Synchronization
#define IDH_DRVDEVGUIDE_Configuration_and_Implementations  0x000005A7 // DRVDEVGUIDE Configuration and Implementations
#define IDH_DRVDEVGUIDE_Optional_Feature_Sets              0x000005A8 // DRVDEVGUIDE Optional Feature Sets
#define IDH_DRVDEVGUIDE_Configuration_Options              0x000005A9 // DRVDEVGUIDE Configuration Options
#define IDH_DRVDEVGUIDE_Multiple_Implementations           0x000005AA // DRVDEVGUIDE Multiple Implementations
#define IDH_DRVDEVGUIDE_Implementing_Multiple_Client_Drivers 0x000005AB // DRVDEVGUIDE Implementing Multiple Client Drivers
#define IDH_DRVDEVGUIDE_Static_Implementations             0x000005AC // DRVDEVGUIDE Static Implementations
#define IDH_DRVDEVGUIDE_Multiple_Client_Static_Drivers     0x000005AD // DRVDEVGUIDE Multiple Client Static Drivers
#define IDH_DRVDEVGUIDE_Review_and_Testing                 0x000005AE // DRVDEVGUIDE Review and Testing
#define IDH_DRVDEVGUIDE_Checklist_and_Information          0x000005AF // DRVDEVGUIDE Checklist and Information
#define IDH_MPLAB_Harmony_Test_Harness_User_s_Guide        0x000005B0 // MPLAB Harmony Test Harness User's Guide
#define IDH_TEST_HARNESS_UG_Introduction                   0x000005B1 // TEST_HARNESS_UG Introduction
#define IDH_TEST_HARNESS_UG_Prerequisties                  0x000005B2 // TEST_HARNESS_UG Prerequisties
#define IDH_TEST_HARNESS_UG_Test_Harness_State_Machine     0x000005B3 // TEST_HARNESS_UG Test Harness State Machine
#define IDH_TEST_HARNESS_UG_Test_Execution_Environments    0x000005B4 // TEST_HARNESS_UG Test Execution Environments
#define IDH_TEST_HARNESS_UG_Harness__Test__and_Module_Interactions 0x000005B5 // TEST_HARNESS_UG Harness, Test, and Module Interactions
#define IDH_TEST_HARNESS_UG_Configuring_the_Test_Harness   0x000005B6 // TEST_HARNESS_UG Configuring the Test Harness
#define IDH_TEST_HARNESS_UG_Initializing_the_Test_Harness  0x000005B7 // TEST_HARNESS_UG Initializing the Test Harness
#define IDH_TEST_HARNESS_UG_Creating_a_New_Test_Harness_Project 0x000005B8 // TEST_HARNESS_UG Creating a New Test Harness Project
#define IDH_TEST_HARNESS_UG_Developing_a_Test              0x000005B9 // TEST_HARNESS_UG Developing a Test
#define IDH_TEST_HARNESS_UG_Reviewing_Results              0x000005BA // TEST_HARNESS_UG Reviewing Results
#define IDH_TEST_HARNESS_UG_Adding_the_Test_Application_to_the_Test_List 0x000005BB // TEST_HARNESS_UG Adding the Test Application to the Test List
#define IDH_TEST_HARNESS_UG_Adding_Additional_Configurations 0x000005BC // TEST_HARNESS_UG Adding Additional Configurations
#define IDH_TEST_HARNESS_UG_Test_Requirements              0x000005BD // TEST_HARNESS_UG Test Requirements
#define IDH_HARMONY_Tips_and_Tricks                        0x000005BE // HARMONY Tips and Tricks
#define IDH_MPLAB_Harmony_Framework_Reference              0x000005BF // MPLAB Harmony Framework Reference
#define IDH_Framework_Overview                             0x000005C0 // Framework Overview
#define IDH_FRAMEWORK_OVERVIEW_Introduction                0x000005C1 // FRAMEWORK OVERVIEW Introduction
#define IDH_PIC32_Bluetooth_Stack_Library                  0x000005C2 // PIC32 Bluetooth Stack Library
#define IDH_BTLIB_Introduction                             0x000005C3 // BTLIB Introduction
#define IDH_BTLIB_Bluetooth_Stack_Licensing                0x000005C4 // BTLIB Bluetooth Stack Licensing
#define IDH_BTLIB_Using_the_Library                        0x000005C5 // BTLIB Using the Library
#define IDH_BTLIB_Library_Overview                         0x000005C6 // BTLIB Library Overview
#define IDH_BTLIB_Configuring_the_Library                  0x000005C7 // BTLIB Configuring the Library
#define IDH_BTLIB_Configuring_the_MHC                      0x000005C8 // BTLIB Configuring the MHC
#define IDH_BTLIB_Bluetooth_Stack_Library_Configuration_Profile_Macros 0x000005C9 // BTLIB Bluetooth Stack Library Configuration Profile Macros
#define IDH_ATT_ALLOCATE_BUFFERS                           0x000005CA // ATT_ALLOCATE_BUFFERS
#define IDH_ATT_CLIENT_ALLOCATE_BUFFERS                    0x000005CB // ATT_CLIENT_ALLOCATE_BUFFERS
#define IDH_FTP_ALLOCATE_BUFFERS                           0x000005CC // FTP_ALLOCATE_BUFFERS
#define IDH_GATT_CLIENT_ALLOCATE_BUFFERS                   0x000005CD // GATT_CLIENT_ALLOCATE_BUFFERS
#define IDH_HCI_ALLOCATE_BUFFERS                           0x000005CE // HCI_ALLOCATE_BUFFERS
#define IDH_HFP_ALLOCATE_BUFFERS                           0x000005CF // HFP_ALLOCATE_BUFFERS
#define IDH_HID_ALLOCATE_BUFFERS                           0x000005D0 // HID_ALLOCATE_BUFFERS
#define IDH_HSP_AG_ALLOCATE_BUFFERS                        0x000005D1 // HSP_AG_ALLOCATE_BUFFERS
#define IDH_HSP_ALLOCATE_BUFFERS                           0x000005D2 // HSP_ALLOCATE_BUFFERS
#define IDH_IAP_ALLOCATE_BUFFERS                           0x000005D3 // IAP_ALLOCATE_BUFFERS
#define IDH_IAP_BT_ALLOCATE_BUFFERS                        0x000005D4 // IAP_BT_ALLOCATE_BUFFERS
#define IDH_IAP2_ALLOCATE_BUFFERS                          0x000005D5 // IAP2_ALLOCATE_BUFFERS
#define IDH_L2CAP_ALLOCATE_BUFFERS                         0x000005D6 // L2CAP_ALLOCATE_BUFFERS
#define IDH_OBEX_ALLOCATE_BUFFERS                          0x000005D7 // OBEX_ALLOCATE_BUFFERS
#define IDH_PBAP_ALLOCATE_BUFFERS                          0x000005D8 // PBAP_ALLOCATE_BUFFERS
#define IDH_RFCOMM_ALLOCATE_BUFFERS                        0x000005D9 // RFCOMM_ALLOCATE_BUFFERS
#define IDH_SDP_ALLOCATE_BUFFERS                           0x000005DA // SDP_ALLOCATE_BUFFERS
#define IDH_SMP_ALLOCATE_BUFFERS                           0x000005DB // SMP_ALLOCATE_BUFFERS
#define IDH_SPP_ALLOCATE_BUFFERS                           0x000005DC // SPP_ALLOCATE_BUFFERS
#define IDH_BT_ENABLE_BLE                                  0x000005DD // BT_ENABLE_BLE
#define IDH_BT_INCLUDE_RFCOMM                              0x000005DE // BT_INCLUDE_RFCOMM
#define IDH_BT_LOG_LEVEL_MAX                               0x000005DF // BT_LOG_LEVEL_MAX
#define IDH_BT_LOG_LEVEL_MIN                               0x000005E0 // BT_LOG_LEVEL_MIN
#define IDH___BT_APP_CONFIG_H                              0x000005E1 // __BT_APP_CONFIG_H
#define IDH_BT_INCLUDE_IAP                                 0x000005E2 // BT_INCLUDE_IAP
#define IDH_BT_INCLUDE_IAP2                                0x000005E3 // BT_INCLUDE_IAP2
#define IDH_IAP_BT_MAX_TRANSPORTS                          0x000005E4 // IAP_BT_MAX_TRANSPORTS
#define IDH_IAP_MAX_SESSIONS                               0x000005E5 // IAP_MAX_SESSIONS
#define IDH_IAP_RX_BUFFER_SIZE                             0x000005E6 // IAP_RX_BUFFER_SIZE
#define IDH_IAP2_MAX_PACKET_SIZE                           0x000005E7 // IAP2_MAX_PACKET_SIZE
#define IDH_IAP2_MAX_SESSIONS                              0x000005E8 // IAP2_MAX_SESSIONS
#define IDH___AVCTP_CONFIG_H                               0x000005E9 // __AVCTP_CONFIG_H
#define IDH_AVCTP_ALLOCATE_BUFFERS_RAM_SIZE_VAR            0x000005EA // AVCTP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_AVCTP_ALLOCATE_BUFFERS_VARS                    0x000005EB // AVCTP_ALLOCATE_BUFFERS_VARS
#define IDH_AVCTP_MAX_CHANNELS                             0x000005EC // AVCTP_MAX_CHANNELS
#define IDH_AVCTP_MAX_TRANSPORT_CHANNELS                   0x000005ED // AVCTP_MAX_TRANSPORT_CHANNELS
#define IDH_AVDTP_ALLOCATE_BUFFERS_FUNCTION                0x000005EE // AVDTP_ALLOCATE_BUFFERS_FUNCTION
#define IDH_AVDTP_ALLOCATE_BUFFERS_RAM_SIZE_VAR            0x000005EF // AVDTP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_AVDTP_ALLOCATE_BUFFERS_VARS                    0x000005F0 // AVDTP_ALLOCATE_BUFFERS_VARS
#define IDH_AVDTP_CMD_ABORT                                0x000005F1 // AVDTP_CMD_ABORT
#define IDH_AVDTP_CMD_CLOSE                                0x000005F2 // AVDTP_CMD_CLOSE
#define IDH_AVDTP_CMD_DISCOVER                             0x000005F3 // AVDTP_CMD_DISCOVER
#define IDH_AVDTP_CMD_GET_CAPABILITIES                     0x000005F4 // AVDTP_CMD_GET_CAPABILITIES
#define IDH_AVDTP_CMD_GET_CONFIGURATION                    0x000005F5 // AVDTP_CMD_GET_CONFIGURATION
#define IDH_AVDTP_CMD_OPEN                                 0x000005F6 // AVDTP_CMD_OPEN
#define IDH_AVDTP_CMD_RECONFIGURE                          0x000005F7 // AVDTP_CMD_RECONFIGURE
#define IDH_AVDTP_CMD_SECURITY_CONTROL                     0x000005F8 // AVDTP_CMD_SECURITY_CONTROL
#define IDH_AVDTP_CMD_SET_CONFIGURATION                    0x000005F9 // AVDTP_CMD_SET_CONFIGURATION
#define IDH_AVDTP_CMD_START                                0x000005FA // AVDTP_CMD_START
#define IDH_AVDTP_CMD_SUSPEND                              0x000005FB // AVDTP_CMD_SUSPEND
#define IDH_AVDTP_CODEC_CONFIG_BUFFER_LEN                  0x000005FC // AVDTP_CODEC_CONFIG_BUFFER_LEN
#define IDH_AVDTP_MAX_CMD_BUFFERS                          0x000005FD // AVDTP_MAX_CMD_BUFFERS
#define IDH_AVDTP_MAX_CMD_PARAM_LEN                        0x000005FE // AVDTP_MAX_CMD_PARAM_LEN
#define IDH_AVDTP_MAX_REMOTE_DEVICES                       0x000005FF // AVDTP_MAX_REMOTE_DEVICES
#define IDH_AVDTP_MAX_SEP                                  0x00000600 // AVDTP_MAX_SEP
#define IDH_AVDTP_MAX_STREAMS                              0x00000601 // AVDTP_MAX_STREAMS
#define IDH_AVDTP_MAX_TRANSPORT_CHANNELS                   0x00000602 // AVDTP_MAX_TRANSPORT_CHANNELS
#define IDH_AVDTP_MAX_TX_BUFFER_LEN                        0x00000603 // AVDTP_MAX_TX_BUFFER_LEN
#define IDH___AVRCP_CONFIG_H                               0x00000604 // __AVRCP_CONFIG_H
#define IDH_AVRCP_ALLOCATE_BUFFERS_RAM_SIZE_VAR            0x00000605 // AVRCP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_AVRCP_ALLOCATE_BUFFERS_VARS                    0x00000606 // AVRCP_ALLOCATE_BUFFERS_VARS
#define IDH_AVRCP_CMD_TIMEOUT                              0x00000607 // AVRCP_CMD_TIMEOUT
#define IDH_AVRCP_MAX_CHANNELS                             0x00000608 // AVRCP_MAX_CHANNELS
#define IDH_AVRCP_MAX_CMD_BUFFERS                          0x00000609 // AVRCP_MAX_CMD_BUFFERS
#define IDH_AVRCP_MAX_CMD_PARAM_LEN                        0x0000060A // AVRCP_MAX_CMD_PARAM_LEN
#define IDH_AVRCP_MAX_DEVICE_NAME_LEN                      0x0000060B // AVRCP_MAX_DEVICE_NAME_LEN
#define IDH_AVRCP_MAX_SEARCH_RESULTS                       0x0000060C // AVRCP_MAX_SEARCH_RESULTS
#define IDH_BT_ENABLE_SCO                                  0x0000060D // BT_ENABLE_SCO
#define IDH_BT_HCI_EVT_AUTHENTICATION_COMPLETE_HANDLER     0x0000060E // BT_HCI_EVT_AUTHENTICATION_COMPLETE_HANDLER
#define IDH_BT_HCI_EVT_CONNECTION_COMPLETE_HANDLER         0x0000060F // BT_HCI_EVT_CONNECTION_COMPLETE_HANDLER
#define IDH_BT_HCI_EVT_CONNECTION_REQUEST_HANDLER          0x00000610 // BT_HCI_EVT_CONNECTION_REQUEST_HANDLER
#define IDH_BT_HCI_EVT_ENCRYPTION_CHANGE_HANDLER           0x00000611 // BT_HCI_EVT_ENCRYPTION_CHANGE_HANDLER
#define IDH_BT_HCI_EVT_EXTENDED_INQUIRY_RESULT_HANDLER     0x00000612 // BT_HCI_EVT_EXTENDED_INQUIRY_RESULT_HANDLER
#define IDH_BT_HCI_EVT_INQUIRY_COMPLETE_HANDLER            0x00000613 // BT_HCI_EVT_INQUIRY_COMPLETE_HANDLER
#define IDH_BT_HCI_EVT_INQUIRY_RESULT_HANDLER              0x00000614 // BT_HCI_EVT_INQUIRY_RESULT_HANDLER
#define IDH_BT_HCI_EVT_INQUIRY_RESULT_WITH_RSSI_HANDLER    0x00000615 // BT_HCI_EVT_INQUIRY_RESULT_WITH_RSSI_HANDLER
#define IDH_BT_HCI_EVT_LINK_KEY_NOTIFICATION_HANDLER       0x00000616 // BT_HCI_EVT_LINK_KEY_NOTIFICATION_HANDLER
#define IDH_BT_HCI_EVT_LINK_KEY_REQUEST_HANDLER            0x00000617 // BT_HCI_EVT_LINK_KEY_REQUEST_HANDLER
#define IDH_BT_HCI_EVT_MODE_CHANGE_HANDLER                 0x00000618 // BT_HCI_EVT_MODE_CHANGE_HANDLER
#define IDH_BT_HCI_EVT_PIN_CODE_REQUEST_HANDLER            0x00000619 // BT_HCI_EVT_PIN_CODE_REQUEST_HANDLER
#define IDH_BT_HCI_EVT_REMOTE_NAME_REQUEST_COMPLETE_HANDLER 0x0000061A // BT_HCI_EVT_REMOTE_NAME_REQUEST_COMPLETE_HANDLER
#define IDH_BT_HCI_EVT_ROLE_CHANGE_HANDLER                 0x0000061B // BT_HCI_EVT_ROLE_CHANGE_HANDLER
#define IDH_BT_HCI_EVT_SYNCH_CONNECTION_COMPLETE_HANDLER   0x0000061C // BT_HCI_EVT_SYNCH_CONNECTION_COMPLETE_HANDLER
#define IDH_BT_LE_EVT_HANDLER                              0x0000061D // BT_LE_EVT_HANDLER
#define IDH_BT_SSP_EVT_HANDLER                             0x0000061E // BT_SSP_EVT_HANDLER
#define IDH_HCI_ALLOCATE_BUFFERS_FUNCTION                  0x0000061F // HCI_ALLOCATE_BUFFERS_FUNCTION
#define IDH_HCI_ALLOCATE_BUFFERS_RAM_SIZE_VAR              0x00000620 // HCI_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_HCI_ALLOCATE_BUFFERS_VARS                      0x00000621 // HCI_ALLOCATE_BUFFERS_VARS
#define IDH_HCI_DECLARE_LE_CONN_STATES                     0x00000622 // HCI_DECLARE_LE_CONN_STATES
#define IDH_HCI_DECLARE_LE_CTRL_STATE                      0x00000623 // HCI_DECLARE_LE_CTRL_STATE
#define IDH_HCI_ENABLE_CTRL_TO_HOST_FLOW_CONTROL           0x00000624 // HCI_ENABLE_CTRL_TO_HOST_FLOW_CONTROL
#define IDH_HCI_INIT_LE_CONN_STATES                        0x00000625 // HCI_INIT_LE_CONN_STATES
#define IDH_HCI_INIT_LE_CTRL_STATE                         0x00000626 // HCI_INIT_LE_CTRL_STATE
#define IDH_HCI_INIT_SCO_HANDLERS                          0x00000627 // HCI_INIT_SCO_HANDLERS
#define IDH_HCI_INIT_SSP_HANDLERS                          0x00000628 // HCI_INIT_SSP_HANDLERS
#define IDH_HCI_L2CAP_BUFFER_LEN                           0x00000629 // HCI_L2CAP_BUFFER_LEN
#define IDH_HCI_SIZEOF_LE_CONN_STATES                      0x0000062A // HCI_SIZEOF_LE_CONN_STATES
#define IDH_HCI_SIZEOF_LE_CTRL_STATE                       0x0000062B // HCI_SIZEOF_LE_CTRL_STATE
#define IDH_HCI_TX_BUFFER_LEN                              0x0000062C // HCI_TX_BUFFER_LEN
#define IDH___HCI_CONFIG_EVENT_HANDLERS_H                  0x0000062D // __HCI_CONFIG_EVENT_HANDLERS_H
#define IDH___HCI_CONFIG_H                                 0x0000062E // __HCI_CONFIG_H
#define IDH_HCI_MAX_CONNECT_ATTEMPTS                       0x0000062F // HCI_MAX_CONNECT_ATTEMPTS
#define IDH_L2CAP_ALLOCATE_BUFFERS_FUNCTION                0x00000630 // L2CAP_ALLOCATE_BUFFERS_FUNCTION
#define IDH_L2CAP_ALLOCATE_BUFFERS_RAM_SIZE_VAR            0x00000631 // L2CAP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_L2CAP_ALLOCATE_BUFFERS_VARS                    0x00000632 // L2CAP_ALLOCATE_BUFFERS_VARS
#define IDH_L2CAP_FIXED_CHANNELS_DECL                      0x00000633 // L2CAP_FIXED_CHANNELS_DECL
#define IDH_L2CAP_HCI_PACKET_TYPE                          0x00000634 // L2CAP_HCI_PACKET_TYPE
#define IDH_L2CAP_HCI_PAGE_SCAN_REPETITION_MODE            0x00000635 // L2CAP_HCI_PAGE_SCAN_REPETITION_MODE
#define IDH_L2CAP_HCI_ROLE_SWITCH                          0x00000636 // L2CAP_HCI_ROLE_SWITCH
#define IDH_L2CAP_IDLE_CONNECTION_TIMEOUT                  0x00000637 // L2CAP_IDLE_CONNECTION_TIMEOUT
#define IDH_PACK_CONFIG_REQUEST                            0x00000638 // PACK_CONFIG_REQUEST
#define IDH_PACK_CONFIG_RESPONSE                           0x00000639 // PACK_CONFIG_RESPONSE
#define IDH_PACK_CONN_REQUEST                              0x0000063A // PACK_CONN_REQUEST
#define IDH_PACK_CONN_RESPONSE                             0x0000063B // PACK_CONN_RESPONSE
#define IDH_PACK_DCONN_REQUEST                             0x0000063C // PACK_DCONN_REQUEST
#define IDH_PACK_DCONN_RESPONSE                            0x0000063D // PACK_DCONN_RESPONSE
#define IDH_PACK_INFO_REQUEST                              0x0000063E // PACK_INFO_REQUEST
#define IDH_PACK_INFO_RESPONSE                             0x0000063F // PACK_INFO_RESPONSE
#define IDH_PROCESS_CONFIG_REQ                             0x00000640 // PROCESS_CONFIG_REQ
#define IDH_PROCESS_CONFIG_RES                             0x00000641 // PROCESS_CONFIG_RES
#define IDH_PROCESS_CONN_REQ                               0x00000642 // PROCESS_CONN_REQ
#define IDH_PROCESS_CONN_RES                               0x00000643 // PROCESS_CONN_RES
#define IDH_PROCESS_DCONN_REQ                              0x00000644 // PROCESS_DCONN_REQ
#define IDH_PROCESS_DCONN_RES                              0x00000645 // PROCESS_DCONN_RES
#define IDH_PROCESS_INFO_REQ                               0x00000646 // PROCESS_INFO_REQ
#define IDH_PROCESS_INFO_RES                               0x00000647 // PROCESS_INFO_RES
#define IDH_READ_CONFIG_REQUEST                            0x00000648 // READ_CONFIG_REQUEST
#define IDH_READ_CONFIG_RESPONSE                           0x00000649 // READ_CONFIG_RESPONSE
#define IDH_READ_CONN_REQUEST                              0x0000064A // READ_CONN_REQUEST
#define IDH_READ_CONN_RESPONSE                             0x0000064B // READ_CONN_RESPONSE
#define IDH_READ_DCONN_REQUEST                             0x0000064C // READ_DCONN_REQUEST
#define IDH_READ_DCONN_RESPONSE                            0x0000064D // READ_DCONN_RESPONSE
#define IDH_READ_INFO_REQUEST                              0x0000064E // READ_INFO_REQUEST
#define IDH_READ_INFO_RESPONSE                             0x0000064F // READ_INFO_RESPONSE
#define IDH___L2CAP_CONFIG_H                               0x00000650 // __L2CAP_CONFIG_H
#define IDH___L2CAP_CONFIG_HANDLERS_H                      0x00000651 // __L2CAP_CONFIG_HANDLERS_H
#define IDH_L2CAP_DECL_ERETR_FUNCTIONS                     0x00000652 // L2CAP_DECL_ERETR_FUNCTIONS
#define IDH_L2CAP_MAX_FIXED_CHANNELS                       0x00000653 // L2CAP_MAX_FIXED_CHANNELS
#define IDH_RFCOMM_ALLOCATE_BUFFERS_FUNCTION               0x00000654 // RFCOMM_ALLOCATE_BUFFERS_FUNCTION
#define IDH_RFCOMM_ALLOCATE_BUFFERS_RAM_SIZE_VAR           0x00000655 // RFCOMM_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_RFCOMM_ALLOCATE_BUFFERS_VARS                   0x00000656 // RFCOMM_ALLOCATE_BUFFERS_VARS
#define IDH_RFCOMM_BUFFER_SIZE                             0x00000657 // RFCOMM_BUFFER_SIZE
#define IDH_RFCOMM_ENABLE_MULTIDEVICE_CHANNELS             0x00000658 // RFCOMM_ENABLE_MULTIDEVICE_CHANNELS
#define IDH_RFCOMM_INFO_LEN                                0x00000659 // RFCOMM_INFO_LEN
#define IDH_RFCOMM_LOCAL_CREDIT                            0x0000065A // RFCOMM_LOCAL_CREDIT
#define IDH_RFCOMM_MAX_CMD_BUFFERS                         0x0000065B // RFCOMM_MAX_CMD_BUFFERS
#define IDH_RFCOMM_MAX_DLCS                                0x0000065C // RFCOMM_MAX_DLCS
#define IDH_RFCOMM_MAX_SERVER_CHANNELS                     0x0000065D // RFCOMM_MAX_SERVER_CHANNELS
#define IDH_RFCOMM_MAX_SESSIONS                            0x0000065E // RFCOMM_MAX_SESSIONS
#define IDH___RFCOMM_CONFIG_H                              0x0000065F // __RFCOMM_CONFIG_H
#define IDH_RFCOMM_LOCAL_CREDIT_SEND_THRESHOLD_DECL        0x00000660 // RFCOMM_LOCAL_CREDIT_SEND_THRESHOLD_DECL
#define IDH_SDP_ALLOCATE_BUFFERS_RAM_SIZE_VAR              0x00000661 // SDP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_SDP_ALLOCATE_BUFFERS_VARS                      0x00000662 // SDP_ALLOCATE_BUFFERS_VARS
#define IDH_SDP_MAX_ATTRIBUTE_RESULT_LEN                   0x00000663 // SDP_MAX_ATTRIBUTE_RESULT_LEN
#define IDH_SDP_MAX_PDU_BUFFERS                            0x00000664 // SDP_MAX_PDU_BUFFERS
#define IDH_SDP_MAX_SEARCH_RESULT_LEN                      0x00000665 // SDP_MAX_SEARCH_RESULT_LEN
#define IDH___SDP_CONFIG_H                                 0x00000666 // __SDP_CONFIG_H
#define IDH_SPP_ALLOCATE_BUFFERS_RAM_SIZE_VAR              0x00000667 // SPP_ALLOCATE_BUFFERS_RAM_SIZE_VAR
#define IDH_SPP_ALLOCATE_BUFFERS_VARS                      0x00000668 // SPP_ALLOCATE_BUFFERS_VARS
#define IDH_SPP_DECLARE_FRAME_BUFFERS                      0x00000669 // SPP_DECLARE_FRAME_BUFFERS
#define IDH_SPP_DISABLE_BUFFERING                          0x0000066A // SPP_DISABLE_BUFFERING
#define IDH_SPP_FRAME_BUFFERS_RAM_SIZE                     0x0000066B // SPP_FRAME_BUFFERS_RAM_SIZE
#define IDH_SPP_FRAME_BUFFERS_SIZE                         0x0000066C // SPP_FRAME_BUFFERS_SIZE
#define IDH_SPP_MAX_PORTS                                  0x0000066D // SPP_MAX_PORTS
#define IDH___SPP_CONFIG_H                                 0x0000066E // __SPP_CONFIG_H
#define IDH_BTLIB_Building_the_Library                     0x0000066F // BTLIB Building the Library
#define IDH_BTLIB_Library_Interface                        0x00000670 // BTLIB Library Interface
#define IDH_bt_bdaddr_is_null_bt_bdaddr_t_                 0x00000671 // bt_bdaddr_is_null@bt_bdaddr_t*
#define IDH_bt_bdaddrs_are_equal_bt_bdaddr_t__bt_bdaddr_t_ 0x00000672 // bt_bdaddrs_are_equal@bt_bdaddr_t*@bt_bdaddr_t*
#define IDH_bt_log_bdaddr_char__bt_bdaddr_t_               0x00000673 // bt_log_bdaddr@char*@bt_bdaddr_t*
#define IDH_bt_log_int_char__int                           0x00000674 // bt_log_int@char*@int
#define IDH_bt_log_linkkey_char__bt_linkkey_t_             0x00000675 // bt_log_linkkey@char*@bt_linkkey_t*
#define IDH_bt_log_memory_char__bt_byte__bt_ulong          0x00000676 // bt_log_memory@char*@bt_byte*@bt_ulong
#define IDH_bt_log_msg_char_                               0x00000677 // bt_log_msg@char*
#define IDH_bt_oem_assert_char__int                        0x00000678 // bt_oem_assert@char*@int
#define IDH_bt_oem_get_device_class                        0x00000679 // bt_oem_get_device_class
#define IDH_bt_oem_get_device_name                         0x0000067A // bt_oem_get_device_name
#define IDH_bt_oem_get_pin_code_bt_bdaddr_t_               0x0000067B // bt_oem_get_pin_code@bt_bdaddr_t*
#define IDH_bt_oem_linkkey_notification_bt_linkkey_notification_t_ 0x0000067C // bt_oem_linkkey_notification@bt_linkkey_notification_t*
#define IDH_bt_oem_linkkey_request_bt_linkkey_request_t_   0x0000067D // bt_oem_linkkey_request@bt_linkkey_request_t*
#define IDH_bt_oem_log_write_char_                         0x0000067E // bt_oem_log_write@char*
#define IDH_bt_oem_recv_bt_byte__bt_uint_bt_oem_recv_callback_fp 0x0000067F // bt_oem_recv@bt_byte*@bt_uint@bt_oem_recv_callback_fp
#define IDH_bt_oem_schedule_signals                        0x00000680 // bt_oem_schedule_signals
#define IDH_bt_oem_send_bt_byte__bt_uint_bt_oem_send_callback_fp 0x00000681 // bt_oem_send@bt_byte*@bt_uint@bt_oem_send_callback_fp
#define IDH_bt_oem_storage_get_capacity                    0x00000682 // bt_oem_storage_get_capacity
#define IDH_bt_oem_storage_read_bt_int_bt_byte__bt_int_bt_storage_callback_fp 0x00000683 // bt_oem_storage_read@bt_int@bt_byte*@bt_int@bt_storage_callback_fp
#define IDH_bt_oem_storage_start                           0x00000684 // bt_oem_storage_start
#define IDH_bt_oem_storage_stop                            0x00000685 // bt_oem_storage_stop
#define IDH_bt_oem_storage_write_bt_int_bt_byte__bt_int_bt_storage_callback_fp 0x00000686 // bt_oem_storage_write@bt_int@bt_byte*@bt_int@bt_storage_callback_fp
#define IDH_bt_oem_timer_clear_bt_uint                     0x00000687 // bt_oem_timer_clear@bt_uint
#define IDH_bt_oem_timer_set_bt_uint_bt_ulong_bt_timer_callback_fp 0x00000688 // bt_oem_timer_set@bt_uint@bt_ulong@bt_timer_callback_fp
#define IDH_bt_signal_process_pending                      0x00000689 // bt_signal_process_pending
#define IDH_bt_signal_register_bt_signal_t__bt_signal_handler_fp_void_ 0x0000068A // bt_signal_register@bt_signal_t*@bt_signal_handler_fp@void*
#define IDH_bt_signal_set_bt_signal_t_                     0x0000068B // bt_signal_set@bt_signal_t*
#define IDH_bt_signal_unregister_bt_signal_t_              0x0000068C // bt_signal_unregister@bt_signal_t*
#define IDH_bt_sys_get_connectable                         0x0000068D // bt_sys_get_connectable
#define IDH_bt_sys_get_discoverable                        0x0000068E // bt_sys_get_discoverable
#define IDH_bt_sys_get_l2cap_manager                       0x0000068F // bt_sys_get_l2cap_manager
#define IDH_bt_sys_init                                    0x00000690 // bt_sys_init
#define IDH_bt_sys_set_modes_bt_bool_bt_bool_bt_sys_callback_fp_void_ 0x00000691 // bt_sys_set_modes@bt_bool@bt_bool@bt_sys_callback_fp@void*
#define IDH_bt_sys_start_bt_bool_bt_bool_bt_byte__bt_uint_bt_sys_callback_fp_void_ 0x00000692 // bt_sys_start@bt_bool@bt_bool@bt_byte*@bt_uint@bt_sys_callback_fp@void*
#define IDH_HCITR_BCSP_ALLOCATE_BUFFERS                    0x00000693 // HCITR_BCSP_ALLOCATE_BUFFERS
#define IDH_IAPEA_ALLOCATE_BUFFERS                         0x00000694 // IAPEA_ALLOCATE_BUFFERS
#define IDH_bt_oem_ssp_callback_SSP_EVENT_void__void_      0x00000695 // bt_oem_ssp_callback@SSP_EVENT@void*@void*
#define IDH_bt_signal_init                                 0x00000696 // bt_signal_init
#define IDH_bt_sys_init_ex_bt_byte                         0x00000697 // bt_sys_init_ex@bt_byte
#define IDH_HCRP_ALLOCATE_BUFFERS                          0x00000698 // HCRP_ALLOCATE_BUFFERS
#define IDH_MAP_ALLOCATE_BUFFERS                           0x00000699 // MAP_ALLOCATE_BUFFERS
#define IDH_bt_q_contains_bt_queue_element_t__void_        0x0000069A // bt_q_contains@bt_queue_element_t*@void*
#define IDH_ARG_NOT_USED                                   0x0000069B // ARG_NOT_USED
#define IDH_BT_ASSERT                                      0x0000069C // BT_ASSERT
#define IDH_BT_FALSE                                       0x0000069D // BT_FALSE
#define IDH_BT_LINKKEY_LENGTH                              0x0000069E // BT_LINKKEY_LENGTH
#define IDH_BT_LOG                                         0x0000069F // BT_LOG
#define IDH_BT_LOG_EX                                      0x000006A0 // BT_LOG_EX
#define IDH_BT_LOG_LEVEL_ALL                               0x000006A1 // BT_LOG_LEVEL_ALL
#define IDH_BT_LOG_LEVEL_DEBUG                             0x000006A2 // BT_LOG_LEVEL_DEBUG
#define IDH_BT_LOG_LEVEL_ERROR                             0x000006A3 // BT_LOG_LEVEL_ERROR
#define IDH_BT_LOG_LEVEL_INFO                              0x000006A4 // BT_LOG_LEVEL_INFO
#define IDH_BT_LOG_LEVEL_OFF                               0x000006A5 // BT_LOG_LEVEL_OFF
#define IDH_BT_LOGADDR                                     0x000006A6 // BT_LOGADDR
#define IDH_BT_LOGADDR_EX                                  0x000006A7 // BT_LOGADDR_EX
#define IDH_BT_LOGINT                                      0x000006A8 // BT_LOGINT
#define IDH_BT_LOGINT_EX                                   0x000006A9 // BT_LOGINT_EX
#define IDH_BT_LOGLINKKEY                                  0x000006AA // BT_LOGLINKKEY
#define IDH_BT_LOGLINKKEY_EX                               0x000006AB // BT_LOGLINKKEY_EX
#define IDH_BT_LOGMEMORY                                   0x000006AC // BT_LOGMEMORY
#define IDH_BT_LOGMEMORY_EX                                0x000006AD // BT_LOGMEMORY_EX
#define IDH_BT_LOGWRITE                                    0x000006AE // BT_LOGWRITE
#define IDH_BT_MAKE_BDADDR                                 0x000006AF // BT_MAKE_BDADDR
#define IDH_BT_MAKE_BDADDR_LE                              0x000006B0 // BT_MAKE_BDADDR_LE
#define IDH_BT_NO                                          0x000006B1 // BT_NO
#define IDH_BT_TRUE                                        0x000006B2 // BT_TRUE
#define IDH_BT_YES                                         0x000006B3 // BT_YES
#define IDH_CDS_LAST_DEVICE_ADDR                           0x000006B4 // CDS_LAST_DEVICE_ADDR
#define IDH_CDS_SIGNATURE                                  0x000006B5 // CDS_SIGNATURE
#define IDH_CDS_SIGNATURE_ADDR                             0x000006B6 // CDS_SIGNATURE_ADDR
#define IDH_FALSE                                          0x000006B7 // FALSE
#define IDH_HCI_BDADDR_LEN                                 0x000006B8 // HCI_BDADDR_LEN
#define IDH_HIDS_LAST_DEVICE_ADDR                          0x000006B9 // HIDS_LAST_DEVICE_ADDR
#define IDH_HIDS_SIGNATURE                                 0x000006BA // HIDS_SIGNATURE
#define IDH_HIDS_SIGNATURE_ADDR                            0x000006BB // HIDS_SIGNATURE_ADDR
#define IDH_LKS_FIRST_KEY_ADDR                             0x000006BC // LKS_FIRST_KEY_ADDR
#define IDH_LKS_MAX_LINK_KEYS                              0x000006BD // LKS_MAX_LINK_KEYS
#define IDH_LKS_SIGNATURE                                  0x000006BE // LKS_SIGNATURE
#define IDH_LKS_SIGNATURE_ADDR                             0x000006BF // LKS_SIGNATURE_ADDR
#define IDH_LOG                                            0x000006C0 // LOG
#define IDH_LOG_EX                                         0x000006C1 // LOG_EX
#define IDH_LOGADDR                                        0x000006C2 // LOGADDR
#define IDH_LOGADDR_EX                                     0x000006C3 // LOGADDR_EX
#define IDH_LOGCLEAR                                       0x000006C4 // LOGCLEAR
#define IDH_LOGINT                                         0x000006C5 // LOGINT
#define IDH_LOGINT_EX                                      0x000006C6 // LOGINT_EX
#define IDH_LOGMEMORY                                      0x000006C7 // LOGMEMORY
#define IDH_LOGMEMORY_EX                                   0x000006C8 // LOGMEMORY_EX
#define IDH_LOGWRITE                                       0x000006C9 // LOGWRITE
#define IDH_NULL                                           0x000006CA // NULL
#define IDH_TRUE                                           0x000006CB // TRUE
#define IDH__bt_signal_t                                   0x000006CC // _bt_signal_t
#define IDH_bt_bdaddr_cp                                   0x000006CD // bt_bdaddr_cp
#define IDH_bt_bdaddr_p                                    0x000006CE // bt_bdaddr_p
#define IDH_bt_bdaddr_t                                    0x000006CF // bt_bdaddr_t
#define IDH_bt_bool                                        0x000006D0 // bt_bool
#define IDH_bt_byte_cp                                     0x000006D1 // bt_byte_cp
#define IDH_bt_byte_p                                      0x000006D2 // bt_byte_p
#define IDH_bt_char                                        0x000006D3 // bt_char
#define IDH_bt_char_cp                                     0x000006D4 // bt_char_cp
#define IDH_bt_char_p                                      0x000006D5 // bt_char_p
#define IDH_bt_id                                          0x000006D6 // bt_id
#define IDH_bt_int_cp                                      0x000006D7 // bt_int_cp
#define IDH_bt_int_p                                       0x000006D8 // bt_int_p
#define IDH_bt_linkkey_cp                                  0x000006D9 // bt_linkkey_cp
#define IDH_bt_linkkey_notification_t                      0x000006DA // bt_linkkey_notification_t
#define IDH_bt_linkkey_p                                   0x000006DB // bt_linkkey_p
#define IDH_bt_linkkey_request_t                           0x000006DC // bt_linkkey_request_t
#define IDH_bt_linkkey_t                                   0x000006DD // bt_linkkey_t
#define IDH_bt_long_cp                                     0x000006DE // bt_long_cp
#define IDH_bt_long_p                                      0x000006DF // bt_long_p
#define IDH_bt_oem_recv_callback_fp                        0x000006E0 // bt_oem_recv_callback_fp
#define IDH_bt_oem_send_callback_fp                        0x000006E1 // bt_oem_send_callback_fp
#define IDH_bt_signal_handler_fp                           0x000006E2 // bt_signal_handler_fp
#define IDH_bt_signal_t                                    0x000006E3 // bt_signal_t
#define IDH_bt_storage_callback_fp                         0x000006E4 // bt_storage_callback_fp
#define IDH_bt_sys_callback_fp                             0x000006E5 // bt_sys_callback_fp
#define IDH_bt_timer_callback_fp                           0x000006E6 // bt_timer_callback_fp
#define IDH_bt_timer_id                                    0x000006E7 // bt_timer_id
#define IDH_bt_uint_cp                                     0x000006E8 // bt_uint_cp
#define IDH_bt_uint_p                                      0x000006E9 // bt_uint_p
#define IDH_bt_ulong_cp                                    0x000006EA // bt_ulong_cp
#define IDH_bt_ulong_p                                     0x000006EB // bt_ulong_p
#define IDH_bt_uuid_cp                                     0x000006EC // bt_uuid_cp
#define IDH_bt_uuid_p                                      0x000006ED // bt_uuid_p
#define IDH_bt_uuid_t                                      0x000006EE // bt_uuid_t
#define IDH_bt_uuid16                                      0x000006EF // bt_uuid16
#define IDH_bt_uuid32                                      0x000006F0 // bt_uuid32
#define IDH___BLUETOOTH_STG_H                              0x000006F1 // __BLUETOOTH_STG_H
#define IDH__bt_a2dp_avdtp_mgr_callback_bt_avdtp_mgr_t__bt_byte_bt_avdtp_event_t__void_ 0x000006F2 // _bt_a2dp_avdtp_mgr_callback@bt_avdtp_mgr_t*@bt_byte@bt_avdtp_event_t*@void*
#define IDH_bt_a2dp_aac_codec_handler_bt_avdtp_codec_t__bt_byte_bt_avdtp_codec_op_param_t__bt_avdtp_m 0x000006F3 // bt_a2dp_aac_codec_handler@bt_avdtp_codec_t*@bt_byte@bt_avdtp_codec_op_param_t*@bt_avdtp_mgr_t*
#define IDH_bt_a2dp_find_server_bt_bdaddr_t__bt_uuid_t__bt_a2dp_find_server_callback_fp_bt_sdp_client 0x000006F4 // bt_a2dp_find_server@bt_bdaddr_t*@bt_uuid_t*@bt_a2dp_find_server_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_bt_a2dp_find_sink_bt_bdaddr_t__bt_a2dp_find_server_callback_fp_bt_sdp_client_callback_fp_ 0x000006F5 // bt_a2dp_find_sink@bt_bdaddr_t*@bt_a2dp_find_server_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_bt_a2dp_find_source_bt_bdaddr_t__bt_a2dp_find_server_callback_fp_bt_sdp_client_callback_f 0x000006F6 // bt_a2dp_find_source@bt_bdaddr_t*@bt_a2dp_find_server_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_bt_a2dp_get_mgr                                0x000006F7 // bt_a2dp_get_mgr
#define IDH_bt_a2dp_init                                   0x000006F8 // bt_a2dp_init
#define IDH_bt_a2dp_mpeg_codec_handler_bt_avdtp_codec_t__bt_byte_bt_avdtp_codec_op_param_t__bt_avdtp_ 0x000006F9 // bt_a2dp_mpeg_codec_handler@bt_avdtp_codec_t*@bt_byte@bt_avdtp_codec_op_param_t*@bt_avdtp_mgr_t*
#define IDH_bt_a2dp_open_and_start_stream_bt_a2dp_mgr_t__bt_byte_bt_bdaddr_t__bt_byte_bt_byte_bt_avdt 0x000006FA // bt_a2dp_open_and_start_stream@bt_a2dp_mgr_t*@bt_byte@bt_bdaddr_t*@bt_byte@bt_byte@bt_avdtp_sep_capabilities_t*
#define IDH_bt_a2dp_register_aac_codec_bt_a2dp_mgr_t_      0x000006FB // bt_a2dp_register_aac_codec@bt_a2dp_mgr_t*
#define IDH_bt_a2dp_register_callback_bt_a2dp_mgr_t__bt_a2dp_mgr_callback_fp_void_ 0x000006FC // bt_a2dp_register_callback@bt_a2dp_mgr_t*@bt_a2dp_mgr_callback_fp@void*
#define IDH_bt_a2dp_register_mpeg_codec_bt_a2dp_mgr_t_     0x000006FD // bt_a2dp_register_mpeg_codec@bt_a2dp_mgr_t*
#define IDH_bt_a2dp_sbc_codec_handler_bt_avdtp_codec_t__bt_byte_bt_avdtp_codec_op_param_t__bt_avdtp_m 0x000006FE // bt_a2dp_sbc_codec_handler@bt_avdtp_codec_t*@bt_byte@bt_avdtp_codec_op_param_t*@bt_avdtp_mgr_t*
#define IDH_bt_a2dp_start_bt_a2dp_mgr_t_                   0x000006FF // bt_a2dp_start@bt_a2dp_mgr_t*
#define IDH_bt_a2dp_set_configuration_bt_a2dp_mgr_t__bt_byte_bt_bdaddr_t__bt_byte_bt_byte_bt_avdtp_se 0x00000700 // bt_a2dp_set_configuration@bt_a2dp_mgr_t*@bt_byte@bt_bdaddr_t*@bt_byte@bt_byte@bt_avdtp_sep_capabilities_t*
#define IDH__bt_a2dp_event_u                               0x00000701 // _bt_a2dp_event_u
#define IDH__bt_a2dp_mgr_t                                 0x00000702 // _bt_a2dp_mgr_t
#define IDH_bt_a2dp_aac_config_t                           0x00000703 // bt_a2dp_aac_config_t
#define IDH_bt_a2dp_event_t                                0x00000704 // bt_a2dp_event_t
#define IDH_bt_a2dp_evt_open_and_start_stream_completed_t  0x00000705 // bt_a2dp_evt_open_and_start_stream_completed_t
#define IDH_bt_a2dp_find_server_callback_fp                0x00000706 // bt_a2dp_find_server_callback_fp
#define IDH_bt_a2dp_mgr_callback_fp                        0x00000707 // bt_a2dp_mgr_callback_fp
#define IDH_bt_a2dp_mgr_t                                  0x00000708 // bt_a2dp_mgr_t
#define IDH_bt_a2dp_mpeg_config_t                          0x00000709 // bt_a2dp_mpeg_config_t
#define IDH_bt_a2dp_sbc_config_t                           0x0000070A // bt_a2dp_sbc_config_t
#define IDH_bt_a2dp_sbc_packet_info_t                      0x0000070B // bt_a2dp_sbc_packet_info_t
#define IDH___A2DP_CODEC_AAC_H                             0x0000070C // __A2DP_CODEC_AAC_H
#define IDH___A2DP_CODEC_MPEG_H                            0x0000070D // __A2DP_CODEC_MPEG_H
#define IDH___A2DP_CODEC_SBC_H                             0x0000070E // __A2DP_CODEC_SBC_H
#define IDH___A2DP_H                                       0x0000070F // __A2DP_H
#define IDH___A2DP_PRIVATE_H                               0x00000710 // __A2DP_PRIVATE_H
#define IDH_A2DP_EVT_ABORT_STREAM_COMPLETED                0x00000711 // A2DP_EVT_ABORT_STREAM_COMPLETED
#define IDH_A2DP_EVT_ABORT_STREAM_REQUESTED                0x00000712 // A2DP_EVT_ABORT_STREAM_REQUESTED
#define IDH_A2DP_EVT_CLOSE_STREAM_COMPLETED                0x00000713 // A2DP_EVT_CLOSE_STREAM_COMPLETED
#define IDH_A2DP_EVT_CLOSE_STREAM_REQUESTED                0x00000714 // A2DP_EVT_CLOSE_STREAM_REQUESTED
#define IDH_A2DP_EVT_CTRL_CHANNEL_CONNECTED                0x00000715 // A2DP_EVT_CTRL_CHANNEL_CONNECTED
#define IDH_A2DP_EVT_CTRL_CHANNEL_DISCONNECTED             0x00000716 // A2DP_EVT_CTRL_CHANNEL_DISCONNECTED
#define IDH_A2DP_EVT_CTRL_CONNECTION_FAILED                0x00000717 // A2DP_EVT_CTRL_CONNECTION_FAILED
#define IDH_A2DP_EVT_DISCOVER_SEP_COMPLETED                0x00000718 // A2DP_EVT_DISCOVER_SEP_COMPLETED
#define IDH_A2DP_EVT_GET_SEP_CAPABILITIES_COMPLETED        0x00000719 // A2DP_EVT_GET_SEP_CAPABILITIES_COMPLETED
#define IDH_A2DP_EVT_GET_STREAM_CONFIGURATION_COMPLETED    0x0000071A // A2DP_EVT_GET_STREAM_CONFIGURATION_COMPLETED
#define IDH_A2DP_EVT_MEDIA_PACKET_RECEIVED                 0x0000071B // A2DP_EVT_MEDIA_PACKET_RECEIVED
#define IDH_A2DP_EVT_MEDIA_PACKET_SEND_FAILED              0x0000071C // A2DP_EVT_MEDIA_PACKET_SEND_FAILED
#define IDH_A2DP_EVT_MEDIA_PACKET_SENT                     0x0000071D // A2DP_EVT_MEDIA_PACKET_SENT
#define IDH_A2DP_EVT_NOTHING                               0x0000071E // A2DP_EVT_NOTHING
#define IDH_A2DP_EVT_OPEN_AND_START_STREAM_COMPLETED       0x0000071F // A2DP_EVT_OPEN_AND_START_STREAM_COMPLETED
#define IDH_A2DP_EVT_OPEN_STREAM_COMPLETED                 0x00000720 // A2DP_EVT_OPEN_STREAM_COMPLETED
#define IDH_A2DP_EVT_OPEN_STREAM_REQUESTED                 0x00000721 // A2DP_EVT_OPEN_STREAM_REQUESTED
#define IDH_A2DP_EVT_RECONFIGURE_STREAM_COMPLETED          0x00000722 // A2DP_EVT_RECONFIGURE_STREAM_COMPLETED
#define IDH_A2DP_EVT_RECONFIGURE_STREAM_REQUESTED          0x00000723 // A2DP_EVT_RECONFIGURE_STREAM_REQUESTED
#define IDH_A2DP_EVT_SEP_CAPABILITIES_RECEIVED             0x00000724 // A2DP_EVT_SEP_CAPABILITIES_RECEIVED
#define IDH_A2DP_EVT_SEP_INFO_RECEIVED                     0x00000725 // A2DP_EVT_SEP_INFO_RECEIVED
#define IDH_A2DP_EVT_SET_STREAM_CONFIGURATION_COMPLETED    0x00000726 // A2DP_EVT_SET_STREAM_CONFIGURATION_COMPLETED
#define IDH_A2DP_EVT_SET_STREAM_CONFIGURATION_REQUESTED    0x00000727 // A2DP_EVT_SET_STREAM_CONFIGURATION_REQUESTED
#define IDH_A2DP_EVT_START_STREAM_COMPLETED                0x00000728 // A2DP_EVT_START_STREAM_COMPLETED
#define IDH_A2DP_EVT_START_STREAM_REQUESTED                0x00000729 // A2DP_EVT_START_STREAM_REQUESTED
#define IDH_A2DP_EVT_STREAM_ABORTED                        0x0000072A // A2DP_EVT_STREAM_ABORTED
#define IDH_A2DP_EVT_STREAM_CLOSED                         0x0000072B // A2DP_EVT_STREAM_CLOSED
#define IDH_A2DP_EVT_STREAM_CONFIGURATION_RECEIVED         0x0000072C // A2DP_EVT_STREAM_CONFIGURATION_RECEIVED
#define IDH_A2DP_EVT_STREAM_CONFIGURED                     0x0000072D // A2DP_EVT_STREAM_CONFIGURED
#define IDH_A2DP_EVT_STREAM_OPENED                         0x0000072E // A2DP_EVT_STREAM_OPENED
#define IDH_A2DP_EVT_STREAM_RECONFIGURED                   0x0000072F // A2DP_EVT_STREAM_RECONFIGURED
#define IDH_A2DP_EVT_STREAM_SECURITY_CONTROL_COMPLETED     0x00000730 // A2DP_EVT_STREAM_SECURITY_CONTROL_COMPLETED
#define IDH_A2DP_EVT_STREAM_STARTED                        0x00000731 // A2DP_EVT_STREAM_STARTED
#define IDH_A2DP_EVT_STREAM_SUSPENDED                      0x00000732 // A2DP_EVT_STREAM_SUSPENDED
#define IDH_A2DP_EVT_SUSPEND_STREAM_COMPLETED              0x00000733 // A2DP_EVT_SUSPEND_STREAM_COMPLETED
#define IDH_A2DP_EVT_SUSPEND_STREAM_REQUESTED              0x00000734 // A2DP_EVT_SUSPEND_STREAM_REQUESTED
#define IDH_A2DP_MANAGER_STATE_CONNECTING                  0x00000735 // A2DP_MANAGER_STATE_CONNECTING
#define IDH_A2DP_MANAGER_STATE_IDLE                        0x00000736 // A2DP_MANAGER_STATE_IDLE
#define IDH_A2DP_SINK_FEATURE_AMPLIFIER                    0x00000737 // A2DP_SINK_FEATURE_AMPLIFIER
#define IDH_A2DP_SINK_FEATURE_HEADPHONE                    0x00000738 // A2DP_SINK_FEATURE_HEADPHONE
#define IDH_A2DP_SINK_FEATURE_RECORDER                     0x00000739 // A2DP_SINK_FEATURE_RECORDER
#define IDH_A2DP_SINK_FEATURE_SPEAKER                      0x0000073A // A2DP_SINK_FEATURE_SPEAKER
#define IDH_A2DP_SOURCE_FEATURE_MICROPHONE                 0x0000073B // A2DP_SOURCE_FEATURE_MICROPHONE
#define IDH_A2DP_SOURCE_FEATURE_MIXER                      0x0000073C // A2DP_SOURCE_FEATURE_MIXER
#define IDH_A2DP_SOURCE_FEATURE_PLAYER                     0x0000073D // A2DP_SOURCE_FEATURE_PLAYER
#define IDH_A2DP_SOURCE_FEATURE_TUNER                      0x0000073E // A2DP_SOURCE_FEATURE_TUNER
#define IDH_AAC_CHANNELS_1                                 0x0000073F // AAC_CHANNELS_1
#define IDH_AAC_CHANNELS_2                                 0x00000740 // AAC_CHANNELS_2
#define IDH_AAC_CHANNELS_ALL                               0x00000741 // AAC_CHANNELS_ALL
#define IDH_AAC_OBJECT_TYPE_MPEG_2_LC                      0x00000742 // AAC_OBJECT_TYPE_MPEG_2_LC
#define IDH_AAC_OBJECT_TYPE_MPEG_4_LC                      0x00000743 // AAC_OBJECT_TYPE_MPEG_4_LC
#define IDH_AAC_OBJECT_TYPE_MPEG_4_LTP                     0x00000744 // AAC_OBJECT_TYPE_MPEG_4_LTP
#define IDH_AAC_OBJECT_TYPE_MPEG_4_SCALABLE                0x00000745 // AAC_OBJECT_TYPE_MPEG_4_SCALABLE
#define IDH_AAC_SAMPLING_FREQUENCY_11025                   0x00000746 // AAC_SAMPLING_FREQUENCY_11025
#define IDH_AAC_SAMPLING_FREQUENCY_12000                   0x00000747 // AAC_SAMPLING_FREQUENCY_12000
#define IDH_AAC_SAMPLING_FREQUENCY_16000                   0x00000748 // AAC_SAMPLING_FREQUENCY_16000
#define IDH_AAC_SAMPLING_FREQUENCY_22050                   0x00000749 // AAC_SAMPLING_FREQUENCY_22050
#define IDH_AAC_SAMPLING_FREQUENCY_24000                   0x0000074A // AAC_SAMPLING_FREQUENCY_24000
#define IDH_AAC_SAMPLING_FREQUENCY_32000                   0x0000074B // AAC_SAMPLING_FREQUENCY_32000
#define IDH_AAC_SAMPLING_FREQUENCY_44100                   0x0000074C // AAC_SAMPLING_FREQUENCY_44100
#define IDH_AAC_SAMPLING_FREQUENCY_48000                   0x0000074D // AAC_SAMPLING_FREQUENCY_48000
#define IDH_AAC_SAMPLING_FREQUENCY_64000                   0x0000074E // AAC_SAMPLING_FREQUENCY_64000
#define IDH_AAC_SAMPLING_FREQUENCY_8000                    0x0000074F // AAC_SAMPLING_FREQUENCY_8000
#define IDH_AAC_SAMPLING_FREQUENCY_88200                   0x00000750 // AAC_SAMPLING_FREQUENCY_88200
#define IDH_AAC_SAMPLING_FREQUENCY_96000                   0x00000751 // AAC_SAMPLING_FREQUENCY_96000
#define IDH_AAC_SAMPLING_FREQUENCY_ALL                     0x00000752 // AAC_SAMPLING_FREQUENCY_ALL
#define IDH_AAC_VBR_NOT_SUPPORTED                          0x00000753 // AAC_VBR_NOT_SUPPORTED
#define IDH_AAC_VBR_SUPPORTED                              0x00000754 // AAC_VBR_SUPPORTED
#define IDH_bt_a2dp_abort_stream                           0x00000755 // bt_a2dp_abort_stream
#define IDH_bt_a2dp_add_media_rx_buffer                    0x00000756 // bt_a2dp_add_media_rx_buffer
#define IDH_bt_a2dp_add_media_tx_buffer                    0x00000757 // bt_a2dp_add_media_tx_buffer
#define IDH_bt_a2dp_call_codec                             0x00000758 // bt_a2dp_call_codec
#define IDH_bt_a2dp_cancel_listen                          0x00000759 // bt_a2dp_cancel_listen
#define IDH_bt_a2dp_close_stream                           0x0000075A // bt_a2dp_close_stream
#define IDH_bt_a2dp_connect                                0x0000075B // bt_a2dp_connect
#define IDH_bt_a2dp_connect_ex                             0x0000075C // bt_a2dp_connect_ex
#define IDH_bt_a2dp_create_stream                          0x0000075D // bt_a2dp_create_stream
#define IDH_bt_a2dp_destroy_stream                         0x0000075E // bt_a2dp_destroy_stream
#define IDH_bt_a2dp_disconnect                             0x0000075F // bt_a2dp_disconnect
#define IDH_bt_a2dp_discover                               0x00000760 // bt_a2dp_discover
#define IDH_bt_a2dp_find_codec                             0x00000761 // bt_a2dp_find_codec
#define IDH_bt_a2dp_get_capabilities                       0x00000762 // bt_a2dp_get_capabilities
#define IDH_bt_a2dp_get_hci_connection                     0x00000763 // bt_a2dp_get_hci_connection
#define IDH_bt_a2dp_get_stream_codec_config                0x00000764 // bt_a2dp_get_stream_codec_config
#define IDH_bt_a2dp_get_stream_codec_type                  0x00000765 // bt_a2dp_get_stream_codec_type
#define IDH_bt_a2dp_get_stream_local_sep_id                0x00000766 // bt_a2dp_get_stream_local_sep_id
#define IDH_bt_a2dp_get_stream_remote_address              0x00000767 // bt_a2dp_get_stream_remote_address
#define IDH_bt_a2dp_get_stream_remote_sep_id               0x00000768 // bt_a2dp_get_stream_remote_sep_id
#define IDH_bt_a2dp_get_stream_state                       0x00000769 // bt_a2dp_get_stream_state
#define IDH_bt_a2dp_listen                                 0x0000076A // bt_a2dp_listen
#define IDH_bt_a2dp_reconfigure_stream                     0x0000076B // bt_a2dp_reconfigure_stream
#define IDH_bt_a2dp_register_sink                          0x0000076C // bt_a2dp_register_sink
#define IDH_bt_a2dp_register_source                        0x0000076D // bt_a2dp_register_source
#define IDH_bt_a2dp_remove_media_rx_buffer                 0x0000076E // bt_a2dp_remove_media_rx_buffer
#define IDH_bt_a2dp_remove_media_tx_buffer                 0x0000076F // bt_a2dp_remove_media_tx_buffer
#define IDH_bt_a2dp_start_stream                           0x00000770 // bt_a2dp_start_stream
#define IDH_bt_a2dp_suspend_stream                         0x00000771 // bt_a2dp_suspend_stream
#define IDH_MPEG_BITRATE_0000                              0x00000772 // MPEG_BITRATE_0000
#define IDH_MPEG_BITRATE_0001                              0x00000773 // MPEG_BITRATE_0001
#define IDH_MPEG_BITRATE_0010                              0x00000774 // MPEG_BITRATE_0010
#define IDH_MPEG_BITRATE_0011                              0x00000775 // MPEG_BITRATE_0011
#define IDH_MPEG_BITRATE_0100                              0x00000776 // MPEG_BITRATE_0100
#define IDH_MPEG_BITRATE_0101                              0x00000777 // MPEG_BITRATE_0101
#define IDH_MPEG_BITRATE_0110                              0x00000778 // MPEG_BITRATE_0110
#define IDH_MPEG_BITRATE_0111                              0x00000779 // MPEG_BITRATE_0111
#define IDH_MPEG_BITRATE_1000                              0x0000077A // MPEG_BITRATE_1000
#define IDH_MPEG_BITRATE_1001                              0x0000077B // MPEG_BITRATE_1001
#define IDH_MPEG_BITRATE_1010                              0x0000077C // MPEG_BITRATE_1010
#define IDH_MPEG_BITRATE_1011                              0x0000077D // MPEG_BITRATE_1011
#define IDH_MPEG_BITRATE_1100                              0x0000077E // MPEG_BITRATE_1100
#define IDH_MPEG_BITRATE_1101                              0x0000077F // MPEG_BITRATE_1101
#define IDH_MPEG_BITRATE_1110                              0x00000780 // MPEG_BITRATE_1110
#define IDH_MPEG_BITRATE_ALL                               0x00000781 // MPEG_BITRATE_ALL
#define IDH_MPEG_CHANNEL_MODE_ALL                          0x00000782 // MPEG_CHANNEL_MODE_ALL
#define IDH_MPEG_CHANNEL_MODE_DUAL_CHANNEL                 0x00000783 // MPEG_CHANNEL_MODE_DUAL_CHANNEL
#define IDH_MPEG_CHANNEL_MODE_JOINT_STEREO                 0x00000784 // MPEG_CHANNEL_MODE_JOINT_STEREO
#define IDH_MPEG_CHANNEL_MODE_MONO                         0x00000785 // MPEG_CHANNEL_MODE_MONO
#define IDH_MPEG_CHANNEL_MODE_STEREO                       0x00000786 // MPEG_CHANNEL_MODE_STEREO
#define IDH_MPEG_CRC_PROTECTION_NOT_SUPPORTED              0x00000787 // MPEG_CRC_PROTECTION_NOT_SUPPORTED
#define IDH_MPEG_CRC_PROTECTION_SUPPORTED                  0x00000788 // MPEG_CRC_PROTECTION_SUPPORTED
#define IDH_MPEG_LAYER_1                                   0x00000789 // MPEG_LAYER_1
#define IDH_MPEG_LAYER_2                                   0x0000078A // MPEG_LAYER_2
#define IDH_MPEG_LAYER_3                                   0x0000078B // MPEG_LAYER_3
#define IDH_MPEG_LAYER_ALL                                 0x0000078C // MPEG_LAYER_ALL
#define IDH_MPEG_MPF_1                                     0x0000078D // MPEG_MPF_1
#define IDH_MPEG_MPF_2                                     0x0000078E // MPEG_MPF_2
#define IDH_MPEG_SAMPLING_FREQUENCY_16000                  0x0000078F // MPEG_SAMPLING_FREQUENCY_16000
#define IDH_MPEG_SAMPLING_FREQUENCY_22050                  0x00000790 // MPEG_SAMPLING_FREQUENCY_22050
#define IDH_MPEG_SAMPLING_FREQUENCY_24000                  0x00000791 // MPEG_SAMPLING_FREQUENCY_24000
#define IDH_MPEG_SAMPLING_FREQUENCY_32000                  0x00000792 // MPEG_SAMPLING_FREQUENCY_32000
#define IDH_MPEG_SAMPLING_FREQUENCY_44100                  0x00000793 // MPEG_SAMPLING_FREQUENCY_44100
#define IDH_MPEG_SAMPLING_FREQUENCY_48000                  0x00000794 // MPEG_SAMPLING_FREQUENCY_48000
#define IDH_MPEG_SAMPLING_FREQUENCY_ALL                    0x00000795 // MPEG_SAMPLING_FREQUENCY_ALL
#define IDH_MPEG_VBR_NOT_SUPPORTED                         0x00000796 // MPEG_VBR_NOT_SUPPORTED
#define IDH_MPEG_VBR_SUPPORTED                             0x00000797 // MPEG_VBR_SUPPORTED
#define IDH_SBC_ALLOCATION_METHOD_ALL                      0x00000798 // SBC_ALLOCATION_METHOD_ALL
#define IDH_SBC_ALLOCATION_METHOD_LOUDNESS                 0x00000799 // SBC_ALLOCATION_METHOD_LOUDNESS
#define IDH_SBC_ALLOCATION_METHOD_SNR                      0x0000079A // SBC_ALLOCATION_METHOD_SNR
#define IDH_SBC_BLOCK_LENGTH_12                            0x0000079B // SBC_BLOCK_LENGTH_12
#define IDH_SBC_BLOCK_LENGTH_16                            0x0000079C // SBC_BLOCK_LENGTH_16
#define IDH_SBC_BLOCK_LENGTH_4                             0x0000079D // SBC_BLOCK_LENGTH_4
#define IDH_SBC_BLOCK_LENGTH_8                             0x0000079E // SBC_BLOCK_LENGTH_8
#define IDH_SBC_BLOCK_LENGTH_ALL                           0x0000079F // SBC_BLOCK_LENGTH_ALL
#define IDH_SBC_CHANNEL_MODE_ALL                           0x000007A0 // SBC_CHANNEL_MODE_ALL
#define IDH_SBC_CHANNEL_MODE_DUAL_CHANNEL                  0x000007A1 // SBC_CHANNEL_MODE_DUAL_CHANNEL
#define IDH_SBC_CHANNEL_MODE_JOINT_STEREO                  0x000007A2 // SBC_CHANNEL_MODE_JOINT_STEREO
#define IDH_SBC_CHANNEL_MODE_MONO                          0x000007A3 // SBC_CHANNEL_MODE_MONO
#define IDH_SBC_CHANNEL_MODE_STEREO                        0x000007A4 // SBC_CHANNEL_MODE_STEREO
#define IDH_SBC_SAMPLING_FREQUENCY_16000                   0x000007A5 // SBC_SAMPLING_FREQUENCY_16000
#define IDH_SBC_SAMPLING_FREQUENCY_32000                   0x000007A6 // SBC_SAMPLING_FREQUENCY_32000
#define IDH_SBC_SAMPLING_FREQUENCY_44100                   0x000007A7 // SBC_SAMPLING_FREQUENCY_44100
#define IDH_SBC_SAMPLING_FREQUENCY_48000                   0x000007A8 // SBC_SAMPLING_FREQUENCY_48000
#define IDH_SBC_SAMPLING_FREQUENCY_ALL                     0x000007A9 // SBC_SAMPLING_FREQUENCY_ALL
#define IDH_SBC_SUBBANDS_4                                 0x000007AA // SBC_SUBBANDS_4
#define IDH_SBC_SUBBANDS_8                                 0x000007AB // SBC_SUBBANDS_8
#define IDH_SBC_SUBBANDS_ALL                               0x000007AC // SBC_SUBBANDS_ALL
#define IDH_bt_a2dp_get_all_capabilities                   0x000007AD // bt_a2dp_get_all_capabilities
#define IDH_bt_a2dp_get_configuration                      0x000007AE // bt_a2dp_get_configuration
#define IDH_bt_a2dp_open_stream                            0x000007AF // bt_a2dp_open_stream
#define IDH_A2DP_EVT_SET_STREAM_CONFIGURATION              0x000007B0 // A2DP_EVT_SET_STREAM_CONFIGURATION
#define IDH_bt_a2dp_clear_media_tx_queue                   0x000007B1 // bt_a2dp_clear_media_tx_queue
#define IDH_bt_a2dp_get_stream_config                      0x000007B2 // bt_a2dp_get_stream_config
#define IDH_bt_a2dp_get_stream_direction                   0x000007B3 // bt_a2dp_get_stream_direction
#define IDH_bt_a2dp_report_delay                           0x000007B4 // bt_a2dp_report_delay
#define IDH_bt_a2dp_set_media_tx_queue_limit               0x000007B5 // bt_a2dp_set_media_tx_queue_limit
#define IDH__bt_avctp_allocate_channel_bt_avctp_mgr_t_     0x000007B6 // _bt_avctp_allocate_channel@bt_avctp_mgr_t*
#define IDH__bt_avctp_allocate_message_bt_byte             0x000007B7 // _bt_avctp_allocate_message@bt_byte
#define IDH__bt_avctp_allocate_transport_bt_avctp_mgr_t_   0x000007B8 // _bt_avctp_allocate_transport@bt_avctp_mgr_t*
#define IDH__bt_avctp_find_channel_bt_avctp_mgr_t__bt_bdaddr_t__bt_uint_bt_int 0x000007B9 // _bt_avctp_find_channel@bt_avctp_mgr_t*@bt_bdaddr_t*@bt_uint@bt_int
#define IDH__bt_avctp_find_transport_bt_avctp_mgr_t__bt_l2cap_channel_t_ 0x000007BA // _bt_avctp_find_transport@bt_avctp_mgr_t*@bt_l2cap_channel_t*
#define IDH__bt_avctp_free_channel_bt_avctp_channel_t_     0x000007BB // _bt_avctp_free_channel@bt_avctp_channel_t*
#define IDH__bt_avctp_free_message_bt_avctp_message_t_     0x000007BC // _bt_avctp_free_message@bt_avctp_message_t*
#define IDH__bt_avctp_free_transport_bt_avctp_transport_t_ 0x000007BD // _bt_avctp_free_transport@bt_avctp_transport_t*
#define IDH__bt_avctp_init_message_buffers                 0x000007BE // _bt_avctp_init_message_buffers
#define IDH__bt_avctp_init_signal                          0x000007BF // _bt_avctp_init_signal
#define IDH__bt_avctp_l2cap_read_data_callback_struct__bt_l2cap_channel_t___bt_byte__bt_int 0x000007C0 // _bt_avctp_l2cap_read_data_callback@struct _bt_l2cap_channel_t *@bt_byte*@bt_int
#define IDH__bt_avctp_packet_assembler_bt_packet_t__bt_byte__bt_int 0x000007C1 // _bt_avctp_packet_assembler@bt_packet_t*@bt_byte*@bt_int
#define IDH__bt_avctp_send_ipid_bt_avctp_transport_t__bt_byte 0x000007C2 // _bt_avctp_send_ipid@bt_avctp_transport_t*@bt_byte
#define IDH__bt_avctp_set_signal                           0x000007C3 // _bt_avctp_set_signal
#define IDH__bt_avrcp_init_cmd_buffers                     0x000007C4 // _bt_avrcp_init_cmd_buffers
#define IDH_bt_avctp_cancel_command_bt_avctp_channel_t__bt_byte 0x000007C5 // bt_avctp_cancel_command@bt_avctp_channel_t*@bt_byte
#define IDH_bt_avctp_cancel_listen_bt_avctp_channel_t_     0x000007C6 // bt_avctp_cancel_listen@bt_avctp_channel_t*
#define IDH_bt_avctp_cancel_response_bt_avctp_channel_t__bt_byte 0x000007C7 // bt_avctp_cancel_response@bt_avctp_channel_t*@bt_byte
#define IDH_bt_avctp_connect_bt_avctp_channel_t__bt_bdaddr_t__bt_uint 0x000007C8 // bt_avctp_connect@bt_avctp_channel_t*@bt_bdaddr_t*@bt_uint
#define IDH_bt_avctp_create_channel_bt_avctp_mgr_t__bt_uint_bt_int_bt_byte 0x000007C9 // bt_avctp_create_channel@bt_avctp_mgr_t*@bt_uint@bt_int@bt_byte
#define IDH_bt_avctp_create_outgoing_channel_bt_avctp_mgr_t__bt_uint_bt_int_bt_byte 0x000007CA // bt_avctp_create_outgoing_channel@bt_avctp_mgr_t*@bt_uint@bt_int@bt_byte
#define IDH_bt_avctp_destroy_channel_bt_avctp_channel_t_   0x000007CB // bt_avctp_destroy_channel@bt_avctp_channel_t*
#define IDH_bt_avctp_disconnect_bt_avctp_channel_t_        0x000007CC // bt_avctp_disconnect@bt_avctp_channel_t*
#define IDH_bt_avctp_get_channel_remote_address_bt_avctp_channel_t_ 0x000007CD // bt_avctp_get_channel_remote_address@bt_avctp_channel_t*
#define IDH_bt_avctp_get_channel_state_bt_avctp_channel_t_ 0x000007CE // bt_avctp_get_channel_state@bt_avctp_channel_t*
#define IDH_bt_avctp_get_hci_connection_bt_avctp_channel_t_ 0x000007CF // bt_avctp_get_hci_connection@bt_avctp_channel_t*
#define IDH_bt_avctp_get_mgr                               0x000007D0 // bt_avctp_get_mgr
#define IDH_bt_avctp_init                                  0x000007D1 // bt_avctp_init
#define IDH_bt_avctp_listen_bt_avctp_channel_t_            0x000007D2 // bt_avctp_listen@bt_avctp_channel_t*
#define IDH_bt_avctp_send_command_bt_avctp_channel_t__bt_byte__bt_uint_bt_byte_ 0x000007D3 // bt_avctp_send_command@bt_avctp_channel_t*@bt_byte*@bt_uint@bt_byte*
#define IDH_bt_avctp_send_response_bt_avctp_channel_t__bt_byte_bt_byte__bt_uint 0x000007D4 // bt_avctp_send_response@bt_avctp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH_bt_avctp_set_callback_bt_avctp_mgr_t__bt_avctp_mgr_callback_fp_void_ 0x000007D5 // bt_avctp_set_callback@bt_avctp_mgr_t*@bt_avctp_mgr_callback_fp@void*
#define IDH_bt_avctp_start_bt_avctp_mgr_t_                 0x000007D6 // bt_avctp_start@bt_avctp_mgr_t*
#define IDH__bt_avctp_channel_t                            0x000007D7 // _bt_avctp_channel_t
#define IDH__bt_avctp_message_t                            0x000007D8 // _bt_avctp_message_t
#define IDH__bt_avctp_mgr_t                                0x000007D9 // _bt_avctp_mgr_t
#define IDH__bt_avctp_transport_t                          0x000007DA // _bt_avctp_transport_t
#define IDH_bt_avctp_channel_t                             0x000007DB // bt_avctp_channel_t
#define IDH_bt_avctp_event_t                               0x000007DC // bt_avctp_event_t
#define IDH_bt_avctp_evt_channel_connected_t               0x000007DD // bt_avctp_evt_channel_connected_t
#define IDH_bt_avctp_evt_channel_disconnected_t            0x000007DE // bt_avctp_evt_channel_disconnected_t
#define IDH_bt_avctp_evt_command_cancelled_t               0x000007DF // bt_avctp_evt_command_cancelled_t
#define IDH_bt_avctp_evt_command_received_t                0x000007E0 // bt_avctp_evt_command_received_t
#define IDH_bt_avctp_evt_command_sent_t                    0x000007E1 // bt_avctp_evt_command_sent_t
#define IDH_bt_avctp_evt_connection_failed_t               0x000007E2 // bt_avctp_evt_connection_failed_t
#define IDH_bt_avctp_evt_response_cancelled_t              0x000007E3 // bt_avctp_evt_response_cancelled_t
#define IDH_bt_avctp_evt_response_received_t               0x000007E4 // bt_avctp_evt_response_received_t
#define IDH_bt_avctp_evt_response_sent_t                   0x000007E5 // bt_avctp_evt_response_sent_t
#define IDH_bt_avctp_message_t                             0x000007E6 // bt_avctp_message_t
#define IDH_bt_avctp_mgr_callback_fp                       0x000007E7 // bt_avctp_mgr_callback_fp
#define IDH_bt_avctp_mgr_t                                 0x000007E8 // bt_avctp_mgr_t
#define IDH_bt_avctp_packet_t                              0x000007E9 // bt_avctp_packet_t
#define IDH_bt_avctp_transport_t                           0x000007EA // bt_avctp_transport_t
#define IDH___AVCTP_H                                      0x000007EB // __AVCTP_H
#define IDH___AVCTP_PACKET_H                               0x000007EC // __AVCTP_PACKET_H
#define IDH___AVCTP_PRIVATE_H                              0x000007ED // __AVCTP_PRIVATE_H
#define IDH_AVCTP_CHANNEL_FLAG_LISTENING                   0x000007EE // AVCTP_CHANNEL_FLAG_LISTENING
#define IDH_AVCTP_CHANNEL_FLAG_SENDING                     0x000007EF // AVCTP_CHANNEL_FLAG_SENDING
#define IDH_AVCTP_CHANNEL_STATE_CONNECTED                  0x000007F0 // AVCTP_CHANNEL_STATE_CONNECTED
#define IDH_AVCTP_CHANNEL_STATE_CONNECTING                 0x000007F1 // AVCTP_CHANNEL_STATE_CONNECTING
#define IDH_AVCTP_CHANNEL_STATE_DISCONNECTING              0x000007F2 // AVCTP_CHANNEL_STATE_DISCONNECTING
#define IDH_AVCTP_CHANNEL_STATE_FREE                       0x000007F3 // AVCTP_CHANNEL_STATE_FREE
#define IDH_AVCTP_CHANNEL_STATE_IDLE                       0x000007F4 // AVCTP_CHANNEL_STATE_IDLE
#define IDH_AVCTP_ERROR_BAD_STATE                          0x000007F5 // AVCTP_ERROR_BAD_STATE
#define IDH_AVCTP_ERROR_SUCCESS                            0x000007F6 // AVCTP_ERROR_SUCCESS
#define IDH_AVCTP_EVT_CHANNEL_CONNECTED                    0x000007F7 // AVCTP_EVT_CHANNEL_CONNECTED
#define IDH_AVCTP_EVT_CHANNEL_DISCONNECTED                 0x000007F8 // AVCTP_EVT_CHANNEL_DISCONNECTED
#define IDH_AVCTP_EVT_COMMAND_CANCELLED                    0x000007F9 // AVCTP_EVT_COMMAND_CANCELLED
#define IDH_AVCTP_EVT_COMMAND_RECEIVED                     0x000007FA // AVCTP_EVT_COMMAND_RECEIVED
#define IDH_AVCTP_EVT_COMMAND_SENT                         0x000007FB // AVCTP_EVT_COMMAND_SENT
#define IDH_AVCTP_EVT_CONNECTION_FAILED                    0x000007FC // AVCTP_EVT_CONNECTION_FAILED
#define IDH_AVCTP_EVT_NOTHING                              0x000007FD // AVCTP_EVT_NOTHING
#define IDH_AVCTP_EVT_RESPONE_RECEIVED                     0x000007FE // AVCTP_EVT_RESPONE_RECEIVED
#define IDH_AVCTP_EVT_RESPONSE_CANCELLED                   0x000007FF // AVCTP_EVT_RESPONSE_CANCELLED
#define IDH_AVCTP_EVT_RESPONSE_SENT                        0x00000800 // AVCTP_EVT_RESPONSE_SENT
#define IDH_AVCTP_MANAGER_STATE_IDLE                       0x00000801 // AVCTP_MANAGER_STATE_IDLE
#define IDH_AVCTP_MESSAGE_PACKET_TYPE_CONTINUE             0x00000802 // AVCTP_MESSAGE_PACKET_TYPE_CONTINUE
#define IDH_AVCTP_MESSAGE_PACKET_TYPE_END                  0x00000803 // AVCTP_MESSAGE_PACKET_TYPE_END
#define IDH_AVCTP_MESSAGE_PACKET_TYPE_SINGLE               0x00000804 // AVCTP_MESSAGE_PACKET_TYPE_SINGLE
#define IDH_AVCTP_MESSAGE_PACKET_TYPE_START                0x00000805 // AVCTP_MESSAGE_PACKET_TYPE_START
#define IDH_AVCTP_MESSAGE_TYPE_COMMAND                     0x00000806 // AVCTP_MESSAGE_TYPE_COMMAND
#define IDH_AVCTP_MESSAGE_TYPE_RESPONSE                    0x00000807 // AVCTP_MESSAGE_TYPE_RESPONSE
#define IDH_AVCTP_TRANSPORT_FLAG_RX_MESSAGE_STARTED        0x00000808 // AVCTP_TRANSPORT_FLAG_RX_MESSAGE_STARTED
#define IDH_AVCTP_TRANSPORT_FLAG_SENDING                   0x00000809 // AVCTP_TRANSPORT_FLAG_SENDING
#define IDH_AVCTP_TRANSPORT_STATE_CONNECTED                0x0000080A // AVCTP_TRANSPORT_STATE_CONNECTED
#define IDH_AVCTP_TRANSPORT_STATE_CONNECTING               0x0000080B // AVCTP_TRANSPORT_STATE_CONNECTING
#define IDH_AVCTP_TRANSPORT_STATE_DISCONNECTING            0x0000080C // AVCTP_TRANSPORT_STATE_DISCONNECTING
#define IDH_AVCTP_TRANSPORT_STATE_FREE                     0x0000080D // AVCTP_TRANSPORT_STATE_FREE
#define IDH_AVCTP_TRANSPORT_STATE_IDLE                     0x0000080E // AVCTP_TRANSPORT_STATE_IDLE
#define IDH_AVDTP_MANAGER_FLAG_SENDING_MEDIA_PACKET        0x0000080F // AVDTP_MANAGER_FLAG_SENDING_MEDIA_PACKET
#define IDH__bt_avdtp_add_param_byte_bt_avdtp_control_cmd_t__bt_byte 0x00000810 // _bt_avdtp_add_param_byte@bt_avdtp_control_cmd_t*@bt_byte
#define IDH__bt_avdtp_add_param_uint_bt_avdtp_control_cmd_t__bt_uint 0x00000811 // _bt_avdtp_add_param_uint@bt_avdtp_control_cmd_t*@bt_uint
#define IDH__bt_avdtp_allocate_buffers                     0x00000812 // _bt_avdtp_allocate_buffers
#define IDH__bt_avdtp_allocate_cmd_bt_byte                 0x00000813 // _bt_avdtp_allocate_cmd@bt_byte
#define IDH__bt_avdtp_allocate_sep                         0x00000814 // _bt_avdtp_allocate_sep
#define IDH__bt_avdtp_allocate_sep_config                  0x00000815 // _bt_avdtp_allocate_sep_config
#define IDH__bt_avdtp_allocate_stream_bt_avdtp_mgr_t_      0x00000816 // _bt_avdtp_allocate_stream@bt_avdtp_mgr_t*
#define IDH__bt_avdtp_allocate_transport_channel_bt_avdtp_mgr_t__bt_byte_bt_byte_bt_byte 0x00000817 // _bt_avdtp_allocate_transport_channel@bt_avdtp_mgr_t*@bt_byte@bt_byte@bt_byte
#define IDH__bt_avdtp_allocate_transport_session_id_bt_avdtp_mgr_t__bt_byte 0x00000818 // _bt_avdtp_allocate_transport_session_id@bt_avdtp_mgr_t*@bt_byte
#define IDH__bt_avdtp_begin_tc_channel_operation_bt_byte_bt_avdtp_transport_op_callback_fp_void_ 0x00000819 // _bt_avdtp_begin_tc_channel_operation@bt_byte@bt_avdtp_transport_op_callback_fp@void*
#define IDH__bt_avdtp_commit_tc_channel_operation          0x0000081A // _bt_avdtp_commit_tc_channel_operation
#define IDH__bt_avdtp_control_channel_accept_handler_bt_avdtp_control_channel_t__bt_byte_bt_byte_bt_b 0x0000081B // _bt_avdtp_control_channel_accept_handler@bt_avdtp_control_channel_t*@bt_byte@bt_byte@bt_byte*@bt_int@bt_int*
#define IDH__bt_avdtp_control_channel_cmd_handler_bt_avdtp_control_channel_t__bt_byte_bt_byte_bt_byte 0x0000081C // _bt_avdtp_control_channel_cmd_handler@bt_avdtp_control_channel_t*@bt_byte@bt_byte@bt_byte*@bt_int@bt_int*
#define IDH__bt_avdtp_control_channel_event_handler_bt_avdtp_control_channel_t__bt_byte_void_ 0x0000081D // _bt_avdtp_control_channel_event_handler@bt_avdtp_control_channel_t*@bt_byte@void*
#define IDH__bt_avdtp_control_channel_reject_handler_bt_avdtp_control_channel_t__bt_byte_bt_byte_bt_b 0x0000081E // _bt_avdtp_control_channel_reject_handler@bt_avdtp_control_channel_t*@bt_byte@bt_byte@bt_byte*@bt_int@bt_int*
#define IDH__bt_avdtp_execute_tc_channel_operation         0x0000081F // _bt_avdtp_execute_tc_channel_operation
#define IDH__bt_avdtp_find_listening_stream_bt_avdtp_mgr_t__bt_byte 0x00000820 // _bt_avdtp_find_listening_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH__bt_avdtp_find_stream_bt_avdtp_mgr_t__bt_byte  0x00000821 // _bt_avdtp_find_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH__bt_avdtp_find_stream_by_remote_sep_id_bt_avdtp_mgr_t__bt_bdaddr_t__bt_byte 0x00000822 // _bt_avdtp_find_stream_by_remote_sep_id@bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_byte
#define IDH__bt_avdtp_find_stream_by_sep_id_bt_avdtp_mgr_t__bt_bdaddr_t__bt_byte 0x00000823 // _bt_avdtp_find_stream_by_sep_id@bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_byte
#define IDH__bt_avdtp_free_cmd_bt_avdtp_control_cmd_t_     0x00000824 // _bt_avdtp_free_cmd@bt_avdtp_control_cmd_t*
#define IDH__bt_avdtp_free_sep_config_bt_avdtp_sep_capabilities_t_ 0x00000825 // _bt_avdtp_free_sep_config@bt_avdtp_sep_capabilities_t*
#define IDH__bt_avdtp_free_stream_bt_avdtp_stream_t_       0x00000826 // _bt_avdtp_free_stream@bt_avdtp_stream_t*
#define IDH__bt_avdtp_free_transport_channel_bt_avdtp_transport_channel_t_ 0x00000827 // _bt_avdtp_free_transport_channel@bt_avdtp_transport_channel_t*
#define IDH__bt_avdtp_get_control_channel_struct__bt_avdtp_mgr_t__bt_bdaddr_t_ 0x00000828 // _bt_avdtp_get_control_channel@struct _bt_avdtp_mgr_t*@bt_bdaddr_t*
#define IDH__bt_avdtp_init_cmd_buffers                     0x00000829 // _bt_avdtp_init_cmd_buffers
#define IDH__bt_avdtp_init_sep_config_buffers              0x0000082A // _bt_avdtp_init_sep_config_buffers
#define IDH__bt_avdtp_init_signal                          0x0000082B // _bt_avdtp_init_signal
#define IDH__bt_avdtp_is_sep_inuse_bt_avdtp_mgr_t__bt_avdtp_sep_t__bt_bdaddr_t_ 0x0000082C // _bt_avdtp_is_sep_inuse@bt_avdtp_mgr_t*@bt_avdtp_sep_t*@bt_bdaddr_t*
#define IDH__bt_avdtp_open_control_channel_ex_bt_avdtp_mgr_t__bt_bdaddr_t__bt_uint 0x0000082D // _bt_avdtp_open_control_channel_ex@bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_uint
#define IDH__bt_avdtp_open_control_channel_ex_struct__bt_avdtp_mgr_t__bt_bdaddr_t__bt_uint 0x0000082E // _bt_avdtp_open_control_channel_ex@struct _bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_uint
#define IDH__bt_avdtp_register_transport_channel_for_operation_bt_avdtp_transport_channel_t_ 0x0000082F // _bt_avdtp_register_transport_channel_for_operation@bt_avdtp_transport_channel_t*
#define IDH__bt_avdtp_send_command_bt_avdtp_control_channel_t__bt_avdtp_control_cmd_t_ 0x00000830 // _bt_avdtp_send_command@bt_avdtp_control_channel_t*@bt_avdtp_control_cmd_t*
#define IDH__bt_avdtp_send_media_packet_bt_avdtp_stream_t_ 0x00000831 // _bt_avdtp_send_media_packet@bt_avdtp_stream_t*
#define IDH__bt_avdtp_set_signal                           0x00000832 // _bt_avdtp_set_signal
#define IDH__bt_avdtp_transport_l2cap_read_data_callback_struct__bt_l2cap_channel_t___bt_byte_p_bt_in 0x00000833 // _bt_avdtp_transport_l2cap_read_data_callback@struct _bt_l2cap_channel_t *@bt_byte_p@bt_int
#define IDH__bt_avdtp_transport_l2cap_state_changed_callback_bt_l2cap_channel_t__bt_int_void_ 0x00000834 // _bt_avdtp_transport_l2cap_state_changed_callback@bt_l2cap_channel_t*@bt_int@void*
#define IDH__bt_avdtp_write_caps_bt_avdtp_mgr_t__bt_avdtp_sep_capabilities_t__bt_avdtp_stream_t__bt_a 0x00000835 // _bt_avdtp_write_caps@bt_avdtp_mgr_t*@bt_avdtp_sep_capabilities_t*@bt_avdtp_stream_t*@bt_avdtp_control_cmd_t*
#define IDH_bt_avdtp_abort_stream_bt_avdtp_mgr_t__bt_byte  0x00000836 // bt_avdtp_abort_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_add_media_rx_buffer_bt_avdtp_mgr_t__bt_byte_bt_media_packet_t_ 0x00000837 // bt_avdtp_add_media_rx_buffer@bt_avdtp_mgr_t*@bt_byte@bt_media_packet_t*
#define IDH_bt_avdtp_add_media_tx_buffer_bt_avdtp_mgr_t__bt_byte_bt_media_packet_t_ 0x00000838 // bt_avdtp_add_media_tx_buffer@bt_avdtp_mgr_t*@bt_byte@bt_media_packet_t*
#define IDH_bt_avdtp_cancel_listen_bt_avdtp_mgr_t__bt_byte_bt_byte 0x00000839 // bt_avdtp_cancel_listen@bt_avdtp_mgr_t*@bt_byte@bt_byte
#define IDH_bt_avdtp_close_stream_bt_avdtp_mgr_t__bt_byte  0x0000083A // bt_avdtp_close_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_create_stream_bt_avdtp_mgr_t_         0x0000083B // bt_avdtp_create_stream@bt_avdtp_mgr_t*
#define IDH_bt_avdtp_destroy_stream_bt_avdtp_mgr_t__bt_byte 0x0000083C // bt_avdtp_destroy_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_disconnect_bt_avdtp_mgr_t__bt_bdaddr_t_ 0x0000083D // bt_avdtp_disconnect@bt_avdtp_mgr_t*@bt_bdaddr_t*
#define IDH_bt_avdtp_discover_bt_avdtp_mgr_t__bt_bdaddr_t_ 0x0000083E // bt_avdtp_discover@bt_avdtp_mgr_t*@bt_bdaddr_t*
#define IDH_bt_avdtp_find_codec_bt_avdtp_mgr_t__bt_byte    0x0000083F // bt_avdtp_find_codec@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_capabilities_bt_avdtp_mgr_t__bt_bdaddr_t__bt_byte 0x00000840 // bt_avdtp_get_capabilities@bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_byte
#define IDH_bt_avdtp_get_configuration_bt_avdtp_mgr_t__bt_byte 0x00000841 // bt_avdtp_get_configuration@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_hci_connection_bt_avdtp_mgr_t__bt_byte 0x00000842 // bt_avdtp_get_hci_connection@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_mgr                               0x00000843 // bt_avdtp_get_mgr
#define IDH_bt_avdtp_get_sep_bt_avdtp_mgr_t__bt_byte       0x00000844 // bt_avdtp_get_sep@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_codec_config_bt_avdtp_mgr_t__bt_byte 0x00000845 // bt_avdtp_get_stream_codec_config@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_codec_type_bt_avdtp_mgr_t__bt_byte 0x00000846 // bt_avdtp_get_stream_codec_type@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_config_bt_avdtp_mgr_t__bt_byte 0x00000847 // bt_avdtp_get_stream_config@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_local_sep_id_bt_avdtp_mgr_t__bt_byte 0x00000848 // bt_avdtp_get_stream_local_sep_id@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_remote_address_bt_avdtp_mgr_t__bt_byte 0x00000849 // bt_avdtp_get_stream_remote_address@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_remote_sep_id_bt_avdtp_mgr_t__bt_byte 0x0000084A // bt_avdtp_get_stream_remote_sep_id@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_state_bt_avdtp_mgr_t__bt_byte 0x0000084B // bt_avdtp_get_stream_state@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_init                                  0x0000084C // bt_avdtp_init
#define IDH_bt_avdtp_listen_bt_avdtp_mgr_t__bt_byte_bt_byte 0x0000084D // bt_avdtp_listen@bt_avdtp_mgr_t*@bt_byte@bt_byte
#define IDH_bt_avdtp_open_stream_bt_avdtp_mgr_t__bt_byte   0x0000084E // bt_avdtp_open_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_reconfigure_stream_bt_avdtp_mgr_t__bt_byte_bt_avdtp_sep_capabilities_t_ 0x0000084F // bt_avdtp_reconfigure_stream@bt_avdtp_mgr_t*@bt_byte@bt_avdtp_sep_capabilities_t*
#define IDH_bt_avdtp_register_callback_bt_avdtp_mgr_t__bt_avdtp_mgr_callback_fp_void_ 0x00000850 // bt_avdtp_register_callback@bt_avdtp_mgr_t*@bt_avdtp_mgr_callback_fp@void*
#define IDH_bt_avdtp_register_codec_bt_avdtp_mgr_t__bt_avdtp_codec_t_ 0x00000851 // bt_avdtp_register_codec@bt_avdtp_mgr_t*@bt_avdtp_codec_t*
#define IDH_bt_avdtp_register_sep_bt_avdtp_mgr_t__bt_byte_bt_avdtp_sep_capabilities_t_ 0x00000852 // bt_avdtp_register_sep@bt_avdtp_mgr_t*@bt_byte@bt_avdtp_sep_capabilities_t*
#define IDH_bt_avdtp_remove_media_rx_buffer_bt_avdtp_mgr_t__bt_byte_bt_media_packet_t_ 0x00000853 // bt_avdtp_remove_media_rx_buffer@bt_avdtp_mgr_t*@bt_byte@bt_media_packet_t*
#define IDH_bt_avdtp_remove_media_tx_buffer_bt_avdtp_mgr_t__bt_byte_bt_media_packet_t_ 0x00000854 // bt_avdtp_remove_media_tx_buffer@bt_avdtp_mgr_t*@bt_byte@bt_media_packet_t*
#define IDH_bt_avdtp_security_control_bt_avdtp_mgr_t__bt_byte_bt_byte__bt_byte 0x00000855 // bt_avdtp_security_control@bt_avdtp_mgr_t*@bt_byte@bt_byte*@bt_byte
#define IDH_bt_avdtp_set_configuration_bt_avdtp_mgr_t__bt_byte_bt_bdaddr_t__bt_byte_bt_byte_bt_avdtp_ 0x00000856 // bt_avdtp_set_configuration@bt_avdtp_mgr_t*@bt_byte@bt_bdaddr_t*@bt_byte@bt_byte@bt_avdtp_sep_capabilities_t*
#define IDH_bt_avdtp_start_bt_avdtp_mgr_t_                 0x00000857 // bt_avdtp_start@bt_avdtp_mgr_t*
#define IDH_bt_avdtp_start_stream_bt_avdtp_mgr_t__bt_byte  0x00000858 // bt_avdtp_start_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_suspend_stream_bt_avdtp_mgr_t__bt_byte 0x00000859 // bt_avdtp_suspend_stream@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_unregister_codec_bt_avdtp_mgr_t__bt_byte 0x0000085A // bt_avdtp_unregister_codec@bt_avdtp_mgr_t*@bt_byte
#define IDH__bt_avdtp_add_param_uintn_bt_avdtp_control_cmd_t__bt_uint 0x0000085B // _bt_avdtp_add_param_uintn@bt_avdtp_control_cmd_t*@bt_uint
#define IDH__bt_avdtp_read_caps_bt_avdtp_mgr_t__bt_avdtp_sep_capabilities_t__bt_byte__bt_int_bt_int__ 0x0000085C // _bt_avdtp_read_caps@bt_avdtp_mgr_t*@bt_avdtp_sep_capabilities_t*@bt_byte*@bt_int@bt_int*@bt_byte*
#define IDH_bt_avdtp_get_l2cap_channel_bt_avdtp_mgr_t__bt_byte_bt_byte 0x0000085D // bt_avdtp_get_l2cap_channel@bt_avdtp_mgr_t*@bt_byte@bt_byte
#define IDH_bt_avdtp_clear_media_tx_queue_bt_avdtp_mgr_t__bt_byte 0x0000085E // bt_avdtp_clear_media_tx_queue@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_get_all_capabilities_bt_avdtp_mgr_t__bt_bdaddr_t__bt_byte 0x0000085F // bt_avdtp_get_all_capabilities@bt_avdtp_mgr_t*@bt_bdaddr_t*@bt_byte
#define IDH_bt_avdtp_get_stream_direction_bt_avdtp_mgr_t__bt_byte 0x00000860 // bt_avdtp_get_stream_direction@bt_avdtp_mgr_t*@bt_byte
#define IDH_bt_avdtp_report_delay_bt_avdtp_mgr_t__bt_byte_bt_uint 0x00000861 // bt_avdtp_report_delay@bt_avdtp_mgr_t*@bt_byte@bt_uint
#define IDH_bt_avdtp_set_media_tx_queue_limit_bt_avdtp_mgr_t__bt_byte_bt_uint 0x00000862 // bt_avdtp_set_media_tx_queue_limit@bt_avdtp_mgr_t*@bt_byte@bt_uint
#define IDH__bt_avdtp_codec_op_param_u                     0x00000863 // _bt_avdtp_codec_op_param_u
#define IDH__bt_avdtp_sep_t                                0x00000864 // _bt_avdtp_sep_t
#define IDH__bt_media_packet_t                             0x00000865 // _bt_media_packet_t
#define IDH_bt_avdtp_codec_handler_fp                      0x00000866 // bt_avdtp_codec_handler_fp
#define IDH_bt_avdtp_codec_op_decode_t                     0x00000867 // bt_avdtp_codec_op_decode_t
#define IDH_bt_avdtp_codec_op_encode_t                     0x00000868 // bt_avdtp_codec_op_encode_t
#define IDH_bt_avdtp_codec_op_param_t                      0x00000869 // bt_avdtp_codec_op_param_t
#define IDH_bt_avdtp_codec_op_parse_config_t               0x0000086A // bt_avdtp_codec_op_parse_config_t
#define IDH_bt_avdtp_codec_op_parse_packet_t               0x0000086B // bt_avdtp_codec_op_parse_packet_t
#define IDH_bt_avdtp_codec_op_serialize_config_t           0x0000086C // bt_avdtp_codec_op_serialize_config_t
#define IDH_bt_avdtp_codec_t                               0x0000086D // bt_avdtp_codec_t
#define IDH_bt_avdtp_control_channel_t                     0x0000086E // bt_avdtp_control_channel_t
#define IDH_bt_avdtp_control_cmd_t                         0x0000086F // bt_avdtp_control_cmd_t
#define IDH_bt_avdtp_ctrl_evt_data_received_t              0x00000870 // bt_avdtp_ctrl_evt_data_received_t
#define IDH_bt_avdtp_event_t                               0x00000871 // bt_avdtp_event_t
#define IDH_bt_avdtp_evt_abort_stream_requested_t          0x00000872 // bt_avdtp_evt_abort_stream_requested_t
#define IDH_bt_avdtp_evt_close_stream_completed_t          0x00000873 // bt_avdtp_evt_close_stream_completed_t
#define IDH_bt_avdtp_evt_close_stream_requested_t          0x00000874 // bt_avdtp_evt_close_stream_requested_t
#define IDH_bt_avdtp_evt_ctrl_channel_connected_t          0x00000875 // bt_avdtp_evt_ctrl_channel_connected_t
#define IDH_bt_avdtp_evt_ctrl_channel_disconnected_t       0x00000876 // bt_avdtp_evt_ctrl_channel_disconnected_t
#define IDH_bt_avdtp_evt_discover_completed_t              0x00000877 // bt_avdtp_evt_discover_completed_t
#define IDH_bt_avdtp_evt_get_sep_capabilities_completed_t  0x00000878 // bt_avdtp_evt_get_sep_capabilities_completed_t
#define IDH_bt_avdtp_evt_get_stream_configuration_completed_t 0x00000879 // bt_avdtp_evt_get_stream_configuration_completed_t
#define IDH_bt_avdtp_evt_media_packet_received_t           0x0000087A // bt_avdtp_evt_media_packet_received_t
#define IDH_bt_avdtp_evt_media_packet_send_failed_t        0x0000087B // bt_avdtp_evt_media_packet_send_failed_t
#define IDH_bt_avdtp_evt_media_packet_sent_t               0x0000087C // bt_avdtp_evt_media_packet_sent_t
#define IDH_bt_avdtp_evt_open_stream_completed_t           0x0000087D // bt_avdtp_evt_open_stream_completed_t
#define IDH_bt_avdtp_evt_open_stream_requested_t           0x0000087E // bt_avdtp_evt_open_stream_requested_t
#define IDH_bt_avdtp_evt_reconfigure_stream_requested_t    0x0000087F // bt_avdtp_evt_reconfigure_stream_requested_t
#define IDH_bt_avdtp_evt_sep_capabilities_received_t       0x00000880 // bt_avdtp_evt_sep_capabilities_received_t
#define IDH_bt_avdtp_evt_sep_info_received_t               0x00000881 // bt_avdtp_evt_sep_info_received_t
#define IDH_bt_avdtp_evt_set_stream_configuration_completed_t 0x00000882 // bt_avdtp_evt_set_stream_configuration_completed_t
#define IDH_bt_avdtp_evt_set_stream_configuration_requested_t 0x00000883 // bt_avdtp_evt_set_stream_configuration_requested_t
#define IDH_bt_avdtp_evt_start_stream_completed_t          0x00000884 // bt_avdtp_evt_start_stream_completed_t
#define IDH_bt_avdtp_evt_start_stream_requested_t          0x00000885 // bt_avdtp_evt_start_stream_requested_t
#define IDH_bt_avdtp_evt_stream_aborted_t                  0x00000886 // bt_avdtp_evt_stream_aborted_t
#define IDH_bt_avdtp_evt_stream_closed_t                   0x00000887 // bt_avdtp_evt_stream_closed_t
#define IDH_bt_avdtp_evt_stream_configured_t               0x00000888 // bt_avdtp_evt_stream_configured_t
#define IDH_bt_avdtp_evt_stream_opened_t                   0x00000889 // bt_avdtp_evt_stream_opened_t
#define IDH_bt_avdtp_evt_stream_reconfigure_completed_t    0x0000088A // bt_avdtp_evt_stream_reconfigure_completed_t
#define IDH_bt_avdtp_evt_stream_reconfigured_t             0x0000088B // bt_avdtp_evt_stream_reconfigured_t
#define IDH_bt_avdtp_evt_stream_security_control_completed_t 0x0000088C // bt_avdtp_evt_stream_security_control_completed_t
#define IDH_bt_avdtp_evt_stream_started_t                  0x0000088D // bt_avdtp_evt_stream_started_t
#define IDH_bt_avdtp_evt_stream_suspended_t                0x0000088E // bt_avdtp_evt_stream_suspended_t
#define IDH_bt_avdtp_evt_suspend_stream_completed_t        0x0000088F // bt_avdtp_evt_suspend_stream_completed_t
#define IDH_bt_avdtp_evt_suspend_stream_requested_t        0x00000890 // bt_avdtp_evt_suspend_stream_requested_t
#define IDH_bt_avdtp_mgr_callback_fp                       0x00000891 // bt_avdtp_mgr_callback_fp
#define IDH_bt_avdtp_mgr_t                                 0x00000892 // bt_avdtp_mgr_t
#define IDH_bt_avdtp_sep_capabilities_t                    0x00000893 // bt_avdtp_sep_capabilities_t
#define IDH_bt_avdtp_sep_t                                 0x00000894 // bt_avdtp_sep_t
#define IDH_bt_avdtp_stream_t                              0x00000895 // bt_avdtp_stream_t
#define IDH_bt_avdtp_transport_channel_t                   0x00000896 // bt_avdtp_transport_channel_t
#define IDH_bt_avdtp_transport_op_callback_fp              0x00000897 // bt_avdtp_transport_op_callback_fp
#define IDH_bt_avdtp_transport_session_t                   0x00000898 // bt_avdtp_transport_session_t
#define IDH_bt_media_packet_t                              0x00000899 // bt_media_packet_t
#define IDH___AVDTP_CONFIG_H                               0x0000089A // __AVDTP_CONFIG_H
#define IDH___AVDTP_CONTROL_H                              0x0000089B // __AVDTP_CONTROL_H
#define IDH___AVDTP_H                                      0x0000089C // __AVDTP_H
#define IDH___AVDTP_PRIVATE_H                              0x0000089D // __AVDTP_PRIVATE_H
#define IDH_AVDTP_CODEC_OPCODE_PARSE_CONFIG                0x0000089E // AVDTP_CODEC_OPCODE_PARSE_CONFIG
#define IDH_AVDTP_CODEC_OPCODE_PARSE_PACKET                0x0000089F // AVDTP_CODEC_OPCODE_PARSE_PACKET
#define IDH_AVDTP_CODEC_OPCODE_SERIALIZE_CONFIG            0x000008A0 // AVDTP_CODEC_OPCODE_SERIALIZE_CONFIG
#define IDH_AVDTP_CODEC_TYPE_ATRAC                         0x000008A1 // AVDTP_CODEC_TYPE_ATRAC
#define IDH_AVDTP_CODEC_TYPE_MPEG1_2_AUDIO                 0x000008A2 // AVDTP_CODEC_TYPE_MPEG1_2_AUDIO
#define IDH_AVDTP_CODEC_TYPE_MPEG2_4_AAC                   0x000008A3 // AVDTP_CODEC_TYPE_MPEG2_4_AAC
#define IDH_AVDTP_CODEC_TYPE_NON_A2DP                      0x000008A4 // AVDTP_CODEC_TYPE_NON_A2DP
#define IDH_AVDTP_CODEC_TYPE_SBC                           0x000008A5 // AVDTP_CODEC_TYPE_SBC
#define IDH_AVDTP_CTLR_CHANNEL_EVT_CONNECTED               0x000008A6 // AVDTP_CTLR_CHANNEL_EVT_CONNECTED
#define IDH_AVDTP_CTLR_CHANNEL_EVT_CONNECTION_FAILED       0x000008A7 // AVDTP_CTLR_CHANNEL_EVT_CONNECTION_FAILED
#define IDH_AVDTP_CTLR_CHANNEL_EVT_DISCONNECTED            0x000008A8 // AVDTP_CTLR_CHANNEL_EVT_DISCONNECTED
#define IDH_AVDTP_CTLR_CHANNEL_EVT_NOTHING                 0x000008A9 // AVDTP_CTLR_CHANNEL_EVT_NOTHING
#define IDH_AVDTP_CTRL_CHANNEL_EVT_DATA_RECEIVED           0x000008AA // AVDTP_CTRL_CHANNEL_EVT_DATA_RECEIVED
#define IDH_AVDTP_CTRL_CHANNEL_STATE_CONNECTED             0x000008AB // AVDTP_CTRL_CHANNEL_STATE_CONNECTED
#define IDH_AVDTP_CTRL_CHANNEL_STATE_CONNECTING            0x000008AC // AVDTP_CTRL_CHANNEL_STATE_CONNECTING
#define IDH_AVDTP_CTRL_CHANNEL_STATE_DISCONNECTED          0x000008AD // AVDTP_CTRL_CHANNEL_STATE_DISCONNECTED
#define IDH_AVDTP_CTRL_MESSAGE_TYPE_ACCEPT                 0x000008AE // AVDTP_CTRL_MESSAGE_TYPE_ACCEPT
#define IDH_AVDTP_CTRL_MESSAGE_TYPE_COMMAND                0x000008AF // AVDTP_CTRL_MESSAGE_TYPE_COMMAND
#define IDH_AVDTP_CTRL_MESSAGE_TYPE_FLD                    0x000008B0 // AVDTP_CTRL_MESSAGE_TYPE_FLD
#define IDH_AVDTP_CTRL_MESSAGE_TYPE_REJECT                 0x000008B1 // AVDTP_CTRL_MESSAGE_TYPE_REJECT
#define IDH_AVDTP_CTRL_PACKET_TYPE_CONTINUE                0x000008B2 // AVDTP_CTRL_PACKET_TYPE_CONTINUE
#define IDH_AVDTP_CTRL_PACKET_TYPE_END                     0x000008B3 // AVDTP_CTRL_PACKET_TYPE_END
#define IDH_AVDTP_CTRL_PACKET_TYPE_FLD                     0x000008B4 // AVDTP_CTRL_PACKET_TYPE_FLD
#define IDH_AVDTP_CTRL_PACKET_TYPE_SIGNLE                  0x000008B5 // AVDTP_CTRL_PACKET_TYPE_SIGNLE
#define IDH_AVDTP_CTRL_PACKET_TYPE_START                   0x000008B6 // AVDTP_CTRL_PACKET_TYPE_START
#define IDH_AVDTP_ERROR_BAD_ACP_SEID                       0x000008B7 // AVDTP_ERROR_BAD_ACP_SEID
#define IDH_AVDTP_ERROR_BAD_CP_FORMAT                      0x000008B8 // AVDTP_ERROR_BAD_CP_FORMAT
#define IDH_AVDTP_ERROR_BAD_HEADER_FORMAT                  0x000008B9 // AVDTP_ERROR_BAD_HEADER_FORMAT
#define IDH_AVDTP_ERROR_BAD_LENGTH                         0x000008BA // AVDTP_ERROR_BAD_LENGTH
#define IDH_AVDTP_ERROR_BAD_MEDIA_TRANSPORT_FORMAT         0x000008BB // AVDTP_ERROR_BAD_MEDIA_TRANSPORT_FORMAT
#define IDH_AVDTP_ERROR_BAD_MULTIPLEXING_FORMAT            0x000008BC // AVDTP_ERROR_BAD_MULTIPLEXING_FORMAT
#define IDH_AVDTP_ERROR_BAD_PAYLOAD_FORMAT                 0x000008BD // AVDTP_ERROR_BAD_PAYLOAD_FORMAT
#define IDH_AVDTP_ERROR_BAD_RECOVERY_FORMAT                0x000008BE // AVDTP_ERROR_BAD_RECOVERY_FORMAT
#define IDH_AVDTP_ERROR_BAD_RECOVERY_TYPE                  0x000008BF // AVDTP_ERROR_BAD_RECOVERY_TYPE
#define IDH_AVDTP_ERROR_BAD_ROHC_FORMAT                    0x000008C0 // AVDTP_ERROR_BAD_ROHC_FORMAT
#define IDH_AVDTP_ERROR_BAD_SERV_CATEGORY                  0x000008C1 // AVDTP_ERROR_BAD_SERV_CATEGORY
#define IDH_AVDTP_ERROR_BAD_STATE                          0x000008C2 // AVDTP_ERROR_BAD_STATE
#define IDH_AVDTP_ERROR_FAILED_TO_CONNECT_CONTROL          0x000008C3 // AVDTP_ERROR_FAILED_TO_CONNECT_CONTROL
#define IDH_AVDTP_ERROR_FAILED_TO_CONNECT_TRANSPORT        0x000008C4 // AVDTP_ERROR_FAILED_TO_CONNECT_TRANSPORT
#define IDH_AVDTP_ERROR_INVALID_CAPABILITIES               0x000008C5 // AVDTP_ERROR_INVALID_CAPABILITIES
#define IDH_AVDTP_ERROR_NOT_SUPPORTED_COMMAND              0x000008C6 // AVDTP_ERROR_NOT_SUPPORTED_COMMAND
#define IDH_AVDTP_ERROR_SEP_IN_USE                         0x000008C7 // AVDTP_ERROR_SEP_IN_USE
#define IDH_AVDTP_ERROR_SEP_NOT_IN_USE                     0x000008C8 // AVDTP_ERROR_SEP_NOT_IN_USE
#define IDH_AVDTP_ERROR_SUCCESS                            0x000008C9 // AVDTP_ERROR_SUCCESS
#define IDH_AVDTP_ERROR_UNSUPPORTED_CONFIGURAION           0x000008CA // AVDTP_ERROR_UNSUPPORTED_CONFIGURAION
#define IDH_AVDTP_EVT_ABORT_STREAM_COMPLETED               0x000008CB // AVDTP_EVT_ABORT_STREAM_COMPLETED
#define IDH_AVDTP_EVT_ABORT_STREAM_REQUESTED               0x000008CC // AVDTP_EVT_ABORT_STREAM_REQUESTED
#define IDH_AVDTP_EVT_CLOSE_STREAM_COMPLETED               0x000008CD // AVDTP_EVT_CLOSE_STREAM_COMPLETED
#define IDH_AVDTP_EVT_CLOSE_STREAM_REQUESTED               0x000008CE // AVDTP_EVT_CLOSE_STREAM_REQUESTED
#define IDH_AVDTP_EVT_CTRL_CHANNEL_CONNECTED               0x000008CF // AVDTP_EVT_CTRL_CHANNEL_CONNECTED
#define IDH_AVDTP_EVT_CTRL_CHANNEL_DISCONNECTED            0x000008D0 // AVDTP_EVT_CTRL_CHANNEL_DISCONNECTED
#define IDH_AVDTP_EVT_CTRL_CONNECTION_FAILED               0x000008D1 // AVDTP_EVT_CTRL_CONNECTION_FAILED
#define IDH_AVDTP_EVT_DISCOVER_COMPLETED                   0x000008D2 // AVDTP_EVT_DISCOVER_COMPLETED
#define IDH_AVDTP_EVT_GET_SEP_CAPABILITIES_COMPLETED       0x000008D3 // AVDTP_EVT_GET_SEP_CAPABILITIES_COMPLETED
#define IDH_AVDTP_EVT_GET_STREAM_CONFIGURATION_COMPLETED   0x000008D4 // AVDTP_EVT_GET_STREAM_CONFIGURATION_COMPLETED
#define IDH_AVDTP_EVT_LAST                                 0x000008D5 // AVDTP_EVT_LAST
#define IDH_AVDTP_EVT_MEDIA_PACKET_RECEIVED                0x000008D6 // AVDTP_EVT_MEDIA_PACKET_RECEIVED
#define IDH_AVDTP_EVT_MEDIA_PACKET_SEND_FAILED             0x000008D7 // AVDTP_EVT_MEDIA_PACKET_SEND_FAILED
#define IDH_AVDTP_EVT_MEDIA_PACKET_SENT                    0x000008D8 // AVDTP_EVT_MEDIA_PACKET_SENT
#define IDH_AVDTP_EVT_NULL                                 0x000008D9 // AVDTP_EVT_NULL
#define IDH_AVDTP_EVT_OPEN_STREAM_COMPLETED                0x000008DA // AVDTP_EVT_OPEN_STREAM_COMPLETED
#define IDH_AVDTP_EVT_OPEN_STREAM_REQUESTED                0x000008DB // AVDTP_EVT_OPEN_STREAM_REQUESTED
#define IDH_AVDTP_EVT_RECONFIGURE_STREAM_REQUESTED         0x000008DC // AVDTP_EVT_RECONFIGURE_STREAM_REQUESTED
#define IDH_AVDTP_EVT_SEP_CAPABILITIES_RECEIVED            0x000008DD // AVDTP_EVT_SEP_CAPABILITIES_RECEIVED
#define IDH_AVDTP_EVT_SEP_INFO_RECEIVED                    0x000008DE // AVDTP_EVT_SEP_INFO_RECEIVED
#define IDH_AVDTP_EVT_SET_STREAM_CONFIGURATION_COMPLETED   0x000008DF // AVDTP_EVT_SET_STREAM_CONFIGURATION_COMPLETED
#define IDH_AVDTP_EVT_SET_STREAM_CONFIGURATION_REQUESTED   0x000008E0 // AVDTP_EVT_SET_STREAM_CONFIGURATION_REQUESTED
#define IDH_AVDTP_EVT_START_STREAM_COMPLETED               0x000008E1 // AVDTP_EVT_START_STREAM_COMPLETED
#define IDH_AVDTP_EVT_START_STREAM_REQUESTED               0x000008E2 // AVDTP_EVT_START_STREAM_REQUESTED
#define IDH_AVDTP_EVT_STREAM_ABORTED                       0x000008E3 // AVDTP_EVT_STREAM_ABORTED
#define IDH_AVDTP_EVT_STREAM_CLOSED                        0x000008E4 // AVDTP_EVT_STREAM_CLOSED
#define IDH_AVDTP_EVT_STREAM_CONFIGURATION_RECEIVED        0x000008E5 // AVDTP_EVT_STREAM_CONFIGURATION_RECEIVED
#define IDH_AVDTP_EVT_STREAM_CONFIGURED                    0x000008E6 // AVDTP_EVT_STREAM_CONFIGURED
#define IDH_AVDTP_EVT_STREAM_OPENED                        0x000008E7 // AVDTP_EVT_STREAM_OPENED
#define IDH_AVDTP_EVT_STREAM_RECONFIGURE_COMPLETED         0x000008E8 // AVDTP_EVT_STREAM_RECONFIGURE_COMPLETED
#define IDH_AVDTP_EVT_STREAM_RECONFIGURED                  0x000008E9 // AVDTP_EVT_STREAM_RECONFIGURED
#define IDH_AVDTP_EVT_STREAM_SECURITY_CONTROL_COMPLETED    0x000008EA // AVDTP_EVT_STREAM_SECURITY_CONTROL_COMPLETED
#define IDH_AVDTP_EVT_STREAM_STARTED                       0x000008EB // AVDTP_EVT_STREAM_STARTED
#define IDH_AVDTP_EVT_STREAM_SUSPENDED                     0x000008EC // AVDTP_EVT_STREAM_SUSPENDED
#define IDH_AVDTP_EVT_SUSPEND_STREAM_COMPLETED             0x000008ED // AVDTP_EVT_SUSPEND_STREAM_COMPLETED
#define IDH_AVDTP_EVT_SUSPEND_STREAM_REQUESTED             0x000008EE // AVDTP_EVT_SUSPEND_STREAM_REQUESTED
#define IDH_AVDTP_MANAGER_STATE_CONNECTING                 0x000008EF // AVDTP_MANAGER_STATE_CONNECTING
#define IDH_AVDTP_MANAGER_STATE_IDLE                       0x000008F0 // AVDTP_MANAGER_STATE_IDLE
#define IDH_AVDTP_MAX_STREAM_TRANSPORT_SESSION             0x000008F1 // AVDTP_MAX_STREAM_TRANSPORT_SESSION
#define IDH_AVDTP_MEDIA_TYPE_AUDIO                         0x000008F2 // AVDTP_MEDIA_TYPE_AUDIO
#define IDH_AVDTP_MEDIA_TYPE_MULTIMEDIA                    0x000008F3 // AVDTP_MEDIA_TYPE_MULTIMEDIA
#define IDH_AVDTP_MEDIA_TYPE_VIDEO                         0x000008F4 // AVDTP_MEDIA_TYPE_VIDEO
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_CONTENT_PROTECTION   0x000008F5 // AVDTP_SEP_CAPABILITY_FLAG_CONTENT_PROTECTION
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_HEADER_COMPRESSION   0x000008F6 // AVDTP_SEP_CAPABILITY_FLAG_HEADER_COMPRESSION
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_MEDIA_CODEC          0x000008F7 // AVDTP_SEP_CAPABILITY_FLAG_MEDIA_CODEC
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_MEDIA_TRANSPORT      0x000008F8 // AVDTP_SEP_CAPABILITY_FLAG_MEDIA_TRANSPORT
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_MULTIPLEXING         0x000008F9 // AVDTP_SEP_CAPABILITY_FLAG_MULTIPLEXING
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_RECOVERY             0x000008FA // AVDTP_SEP_CAPABILITY_FLAG_RECOVERY
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_REPORTING            0x000008FB // AVDTP_SEP_CAPABILITY_FLAG_REPORTING
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_CONTENT_PROTECTION 0x000008FC // AVDTP_SEP_SERVICE_CAPABILITY_CONTENT_PROTECTION
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_HEADER_COMPRESSION 0x000008FD // AVDTP_SEP_SERVICE_CAPABILITY_HEADER_COMPRESSION
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_MEDIA_CODEC       0x000008FE // AVDTP_SEP_SERVICE_CAPABILITY_MEDIA_CODEC
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_MEDIA_TRANSPORT   0x000008FF // AVDTP_SEP_SERVICE_CAPABILITY_MEDIA_TRANSPORT
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_MULTIPLEXING      0x00000900 // AVDTP_SEP_SERVICE_CAPABILITY_MULTIPLEXING
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_RECOVERY          0x00000901 // AVDTP_SEP_SERVICE_CAPABILITY_RECOVERY
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_REPORTING         0x00000902 // AVDTP_SEP_SERVICE_CAPABILITY_REPORTING
#define IDH_AVDTP_SEP_STATE_FREE                           0x00000903 // AVDTP_SEP_STATE_FREE
#define IDH_AVDTP_SEP_STATE_IDLE                           0x00000904 // AVDTP_SEP_STATE_IDLE
#define IDH_AVDTP_SEP_TYPE_SINK                            0x00000905 // AVDTP_SEP_TYPE_SINK
#define IDH_AVDTP_SEP_TYPE_SOURCE                          0x00000906 // AVDTP_SEP_TYPE_SOURCE
#define IDH_AVDTP_STREAM_CLOSING_TRANSPORT_CHANNELS        0x00000907 // AVDTP_STREAM_CLOSING_TRANSPORT_CHANNELS
#define IDH_AVDTP_STREAM_FLAG_LISTENING                    0x00000908 // AVDTP_STREAM_FLAG_LISTENING
#define IDH_AVDTP_STREAM_OPENING_TRANSPORT_CHANNELS        0x00000909 // AVDTP_STREAM_OPENING_TRANSPORT_CHANNELS
#define IDH_AVDTP_STREAM_STATE_ABORTING                    0x0000090A // AVDTP_STREAM_STATE_ABORTING
#define IDH_AVDTP_STREAM_STATE_CLOSING                     0x0000090B // AVDTP_STREAM_STATE_CLOSING
#define IDH_AVDTP_STREAM_STATE_CONFIGURED                  0x0000090C // AVDTP_STREAM_STATE_CONFIGURED
#define IDH_AVDTP_STREAM_STATE_IDLE                        0x0000090D // AVDTP_STREAM_STATE_IDLE
#define IDH_AVDTP_STREAM_STATE_OPEN                        0x0000090E // AVDTP_STREAM_STATE_OPEN
#define IDH_AVDTP_STREAM_STATE_STREAMING                   0x0000090F // AVDTP_STREAM_STATE_STREAMING
#define IDH_AVDTP_TC_OPCODE_CONNECT                        0x00000910 // AVDTP_TC_OPCODE_CONNECT
#define IDH_AVDTP_TC_OPCODE_DISCONNECT                     0x00000911 // AVDTP_TC_OPCODE_DISCONNECT
#define IDH_AVDTP_TC_STATUS_ERROR                          0x00000912 // AVDTP_TC_STATUS_ERROR
#define IDH_AVDTP_TC_STATUS_SUCCESS                        0x00000913 // AVDTP_TC_STATUS_SUCCESS
#define IDH_AVDTP_TRANSPORT_CHANNEL_TYPE_DEDICATED         0x00000914 // AVDTP_TRANSPORT_CHANNEL_TYPE_DEDICATED
#define IDH_AVDTP_TRANSPORT_CHANNEL_TYPE_SHARED            0x00000915 // AVDTP_TRANSPORT_CHANNEL_TYPE_SHARED
#define IDH_AVDTP_TRANSPORT_SESSION_TYPE_MEDIA             0x00000916 // AVDTP_TRANSPORT_SESSION_TYPE_MEDIA
#define IDH_AVDTP_TRANSPORT_SESSION_TYPE_RECOVERY          0x00000917 // AVDTP_TRANSPORT_SESSION_TYPE_RECOVERY
#define IDH_AVDTP_TRANSPORT_SESSION_TYPE_REPORTING         0x00000918 // AVDTP_TRANSPORT_SESSION_TYPE_REPORTING
#define IDH_bt_avdtp_connect                               0x00000919 // bt_avdtp_connect
#define IDH_bt_avdtp_connect_ex                            0x0000091A // bt_avdtp_connect_ex
#define IDH_AVDTP_CMD_DELAYREPORT                          0x0000091B // AVDTP_CMD_DELAYREPORT
#define IDH_AVDTP_CMD_GET_ALL_CAPABILITIES                 0x0000091C // AVDTP_CMD_GET_ALL_CAPABILITIES
#define IDH_AVDTP_CONTENT_PROTECTION_METHOD_SCMS_T         0x0000091D // AVDTP_CONTENT_PROTECTION_METHOD_SCMS_T
#define IDH_AVDTP_CTRL_MESSAGE_TYPE_GENERAL_REJECT         0x0000091E // AVDTP_CTRL_MESSAGE_TYPE_GENERAL_REJECT
#define IDH_AVDTP_SCMS_T_CP_BIT                            0x0000091F // AVDTP_SCMS_T_CP_BIT
#define IDH_AVDTP_SCMS_T_L_BIT                             0x00000920 // AVDTP_SCMS_T_L_BIT
#define IDH_bt_avdtp_evt_delay_report_completed_t          0x00000921 // bt_avdtp_evt_delay_report_completed_t
#define IDH_bt_cp_header_t                                 0x00000922 // bt_cp_header_t
#define IDH__bt_cp_header_s                                0x00000923 // _bt_cp_header_s
#define IDH_bt_avdtp_evt_ctrl_connection_failed_t          0x00000924 // bt_avdtp_evt_ctrl_connection_failed_t
#define IDH_bt_avdtp_evt_set_stream_configuration_t        0x00000925 // bt_avdtp_evt_set_stream_configuration_t
#define IDH_AVDTP_EVT_DELAYREPORT_COMPLETED                0x00000926 // AVDTP_EVT_DELAYREPORT_COMPLETED
#define IDH_AVDTP_EVT_SET_STREAM_CONFIGURATION             0x00000927 // AVDTP_EVT_SET_STREAM_CONFIGURATION
#define IDH_AVDTP_SEP_CAPABILITY_FLAG_DELAY_REPORTING      0x00000928 // AVDTP_SEP_CAPABILITY_FLAG_DELAY_REPORTING
#define IDH_AVDTP_SEP_SERVICE_CAPABILITY_DELAY_REPORTING   0x00000929 // AVDTP_SEP_SERVICE_CAPABILITY_DELAY_REPORTING
#define IDH__bt_avrcp_allocate_browsing_cmd_bt_byte        0x0000092A // _bt_avrcp_allocate_browsing_cmd@bt_byte
#define IDH__bt_avrcp_allocate_bt_specific_cmd_bt_byte_bt_byte 0x0000092B // _bt_avrcp_allocate_bt_specific_cmd@bt_byte@bt_byte
#define IDH__bt_avrcp_allocate_bt_specific_response_bt_byte_bt_byte_bt_byte 0x0000092C // _bt_avrcp_allocate_bt_specific_response@bt_byte@bt_byte@bt_byte
#define IDH__bt_avrcp_allocate_channel_bt_avrcp_mgr_t_     0x0000092D // _bt_avrcp_allocate_channel@bt_avrcp_mgr_t*
#define IDH__bt_avrcp_allocate_cmd                         0x0000092E // _bt_avrcp_allocate_cmd
#define IDH__bt_avrcp_allocate_response_bt_byte            0x0000092F // _bt_avrcp_allocate_response@bt_byte
#define IDH__bt_avrcp_allocate_simple_panel_cmd_bt_byte_bt_byte_bt_byte 0x00000930 // _bt_avrcp_allocate_simple_panel_cmd@bt_byte@bt_byte@bt_byte
#define IDH__bt_avrcp_allocate_simple_panel_response_bt_byte_bt_byte_bt_byte_bt_byte 0x00000931 // _bt_avrcp_allocate_simple_panel_response@bt_byte@bt_byte@bt_byte@bt_byte
#define IDH__bt_avrcp_find_channel_bt_avrcp_mgr_t__bt_avctp_channel_t_ 0x00000932 // _bt_avrcp_find_channel@bt_avrcp_mgr_t*@bt_avctp_channel_t*
#define IDH__bt_avrcp_free_channel_bt_avrcp_channel_t_     0x00000933 // _bt_avrcp_free_channel@bt_avrcp_channel_t*
#define IDH__bt_avrcp_free_cmd_bt_av_command_t_            0x00000934 // _bt_avrcp_free_cmd@bt_av_command_t*
#define IDH__bt_avrcp_get_tick_count                       0x00000935 // _bt_avrcp_get_tick_count
#define IDH__bt_avrcp_handle_add_to_now_playing_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000936 // _bt_avrcp_handle_add_to_now_playing@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_command_bt_avrcp_mgr_t__bt_avctp_evt_command_received_t_ 0x00000937 // _bt_avrcp_handle_command@bt_avrcp_mgr_t*@bt_avctp_evt_command_received_t*
#define IDH__bt_avrcp_handle_command_sent_bt_avrcp_mgr_t__bt_avctp_evt_command_sent_t_ 0x00000938 // _bt_avrcp_handle_command_sent@bt_avrcp_mgr_t*@bt_avctp_evt_command_sent_t*
#define IDH__bt_avrcp_handle_get_capabilities_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000939 // _bt_avrcp_handle_get_capabilities@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_get_current_player_application_setting_value_bt_avrcp_channel_t__bt_byte 0x0000093A // _bt_avrcp_handle_get_current_player_application_setting_value@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_handle_get_element_attributes_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x0000093B // _bt_avrcp_handle_get_element_attributes@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_get_play_status_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x0000093C // _bt_avrcp_handle_get_play_status@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_get_player_application_setting_attribute_text_bt_avrcp_channel_t__bt_byt 0x0000093D // _bt_avrcp_handle_get_player_application_setting_attribute_text@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_handle_get_player_application_setting_value_text_bt_avrcp_channel_t__bt_byte_bt 0x0000093E // _bt_avrcp_handle_get_player_application_setting_value_text@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_handle_inform_battery_status_of_ct_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x0000093F // _bt_avrcp_handle_inform_battery_status_of_ct@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_inform_displayable_character_set_bt_avrcp_channel_t__bt_byte_bt_byte__bt 0x00000940 // _bt_avrcp_handle_inform_displayable_character_set@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_list_player_application_setting_attributes_bt_avrcp_channel_t__bt_byte_b 0x00000941 // _bt_avrcp_handle_list_player_application_setting_attributes@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_handle_list_player_application_setting_values_bt_avrcp_channel_t__bt_byte_bt_by 0x00000942 // _bt_avrcp_handle_list_player_application_setting_values@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_handle_play_item_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000943 // _bt_avrcp_handle_play_item@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_register_notification_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__bt_ui 0x00000944 // _bt_avrcp_handle_register_notification@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_request_continuing_response_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000945 // _bt_avrcp_handle_request_continuing_response@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_response_bt_avrcp_mgr_t__bt_avctp_evt_response_received_t_ 0x00000946 // _bt_avrcp_handle_response@bt_avrcp_mgr_t*@bt_avctp_evt_response_received_t*
#define IDH__bt_avrcp_handle_response_sent_bt_avrcp_mgr_t__bt_avctp_evt_response_sent_t_ 0x00000947 // _bt_avrcp_handle_response_sent@bt_avrcp_mgr_t*@bt_avctp_evt_response_sent_t*
#define IDH__bt_avrcp_handle_set_absolute_volume_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000948 // _bt_avrcp_handle_set_absolute_volume@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_set_addressed_player_bt_avrcp_channel_t__bt_byte_bt_byte__bt_uint 0x00000949 // _bt_avrcp_handle_set_addressed_player@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_handle_set_player_application_setting_value_bt_avrcp_channel_t__bt_byte_bt_byte 0x0000094A // _bt_avrcp_handle_set_player_application_setting_value@bt_avrcp_channel_t*@bt_byte@bt_byte*@bt_uint@void*
#define IDH__bt_avrcp_init_signal                          0x0000094B // _bt_avrcp_init_signal
#define IDH__bt_avrcp_init_timer                           0x0000094C // _bt_avrcp_init_timer
#define IDH__bt_avrcp_register_next_notification_bt_avrcp_channel_t_ 0x0000094D // _bt_avrcp_register_next_notification@bt_avrcp_channel_t*
#define IDH__bt_avrcp_register_pending_notification_bt_avrcp_channel_t_ 0x0000094E // _bt_avrcp_register_pending_notification@bt_avrcp_channel_t*
#define IDH__bt_avrcp_send_notifications_bt_avrcp_channel_t_ 0x0000094F // _bt_avrcp_send_notifications@bt_avrcp_channel_t*
#define IDH__bt_avrcp_set_signal                           0x00000950 // _bt_avrcp_set_signal
#define IDH__bt_avrcp_start_timer                          0x00000951 // _bt_avrcp_start_timer
#define IDH__bt_avrcp_tg_handle_get_capabilities_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__bt_uint 0x00000952 // _bt_avrcp_tg_handle_get_capabilities@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_get_element_attributes_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__b 0x00000953 // _bt_avrcp_tg_handle_get_element_attributes@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_get_play_status_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__bt_uint 0x00000954 // _bt_avrcp_tg_handle_get_play_status@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_inform_battery_status_of_ct_bt_avrcp_channel_t__bt_byte_bt_byte_bt_by 0x00000955 // _bt_avrcp_tg_handle_inform_battery_status_of_ct@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_inform_displayable_character_set_bt_avrcp_channel_t__bt_byte_bt_byte_ 0x00000956 // _bt_avrcp_tg_handle_inform_displayable_character_set@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_register_notification_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__bt 0x00000957 // _bt_avrcp_tg_handle_register_notification@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_tg_handle_set_absolute_volume_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte__bt_u 0x00000958 // _bt_avrcp_tg_handle_set_absolute_volume@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte*@bt_uint
#define IDH__bt_avrcp_write_command_header_bt_av_command_t_ 0x00000959 // _bt_avrcp_write_command_header@bt_av_command_t*
#define IDH_bt_avrcp_abort_continuing_response_bt_avrcp_channel_t__bt_byte 0x0000095A // bt_avrcp_abort_continuing_response@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_add_to_now_playing_bt_avrcp_channel_t__bt_byte_bt_av_element_id_t__bt_uint 0x0000095B // bt_avrcp_add_to_now_playing@bt_avrcp_channel_t*@bt_byte@bt_av_element_id_t*@bt_uint
#define IDH_bt_avrcp_avrcpt_request_continuing_response_bt_avrcp_channel_t__bt_byte 0x0000095C // bt_avrcp_avrcpt_request_continuing_response@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_cancel_find                           0x0000095D // bt_avrcp_cancel_find
#define IDH_bt_avrcp_cancel_listen_bt_avrcp_channel_t_     0x0000095E // bt_avrcp_cancel_listen@bt_avrcp_channel_t*
#define IDH_bt_avrcp_connect_bt_avrcp_channel_t__bt_bdaddr_t_ 0x0000095F // bt_avrcp_connect@bt_avrcp_channel_t*@bt_bdaddr_t*
#define IDH_bt_avrcp_create_channel_bt_avrcp_mgr_t__bt_bool 0x00000960 // bt_avrcp_create_channel@bt_avrcp_mgr_t*@bt_bool
#define IDH_bt_avrcp_create_outgoing_channel_bt_avrcp_mgr_t__bt_bool 0x00000961 // bt_avrcp_create_outgoing_channel@bt_avrcp_mgr_t*@bt_bool
#define IDH_bt_avrcp_destroy_channel_bt_avrcp_channel_t_   0x00000962 // bt_avrcp_destroy_channel@bt_avrcp_channel_t*
#define IDH_bt_avrcp_disconnect_bt_avrcp_channel_t_        0x00000963 // bt_avrcp_disconnect@bt_avrcp_channel_t*
#define IDH_bt_avrcp_find_controller_bt_bdaddr_t__bt_avrcp_find_callback_fp_bt_sdp_client_callback_fp 0x00000964 // bt_avrcp_find_controller@bt_bdaddr_t*@bt_avrcp_find_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_bt_avrcp_find_target_bt_bdaddr_t__bt_avrcp_find_callback_fp_bt_sdp_client_callback_fp_voi 0x00000965 // bt_avrcp_find_target@bt_bdaddr_t*@bt_avrcp_find_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_bt_avrcp_find_targets_bt_byte                  0x00000966 // bt_avrcp_find_targets@bt_byte
#define IDH_bt_avrcp_get_browsing_channel_state_bt_avrcp_channel_t_ 0x00000967 // bt_avrcp_get_browsing_channel_state@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_channel_remote_address_bt_avrcp_channel_t_ 0x00000968 // bt_avrcp_get_channel_remote_address@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_company_id_list_bt_avrcp_channel_t_ 0x00000969 // bt_avrcp_get_company_id_list@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_control_channel_state_bt_avrcp_channel_t_ 0x0000096A // bt_avrcp_get_control_channel_state@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_current_player_application_setting_value_bt_avrcp_channel_t__bt_av_player_se 0x0000096B // bt_avrcp_get_current_player_application_setting_value@bt_avrcp_channel_t*@bt_av_player_setting_current_values_t*
#define IDH_bt_avrcp_get_element_attributes_bt_avrcp_channel_t__bt_av_element_id_t__bt_uint 0x0000096C // bt_avrcp_get_element_attributes@bt_avrcp_channel_t*@bt_av_element_id_t*@bt_uint
#define IDH_bt_avrcp_get_hci_connection_bt_avrcp_channel_t_ 0x0000096D // bt_avrcp_get_hci_connection@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_mgr                               0x0000096E // bt_avrcp_get_mgr
#define IDH_bt_avrcp_get_play_status_bt_avrcp_channel_t__bt_uint 0x0000096F // bt_avrcp_get_play_status@bt_avrcp_channel_t*@bt_uint
#define IDH_bt_avrcp_get_player_application_setting_attr_text_bt_avrcp_channel_t__bt_av_player_settin 0x00000970 // bt_avrcp_get_player_application_setting_attr_text@bt_avrcp_channel_t*@bt_av_player_settings_text_t*
#define IDH_bt_avrcp_get_player_application_setting_value_text_bt_avrcp_channel_t__bt_byte_bt_av_play 0x00000971 // bt_avrcp_get_player_application_setting_value_text@bt_avrcp_channel_t*@bt_byte@bt_av_player_setting_values_text_t*
#define IDH_bt_avrcp_get_subuint_info_bt_avrcp_channel_t_  0x00000972 // bt_avrcp_get_subuint_info@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_supported_event_id_list_bt_avrcp_channel_t_ 0x00000973 // bt_avrcp_get_supported_event_id_list@bt_avrcp_channel_t*
#define IDH_bt_avrcp_get_unit_info_bt_avrcp_channel_t_     0x00000974 // bt_avrcp_get_unit_info@bt_avrcp_channel_t*
#define IDH_bt_avrcp_inform_battery_status_bt_avrcp_channel_t__bt_byte 0x00000975 // bt_avrcp_inform_battery_status@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_inform_displayable_character_set_bt_avrcp_channel_t__bt_uint__bt_byte 0x00000976 // bt_avrcp_inform_displayable_character_set@bt_avrcp_channel_t*@bt_uint*@bt_byte
#define IDH_bt_avrcp_init_controller                       0x00000977 // bt_avrcp_init_controller
#define IDH_bt_avrcp_init_target_bt_ulong_bt_uint          0x00000978 // bt_avrcp_init_target@bt_ulong@bt_uint
#define IDH_bt_avrcp_list_player_application_setting_attributes_bt_avrcp_channel_t__bt_av_player_sett 0x00000979 // bt_avrcp_list_player_application_setting_attributes@bt_avrcp_channel_t*@bt_av_player_settings_t*
#define IDH_bt_avrcp_list_player_application_setting_values_bt_avrcp_channel_t__bt_byte_bt_av_player_ 0x0000097A // bt_avrcp_list_player_application_setting_values@bt_avrcp_channel_t*@bt_byte@bt_av_player_setting_values_t*
#define IDH_bt_avrcp_listen_bt_avrcp_channel_t_            0x0000097B // bt_avrcp_listen@bt_avrcp_channel_t*
#define IDH_bt_avrcp_play_item_bt_avrcp_channel_t__bt_byte_bt_av_element_id_t__bt_uint 0x0000097C // bt_avrcp_play_item@bt_avrcp_channel_t*@bt_byte@bt_av_element_id_t*@bt_uint
#define IDH_bt_avrcp_register_notification_bt_avrcp_channel_t__bt_byte_bt_ulong 0x0000097D // bt_avrcp_register_notification@bt_avrcp_channel_t*@bt_byte@bt_ulong
#define IDH_bt_avrcp_register_notifications_bt_avrcp_channel_t__bt_uint 0x0000097E // bt_avrcp_register_notifications@bt_avrcp_channel_t*@bt_uint
#define IDH_bt_avrcp_send_button_click_bt_avrcp_channel_t__bt_byte 0x0000097F // bt_avrcp_send_button_click@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_send_cmd_bt_avrcp_channel_t__bt_av_command_t_ 0x00000980 // bt_avrcp_send_cmd@bt_avrcp_channel_t*@bt_av_command_t*
#define IDH_bt_avrcp_send_panel_control_bt_avrcp_channel_t__bt_byte_bt_byte 0x00000981 // bt_avrcp_send_panel_control@bt_avrcp_channel_t*@bt_byte@bt_byte
#define IDH_bt_avrcp_send_press_panel_control_bt_avrcp_channel_t__bt_byte 0x00000982 // bt_avrcp_send_press_panel_control@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_send_simple_panel_cmd_bt_avrcp_channel_t__bt_byte_bt_byte_bt_byte 0x00000983 // bt_avrcp_send_simple_panel_cmd@bt_avrcp_channel_t*@bt_byte@bt_byte@bt_byte
#define IDH_bt_avrcp_set_absolute_volume_bt_avrcp_channel_t__bt_byte 0x00000984 // bt_avrcp_set_absolute_volume@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_set_addressed_player_bt_avrcp_channel_t__bt_uint 0x00000985 // bt_avrcp_set_addressed_player@bt_avrcp_channel_t*@bt_uint
#define IDH_bt_avrcp_set_player_application_setting_value_bt_avrcp_channel_t__bt_byte__bt_byte__bt_by 0x00000986 // bt_avrcp_set_player_application_setting_value@bt_avrcp_channel_t*@bt_byte*@bt_byte*@bt_byte
#define IDH_bt_avrcp_start_bt_avrcp_mgr_t__bt_avrcp_mgr_callback_fp_void_ 0x00000987 // bt_avrcp_start@bt_avrcp_mgr_t*@bt_avrcp_mgr_callback_fp@void*
#define IDH_bt_avrcp_tg_send_element_attributes_bt_avrcp_channel_t__bt_byte_bt_av_element_attribute_t 0x00000988 // bt_avrcp_tg_send_element_attributes@bt_avrcp_channel_t*@bt_byte@bt_av_element_attribute_t*@bt_byte
#define IDH_bt_avrcp_tg_set_absolute_volume_bt_byte        0x00000989 // bt_avrcp_tg_set_absolute_volume@bt_byte
#define IDH_bt_avrcp_tg_set_battery_status_bt_byte         0x0000098A // bt_avrcp_tg_set_battery_status@bt_byte
#define IDH_bt_avrcp_tg_set_channel_absolute_volume_bt_avrcp_channel_t__bt_byte 0x0000098B // bt_avrcp_tg_set_channel_absolute_volume@bt_avrcp_channel_t*@bt_byte
#define IDH_bt_avrcp_tg_set_current_track_bt_av_element_id_t__bt_ulong_bt_ulong 0x0000098C // bt_avrcp_tg_set_current_track@bt_av_element_id_t*@bt_ulong@bt_ulong
#define IDH_bt_avrcp_tg_set_play_status_bt_ulong_bt_ulong_bt_byte 0x0000098D // bt_avrcp_tg_set_play_status@bt_ulong@bt_ulong@bt_byte
#define IDH_bt_avrcp_tg_set_system_status_bt_byte          0x0000098E // bt_avrcp_tg_set_system_status@bt_byte
#define IDH__bt_avrcp_allocate_browsing_response_bt_byte_bt_byte 0x0000098F // _bt_avrcp_allocate_browsing_response@bt_byte@bt_byte
#define IDH__bt_avrcp_general_reject_bt_avrcp_channel_t__bt_byte_bt_byte 0x00000990 // _bt_avrcp_general_reject@bt_avrcp_channel_t*@bt_byte@bt_byte
#define IDH__bt_avrcp_send_rejected_response_bt_avrcp_channel_t__bt_byte_bt_byte 0x00000991 // _bt_avrcp_send_rejected_response@bt_avrcp_channel_t*@bt_byte@bt_byte
#define IDH_bt_avrcp_send_release_panel_control_bt_avrcp_channel_t__bt_byte 0x00000992 // bt_avrcp_send_release_panel_control@bt_avrcp_channel_t*@bt_byte
#define IDH__bt_av_command_t                               0x00000993 // _bt_av_command_t
#define IDH__bt_avrcp_channel_t                            0x00000994 // _bt_avrcp_channel_t
#define IDH__bt_avrcp_mgr_t                                0x00000995 // _bt_avrcp_mgr_t
#define IDH_bt_av_add_to_now_playing_t                     0x00000996 // bt_av_add_to_now_playing_t
#define IDH_bt_av_battery_status_of_ct_t                   0x00000997 // bt_av_battery_status_of_ct_t
#define IDH_bt_av_capability_company_id_t                  0x00000998 // bt_av_capability_company_id_t
#define IDH_bt_av_capability_event_id_t                    0x00000999 // bt_av_capability_event_id_t
#define IDH_bt_av_command_t                                0x0000099A // bt_av_command_t
#define IDH_bt_av_displayable_character_set_t              0x0000099B // bt_av_displayable_character_set_t
#define IDH_bt_av_element_attribute_t                      0x0000099C // bt_av_element_attribute_t
#define IDH_bt_av_element_attributes_t                     0x0000099D // bt_av_element_attributes_t
#define IDH_bt_av_element_id_t                             0x0000099E // bt_av_element_id_t
#define IDH_bt_av_get_element_attributes_t                 0x0000099F // bt_av_get_element_attributes_t
#define IDH_bt_av_notification_addressed_player_changed_t  0x000009A0 // bt_av_notification_addressed_player_changed_t
#define IDH_bt_av_notification_app_setting_changed_t       0x000009A1 // bt_av_notification_app_setting_changed_t
#define IDH_bt_av_notification_battery_status_t            0x000009A2 // bt_av_notification_battery_status_t
#define IDH_bt_av_notification_playback_pos_changed_t      0x000009A3 // bt_av_notification_playback_pos_changed_t
#define IDH_bt_av_notification_playback_status_changed_t   0x000009A4 // bt_av_notification_playback_status_changed_t
#define IDH_bt_av_notification_system_status_changed_t     0x000009A5 // bt_av_notification_system_status_changed_t
#define IDH_bt_av_notification_t                           0x000009A6 // bt_av_notification_t
#define IDH_bt_av_notification_track_changed_t             0x000009A7 // bt_av_notification_track_changed_t
#define IDH_bt_av_notification_uids_changed_t              0x000009A8 // bt_av_notification_uids_changed_t
#define IDH_bt_av_notification_volume_changed_t            0x000009A9 // bt_av_notification_volume_changed_t
#define IDH_bt_av_play_item_t                              0x000009AA // bt_av_play_item_t
#define IDH_bt_av_play_status_t                            0x000009AB // bt_av_play_status_t
#define IDH_bt_av_player_setting_current_values_t          0x000009AC // bt_av_player_setting_current_values_t
#define IDH_bt_av_player_setting_values_t                  0x000009AD // bt_av_player_setting_values_t
#define IDH_bt_av_player_setting_values_text_t             0x000009AE // bt_av_player_setting_values_text_t
#define IDH_bt_av_player_settings_t                        0x000009AF // bt_av_player_settings_t
#define IDH_bt_av_player_settings_text_t                   0x000009B0 // bt_av_player_settings_text_t
#define IDH_bt_av_player_text_t                            0x000009B1 // bt_av_player_text_t
#define IDH_bt_av_register_notification_t                  0x000009B2 // bt_av_register_notification_t
#define IDH_bt_av_response_t                               0x000009B3 // bt_av_response_t
#define IDH_bt_av_set_absolute_volume_t                    0x000009B4 // bt_av_set_absolute_volume_t
#define IDH_bt_av_set_addressed_player_t                   0x000009B5 // bt_av_set_addressed_player_t
#define IDH_bt_avrcp_channel_t                             0x000009B6 // bt_avrcp_channel_t
#define IDH_bt_avrcp_device_t                              0x000009B7 // bt_avrcp_device_t
#define IDH_bt_avrcp_event_t                               0x000009B8 // bt_avrcp_event_t
#define IDH_bt_avrcp_evt_channel_connected_t               0x000009B9 // bt_avrcp_evt_channel_connected_t
#define IDH_bt_avrcp_evt_channel_disconnected_t            0x000009BA // bt_avrcp_evt_channel_disconnected_t
#define IDH_bt_avrcp_evt_connection_failed_t               0x000009BB // bt_avrcp_evt_connection_failed_t
#define IDH_bt_avrcp_evt_panel_command_received_t          0x000009BC // bt_avrcp_evt_panel_command_received_t
#define IDH_bt_avrcp_evt_panel_response_received_t         0x000009BD // bt_avrcp_evt_panel_response_received_t
#define IDH_bt_avrcp_evt_register_events_completed_t       0x000009BE // bt_avrcp_evt_register_events_completed_t
#define IDH_bt_avrcp_evt_search_completed_t                0x000009BF // bt_avrcp_evt_search_completed_t
#define IDH_bt_avrcp_find_callback_fp                      0x000009C0 // bt_avrcp_find_callback_fp
#define IDH_bt_avrcp_mgr_callback_fp                       0x000009C1 // bt_avrcp_mgr_callback_fp
#define IDH_bt_avrcp_mgr_t                                 0x000009C2 // bt_avrcp_mgr_t
#define IDH___AVRCP_COMMAND_H                              0x000009C3 // __AVRCP_COMMAND_H
#define IDH___AVRCP_H                                      0x000009C4 // __AVRCP_H
#define IDH___AVRCP_PRIVATE_H                              0x000009C5 // __AVRCP_PRIVATE_H
#define IDH_AVC_BATTERY_STATUS_CRITICAL                    0x000009C6 // AVC_BATTERY_STATUS_CRITICAL
#define IDH_AVC_BATTERY_STATUS_EXTERNAL                    0x000009C7 // AVC_BATTERY_STATUS_EXTERNAL
#define IDH_AVC_BATTERY_STATUS_FULL_CHARGE                 0x000009C8 // AVC_BATTERY_STATUS_FULL_CHARGE
#define IDH_AVC_BATTERY_STATUS_NORMAL                      0x000009C9 // AVC_BATTERY_STATUS_NORMAL
#define IDH_AVC_BATTERY_STATUS_WARNING                     0x000009CA // AVC_BATTERY_STATUS_WARNING
#define IDH_AVC_CAPABILITY_COMPANY_ID                      0x000009CB // AVC_CAPABILITY_COMPANY_ID
#define IDH_AVC_CAPABILITY_EVENTS_SUPPORTED                0x000009CC // AVC_CAPABILITY_EVENTS_SUPPORTED
#define IDH_AVC_CMD_GENERAL_POWER                          0x000009CD // AVC_CMD_GENERAL_POWER
#define IDH_AVC_CMD_GENERAL_RESERVE                        0x000009CE // AVC_CMD_GENERAL_RESERVE
#define IDH_AVC_CMD_GENERAL_SUBUNIT_INFO                   0x000009CF // AVC_CMD_GENERAL_SUBUNIT_INFO
#define IDH_AVC_CMD_GENERAL_UNIT_INFO                      0x000009D0 // AVC_CMD_GENERAL_UNIT_INFO
#define IDH_AVC_CMD_GENERAL_VENDOR_DEPENDENT               0x000009D1 // AVC_CMD_GENERAL_VENDOR_DEPENDENT
#define IDH_AVC_CMD_GENERAL_VERSION                        0x000009D2 // AVC_CMD_GENERAL_VERSION
#define IDH_AVC_CMD_PANEL_PASS_THROUGH                     0x000009D3 // AVC_CMD_PANEL_PASS_THROUGH
#define IDH_AVC_CTYPE_CONTROL                              0x000009D4 // AVC_CTYPE_CONTROL
#define IDH_AVC_CTYPE_GENERAL_INQUORY                      0x000009D5 // AVC_CTYPE_GENERAL_INQUORY
#define IDH_AVC_CTYPE_NOTIFY                               0x000009D6 // AVC_CTYPE_NOTIFY
#define IDH_AVC_CTYPE_SPECIFIC_IQUIRY                      0x000009D7 // AVC_CTYPE_SPECIFIC_IQUIRY
#define IDH_AVC_CTYPE_STATUS                               0x000009D8 // AVC_CTYPE_STATUS
#define IDH_AVC_EVENT_ADDRESSED_PLAYER_CHANGED             0x000009D9 // AVC_EVENT_ADDRESSED_PLAYER_CHANGED
#define IDH_AVC_EVENT_AVAILABLE_PLAYERS_CHANGED            0x000009DA // AVC_EVENT_AVAILABLE_PLAYERS_CHANGED
#define IDH_AVC_EVENT_BATT_STATUS_CHANGED                  0x000009DB // AVC_EVENT_BATT_STATUS_CHANGED
#define IDH_AVC_EVENT_FLAG_ADDRESSED_PLAYER_CHANGED        0x000009DC // AVC_EVENT_FLAG_ADDRESSED_PLAYER_CHANGED
#define IDH_AVC_EVENT_FLAG_ALL                             0x000009DD // AVC_EVENT_FLAG_ALL
#define IDH_AVC_EVENT_FLAG_AVAILABLE_PLAYERS_CHANGED       0x000009DE // AVC_EVENT_FLAG_AVAILABLE_PLAYERS_CHANGED
#define IDH_AVC_EVENT_FLAG_BATT_STATUS_CHANGED             0x000009DF // AVC_EVENT_FLAG_BATT_STATUS_CHANGED
#define IDH_AVC_EVENT_FLAG_NOW_PLAYING_CONTENT_CHANGED     0x000009E0 // AVC_EVENT_FLAG_NOW_PLAYING_CONTENT_CHANGED
#define IDH_AVC_EVENT_FLAG_PLAYBACK_POS_CHANGED            0x000009E1 // AVC_EVENT_FLAG_PLAYBACK_POS_CHANGED
#define IDH_AVC_EVENT_FLAG_PLAYBACK_STATUS_CHANGED         0x000009E2 // AVC_EVENT_FLAG_PLAYBACK_STATUS_CHANGED
#define IDH_AVC_EVENT_FLAG_PLAYER_APPLICATION_SETTING_CHANGED 0x000009E3 // AVC_EVENT_FLAG_PLAYER_APPLICATION_SETTING_CHANGED
#define IDH_AVC_EVENT_FLAG_SYSTEM_STATUS_CHANGED           0x000009E4 // AVC_EVENT_FLAG_SYSTEM_STATUS_CHANGED
#define IDH_AVC_EVENT_FLAG_TRACK_CHANGED                   0x000009E5 // AVC_EVENT_FLAG_TRACK_CHANGED
#define IDH_AVC_EVENT_FLAG_TRACK_REACHED_END               0x000009E6 // AVC_EVENT_FLAG_TRACK_REACHED_END
#define IDH_AVC_EVENT_FLAG_TRACK_REACHED_START             0x000009E7 // AVC_EVENT_FLAG_TRACK_REACHED_START
#define IDH_AVC_EVENT_FLAG_UIDS_CHANGED                    0x000009E8 // AVC_EVENT_FLAG_UIDS_CHANGED
#define IDH_AVC_EVENT_FLAG_VOLUME_CHANGED                  0x000009E9 // AVC_EVENT_FLAG_VOLUME_CHANGED
#define IDH_AVC_EVENT_NOW_PLAYING_CONTENT_CHANGED          0x000009EA // AVC_EVENT_NOW_PLAYING_CONTENT_CHANGED
#define IDH_AVC_EVENT_PLAYBACK_POS_CHANGED                 0x000009EB // AVC_EVENT_PLAYBACK_POS_CHANGED
#define IDH_AVC_EVENT_PLAYBACK_STATUS_CHANGED              0x000009EC // AVC_EVENT_PLAYBACK_STATUS_CHANGED
#define IDH_AVC_EVENT_PLAYER_APPLICATION_SETTING_CHANGED   0x000009ED // AVC_EVENT_PLAYER_APPLICATION_SETTING_CHANGED
#define IDH_AVC_EVENT_SYSTEM_STATUS_CHANGED                0x000009EE // AVC_EVENT_SYSTEM_STATUS_CHANGED
#define IDH_AVC_EVENT_TRACK_CHANGED                        0x000009EF // AVC_EVENT_TRACK_CHANGED
#define IDH_AVC_EVENT_TRACK_REACHED_END                    0x000009F0 // AVC_EVENT_TRACK_REACHED_END
#define IDH_AVC_EVENT_TRACK_REACHED_START                  0x000009F1 // AVC_EVENT_TRACK_REACHED_START
#define IDH_AVC_EVENT_UIDS_CHANGED                         0x000009F2 // AVC_EVENT_UIDS_CHANGED
#define IDH_AVC_EVENT_VOLUME_CHANGED                       0x000009F3 // AVC_EVENT_VOLUME_CHANGED
#define IDH_AVC_FLAG_BROWSING_CMD                          0x000009F4 // AVC_FLAG_BROWSING_CMD
#define IDH_AVC_FLAG_PANEL_CLICK                           0x000009F5 // AVC_FLAG_PANEL_CLICK
#define IDH_AVC_FLAG_RESPONSE                              0x000009F6 // AVC_FLAG_RESPONSE
#define IDH_AVC_MAXEVENTS                                  0x000009F7 // AVC_MAXEVENTS
#define IDH_AVC_MEDIA_ATTR_FLAG_ALBUM                      0x000009F8 // AVC_MEDIA_ATTR_FLAG_ALBUM
#define IDH_AVC_MEDIA_ATTR_FLAG_ALL                        0x000009F9 // AVC_MEDIA_ATTR_FLAG_ALL
#define IDH_AVC_MEDIA_ATTR_FLAG_ARTIST                     0x000009FA // AVC_MEDIA_ATTR_FLAG_ARTIST
#define IDH_AVC_MEDIA_ATTR_FLAG_GENRE                      0x000009FB // AVC_MEDIA_ATTR_FLAG_GENRE
#define IDH_AVC_MEDIA_ATTR_FLAG_NUMBER                     0x000009FC // AVC_MEDIA_ATTR_FLAG_NUMBER
#define IDH_AVC_MEDIA_ATTR_FLAG_PLAYING_TIME               0x000009FD // AVC_MEDIA_ATTR_FLAG_PLAYING_TIME
#define IDH_AVC_MEDIA_ATTR_FLAG_TITLE                      0x000009FE // AVC_MEDIA_ATTR_FLAG_TITLE
#define IDH_AVC_MEDIA_ATTR_FLAG_TOTAL_NUMBER               0x000009FF // AVC_MEDIA_ATTR_FLAG_TOTAL_NUMBER
#define IDH_AVC_MEDIA_ATTR_ID_ALBUM                        0x00000A00 // AVC_MEDIA_ATTR_ID_ALBUM
#define IDH_AVC_MEDIA_ATTR_ID_ARTIST                       0x00000A01 // AVC_MEDIA_ATTR_ID_ARTIST
#define IDH_AVC_MEDIA_ATTR_ID_GENRE                        0x00000A02 // AVC_MEDIA_ATTR_ID_GENRE
#define IDH_AVC_MEDIA_ATTR_ID_NUMBER                       0x00000A03 // AVC_MEDIA_ATTR_ID_NUMBER
#define IDH_AVC_MEDIA_ATTR_ID_PLAYING_TIME                 0x00000A04 // AVC_MEDIA_ATTR_ID_PLAYING_TIME
#define IDH_AVC_MEDIA_ATTR_ID_TITLE                        0x00000A05 // AVC_MEDIA_ATTR_ID_TITLE
#define IDH_AVC_MEDIA_ATTR_ID_TOTAL_NUMBER                 0x00000A06 // AVC_MEDIA_ATTR_ID_TOTAL_NUMBER
#define IDH_AVC_MEDIA_PLAYER_VIRTUAL_FILESYSTEM            0x00000A07 // AVC_MEDIA_PLAYER_VIRTUAL_FILESYSTEM
#define IDH_AVC_NOW_PLAYING                                0x00000A08 // AVC_NOW_PLAYING
#define IDH_AVC_PACKET_TYPE_CONTINUE                       0x00000A09 // AVC_PACKET_TYPE_CONTINUE
#define IDH_AVC_PACKET_TYPE_END                            0x00000A0A // AVC_PACKET_TYPE_END
#define IDH_AVC_PACKET_TYPE_SINGLE                         0x00000A0B // AVC_PACKET_TYPE_SINGLE
#define IDH_AVC_PACKET_TYPE_START                          0x00000A0C // AVC_PACKET_TYPE_START
#define IDH_AVC_PANEL_BUTTON_PRESSED                       0x00000A0D // AVC_PANEL_BUTTON_PRESSED
#define IDH_AVC_PANEL_BUTTON_RELEASED                      0x00000A0E // AVC_PANEL_BUTTON_RELEASED
#define IDH_AVC_PANEL_OPID_0                               0x00000A0F // AVC_PANEL_OPID_0
#define IDH_AVC_PANEL_OPID_1                               0x00000A10 // AVC_PANEL_OPID_1
#define IDH_AVC_PANEL_OPID_2                               0x00000A11 // AVC_PANEL_OPID_2
#define IDH_AVC_PANEL_OPID_3                               0x00000A12 // AVC_PANEL_OPID_3
#define IDH_AVC_PANEL_OPID_4                               0x00000A13 // AVC_PANEL_OPID_4
#define IDH_AVC_PANEL_OPID_5                               0x00000A14 // AVC_PANEL_OPID_5
#define IDH_AVC_PANEL_OPID_6                               0x00000A15 // AVC_PANEL_OPID_6
#define IDH_AVC_PANEL_OPID_7                               0x00000A16 // AVC_PANEL_OPID_7
#define IDH_AVC_PANEL_OPID_8                               0x00000A17 // AVC_PANEL_OPID_8
#define IDH_AVC_PANEL_OPID_9                               0x00000A18 // AVC_PANEL_OPID_9
#define IDH_AVC_PANEL_OPID_A                               0x00000A19 // AVC_PANEL_OPID_A
#define IDH_AVC_PANEL_OPID_ANGLE                           0x00000A1A // AVC_PANEL_OPID_ANGLE
#define IDH_AVC_PANEL_OPID_APPS_MENU                       0x00000A1B // AVC_PANEL_OPID_APPS_MENU
#define IDH_AVC_PANEL_OPID_B                               0x00000A1C // AVC_PANEL_OPID_B
#define IDH_AVC_PANEL_OPID_BACKWARD                        0x00000A1D // AVC_PANEL_OPID_BACKWARD
#define IDH_AVC_PANEL_OPID_C                               0x00000A1E // AVC_PANEL_OPID_C
#define IDH_AVC_PANEL_OPID_CHANNEL_DOWN                    0x00000A1F // AVC_PANEL_OPID_CHANNEL_DOWN
#define IDH_AVC_PANEL_OPID_CHANNEL_UP                      0x00000A20 // AVC_PANEL_OPID_CHANNEL_UP
#define IDH_AVC_PANEL_OPID_CLEAR                           0x00000A21 // AVC_PANEL_OPID_CLEAR
#define IDH_AVC_PANEL_OPID_CONTENTS_MENU                   0x00000A22 // AVC_PANEL_OPID_CONTENTS_MENU
#define IDH_AVC_PANEL_OPID_D                               0x00000A23 // AVC_PANEL_OPID_D
#define IDH_AVC_PANEL_OPID_DISPLAY_INFORMATION             0x00000A24 // AVC_PANEL_OPID_DISPLAY_INFORMATION
#define IDH_AVC_PANEL_OPID_DOT                             0x00000A25 // AVC_PANEL_OPID_DOT
#define IDH_AVC_PANEL_OPID_DOWN                            0x00000A26 // AVC_PANEL_OPID_DOWN
#define IDH_AVC_PANEL_OPID_EJECT                           0x00000A27 // AVC_PANEL_OPID_EJECT
#define IDH_AVC_PANEL_OPID_ENTER                           0x00000A28 // AVC_PANEL_OPID_ENTER
#define IDH_AVC_PANEL_OPID_EXIT                            0x00000A29 // AVC_PANEL_OPID_EXIT
#define IDH_AVC_PANEL_OPID_F1                              0x00000A2A // AVC_PANEL_OPID_F1
#define IDH_AVC_PANEL_OPID_F2                              0x00000A2B // AVC_PANEL_OPID_F2
#define IDH_AVC_PANEL_OPID_F3                              0x00000A2C // AVC_PANEL_OPID_F3
#define IDH_AVC_PANEL_OPID_F4                              0x00000A2D // AVC_PANEL_OPID_F4
#define IDH_AVC_PANEL_OPID_F5                              0x00000A2E // AVC_PANEL_OPID_F5
#define IDH_AVC_PANEL_OPID_F6                              0x00000A2F // AVC_PANEL_OPID_F6
#define IDH_AVC_PANEL_OPID_F7                              0x00000A30 // AVC_PANEL_OPID_F7
#define IDH_AVC_PANEL_OPID_F8                              0x00000A31 // AVC_PANEL_OPID_F8
#define IDH_AVC_PANEL_OPID_F9                              0x00000A32 // AVC_PANEL_OPID_F9
#define IDH_AVC_PANEL_OPID_FAST_FORWARD                    0x00000A33 // AVC_PANEL_OPID_FAST_FORWARD
#define IDH_AVC_PANEL_OPID_FAVORITE_MENU                   0x00000A34 // AVC_PANEL_OPID_FAVORITE_MENU
#define IDH_AVC_PANEL_OPID_FORWARD                         0x00000A35 // AVC_PANEL_OPID_FORWARD
#define IDH_AVC_PANEL_OPID_HELP                            0x00000A36 // AVC_PANEL_OPID_HELP
#define IDH_AVC_PANEL_OPID_INPUT_SELECT                    0x00000A37 // AVC_PANEL_OPID_INPUT_SELECT
#define IDH_AVC_PANEL_OPID_KEYBORD_FUNCTION                0x00000A38 // AVC_PANEL_OPID_KEYBORD_FUNCTION
#define IDH_AVC_PANEL_OPID_LEFT                            0x00000A39 // AVC_PANEL_OPID_LEFT
#define IDH_AVC_PANEL_OPID_LEFT_DOWN                       0x00000A3A // AVC_PANEL_OPID_LEFT_DOWN
#define IDH_AVC_PANEL_OPID_LEFT_UP                         0x00000A3B // AVC_PANEL_OPID_LEFT_UP
#define IDH_AVC_PANEL_OPID_LINKED_CONTENT                  0x00000A3C // AVC_PANEL_OPID_LINKED_CONTENT
#define IDH_AVC_PANEL_OPID_LIST                            0x00000A3D // AVC_PANEL_OPID_LIST
#define IDH_AVC_PANEL_OPID_LIVE_TV                         0x00000A3E // AVC_PANEL_OPID_LIVE_TV
#define IDH_AVC_PANEL_OPID_LOCK                            0x00000A3F // AVC_PANEL_OPID_LOCK
#define IDH_AVC_PANEL_OPID_MUTE                            0x00000A40 // AVC_PANEL_OPID_MUTE
#define IDH_AVC_PANEL_OPID_MUTE_FUNCTION                   0x00000A41 // AVC_PANEL_OPID_MUTE_FUNCTION
#define IDH_AVC_PANEL_OPID_NEXT_DAY                        0x00000A42 // AVC_PANEL_OPID_NEXT_DAY
#define IDH_AVC_PANEL_OPID_ON_DEMAND_MENU                  0x00000A43 // AVC_PANEL_OPID_ON_DEMAND_MENU
#define IDH_AVC_PANEL_OPID_PAGE_DOWN                       0x00000A44 // AVC_PANEL_OPID_PAGE_DOWN
#define IDH_AVC_PANEL_OPID_PAGE_UP                         0x00000A45 // AVC_PANEL_OPID_PAGE_UP
#define IDH_AVC_PANEL_OPID_PAUSE                           0x00000A46 // AVC_PANEL_OPID_PAUSE
#define IDH_AVC_PANEL_OPID_PAUSE_PLAY_FUNCTION             0x00000A47 // AVC_PANEL_OPID_PAUSE_PLAY_FUNCTION
#define IDH_AVC_PANEL_OPID_PAUSE_RECORD_FUNCTION           0x00000A48 // AVC_PANEL_OPID_PAUSE_RECORD_FUNCTION
#define IDH_AVC_PANEL_OPID_PIP_DOWN                        0x00000A49 // AVC_PANEL_OPID_PIP_DOWN
#define IDH_AVC_PANEL_OPID_PIP_MOVE                        0x00000A4A // AVC_PANEL_OPID_PIP_MOVE
#define IDH_AVC_PANEL_OPID_PIP_UP                          0x00000A4B // AVC_PANEL_OPID_PIP_UP
#define IDH_AVC_PANEL_OPID_PLAY                            0x00000A4C // AVC_PANEL_OPID_PLAY
#define IDH_AVC_PANEL_OPID_PLAY_FUNCTION                   0x00000A4D // AVC_PANEL_OPID_PLAY_FUNCTION
#define IDH_AVC_PANEL_OPID_POWER_STATE_FUNCTION            0x00000A4E // AVC_PANEL_OPID_POWER_STATE_FUNCTION
#define IDH_AVC_PANEL_OPID_POWER_TOGGLE                    0x00000A4F // AVC_PANEL_OPID_POWER_TOGGLE
#define IDH_AVC_PANEL_OPID_PREVIOUS_CHANNEL                0x00000A50 // AVC_PANEL_OPID_PREVIOUS_CHANNEL
#define IDH_AVC_PANEL_OPID_PREVIOUS_DAY                    0x00000A51 // AVC_PANEL_OPID_PREVIOUS_DAY
#define IDH_AVC_PANEL_OPID_RECORD                          0x00000A52 // AVC_PANEL_OPID_RECORD
#define IDH_AVC_PANEL_OPID_RECORD_FUNCTION                 0x00000A53 // AVC_PANEL_OPID_RECORD_FUNCTION
#define IDH_AVC_PANEL_OPID_RESTORE_FOLUME_FUNCTION         0x00000A54 // AVC_PANEL_OPID_RESTORE_FOLUME_FUNCTION
#define IDH_AVC_PANEL_OPID_REWIND                          0x00000A55 // AVC_PANEL_OPID_REWIND
#define IDH_AVC_PANEL_OPID_RF_BYPASS                       0x00000A56 // AVC_PANEL_OPID_RF_BYPASS
#define IDH_AVC_PANEL_OPID_RIGHT                           0x00000A57 // AVC_PANEL_OPID_RIGHT
#define IDH_AVC_PANEL_OPID_RIGHT_DOWN                      0x00000A58 // AVC_PANEL_OPID_RIGHT_DOWN
#define IDH_AVC_PANEL_OPID_RIGHT_UP                        0x00000A59 // AVC_PANEL_OPID_RIGHT_UP
#define IDH_AVC_PANEL_OPID_ROOT_MENU                       0x00000A5A // AVC_PANEL_OPID_ROOT_MENU
#define IDH_AVC_PANEL_OPID_SELECT                          0x00000A5B // AVC_PANEL_OPID_SELECT
#define IDH_AVC_PANEL_OPID_SELECT_AUDIO_INPUT_FUNCTION     0x00000A5C // AVC_PANEL_OPID_SELECT_AUDIO_INPUT_FUNCTION
#define IDH_AVC_PANEL_OPID_SELECT_AV_INPUT_FUNCTION        0x00000A5D // AVC_PANEL_OPID_SELECT_AV_INPUT_FUNCTION
#define IDH_AVC_PANEL_OPID_SELECT_DISK_FUNCTION            0x00000A5E // AVC_PANEL_OPID_SELECT_DISK_FUNCTION
#define IDH_AVC_PANEL_OPID_SETUP_MENU                      0x00000A5F // AVC_PANEL_OPID_SETUP_MENU
#define IDH_AVC_PANEL_OPID_SKIP                            0x00000A60 // AVC_PANEL_OPID_SKIP
#define IDH_AVC_PANEL_OPID_SOUND_SELECT                    0x00000A61 // AVC_PANEL_OPID_SOUND_SELECT
#define IDH_AVC_PANEL_OPID_STOP                            0x00000A62 // AVC_PANEL_OPID_STOP
#define IDH_AVC_PANEL_OPID_STOP_FUNCTION                   0x00000A63 // AVC_PANEL_OPID_STOP_FUNCTION
#define IDH_AVC_PANEL_OPID_SUBPICTURE                      0x00000A64 // AVC_PANEL_OPID_SUBPICTURE
#define IDH_AVC_PANEL_OPID_TUNE_FUNCTION                   0x00000A65 // AVC_PANEL_OPID_TUNE_FUNCTION
#define IDH_AVC_PANEL_OPID_UP                              0x00000A66 // AVC_PANEL_OPID_UP
#define IDH_AVC_PANEL_OPID_VENDOR_UNIQUE                   0x00000A67 // AVC_PANEL_OPID_VENDOR_UNIQUE
#define IDH_AVC_PANEL_OPID_VOLUME_DOWN                     0x00000A68 // AVC_PANEL_OPID_VOLUME_DOWN
#define IDH_AVC_PANEL_OPID_VOLUME_UP                       0x00000A69 // AVC_PANEL_OPID_VOLUME_UP
#define IDH_AVC_PANEL_OPID_ZOOM                            0x00000A6A // AVC_PANEL_OPID_ZOOM
#define IDH_AVC_PDUID_ABORT_CONTINUING_RESPONSE            0x00000A6B // AVC_PDUID_ABORT_CONTINUING_RESPONSE
#define IDH_AVC_PDUID_ADD_TO_NOW_PLAYING                   0x00000A6C // AVC_PDUID_ADD_TO_NOW_PLAYING
#define IDH_AVC_PDUID_CHANGE_PATH                          0x00000A6D // AVC_PDUID_CHANGE_PATH
#define IDH_AVC_PDUID_GENERAL_REJECT                       0x00000A6E // AVC_PDUID_GENERAL_REJECT
#define IDH_AVC_PDUID_GET_CURRENT_PLAYER_APPLICATION_SETTING_VALUE 0x00000A6F // AVC_PDUID_GET_CURRENT_PLAYER_APPLICATION_SETTING_VALUE
#define IDH_AVC_PDUID_GET_ELEMENT_ATTRIBUTES               0x00000A70 // AVC_PDUID_GET_ELEMENT_ATTRIBUTES
#define IDH_AVC_PDUID_GET_FOLDER_ITEMS                     0x00000A71 // AVC_PDUID_GET_FOLDER_ITEMS
#define IDH_AVC_PDUID_GET_ITEM_ATTRIBUTES                  0x00000A72 // AVC_PDUID_GET_ITEM_ATTRIBUTES
#define IDH_AVC_PDUID_GET_PLAY_STATUS                      0x00000A73 // AVC_PDUID_GET_PLAY_STATUS
#define IDH_AVC_PDUID_GET_PLAYER_APPLICATION_SETTING_ATTRIBUTE_TEXT 0x00000A74 // AVC_PDUID_GET_PLAYER_APPLICATION_SETTING_ATTRIBUTE_TEXT
#define IDH_AVC_PDUID_GET_PLAYER_APPLICATION_SETTING_VALUE_TEXT 0x00000A75 // AVC_PDUID_GET_PLAYER_APPLICATION_SETTING_VALUE_TEXT
#define IDH_AVC_PDUID_GETCAPABILITIES                      0x00000A76 // AVC_PDUID_GETCAPABILITIES
#define IDH_AVC_PDUID_INFORM_BATTERY_STATUS_OF_CT          0x00000A77 // AVC_PDUID_INFORM_BATTERY_STATUS_OF_CT
#define IDH_AVC_PDUID_INFORM_DISPLAYABLE_CHARACTER_SET     0x00000A78 // AVC_PDUID_INFORM_DISPLAYABLE_CHARACTER_SET
#define IDH_AVC_PDUID_LIST_PLAYER_APPLICATION_SETTING_ATTRIBUTES 0x00000A79 // AVC_PDUID_LIST_PLAYER_APPLICATION_SETTING_ATTRIBUTES
#define IDH_AVC_PDUID_LIST_PLAYER_APPLICATION_SETTING_VALUES 0x00000A7A // AVC_PDUID_LIST_PLAYER_APPLICATION_SETTING_VALUES
#define IDH_AVC_PDUID_PLAY_ITEM                            0x00000A7B // AVC_PDUID_PLAY_ITEM
#define IDH_AVC_PDUID_REGISTER_NOTIFICATION                0x00000A7C // AVC_PDUID_REGISTER_NOTIFICATION
#define IDH_AVC_PDUID_REQUEST_CONTINUING_RESPONSE          0x00000A7D // AVC_PDUID_REQUEST_CONTINUING_RESPONSE
#define IDH_AVC_PDUID_SEARCH                               0x00000A7E // AVC_PDUID_SEARCH
#define IDH_AVC_PDUID_SET_ABSOLUTE_VOLUME                  0x00000A7F // AVC_PDUID_SET_ABSOLUTE_VOLUME
#define IDH_AVC_PDUID_SET_ADDRESSED_PLAYER                 0x00000A80 // AVC_PDUID_SET_ADDRESSED_PLAYER
#define IDH_AVC_PDUID_SET_BROWSED_PLAYER                   0x00000A81 // AVC_PDUID_SET_BROWSED_PLAYER
#define IDH_AVC_PDUID_SET_PLAYER_APPLICATION_SETTING_VALUE 0x00000A82 // AVC_PDUID_SET_PLAYER_APPLICATION_SETTING_VALUE
#define IDH_AVC_PLAY_STATUS_ERROR                          0x00000A83 // AVC_PLAY_STATUS_ERROR
#define IDH_AVC_PLAY_STATUS_FW_SEEK                        0x00000A84 // AVC_PLAY_STATUS_FW_SEEK
#define IDH_AVC_PLAY_STATUS_PAUSED                         0x00000A85 // AVC_PLAY_STATUS_PAUSED
#define IDH_AVC_PLAY_STATUS_PLAYING                        0x00000A86 // AVC_PLAY_STATUS_PLAYING
#define IDH_AVC_PLAY_STATUS_REV_SEEK                       0x00000A87 // AVC_PLAY_STATUS_REV_SEEK
#define IDH_AVC_PLAY_STATUS_STOPPED                        0x00000A88 // AVC_PLAY_STATUS_STOPPED
#define IDH_AVC_PLAYER_SETTING_EQUALIZER_OFF               0x00000A89 // AVC_PLAYER_SETTING_EQUALIZER_OFF
#define IDH_AVC_PLAYER_SETTING_EQUALIZER_ON                0x00000A8A // AVC_PLAYER_SETTING_EQUALIZER_ON
#define IDH_AVC_PLAYER_SETTING_EQUALIZER_STATUS            0x00000A8B // AVC_PLAYER_SETTING_EQUALIZER_STATUS
#define IDH_AVC_PLAYER_SETTING_REPEAT_ALL_TRACKS           0x00000A8C // AVC_PLAYER_SETTING_REPEAT_ALL_TRACKS
#define IDH_AVC_PLAYER_SETTING_REPEAT_GROUP                0x00000A8D // AVC_PLAYER_SETTING_REPEAT_GROUP
#define IDH_AVC_PLAYER_SETTING_REPEAT_MODE_OFF             0x00000A8E // AVC_PLAYER_SETTING_REPEAT_MODE_OFF
#define IDH_AVC_PLAYER_SETTING_REPEAT_MODE_STATUS          0x00000A8F // AVC_PLAYER_SETTING_REPEAT_MODE_STATUS
#define IDH_AVC_PLAYER_SETTING_REPEAT_SINGLE_TRACK         0x00000A90 // AVC_PLAYER_SETTING_REPEAT_SINGLE_TRACK
#define IDH_AVC_PLAYER_SETTING_SCAN_ALL_TRACKS             0x00000A91 // AVC_PLAYER_SETTING_SCAN_ALL_TRACKS
#define IDH_AVC_PLAYER_SETTING_SCAN_GROUP                  0x00000A92 // AVC_PLAYER_SETTING_SCAN_GROUP
#define IDH_AVC_PLAYER_SETTING_SCAN_OFF                    0x00000A93 // AVC_PLAYER_SETTING_SCAN_OFF
#define IDH_AVC_PLAYER_SETTING_SCAN_STATUS                 0x00000A94 // AVC_PLAYER_SETTING_SCAN_STATUS
#define IDH_AVC_PLAYER_SETTING_SHUFFLE_ALL_TRACKS          0x00000A95 // AVC_PLAYER_SETTING_SHUFFLE_ALL_TRACKS
#define IDH_AVC_PLAYER_SETTING_SHUFFLE_GROUP               0x00000A96 // AVC_PLAYER_SETTING_SHUFFLE_GROUP
#define IDH_AVC_PLAYER_SETTING_SHUFFLE_OFF                 0x00000A97 // AVC_PLAYER_SETTING_SHUFFLE_OFF
#define IDH_AVC_PLAYER_SETTING_SHUFFLE_STATUS              0x00000A98 // AVC_PLAYER_SETTING_SHUFFLE_STATUS
#define IDH_AVC_RESPONSE_ACCEPTED                          0x00000A99 // AVC_RESPONSE_ACCEPTED
#define IDH_AVC_RESPONSE_CHANGED                           0x00000A9A // AVC_RESPONSE_CHANGED
#define IDH_AVC_RESPONSE_IMPLEMENTED                       0x00000A9B // AVC_RESPONSE_IMPLEMENTED
#define IDH_AVC_RESPONSE_IN_TRANSITION                     0x00000A9C // AVC_RESPONSE_IN_TRANSITION
#define IDH_AVC_RESPONSE_INTERIM                           0x00000A9D // AVC_RESPONSE_INTERIM
#define IDH_AVC_RESPONSE_NOT_IMPLEMENTED                   0x00000A9E // AVC_RESPONSE_NOT_IMPLEMENTED
#define IDH_AVC_RESPONSE_REJECTED                          0x00000A9F // AVC_RESPONSE_REJECTED
#define IDH_AVC_RESPONSE_STABLE                            0x00000AA0 // AVC_RESPONSE_STABLE
#define IDH_AVC_RESPONSE_TIMEOUT                           0x00000AA1 // AVC_RESPONSE_TIMEOUT
#define IDH_AVC_SCOPE_MEDIA_PLAYER_LIST                    0x00000AA2 // AVC_SCOPE_MEDIA_PLAYER_LIST
#define IDH_AVC_SEARCH                                     0x00000AA3 // AVC_SEARCH
#define IDH_AVC_SUBUNIT_ID_EXTENDED_TO_NEXT_BYTE           0x00000AA4 // AVC_SUBUNIT_ID_EXTENDED_TO_NEXT_BYTE
#define IDH_AVC_SUBUNIT_ID_IGNORE                          0x00000AA5 // AVC_SUBUNIT_ID_IGNORE
#define IDH_AVC_SUBUNIT_TYPE_AUDIO                         0x00000AA6 // AVC_SUBUNIT_TYPE_AUDIO
#define IDH_AVC_SUBUNIT_TYPE_BULLETIN_BOARD                0x00000AA7 // AVC_SUBUNIT_TYPE_BULLETIN_BOARD
#define IDH_AVC_SUBUNIT_TYPE_CA                            0x00000AA8 // AVC_SUBUNIT_TYPE_CA
#define IDH_AVC_SUBUNIT_TYPE_CAMERA                        0x00000AA9 // AVC_SUBUNIT_TYPE_CAMERA
#define IDH_AVC_SUBUNIT_TYPE_CAMERA_STORAGE                0x00000AAA // AVC_SUBUNIT_TYPE_CAMERA_STORAGE
#define IDH_AVC_SUBUNIT_TYPE_DISC                          0x00000AAB // AVC_SUBUNIT_TYPE_DISC
#define IDH_AVC_SUBUNIT_TYPE_EXTENDED_TO_NEXT_BYTE         0x00000AAC // AVC_SUBUNIT_TYPE_EXTENDED_TO_NEXT_BYTE
#define IDH_AVC_SUBUNIT_TYPE_MONITOR                       0x00000AAD // AVC_SUBUNIT_TYPE_MONITOR
#define IDH_AVC_SUBUNIT_TYPE_PANEL                         0x00000AAE // AVC_SUBUNIT_TYPE_PANEL
#define IDH_AVC_SUBUNIT_TYPE_PRINTER                       0x00000AAF // AVC_SUBUNIT_TYPE_PRINTER
#define IDH_AVC_SUBUNIT_TYPE_TAPE_RECORDER_PLAYER          0x00000AB0 // AVC_SUBUNIT_TYPE_TAPE_RECORDER_PLAYER
#define IDH_AVC_SUBUNIT_TYPE_TUNER                         0x00000AB1 // AVC_SUBUNIT_TYPE_TUNER
#define IDH_AVC_SUBUNIT_TYPE_UNIT                          0x00000AB2 // AVC_SUBUNIT_TYPE_UNIT
#define IDH_AVC_SUBUNIT_TYPE_VENDOR_UNIQUE                 0x00000AB3 // AVC_SUBUNIT_TYPE_VENDOR_UNIQUE
#define IDH_AVC_VOLUME_MAX                                 0x00000AB4 // AVC_VOLUME_MAX
#define IDH_AVC_VOLUME_MIN                                 0x00000AB5 // AVC_VOLUME_MIN
#define IDH_AVRCP_BTSIG_COMPANY_ID                         0x00000AB6 // AVRCP_BTSIG_COMPANY_ID
#define IDH_AVRCP_CHANNEL_FLAG_LISTENING                   0x00000AB7 // AVRCP_CHANNEL_FLAG_LISTENING
#define IDH_AVRCP_CHANNEL_FLAG_PLAY_STATUS_REQUESTED       0x00000AB8 // AVRCP_CHANNEL_FLAG_PLAY_STATUS_REQUESTED
#define IDH_AVRCP_CHANNEL_FLAG_REGISTERING_NOTIFICATIONS   0x00000AB9 // AVRCP_CHANNEL_FLAG_REGISTERING_NOTIFICATIONS
#define IDH_AVRCP_CHANNEL_FLAG_SENDING                     0x00000ABA // AVRCP_CHANNEL_FLAG_SENDING
#define IDH_AVRCP_CHANNEL_STATE_CONNECTED                  0x00000ABB // AVRCP_CHANNEL_STATE_CONNECTED
#define IDH_AVRCP_CHANNEL_STATE_CONNECTING                 0x00000ABC // AVRCP_CHANNEL_STATE_CONNECTING
#define IDH_AVRCP_CHANNEL_STATE_DISCONNECTING              0x00000ABD // AVRCP_CHANNEL_STATE_DISCONNECTING
#define IDH_AVRCP_CHANNEL_STATE_FREE                       0x00000ABE // AVRCP_CHANNEL_STATE_FREE
#define IDH_AVRCP_CHANNEL_STATE_IDLE                       0x00000ABF // AVRCP_CHANNEL_STATE_IDLE
#define IDH_AVRCP_COMMAND_TYPE_BROWSING                    0x00000AC0 // AVRCP_COMMAND_TYPE_BROWSING
#define IDH_AVRCP_COMMAND_TYPE_CONTROL                     0x00000AC1 // AVRCP_COMMAND_TYPE_CONTROL
#define IDH_AVRCP_EVT_ADD_TO_NOW_PLAYING_COMPLETED         0x00000AC2 // AVRCP_EVT_ADD_TO_NOW_PLAYING_COMPLETED
#define IDH_AVRCP_EVT_ADDRESSED_PLAYER_CHANGED             0x00000AC3 // AVRCP_EVT_ADDRESSED_PLAYER_CHANGED
#define IDH_AVRCP_EVT_AVAILABLE_PLAYERS_CHANGED            0x00000AC4 // AVRCP_EVT_AVAILABLE_PLAYERS_CHANGED
#define IDH_AVRCP_EVT_BATT_STATUS_CHANGED                  0x00000AC5 // AVRCP_EVT_BATT_STATUS_CHANGED
#define IDH_AVRCP_EVT_BATTERY_STATUS_OF_CT_RECEIVED        0x00000AC6 // AVRCP_EVT_BATTERY_STATUS_OF_CT_RECEIVED
#define IDH_AVRCP_EVT_BROWSING_CHANNEL_CONNECTED           0x00000AC7 // AVRCP_EVT_BROWSING_CHANNEL_CONNECTED
#define IDH_AVRCP_EVT_BROWSING_CHANNEL_DISCONNECTED        0x00000AC8 // AVRCP_EVT_BROWSING_CHANNEL_DISCONNECTED
#define IDH_AVRCP_EVT_BROWSING_CONNECTION_FAILED           0x00000AC9 // AVRCP_EVT_BROWSING_CONNECTION_FAILED
#define IDH_AVRCP_EVT_COMPANY_ID_LIST_RECEIVED             0x00000ACA // AVRCP_EVT_COMPANY_ID_LIST_RECEIVED
#define IDH_AVRCP_EVT_CONTROL_CHANNEL_CONNECTED            0x00000ACB // AVRCP_EVT_CONTROL_CHANNEL_CONNECTED
#define IDH_AVRCP_EVT_CONTROL_CHANNEL_DISCONNECTED         0x00000ACC // AVRCP_EVT_CONTROL_CHANNEL_DISCONNECTED
#define IDH_AVRCP_EVT_CONTROL_CONNECTION_FAILED            0x00000ACD // AVRCP_EVT_CONTROL_CONNECTION_FAILED
#define IDH_AVRCP_EVT_DISPLAYABLE_CHARACTER_SET_RECEIVED   0x00000ACE // AVRCP_EVT_DISPLAYABLE_CHARACTER_SET_RECEIVED
#define IDH_AVRCP_EVT_ELEMENT_ATTRIBUTES_REQUESTED         0x00000ACF // AVRCP_EVT_ELEMENT_ATTRIBUTES_REQUESTED
#define IDH_AVRCP_EVT_EVENT_ID_LIST_RECEIVED               0x00000AD0 // AVRCP_EVT_EVENT_ID_LIST_RECEIVED
#define IDH_AVRCP_EVT_GET_ELEMENT_ATTRIBUTES_RECEIVED      0x00000AD1 // AVRCP_EVT_GET_ELEMENT_ATTRIBUTES_RECEIVED
#define IDH_AVRCP_EVT_GET_PLAY_STATUS_RECEIVED             0x00000AD2 // AVRCP_EVT_GET_PLAY_STATUS_RECEIVED
#define IDH_AVRCP_EVT_INFORM_BATTERY_STATUS_OF_CT_COMPLETED 0x00000AD3 // AVRCP_EVT_INFORM_BATTERY_STATUS_OF_CT_COMPLETED
#define IDH_AVRCP_EVT_INFORM_DISPLAYABLE_CHARACTER_SET_COMPLETED 0x00000AD4 // AVRCP_EVT_INFORM_DISPLAYABLE_CHARACTER_SET_COMPLETED
#define IDH_AVRCP_EVT_NOTHING                              0x00000AD5 // AVRCP_EVT_NOTHING
#define IDH_AVRCP_EVT_NOW_PLAYING_CONTENT_CHANGED          0x00000AD6 // AVRCP_EVT_NOW_PLAYING_CONTENT_CHANGED
#define IDH_AVRCP_EVT_PANEL_COMMAND_RECEIVED               0x00000AD7 // AVRCP_EVT_PANEL_COMMAND_RECEIVED
#define IDH_AVRCP_EVT_PANEL_RESPONSE_RECEIVED              0x00000AD8 // AVRCP_EVT_PANEL_RESPONSE_RECEIVED
#define IDH_AVRCP_EVT_PLAY_ITEM_COMPLETED                  0x00000AD9 // AVRCP_EVT_PLAY_ITEM_COMPLETED
#define IDH_AVRCP_EVT_PLAYBACK_POS_CHANGED                 0x00000ADA // AVRCP_EVT_PLAYBACK_POS_CHANGED
#define IDH_AVRCP_EVT_PLAYBACK_STATUS_CHANGED              0x00000ADB // AVRCP_EVT_PLAYBACK_STATUS_CHANGED
#define IDH_AVRCP_EVT_PLAYER_APPLICATION_SETTING_CHANGED   0x00000ADC // AVRCP_EVT_PLAYER_APPLICATION_SETTING_CHANGED
#define IDH_AVRCP_EVT_PLAYER_CURRENT_SETTING_VALUES_RECEIVED 0x00000ADD // AVRCP_EVT_PLAYER_CURRENT_SETTING_VALUES_RECEIVED
#define IDH_AVRCP_EVT_PLAYER_SETTING_ATTRIBUTES_RECEIVED   0x00000ADE // AVRCP_EVT_PLAYER_SETTING_ATTRIBUTES_RECEIVED
#define IDH_AVRCP_EVT_PLAYER_SETTING_ATTRIBUTES_TEXT_RECEIVED 0x00000ADF // AVRCP_EVT_PLAYER_SETTING_ATTRIBUTES_TEXT_RECEIVED
#define IDH_AVRCP_EVT_PLAYER_SETTING_VALUES_RECEIVED       0x00000AE0 // AVRCP_EVT_PLAYER_SETTING_VALUES_RECEIVED
#define IDH_AVRCP_EVT_PLAYER_SETTING_VALUES_TEXT_RECEIVED  0x00000AE1 // AVRCP_EVT_PLAYER_SETTING_VALUES_TEXT_RECEIVED
#define IDH_AVRCP_EVT_REGISTER_NOTIFICATION_REQUESTED      0x00000AE2 // AVRCP_EVT_REGISTER_NOTIFICATION_REQUESTED
#define IDH_AVRCP_EVT_REGISTER_NOTIFICATIONS_COMPLETED     0x00000AE3 // AVRCP_EVT_REGISTER_NOTIFICATIONS_COMPLETED
#define IDH_AVRCP_EVT_SEARCH_COMPLETED                     0x00000AE4 // AVRCP_EVT_SEARCH_COMPLETED
#define IDH_AVRCP_EVT_SET_ABSOLUTE_VOLUME_COMPLETED        0x00000AE5 // AVRCP_EVT_SET_ABSOLUTE_VOLUME_COMPLETED
#define IDH_AVRCP_EVT_SET_ABSOLUTE_VOLUME_REQUESTED        0x00000AE6 // AVRCP_EVT_SET_ABSOLUTE_VOLUME_REQUESTED
#define IDH_AVRCP_EVT_SET_ADDRESSED_PLAYER_COMPLETED       0x00000AE7 // AVRCP_EVT_SET_ADDRESSED_PLAYER_COMPLETED
#define IDH_AVRCP_EVT_SET_PLAYER_SETTING_VALUES_COMPLETED  0x00000AE8 // AVRCP_EVT_SET_PLAYER_SETTING_VALUES_COMPLETED
#define IDH_AVRCP_EVT_SYSTEM_STATUS_CHANGED                0x00000AE9 // AVRCP_EVT_SYSTEM_STATUS_CHANGED
#define IDH_AVRCP_EVT_TRACK_CHANGED                        0x00000AEA // AVRCP_EVT_TRACK_CHANGED
#define IDH_AVRCP_EVT_TRACK_REACHED_END                    0x00000AEB // AVRCP_EVT_TRACK_REACHED_END
#define IDH_AVRCP_EVT_TRACK_REACHED_START                  0x00000AEC // AVRCP_EVT_TRACK_REACHED_START
#define IDH_AVRCP_EVT_UIDS_CHANGED                         0x00000AED // AVRCP_EVT_UIDS_CHANGED
#define IDH_AVRCP_EVT_VOLUME_CHANGED                       0x00000AEE // AVRCP_EVT_VOLUME_CHANGED
#define IDH_AVRCP_MANAGER_FLAG_SEARCHING                   0x00000AEF // AVRCP_MANAGER_FLAG_SEARCHING
#define IDH_AVRCP_MANAGER_STATE_IDLE                       0x00000AF0 // AVRCP_MANAGER_STATE_IDLE
#define IDH_AVRCP_MAX_ELEMENT_ATTRIBUTES                   0x00000AF1 // AVRCP_MAX_ELEMENT_ATTRIBUTES
#define IDH_bt_avrcp_0_click                               0x00000AF2 // bt_avrcp_0_click
#define IDH_bt_avrcp_0_press                               0x00000AF3 // bt_avrcp_0_press
#define IDH_bt_avrcp_1_click                               0x00000AF4 // bt_avrcp_1_click
#define IDH_bt_avrcp_1_press                               0x00000AF5 // bt_avrcp_1_press
#define IDH_bt_avrcp_2_click                               0x00000AF6 // bt_avrcp_2_click
#define IDH_bt_avrcp_2_press                               0x00000AF7 // bt_avrcp_2_press
#define IDH_bt_avrcp_3_click                               0x00000AF8 // bt_avrcp_3_click
#define IDH_bt_avrcp_3_press                               0x00000AF9 // bt_avrcp_3_press
#define IDH_bt_avrcp_4_click                               0x00000AFA // bt_avrcp_4_click
#define IDH_bt_avrcp_4_press                               0x00000AFB // bt_avrcp_4_press
#define IDH_bt_avrcp_5_click                               0x00000AFC // bt_avrcp_5_click
#define IDH_bt_avrcp_5_press                               0x00000AFD // bt_avrcp_5_press
#define IDH_bt_avrcp_6_click                               0x00000AFE // bt_avrcp_6_click
#define IDH_bt_avrcp_6_press                               0x00000AFF // bt_avrcp_6_press
#define IDH_bt_avrcp_7_click                               0x00000B00 // bt_avrcp_7_click
#define IDH_bt_avrcp_7_press                               0x00000B01 // bt_avrcp_7_press
#define IDH_bt_avrcp_8_click                               0x00000B02 // bt_avrcp_8_click
#define IDH_bt_avrcp_8_press                               0x00000B03 // bt_avrcp_8_press
#define IDH_bt_avrcp_9_click                               0x00000B04 // bt_avrcp_9_click
#define IDH_bt_avrcp_9_press                               0x00000B05 // bt_avrcp_9_press
#define IDH_bt_avrcp_angle_click                           0x00000B06 // bt_avrcp_angle_click
#define IDH_bt_avrcp_angle_press                           0x00000B07 // bt_avrcp_angle_press
#define IDH_bt_avrcp_backward_click                        0x00000B08 // bt_avrcp_backward_click
#define IDH_bt_avrcp_backward_press                        0x00000B09 // bt_avrcp_backward_press
#define IDH_bt_avrcp_channel_down_click                    0x00000B0A // bt_avrcp_channel_down_click
#define IDH_bt_avrcp_channel_down_press                    0x00000B0B // bt_avrcp_channel_down_press
#define IDH_bt_avrcp_channel_up_click                      0x00000B0C // bt_avrcp_channel_up_click
#define IDH_bt_avrcp_channel_up_press                      0x00000B0D // bt_avrcp_channel_up_press
#define IDH_bt_avrcp_clear_click                           0x00000B0E // bt_avrcp_clear_click
#define IDH_bt_avrcp_clear_press                           0x00000B0F // bt_avrcp_clear_press
#define IDH_bt_avrcp_content_menu_click                    0x00000B10 // bt_avrcp_content_menu_click
#define IDH_bt_avrcp_contents_menu_press                   0x00000B11 // bt_avrcp_contents_menu_press
#define IDH_bt_avrcp_display_info_click                    0x00000B12 // bt_avrcp_display_info_click
#define IDH_bt_avrcp_display_info_press                    0x00000B13 // bt_avrcp_display_info_press
#define IDH_bt_avrcp_dot_click                             0x00000B14 // bt_avrcp_dot_click
#define IDH_bt_avrcp_dot_press                             0x00000B15 // bt_avrcp_dot_press
#define IDH_bt_avrcp_down_click                            0x00000B16 // bt_avrcp_down_click
#define IDH_bt_avrcp_down_press                            0x00000B17 // bt_avrcp_down_press
#define IDH_bt_avrcp_eject_click                           0x00000B18 // bt_avrcp_eject_click
#define IDH_bt_avrcp_eject_press                           0x00000B19 // bt_avrcp_eject_press
#define IDH_bt_avrcp_enter_click                           0x00000B1A // bt_avrcp_enter_click
#define IDH_bt_avrcp_enter_press                           0x00000B1B // bt_avrcp_enter_press
#define IDH_bt_avrcp_exit_click                            0x00000B1C // bt_avrcp_exit_click
#define IDH_bt_avrcp_exit_press                            0x00000B1D // bt_avrcp_exit_press
#define IDH_bt_avrcp_f1_click                              0x00000B1E // bt_avrcp_f1_click
#define IDH_bt_avrcp_f1_press                              0x00000B1F // bt_avrcp_f1_press
#define IDH_bt_avrcp_f2_click                              0x00000B20 // bt_avrcp_f2_click
#define IDH_bt_avrcp_f2_press                              0x00000B21 // bt_avrcp_f2_press
#define IDH_bt_avrcp_f3_click                              0x00000B22 // bt_avrcp_f3_click
#define IDH_bt_avrcp_f3_press                              0x00000B23 // bt_avrcp_f3_press
#define IDH_bt_avrcp_f4_click                              0x00000B24 // bt_avrcp_f4_click
#define IDH_bt_avrcp_f4_press                              0x00000B25 // bt_avrcp_f4_press
#define IDH_bt_avrcp_f5_click                              0x00000B26 // bt_avrcp_f5_click
#define IDH_bt_avrcp_f5_press                              0x00000B27 // bt_avrcp_f5_press
#define IDH_bt_avrcp_f6_click                              0x00000B28 // bt_avrcp_f6_click
#define IDH_bt_avrcp_f6_press                              0x00000B29 // bt_avrcp_f6_press
#define IDH_bt_avrcp_f7_click                              0x00000B2A // bt_avrcp_f7_click
#define IDH_bt_avrcp_f7_press                              0x00000B2B // bt_avrcp_f7_press
#define IDH_bt_avrcp_f8_click                              0x00000B2C // bt_avrcp_f8_click
#define IDH_bt_avrcp_f8_press                              0x00000B2D // bt_avrcp_f8_press
#define IDH_bt_avrcp_f9_click                              0x00000B2E // bt_avrcp_f9_click
#define IDH_bt_avrcp_f9_press                              0x00000B2F // bt_avrcp_f9_press
#define IDH_bt_avrcp_fast_forward_click                    0x00000B30 // bt_avrcp_fast_forward_click
#define IDH_bt_avrcp_fast_forward_press                    0x00000B31 // bt_avrcp_fast_forward_press
#define IDH_bt_avrcp_favorite_menu_click                   0x00000B32 // bt_avrcp_favorite_menu_click
#define IDH_bt_avrcp_favorive_menu_press                   0x00000B33 // bt_avrcp_favorive_menu_press
#define IDH_bt_avrcp_forward_click                         0x00000B34 // bt_avrcp_forward_click
#define IDH_bt_avrcp_forward_press                         0x00000B35 // bt_avrcp_forward_press
#define IDH_bt_avrcp_help_click                            0x00000B36 // bt_avrcp_help_click
#define IDH_bt_avrcp_help_press                            0x00000B37 // bt_avrcp_help_press
#define IDH_bt_avrcp_input_select_click                    0x00000B38 // bt_avrcp_input_select_click
#define IDH_bt_avrcp_input_select_press                    0x00000B39 // bt_avrcp_input_select_press
#define IDH_bt_avrcp_left_click                            0x00000B3A // bt_avrcp_left_click
#define IDH_bt_avrcp_left_down_click                       0x00000B3B // bt_avrcp_left_down_click
#define IDH_bt_avrcp_left_down_press                       0x00000B3C // bt_avrcp_left_down_press
#define IDH_bt_avrcp_left_press                            0x00000B3D // bt_avrcp_left_press
#define IDH_bt_avrcp_left_up_click                         0x00000B3E // bt_avrcp_left_up_click
#define IDH_bt_avrcp_left_up_press                         0x00000B3F // bt_avrcp_left_up_press
#define IDH_bt_avrcp_mute_click                            0x00000B40 // bt_avrcp_mute_click
#define IDH_bt_avrcp_mute_press                            0x00000B41 // bt_avrcp_mute_press
#define IDH_bt_avrcp_page_down_click                       0x00000B42 // bt_avrcp_page_down_click
#define IDH_bt_avrcp_page_down_press                       0x00000B43 // bt_avrcp_page_down_press
#define IDH_bt_avrcp_page_up_click                         0x00000B44 // bt_avrcp_page_up_click
#define IDH_bt_avrcp_page_up_press                         0x00000B45 // bt_avrcp_page_up_press
#define IDH_bt_avrcp_pause_click                           0x00000B46 // bt_avrcp_pause_click
#define IDH_bt_avrcp_pause_press                           0x00000B47 // bt_avrcp_pause_press
#define IDH_bt_avrcp_play_click                            0x00000B48 // bt_avrcp_play_click
#define IDH_bt_avrcp_play_press                            0x00000B49 // bt_avrcp_play_press
#define IDH_bt_avrcp_power_click                           0x00000B4A // bt_avrcp_power_click
#define IDH_bt_avrcp_power_press                           0x00000B4B // bt_avrcp_power_press
#define IDH_bt_avrcp_previous_channel_click                0x00000B4C // bt_avrcp_previous_channel_click
#define IDH_bt_avrcp_previous_channel_press                0x00000B4D // bt_avrcp_previous_channel_press
#define IDH_bt_avrcp_record_click                          0x00000B4E // bt_avrcp_record_click
#define IDH_bt_avrcp_record_press                          0x00000B4F // bt_avrcp_record_press
#define IDH_bt_avrcp_rewind_click                          0x00000B50 // bt_avrcp_rewind_click
#define IDH_bt_avrcp_rewind_press                          0x00000B51 // bt_avrcp_rewind_press
#define IDH_bt_avrcp_right_click                           0x00000B52 // bt_avrcp_right_click
#define IDH_bt_avrcp_right_down_click                      0x00000B53 // bt_avrcp_right_down_click
#define IDH_bt_avrcp_right_down_press                      0x00000B54 // bt_avrcp_right_down_press
#define IDH_bt_avrcp_right_press                           0x00000B55 // bt_avrcp_right_press
#define IDH_bt_avrcp_right_up_click                        0x00000B56 // bt_avrcp_right_up_click
#define IDH_bt_avrcp_right_up_press                        0x00000B57 // bt_avrcp_right_up_press
#define IDH_bt_avrcp_root_menu_click                       0x00000B58 // bt_avrcp_root_menu_click
#define IDH_bt_avrcp_root_menu_press                       0x00000B59 // bt_avrcp_root_menu_press
#define IDH_bt_avrcp_select_click                          0x00000B5A // bt_avrcp_select_click
#define IDH_bt_avrcp_select_press                          0x00000B5B // bt_avrcp_select_press
#define IDH_bt_avrcp_setup_menu_click                      0x00000B5C // bt_avrcp_setup_menu_click
#define IDH_bt_avrcp_setup_menu_press                      0x00000B5D // bt_avrcp_setup_menu_press
#define IDH_bt_avrcp_sound_select_click                    0x00000B5E // bt_avrcp_sound_select_click
#define IDH_bt_avrcp_sound_select_press                    0x00000B5F // bt_avrcp_sound_select_press
#define IDH_bt_avrcp_stop_click                            0x00000B60 // bt_avrcp_stop_click
#define IDH_bt_avrcp_stop_press                            0x00000B61 // bt_avrcp_stop_press
#define IDH_bt_avrcp_subpicture_click                      0x00000B62 // bt_avrcp_subpicture_click
#define IDH_bt_avrcp_subpicture_press                      0x00000B63 // bt_avrcp_subpicture_press
#define IDH_bt_avrcp_up_click                              0x00000B64 // bt_avrcp_up_click
#define IDH_bt_avrcp_up_press                              0x00000B65 // bt_avrcp_up_press
#define IDH_bt_avrcp_volume_down_click                     0x00000B66 // bt_avrcp_volume_down_click
#define IDH_bt_avrcp_volume_down_press                     0x00000B67 // bt_avrcp_volume_down_press
#define IDH_bt_avrcp_volume_up_click                       0x00000B68 // bt_avrcp_volume_up_click
#define IDH_bt_avrcp_volume_up_press                       0x00000B69 // bt_avrcp_volume_up_press
#define IDH_bt_avrcp_0_release                             0x00000B6A // bt_avrcp_0_release
#define IDH_bt_avrcp_1_release                             0x00000B6B // bt_avrcp_1_release
#define IDH_bt_avrcp_2_release                             0x00000B6C // bt_avrcp_2_release
#define IDH_bt_avrcp_3_release                             0x00000B6D // bt_avrcp_3_release
#define IDH_bt_avrcp_4_release                             0x00000B6E // bt_avrcp_4_release
#define IDH_bt_avrcp_5_release                             0x00000B6F // bt_avrcp_5_release
#define IDH_bt_avrcp_6_release                             0x00000B70 // bt_avrcp_6_release
#define IDH_bt_avrcp_7_release                             0x00000B71 // bt_avrcp_7_release
#define IDH_bt_avrcp_8_release                             0x00000B72 // bt_avrcp_8_release
#define IDH_bt_avrcp_9_release                             0x00000B73 // bt_avrcp_9_release
#define IDH_bt_avrcp_angle_release                         0x00000B74 // bt_avrcp_angle_release
#define IDH_bt_avrcp_backward_release                      0x00000B75 // bt_avrcp_backward_release
#define IDH_bt_avrcp_channel_down_release                  0x00000B76 // bt_avrcp_channel_down_release
#define IDH_bt_avrcp_channel_up_release                    0x00000B77 // bt_avrcp_channel_up_release
#define IDH_bt_avrcp_clear_release                         0x00000B78 // bt_avrcp_clear_release
#define IDH_bt_avrcp_content_menu_release                  0x00000B79 // bt_avrcp_content_menu_release
#define IDH_bt_avrcp_display_info_release                  0x00000B7A // bt_avrcp_display_info_release
#define IDH_bt_avrcp_dot_release                           0x00000B7B // bt_avrcp_dot_release
#define IDH_bt_avrcp_down_release                          0x00000B7C // bt_avrcp_down_release
#define IDH_bt_avrcp_eject_release                         0x00000B7D // bt_avrcp_eject_release
#define IDH_bt_avrcp_enter_release                         0x00000B7E // bt_avrcp_enter_release
#define IDH_bt_avrcp_exit_release                          0x00000B7F // bt_avrcp_exit_release
#define IDH_bt_avrcp_f1_release                            0x00000B80 // bt_avrcp_f1_release
#define IDH_bt_avrcp_f2_release                            0x00000B81 // bt_avrcp_f2_release
#define IDH_bt_avrcp_f3_release                            0x00000B82 // bt_avrcp_f3_release
#define IDH_bt_avrcp_f4_release                            0x00000B83 // bt_avrcp_f4_release
#define IDH_bt_avrcp_f5_release                            0x00000B84 // bt_avrcp_f5_release
#define IDH_bt_avrcp_f6_release                            0x00000B85 // bt_avrcp_f6_release
#define IDH_bt_avrcp_f7_release                            0x00000B86 // bt_avrcp_f7_release
#define IDH_bt_avrcp_f8_release                            0x00000B87 // bt_avrcp_f8_release
#define IDH_bt_avrcp_f9_release                            0x00000B88 // bt_avrcp_f9_release
#define IDH_bt_avrcp_fast_forward_release                  0x00000B89 // bt_avrcp_fast_forward_release
#define IDH_bt_avrcp_favorite_menu_release                 0x00000B8A // bt_avrcp_favorite_menu_release
#define IDH_bt_avrcp_forward_release                       0x00000B8B // bt_avrcp_forward_release
#define IDH_bt_avrcp_help_release                          0x00000B8C // bt_avrcp_help_release
#define IDH_bt_avrcp_input_select_release                  0x00000B8D // bt_avrcp_input_select_release
#define IDH_bt_avrcp_left_down_release                     0x00000B8E // bt_avrcp_left_down_release
#define IDH_bt_avrcp_left_release                          0x00000B8F // bt_avrcp_left_release
#define IDH_bt_avrcp_left_up_release                       0x00000B90 // bt_avrcp_left_up_release
#define IDH_bt_avrcp_mute_release                          0x00000B91 // bt_avrcp_mute_release
#define IDH_bt_avrcp_page_down_release                     0x00000B92 // bt_avrcp_page_down_release
#define IDH_bt_avrcp_page_up_release                       0x00000B93 // bt_avrcp_page_up_release
#define IDH_bt_avrcp_pause_release                         0x00000B94 // bt_avrcp_pause_release
#define IDH_bt_avrcp_play_release                          0x00000B95 // bt_avrcp_play_release
#define IDH_bt_avrcp_power_release                         0x00000B96 // bt_avrcp_power_release
#define IDH_bt_avrcp_previous_channel_release              0x00000B97 // bt_avrcp_previous_channel_release
#define IDH_bt_avrcp_record_release                        0x00000B98 // bt_avrcp_record_release
#define IDH_bt_avrcp_rewind_release                        0x00000B99 // bt_avrcp_rewind_release
#define IDH_bt_avrcp_right_down_release                    0x00000B9A // bt_avrcp_right_down_release
#define IDH_bt_avrcp_right_release                         0x00000B9B // bt_avrcp_right_release
#define IDH_bt_avrcp_right_up_release                      0x00000B9C // bt_avrcp_right_up_release
#define IDH_bt_avrcp_root_menu_release                     0x00000B9D // bt_avrcp_root_menu_release
#define IDH_bt_avrcp_select_release                        0x00000B9E // bt_avrcp_select_release
#define IDH_bt_avrcp_setup_menu_release                    0x00000B9F // bt_avrcp_setup_menu_release
#define IDH_bt_avrcp_sound_select_release                  0x00000BA0 // bt_avrcp_sound_select_release
#define IDH_bt_avrcp_stop_release                          0x00000BA1 // bt_avrcp_stop_release
#define IDH_bt_avrcp_subpicture_release                    0x00000BA2 // bt_avrcp_subpicture_release
#define IDH_bt_avrcp_up_release                            0x00000BA3 // bt_avrcp_up_release
#define IDH_bt_avrcp_volume_down_release                   0x00000BA4 // bt_avrcp_volume_down_release
#define IDH_bt_avrcp_volume_up_release                     0x00000BA5 // bt_avrcp_volume_up_release
#define IDH___AVRCP_CONFIG_EVENT_HANDLERS_H                0x00000BA6 // __AVRCP_CONFIG_EVENT_HANDLERS_H
#define IDH_AVRCP_COMMAND_HANDLER                          0x00000BA7 // AVRCP_COMMAND_HANDLER
#define IDH_AVRCP_COMMAND_SENT_HANDLER                     0x00000BA8 // AVRCP_COMMAND_SENT_HANDLER
#define IDH_AVRCP_RESPONSE_HANDLER                         0x00000BA9 // AVRCP_RESPONSE_HANDLER
#define IDH_AVRCP_RESPONSE_SENT_HANDLER                    0x00000BAA // AVRCP_RESPONSE_SENT_HANDLER
#define IDH_bt_gap_find_devices_bt_device_t__bt_byte_bt_byte_bt_byte_bt_find_devices_callback_fp_void 0x00000BAB // bt_gap_find_devices@bt_device_t*@bt_byte@bt_byte@bt_byte@bt_find_devices_callback_fp@void*
#define IDH_bt_device_t                                    0x00000BAC // bt_device_t
#define IDH_bt_find_devices_callback_fp                    0x00000BAD // bt_find_devices_callback_fp
#define IDH_bt_hci_add_param_bdaddr_bt_hci_command_p_bt_bdaddr_t_ 0x00000BAE // bt_hci_add_param_bdaddr@bt_hci_command_p@bt_bdaddr_t*
#define IDH_bt_hci_add_param_byte_bt_hci_command_p_bt_byte 0x00000BAF // bt_hci_add_param_byte@bt_hci_command_p@bt_byte
#define IDH_bt_hci_add_param_cod_bt_hci_command_p_bt_long  0x00000BB0 // bt_hci_add_param_cod@bt_hci_command_p@bt_long
#define IDH_bt_hci_add_param_int_bt_hci_command_p_bt_int   0x00000BB1 // bt_hci_add_param_int@bt_hci_command_p@bt_int
#define IDH_bt_hci_add_param_linkkey_bt_hci_command_p_bt_linkkey_t_ 0x00000BB2 // bt_hci_add_param_linkkey@bt_hci_command_p@bt_linkkey_t*
#define IDH_bt_hci_add_param_long_bt_hci_command_p_bt_long 0x00000BB3 // bt_hci_add_param_long@bt_hci_command_p@bt_long
#define IDH_bt_hci_add_param_string_bt_hci_command_p_char___bt_int 0x00000BB4 // bt_hci_add_param_string@bt_hci_command_p@char *@bt_int
#define IDH_bt_hci_alloc_canned_command_bt_byte__bt_hci_cmd_callback_fp 0x00000BB5 // bt_hci_alloc_canned_command@bt_byte*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_alloc_command_bt_int_bt_hci_cmd_callback_fp 0x00000BB6 // bt_hci_alloc_command@bt_int@bt_hci_cmd_callback_fp
#define IDH_bt_hci_alloc_data_buffer                       0x00000BB7 // bt_hci_alloc_data_buffer
#define IDH_bt_hci_allocate_write_eir_command_bt_byte      0x00000BB8 // bt_hci_allocate_write_eir_command@bt_byte
#define IDH_bt_hci_authenticate_ex_bt_hci_conn_state_t___bt_hci_cmd_callback_fp_void_ 0x00000BB9 // bt_hci_authenticate_ex@bt_hci_conn_state_t *@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_cancel_find_devices_bt_hci_cmd_callback_fp 0x00000BBA // bt_hci_cancel_find_devices@bt_hci_cmd_callback_fp
#define IDH_bt_hci_cancel_request_remote_name_bt_bdaddr_p  0x00000BBB // bt_hci_cancel_request_remote_name@bt_bdaddr_p
#define IDH_bt_hci_cancel_send_acl_data_bt_byte_           0x00000BBC // bt_hci_cancel_send_acl_data@bt_byte*
#define IDH_bt_hci_connect_bt_bdaddr_p_bt_uint_bt_byte_bt_byte_bt_uint_bt_hci_connect_callback_fp_voi 0x00000BBD // bt_hci_connect@bt_bdaddr_p@bt_uint@bt_byte@bt_byte@bt_uint@bt_hci_connect_callback_fp@void*
#define IDH_bt_hci_connect_sco_bt_hci_conn_state_t__bt_ulong_bt_ulong_bt_uint_bt_uint_bt_byte_bt_uint 0x00000BBE // bt_hci_connect_sco@bt_hci_conn_state_t*@bt_ulong@bt_ulong@bt_uint@bt_uint@bt_byte@bt_uint@bt_hci_connect_callback_fp@void *
#define IDH_bt_hci_ctrl_register_data_listener_bt_hci_ctrl_listener_t__bt_byte 0x00000BBF // bt_hci_ctrl_register_data_listener@bt_hci_ctrl_listener_t*@bt_byte
#define IDH_bt_hci_ctrl_register_listener_bt_hci_ctrl_listener_t_ 0x00000BC0 // bt_hci_ctrl_register_listener@bt_hci_ctrl_listener_t*
#define IDH_bt_hci_ctrl_unregister_listener_bt_hci_ctrl_listener_t_ 0x00000BC1 // bt_hci_ctrl_unregister_listener@bt_hci_ctrl_listener_t*
#define IDH_bt_hci_disconnect_bt_hci_conn_state_t__        0x00000BC2 // bt_hci_disconnect@bt_hci_conn_state_t *
#define IDH_bt_hci_evt_authentication_complete_handler_bt_hci_event_p 0x00000BC3 // bt_hci_evt_authentication_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_change_conn_link_complete_handler_bt_hci_event_p 0x00000BC4 // bt_hci_evt_change_conn_link_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_command_complete_handler_bt_hci_event_p 0x00000BC5 // bt_hci_evt_command_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_command_status_handler_bt_hci_event_p 0x00000BC6 // bt_hci_evt_command_status_handler@bt_hci_event_p
#define IDH_bt_hci_evt_conn_packet_type_changed_handler_bt_hci_event_p 0x00000BC7 // bt_hci_evt_conn_packet_type_changed_handler@bt_hci_event_p
#define IDH_bt_hci_evt_connection_complete_handler_bt_hci_event_p 0x00000BC8 // bt_hci_evt_connection_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_connection_request_handler_bt_hci_event_p 0x00000BC9 // bt_hci_evt_connection_request_handler@bt_hci_event_p
#define IDH_bt_hci_evt_data_buffer_overflow_handler_bt_hci_event_p 0x00000BCA // bt_hci_evt_data_buffer_overflow_handler@bt_hci_event_p
#define IDH_bt_hci_evt_default_handler_bt_hci_event_p      0x00000BCB // bt_hci_evt_default_handler@bt_hci_event_p
#define IDH_bt_hci_evt_disconnection_complete_handler_bt_hci_event_p 0x00000BCC // bt_hci_evt_disconnection_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_encryption_change_handler_bt_hci_event_p 0x00000BCD // bt_hci_evt_encryption_change_handler@bt_hci_event_p
#define IDH_bt_hci_evt_extended_inquiry_result_handler_bt_hci_event_p 0x00000BCE // bt_hci_evt_extended_inquiry_result_handler@bt_hci_event_p
#define IDH_bt_hci_evt_flow_specification_complete_handler_bt_hci_event_p 0x00000BCF // bt_hci_evt_flow_specification_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_flush_occured_handler_bt_hci_event_p 0x00000BD0 // bt_hci_evt_flush_occured_handler@bt_hci_event_p
#define IDH_bt_hci_evt_hardware_error_handler_bt_hci_event_p 0x00000BD1 // bt_hci_evt_hardware_error_handler@bt_hci_event_p
#define IDH_bt_hci_evt_inquiry_complete_handler_bt_hci_event_p 0x00000BD2 // bt_hci_evt_inquiry_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_inquiry_result_handler_bt_hci_event_p 0x00000BD3 // bt_hci_evt_inquiry_result_handler@bt_hci_event_p
#define IDH_bt_hci_evt_inquiry_result_with_rssi_handler_bt_hci_event_p 0x00000BD4 // bt_hci_evt_inquiry_result_with_rssi_handler@bt_hci_event_p
#define IDH_bt_hci_evt_link_key_notification_handler_bt_hci_event_p 0x00000BD5 // bt_hci_evt_link_key_notification_handler@bt_hci_event_p
#define IDH_bt_hci_evt_link_key_request_handler_bt_hci_event_p 0x00000BD6 // bt_hci_evt_link_key_request_handler@bt_hci_event_p
#define IDH_bt_hci_evt_loopback_command_handler_bt_hci_event_p 0x00000BD7 // bt_hci_evt_loopback_command_handler@bt_hci_event_p
#define IDH_bt_hci_evt_master_link_key_complete_handler_bt_hci_event_p 0x00000BD8 // bt_hci_evt_master_link_key_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_max_slots_change_handler_bt_hci_event_p 0x00000BD9 // bt_hci_evt_max_slots_change_handler@bt_hci_event_p
#define IDH_bt_hci_evt_mode_change_handler_bt_hci_event_p  0x00000BDA // bt_hci_evt_mode_change_handler@bt_hci_event_p
#define IDH_bt_hci_evt_num_of_completed_packets_handler_bt_hci_event_p 0x00000BDB // bt_hci_evt_num_of_completed_packets_handler@bt_hci_event_p
#define IDH_bt_hci_evt_page_scan_repet_mode_change_handler_bt_hci_event_p 0x00000BDC // bt_hci_evt_page_scan_repet_mode_change_handler@bt_hci_event_p
#define IDH_bt_hci_evt_pin_code_request_handler_bt_hci_event_p 0x00000BDD // bt_hci_evt_pin_code_request_handler@bt_hci_event_p
#define IDH_bt_hci_evt_qos_setup_complete_handler_bt_hci_event_p 0x00000BDE // bt_hci_evt_qos_setup_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_qos_violation_handler_bt_hci_event_p 0x00000BDF // bt_hci_evt_qos_violation_handler@bt_hci_event_p
#define IDH_bt_hci_evt_read_clock_offset_complete_handler_bt_hci_event_p 0x00000BE0 // bt_hci_evt_read_clock_offset_complete_handler@bt_hci_event_p
#define IDH_bt_hci_evt_read_rmt_ext_features_comp_handler_bt_hci_event_p 0x00000BE1 // bt_hci_evt_read_rmt_ext_features_comp_handler@bt_hci_event_p
#define IDH_bt_hci_evt_read_rmt_sup_features_comp_handler_bt_hci_event_p 0x00000BE2 // bt_hci_evt_read_rmt_sup_features_comp_handler@bt_hci_event_p
#define IDH_bt_hci_evt_read_rmt_version_info_comp_handler_bt_hci_event_p 0x00000BE3 // bt_hci_evt_read_rmt_version_info_comp_handler@bt_hci_event_p
#define IDH_bt_hci_evt_remote_name_request_complete_handler_bt_hci_event_p_bt_uint 0x00000BE4 // bt_hci_evt_remote_name_request_complete_handler@bt_hci_event_p@bt_uint
#define IDH_bt_hci_evt_return_link_keys_handler_bt_hci_event_p 0x00000BE5 // bt_hci_evt_return_link_keys_handler@bt_hci_event_p
#define IDH_bt_hci_evt_role_change_handler_bt_hci_event_p  0x00000BE6 // bt_hci_evt_role_change_handler@bt_hci_event_p
#define IDH_bt_hci_evt_synch_connection_changed_handler_bt_hci_event_p 0x00000BE7 // bt_hci_evt_synch_connection_changed_handler@bt_hci_event_p
#define IDH_bt_hci_evt_synch_connection_complete_handler_bt_hci_event_p 0x00000BE8 // bt_hci_evt_synch_connection_complete_handler@bt_hci_event_p
#define IDH_bt_hci_exit_park_state_bt_hci_conn_state_t___bt_hci_cmd_callback_fp 0x00000BE9 // bt_hci_exit_park_state@bt_hci_conn_state_t *@bt_hci_cmd_callback_fp
#define IDH_bt_hci_exit_sniff_mode_ex_bt_hci_conn_state_t___bt_hci_cmd_callback_fp_void_ 0x00000BEA // bt_hci_exit_sniff_mode_ex@bt_hci_conn_state_t *@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_find_devices_bt_byte_bt_byte_bt_hci_inquiry_callback_fp 0x00000BEB // bt_hci_find_devices@bt_byte@bt_byte@bt_hci_inquiry_callback_fp
#define IDH_bt_hci_find_devices_ex_bt_byte_bt_byte_bt_byte_bt_hci_inquiry_callback_fp 0x00000BEC // bt_hci_find_devices_ex@bt_byte@bt_byte@bt_byte@bt_hci_inquiry_callback_fp
#define IDH_bt_hci_free_command_bt_hci_command_p           0x00000BED // bt_hci_free_command@bt_hci_command_p
#define IDH_bt_hci_free_data_buffer_bt_hci_data_p          0x00000BEE // bt_hci_free_data_buffer@bt_hci_data_p
#define IDH_bt_hci_get_evt_param_bdaddr_bt_hci_event_p_bt_bdaddr_p_bt_int_p 0x00000BEF // bt_hci_get_evt_param_bdaddr@bt_hci_event_p@bt_bdaddr_p@bt_int_p
#define IDH_bt_hci_get_evt_param_byte_bt_hci_event_p_bt_byte__bt_int_ 0x00000BF0 // bt_hci_get_evt_param_byte@bt_hci_event_p@bt_byte*@bt_int*
#define IDH_bt_hci_get_evt_param_devclass_bt_hci_event_p_bt_long_p_bt_int_p 0x00000BF1 // bt_hci_get_evt_param_devclass@bt_hci_event_p@bt_long_p@bt_int_p
#define IDH_bt_hci_get_evt_param_int_bt_hci_event_p_bt_int__bt_int_ 0x00000BF2 // bt_hci_get_evt_param_int@bt_hci_event_p@bt_int*@bt_int*
#define IDH_bt_hci_get_evt_param_linkkey_bt_hci_event_p_bt_linkkey_p_bt_int_p 0x00000BF3 // bt_hci_get_evt_param_linkkey@bt_hci_event_p@bt_linkkey_p@bt_int_p
#define IDH_bt_hci_get_evt_param_long_bt_hci_event_p_bt_long__bt_int_ 0x00000BF4 // bt_hci_get_evt_param_long@bt_hci_event_p@bt_long*@bt_int*
#define IDH_bt_hci_get_evt_param_uint_bt_hci_event_p_bt_uint__bt_int_ 0x00000BF5 // bt_hci_get_evt_param_uint@bt_hci_event_p@bt_uint*@bt_int*
#define IDH_bt_hci_get_evt_param_ulong_bt_hci_event_p_bt_ulong__bt_int_ 0x00000BF6 // bt_hci_get_evt_param_ulong@bt_hci_event_p@bt_ulong*@bt_int*
#define IDH_bt_hci_get_last_cmd_status                     0x00000BF7 // bt_hci_get_last_cmd_status
#define IDH_bt_hci_get_param_bdaddr_bt_hci_command_p_bt_bdaddr_p_bt_int_p 0x00000BF8 // bt_hci_get_param_bdaddr@bt_hci_command_p@bt_bdaddr_p@bt_int_p
#define IDH_bt_hci_get_param_byte_bt_hci_command_p_bt_byte__bt_int_ 0x00000BF9 // bt_hci_get_param_byte@bt_hci_command_p@bt_byte*@bt_int*
#define IDH_bt_hci_get_param_int_bt_hci_command_p_bt_int__bt_int_ 0x00000BFA // bt_hci_get_param_int@bt_hci_command_p@bt_int*@bt_int*
#define IDH_bt_hci_get_param_linkkey_bt_hci_command_p_bt_byte_p_bt_int_p 0x00000BFB // bt_hci_get_param_linkkey@bt_hci_command_p@bt_byte_p@bt_int_p
#define IDH_bt_hci_get_param_long_bt_hci_command_p_bt_long__bt_int_ 0x00000BFC // bt_hci_get_param_long@bt_hci_command_p@bt_long*@bt_int*
#define IDH_bt_hci_get_recv_buffer                         0x00000BFD // bt_hci_get_recv_buffer
#define IDH_bt_hci_get_recv_buffer_len                     0x00000BFE // bt_hci_get_recv_buffer_len
#define IDH_bt_hci_get_send_buffer                         0x00000BFF // bt_hci_get_send_buffer
#define IDH_bt_hci_get_send_buffer_len                     0x00000C00 // bt_hci_get_send_buffer_len
#define IDH_bt_hci_init                                    0x00000C01 // bt_hci_init
#define IDH_bt_hci_init_data_buffers                       0x00000C02 // bt_hci_init_data_buffers
#define IDH_bt_hci_init_data_queues                        0x00000C03 // bt_hci_init_data_queues
#define IDH_bt_hci_init_linkkey_buffers                    0x00000C04 // bt_hci_init_linkkey_buffers
#define IDH_bt_hci_le_add_device_to_white_list_bt_byte_bt_bdaddr_t__bt_hci_cmd_callback_fp 0x00000C05 // bt_hci_le_add_device_to_white_list@bt_byte@bt_bdaddr_t*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_advertising_add_bt_byte_bt_byte__bt_byte_bt_hci_command_p 0x00000C06 // bt_hci_le_advertising_add@bt_byte@bt_byte*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_add_local_name_char__bt_hci_command_t_ 0x00000C07 // bt_hci_le_advertising_add_local_name@char*@bt_hci_command_t*
#define IDH_bt_hci_le_advertising_device_id_add_bt_uint_bt_uint_bt_uint_bt_uint_bt_hci_command_p 0x00000C08 // bt_hci_le_advertising_device_id_add@bt_uint@bt_uint@bt_uint@bt_uint@bt_hci_command_p
#define IDH_bt_hci_le_advertising_flags_add_bt_byte_bt_hci_command_p 0x00000C09 // bt_hci_le_advertising_flags_add@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_get_local_name_bt_byte__bt_byte_bt_byte___bt_byte__bt_byte_ 0x00000C0A // bt_hci_le_advertising_get_local_name@bt_byte*@bt_byte@bt_byte**@bt_byte*@bt_byte*
#define IDH_bt_hci_le_advertising_tx_power_level_add_bt_byte_bt_hci_command_p 0x00000C0B // bt_hci_le_advertising_tx_power_level_add@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_uuid128_add_bt_byte_bt_uuid_t__bt_byte_bt_hci_command_p 0x00000C0C // bt_hci_le_advertising_uuid128_add@bt_byte@bt_uuid_t*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_uuid16_add_bt_byte_bt_uint__bt_byte_bt_hci_command_p 0x00000C0D // bt_hci_le_advertising_uuid16_add@bt_byte@bt_uint*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_uuid32_add_bt_byte_bt_uuid32__bt_byte_bt_hci_command_p 0x00000C0E // bt_hci_le_advertising_uuid32_add@bt_byte@bt_uuid32*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_advertising_vendor_add_bt_uint_bt_byte__bt_byte_bt_hci_command_p 0x00000C0F // bt_hci_le_advertising_vendor_add@bt_uint@bt_byte*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_le_allocate_set_advertising_data_command_bt_hci_cmd_callback_fp 0x00000C10 // bt_hci_le_allocate_set_advertising_data_command@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_cancel_find_devices                  0x00000C11 // bt_hci_le_cancel_find_devices
#define IDH_bt_hci_le_clear_white_list_bt_hci_cmd_callback_fp 0x00000C12 // bt_hci_le_clear_white_list@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_connect_ex_bt_uint_bt_uint_bt_byte_bt_byte_bt_bdaddr_t__bt_byte_bt_uint_bt_uint 0x00000C13 // bt_hci_le_connect_ex@bt_uint@bt_uint@bt_byte@bt_byte@bt_bdaddr_t*@bt_byte@bt_uint@bt_uint@bt_uint@bt_uint@bt_uint@bt_uint@bt_uint@bt_hci_connect_callback_fp@void *
#define IDH_bt_hci_le_enable_bt_bool_bt_bool_bt_hci_cmd_callback_fp 0x00000C14 // bt_hci_le_enable@bt_bool@bt_bool@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_encrypt_bt_byte__bt_byte_bt_byte__bt_byte_bt_hci_cmd_callback_fp_void_ 0x00000C15 // bt_hci_le_encrypt@bt_byte*@bt_byte@bt_byte*@bt_byte@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_le_find_devices_bt_byte_bt_hci_le_scan_callback_fp_void_ 0x00000C16 // bt_hci_le_find_devices@bt_byte@bt_hci_le_scan_callback_fp@void*
#define IDH_bt_hci_le_get_connect_parameters_bt_hci_le_connect_parameters_t_ 0x00000C17 // bt_hci_le_get_connect_parameters@bt_hci_le_connect_parameters_t*
#define IDH_bt_hci_le_init_bt_hci_le_ctrl_state_t_         0x00000C18 // bt_hci_le_init@bt_hci_le_ctrl_state_t*
#define IDH_bt_hci_le_ltk_negative_reply_struct__bt_hci_conn_state_s__bt_hci_cmd_callback_fp 0x00000C19 // bt_hci_le_ltk_negative_reply@struct _bt_hci_conn_state_s*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_ltk_reply_struct__bt_hci_conn_state_s__bt_byte__bt_hci_cmd_callback_fp 0x00000C1A // bt_hci_le_ltk_reply@struct _bt_hci_conn_state_s*@bt_byte*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_rand_bt_hci_cmd_callback_fp_void_    0x00000C1B // bt_hci_le_rand@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_le_read_channel_map_struct__bt_hci_conn_state_s__bt_hci_cmd_callback_fp 0x00000C1C // bt_hci_le_read_channel_map@struct _bt_hci_conn_state_s*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_read_remote_used_features_struct__bt_hci_conn_state_s__bt_hci_cmd_callback_fp 0x00000C1D // bt_hci_le_read_remote_used_features@struct _bt_hci_conn_state_s*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_read_support_bt_hci_cmd_callback_fp  0x00000C1E // bt_hci_le_read_support@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_read_white_list_size_bt_hci_cmd_callback_fp 0x00000C1F // bt_hci_le_read_white_list_size@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_receiver_test_bt_byte_bt_hci_cmd_callback_fp 0x00000C20 // bt_hci_le_receiver_test@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_remove_device_from_white_list_bt_byte_bt_bdaddr_t__bt_hci_cmd_callback_fp 0x00000C21 // bt_hci_le_remove_device_from_white_list@bt_byte@bt_bdaddr_t*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_set_adevrtising_enable_ex_bt_byte_bt_hci_cmd_callback_fp_void_ 0x00000C22 // bt_hci_le_set_adevrtising_enable_ex@bt_byte@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_le_set_advertising_parameters_bt_uint_bt_uint_bt_byte_bt_byte_bt_byte_bt_bdaddr_t_ 0x00000C23 // bt_hci_le_set_advertising_parameters@bt_uint@bt_uint@bt_byte@bt_byte@bt_byte@bt_bdaddr_t*@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_set_connect_parameters_bt_hci_le_connect_parameters_t_ 0x00000C24 // bt_hci_le_set_connect_parameters@bt_hci_le_connect_parameters_t*
#define IDH_bt_hci_le_set_host_channel_classification_bt_byte__bt_hci_cmd_callback_fp 0x00000C25 // bt_hci_le_set_host_channel_classification@bt_byte*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_set_random_address_bt_bdaddr_t__bt_hci_cmd_callback_fp 0x00000C26 // bt_hci_le_set_random_address@bt_bdaddr_t*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_set_scan_enable_bt_byte_bt_byte_bt_hci_cmd_callback_fp 0x00000C27 // bt_hci_le_set_scan_enable@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_set_scan_parameters_bt_byte_bt_uint_bt_uint_bt_byte_bt_byte_bt_hci_cmd_callback 0x00000C28 // bt_hci_le_set_scan_parameters@bt_byte@bt_uint@bt_uint@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_start_encryption_struct__bt_hci_conn_state_s__bt_byte__bt_uint_bt_byte__bt_hci_ 0x00000C29 // bt_hci_le_start_encryption@struct _bt_hci_conn_state_s*@bt_byte*@bt_uint@bt_byte*@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_le_supported                            0x00000C2A // bt_hci_le_supported
#define IDH_bt_hci_le_test_end_bt_hci_cmd_callback_fp      0x00000C2B // bt_hci_le_test_end@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_transmitter_test_bt_byte_bt_byte_bt_byte_bt_hci_cmd_callback_fp 0x00000C2C // bt_hci_le_transmitter_test@bt_byte@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_update_connection_struct__bt_hci_conn_state_s__bt_uint_bt_uint_bt_uint_bt_uint_ 0x00000C2D // bt_hci_le_update_connection@struct _bt_hci_conn_state_s*@bt_uint@bt_uint@bt_uint@bt_uint@bt_uint@bt_uint@bt_hci_cmd_callback_fp@void *
#define IDH_bt_hci_le_write_support_bt_bool_bt_bool_bt_hci_cmd_callback_fp 0x00000C2E // bt_hci_le_write_support@bt_bool@bt_bool@bt_hci_cmd_callback_fp
#define IDH_bt_hci_listen_bt_hci_connect_callback_fp_void_ 0x00000C2F // bt_hci_listen@bt_hci_connect_callback_fp@void*
#define IDH_bt_hci_listen_sco_bt_ulong_bt_ulong_bt_uint_bt_uint_bt_byte_bt_uint_bt_hci_connect_callba 0x00000C30 // bt_hci_listen_sco@bt_ulong@bt_ulong@bt_uint@bt_uint@bt_byte@bt_uint@bt_hci_connect_callback_fp@void *
#define IDH_bt_hci_param_eir_add_bt_byte_bt_byte__bt_byte_bt_hci_command_p 0x00000C31 // bt_hci_param_eir_add@bt_byte@bt_byte*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_param_eir_device_id_add_bt_uint_bt_uint_bt_uint_bt_uint_bt_hci_command_p 0x00000C32 // bt_hci_param_eir_device_id_add@bt_uint@bt_uint@bt_uint@bt_uint@bt_hci_command_p
#define IDH_bt_hci_param_eir_local_name_add_char__bt_hci_command_p 0x00000C33 // bt_hci_param_eir_local_name_add@char*@bt_hci_command_p
#define IDH_bt_hci_param_eir_uuid128_add_bt_byte_bt_uuid_t__bt_byte_bt_hci_command_p 0x00000C34 // bt_hci_param_eir_uuid128_add@bt_byte@bt_uuid_t*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_param_eir_uuid16_add_bt_byte_bt_uint__bt_byte_bt_hci_command_p 0x00000C35 // bt_hci_param_eir_uuid16_add@bt_byte@bt_uint*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_param_eir_uuid32_add_bt_byte_bt_uuid32__bt_byte_bt_hci_command_p 0x00000C36 // bt_hci_param_eir_uuid32_add@bt_byte@bt_uuid32*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_param_eir_vendor_add_bt_uint_bt_byte__bt_byte_bt_hci_command_p 0x00000C37 // bt_hci_param_eir_vendor_add@bt_uint@bt_byte*@bt_byte@bt_hci_command_p
#define IDH_bt_hci_param_tx_power_level_add_bt_byte_bt_hci_command_p 0x00000C38 // bt_hci_param_tx_power_level_add@bt_byte@bt_hci_command_p
#define IDH_bt_hci_park_state_bt_hci_conn_state_t___bt_int_bt_int_bt_hci_cmd_callback_fp 0x00000C39 // bt_hci_park_state@bt_hci_conn_state_t *@bt_int@bt_int@bt_hci_cmd_callback_fp
#define IDH_bt_hci_read_inquiry_mode_bt_hci_read_inquiry_mode_callback_fp 0x00000C3A // bt_hci_read_inquiry_mode@bt_hci_read_inquiry_mode_callback_fp
#define IDH_bt_hci_read_inquiry_scan_activity_bt_hci_read_inquiry_scan_activity_callback_fp 0x00000C3B // bt_hci_read_inquiry_scan_activity@bt_hci_read_inquiry_scan_activity_callback_fp
#define IDH_bt_hci_read_inquiry_scan_type_bt_hci_read_inquiry_scan_type_callback_fp 0x00000C3C // bt_hci_read_inquiry_scan_type@bt_hci_read_inquiry_scan_type_callback_fp
#define IDH_bt_hci_read_page_scan_activity_bt_hci_read_page_scan_activity_callback_fp 0x00000C3D // bt_hci_read_page_scan_activity@bt_hci_read_page_scan_activity_callback_fp
#define IDH_bt_hci_read_page_scan_period_mode_bt_hci_read_page_scan_period_mode_callback_fp 0x00000C3E // bt_hci_read_page_scan_period_mode@bt_hci_read_page_scan_period_mode_callback_fp
#define IDH_bt_hci_read_page_scan_type_bt_hci_read_page_scan_type_callback_fp 0x00000C3F // bt_hci_read_page_scan_type@bt_hci_read_page_scan_type_callback_fp
#define IDH_bt_hci_read_page_timeout_bt_hci_read_page_timeout_callback_fp 0x00000C40 // bt_hci_read_page_timeout@bt_hci_read_page_timeout_callback_fp
#define IDH_bt_hci_register_listener_bt_hci_conn_state_t__bt_hci_listener_t_ 0x00000C41 // bt_hci_register_listener@bt_hci_conn_state_t*@bt_hci_listener_t*
#define IDH_bt_hci_reject_pin_code_bt_bdaddr_p             0x00000C42 // bt_hci_reject_pin_code@bt_bdaddr_p
#define IDH_bt_hci_request_remote_name_bt_bdaddr_p_bt_byte_bt_int_bt_hci_request_remote_name_callback 0x00000C43 // bt_hci_request_remote_name@bt_bdaddr_p@bt_byte@bt_int@bt_hci_request_remote_name_callback_fp
#define IDH_bt_hci_role_change_ex_bt_bdaddr_p_bt_byte_bt_hci_cmd_callback_fp_void_ 0x00000C44 // bt_hci_role_change_ex@bt_bdaddr_p@bt_byte@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_send_acl_data_bt_hci_hconn_t_bt_byte_p_bt_int_bt_hci_data_callback_fp_void__ 0x00000C45 // bt_hci_send_acl_data@bt_hci_hconn_t@bt_byte_p@bt_int@bt_hci_data_callback_fp@void *
#define IDH_bt_hci_send_cmd_bt_hci_command_p               0x00000C46 // bt_hci_send_cmd@bt_hci_command_p
#define IDH_bt_hci_send_linkkey_bt_bdaddr_t__bt_linkkey_t__bt_hci_cmd_callback_fp 0x00000C47 // bt_hci_send_linkkey@bt_bdaddr_t*@bt_linkkey_t*@bt_hci_cmd_callback_fp
#define IDH_bt_hci_send_sco_data_bt_hci_hconn_t_bt_byte_p_bt_uint_bt_hci_data_callback_fp_void__ 0x00000C48 // bt_hci_send_sco_data@bt_hci_hconn_t@bt_byte_p@bt_uint@bt_hci_data_callback_fp@void *
#define IDH_bt_hci_set_encryption_ex_bt_hci_conn_state_t__bt_byte_bt_hci_cmd_callback_fp_void_ 0x00000C49 // bt_hci_set_encryption_ex@bt_hci_conn_state_t*@bt_byte@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_set_event_listener_bt_hci_event_listener_fp 0x00000C4A // bt_hci_set_event_listener@bt_hci_event_listener_fp
#define IDH_bt_hci_set_incoming_connection_role_bt_byte    0x00000C4B // bt_hci_set_incoming_connection_role@bt_byte
#define IDH_bt_hci_set_scan_bt_bool_bt_ulong_bt_bool_bt_ulong_bt_hci_cmd_callback_fp 0x00000C4C // bt_hci_set_scan@bt_bool@bt_ulong@bt_bool@bt_ulong@bt_hci_cmd_callback_fp
#define IDH_bt_hci_sniff_mode_ex_bt_hci_conn_state_t___bt_int_bt_int_bt_int_bt_int_bt_hci_cmd_callbac 0x00000C4D // bt_hci_sniff_mode_ex@bt_hci_conn_state_t *@bt_int@bt_int@bt_int@bt_int@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_sniff_subrating_ex_bt_hci_conn_state_t__bt_uint_bt_uint_bt_uint_bt_hci_cmd_callbac 0x00000C4E // bt_hci_sniff_subrating_ex@bt_hci_conn_state_t*@bt_uint@bt_uint@bt_uint@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_start_bt_hci_start_callback_fp_void__bt_byte 0x00000C4F // bt_hci_start@bt_hci_start_callback_fp@void*@bt_byte
#define IDH_bt_hci_start_no_init                           0x00000C50 // bt_hci_start_no_init
#define IDH_bt_hci_stop_bt_hci_stop_callback_fp_void_      0x00000C51 // bt_hci_stop@bt_hci_stop_callback_fp@void*
#define IDH_bt_hci_transport_recv_packet_bt_byte__bt_uint_bt_hci_transport_recv_packet_callback_fp 0x00000C52 // bt_hci_transport_recv_packet@bt_byte*@bt_uint@bt_hci_transport_recv_packet_callback_fp
#define IDH_bt_hci_transport_send_cmd_bt_byte__bt_uint_bt_hci_transport_send_packet_callback_fp 0x00000C53 // bt_hci_transport_send_cmd@bt_byte*@bt_uint@bt_hci_transport_send_packet_callback_fp
#define IDH_bt_hci_transport_send_data_bt_byte__bt_uint_bt_hci_transport_send_packet_callback_fp 0x00000C54 // bt_hci_transport_send_data@bt_byte*@bt_uint@bt_hci_transport_send_packet_callback_fp
#define IDH_bt_hci_transport_send_packet_bt_byte__bt_uint_bt_hci_transport_send_packet_callback_fp 0x00000C55 // bt_hci_transport_send_packet@bt_byte*@bt_uint@bt_hci_transport_send_packet_callback_fp
#define IDH_bt_hci_transport_set_transport_hci_transport_t_ 0x00000C56 // bt_hci_transport_set_transport@hci_transport_t*
#define IDH_bt_hci_unregister_listener_bt_hci_conn_state_t__bt_hci_listener_t_ 0x00000C57 // bt_hci_unregister_listener@bt_hci_conn_state_t*@bt_hci_listener_t*
#define IDH_bt_hci_write_default_link_policy_settings_bt_uint_bt_hci_cmd_callback_fp 0x00000C58 // bt_hci_write_default_link_policy_settings@bt_uint@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_eir_bt_hci_command_p_bt_hci_cmd_callback_fp 0x00000C59 // bt_hci_write_eir@bt_hci_command_p@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_inquiry_mode_bt_byte_bt_hci_cmd_callback_fp 0x00000C5A // bt_hci_write_inquiry_mode@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_inquiry_scan_activity_bt_uint_bt_uint_bt_hci_cmd_callback_fp 0x00000C5B // bt_hci_write_inquiry_scan_activity@bt_uint@bt_uint@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_inquiry_scan_type_bt_byte_bt_hci_cmd_callback_fp 0x00000C5C // bt_hci_write_inquiry_scan_type@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_local_name_char___bt_hci_cmd_callback_fp 0x00000C5D // bt_hci_write_local_name@char *@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_page_scan_activity_bt_uint_bt_uint_bt_hci_cmd_callback_fp 0x00000C5E // bt_hci_write_page_scan_activity@bt_uint@bt_uint@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_page_scan_period_mode_bt_byte_bt_hci_cmd_callback_fp 0x00000C5F // bt_hci_write_page_scan_period_mode@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_page_scan_type_bt_byte_bt_hci_cmd_callback_fp 0x00000C60 // bt_hci_write_page_scan_type@bt_byte@bt_hci_cmd_callback_fp
#define IDH_bt_hci_write_page_timeout_bt_uint_bt_hci_cmd_callback_fp 0x00000C61 // bt_hci_write_page_timeout@bt_uint@bt_hci_cmd_callback_fp
#define IDH_bt_hcitr_3wire_start                           0x00000C62 // bt_hcitr_3wire_start
#define IDH_bt_hcitr_bcsp_init_ex_bt_ulong                 0x00000C63 // bt_hcitr_bcsp_init_ex@bt_ulong
#define IDH_bt_hcitr_bcsp_reset_ex_bt_ulong                0x00000C64 // bt_hcitr_bcsp_reset_ex@bt_ulong
#define IDH_bt_hcitr_bcsp_start                            0x00000C65 // bt_hcitr_bcsp_start
#define IDH_bt_hcitr_packet_init                           0x00000C66 // bt_hcitr_packet_init
#define IDH_bt_hcitr_packet_reset                          0x00000C67 // bt_hcitr_packet_reset
#define IDH_bt_hcitr_packet_start                          0x00000C68 // bt_hcitr_packet_start
#define IDH_bt_hcitr_tih4_init_bt_hcitr_tih4_power_callback_fp 0x00000C69 // bt_hcitr_tih4_init@bt_hcitr_tih4_power_callback_fp
#define IDH_bt_hcitr_tih4_reset                            0x00000C6A // bt_hcitr_tih4_reset
#define IDH_bt_hcitr_tih4_start                            0x00000C6B // bt_hcitr_tih4_start
#define IDH_bt_hcitr_tih4_wake_up                          0x00000C6C // bt_hcitr_tih4_wake_up
#define IDH_bt_hcitr_uart_init                             0x00000C6D // bt_hcitr_uart_init
#define IDH_bt_hcitr_uart_reset                            0x00000C6E // bt_hcitr_uart_reset
#define IDH_bt_hcitr_uart_start                            0x00000C6F // bt_hcitr_uart_start
#define IDH_hci_allocate_conn_state_struct__bt_hci_ctrl_state_s__ 0x00000C70 // hci_allocate_conn_state@struct _bt_hci_ctrl_state_s *
#define IDH_hci_check_aux_info_bt_long_bt_long             0x00000C71 // hci_check_aux_info@bt_long@bt_long
#define IDH_hci_cq_find_by_bdaddr_and_opcode_bt_queue_element_t__bt_bdaddr_t_bt_int 0x00000C72 // hci_cq_find_by_bdaddr_and_opcode@bt_queue_element_t*@bt_bdaddr_t@bt_int
#define IDH_hci_cq_find_by_hconn_bt_queue_element_t__bt_hci_hconn_t 0x00000C73 // hci_cq_find_by_hconn@bt_queue_element_t*@bt_hci_hconn_t
#define IDH_hci_cq_find_by_hconn_and_opcode_bt_queue_element_t__bt_hci_hconn_t_bt_int 0x00000C74 // hci_cq_find_by_hconn_and_opcode@bt_queue_element_t*@bt_hci_hconn_t@bt_int
#define IDH_hci_cq_find_by_opcode_bt_queue_element_t__bt_int 0x00000C75 // hci_cq_find_by_opcode@bt_queue_element_t*@bt_int
#define IDH_hci_get_conn_state_struct__bt_hci_ctrl_state_s___bt_hci_hconn_t 0x00000C76 // hci_get_conn_state@struct _bt_hci_ctrl_state_s *@bt_hci_hconn_t
#define IDH_hci_sleep_pf_hci_sleep_callback                0x00000C77 // hci_sleep@pf_hci_sleep_callback
#define IDH_hci_wakeup_pf_hci_wakeup_callback              0x00000C78 // hci_wakeup@pf_hci_wakeup_callback
#define IDH_is_bdaddr_command_bt_int                       0x00000C79 // is_bdaddr_command@bt_int
#define IDH_is_hconn_command_bt_int                        0x00000C7A // is_hconn_command@bt_int
#define IDH__bt_hci_ctrl_notify_data_listeners_bt_hci_conn_state_t__bt_byte__bt_int_bt_bool 0x00000C7B // _bt_hci_ctrl_notify_data_listeners@bt_hci_conn_state_t*@bt_byte*@bt_int@bt_bool
#define IDH__bt_hci_ctrl_notify_listeners_bt_uint_void_    0x00000C7C // _bt_hci_ctrl_notify_listeners@bt_uint@void*
#define IDH__bt_hci_get_tick_count                         0x00000C7D // _bt_hci_get_tick_count
#define IDH__bt_hci_init_signal                            0x00000C7E // _bt_hci_init_signal
#define IDH__bt_hci_init_timer                             0x00000C7F // _bt_hci_init_timer
#define IDH__bt_hci_init_transport                         0x00000C80 // _bt_hci_init_transport
#define IDH__bt_hci_le_command_complete_handler_bt_int_bt_hci_command_t__bt_hci_event_t_ 0x00000C81 // _bt_hci_le_command_complete_handler@bt_int@bt_hci_command_t*@bt_hci_event_t*
#define IDH__bt_hci_notify_listeners_bt_hci_conn_state_t__bt_byte_bt_hci_event_e_ 0x00000C82 // _bt_hci_notify_listeners@bt_hci_conn_state_t*@bt_byte@bt_hci_event_e*
#define IDH__bt_hci_set_signal                             0x00000C83 // _bt_hci_set_signal
#define IDH__hci_allocate_buffers                          0x00000C84 // _hci_allocate_buffers
#define IDH__hci_allocate_cmd                              0x00000C85 // _hci_allocate_cmd
#define IDH__hci_free_cmd_bt_hci_command_t_                0x00000C86 // _hci_free_cmd@bt_hci_command_t*
#define IDH__hci_init_cmd_buffers                          0x00000C87 // _hci_init_cmd_buffers
#define IDH__hci_init_cmd_queues                           0x00000C88 // _hci_init_cmd_queues
#define IDH__hci_receive_start                             0x00000C89 // _hci_receive_start
#define IDH__hci_recv_sco_data_packet_bt_byte_p            0x00000C8A // _hci_recv_sco_data_packet@bt_byte_p
#define IDH__hci_send_commands_from_queue                  0x00000C8B // _hci_send_commands_from_queue
#define IDH__hci_send_data_bt_hci_data_p                   0x00000C8C // _hci_send_data@bt_hci_data_p
#define IDH__hci_send_data_fragment_bt_hci_data_p          0x00000C8D // _hci_send_data_fragment@bt_hci_data_p
#define IDH__hci_send_data_from_queue                      0x00000C8E // _hci_send_data_from_queue
#define IDH__bt_le_evt_handler_bt_hci_event_t_             0x00000C8F // _bt_le_evt_handler@bt_hci_event_t*
#define IDH_bt_hci_le_allocate_set_scan_response_data_command_bt_hci_cmd_callback_fp 0x00000C90 // bt_hci_le_allocate_set_scan_response_data_command@bt_hci_cmd_callback_fp
#define IDH_bt_hci_le_cancel_connect_ex_bt_hci_cmd_callback_fp_void__ 0x00000C91 // bt_hci_le_cancel_connect_ex@bt_hci_cmd_callback_fp@void *
#define IDH_bt_hci_le_ibeacon_add_bt_uuid_t__bt_uint_bt_uint_bt_byte_bt_hci_command_p 0x00000C92 // bt_hci_le_ibeacon_add@bt_uuid_t*@bt_uint@bt_uint@bt_byte@bt_hci_command_p
#define IDH_bt_hci_set_vendor_specific_event_handler_bt_hci_event_handler_fp 0x00000C93 // bt_hci_set_vendor_specific_event_handler@bt_hci_event_handler_fp
#define IDH_bt_hcitr_3wire_init_ex_bt_ulong_bt_bool        0x00000C94 // bt_hcitr_3wire_init_ex@bt_ulong@bt_bool
#define IDH_bt_hcitr_3wire_reset_ex_bt_ulong_bt_bool       0x00000C95 // bt_hcitr_3wire_reset_ex@bt_ulong@bt_bool
#define IDH__bt_hci_set_init_flags_bt_byte                 0x00000C96 // _bt_hci_set_init_flags@bt_byte
#define IDH_hci_get_conn_state_by_bdaddr_struct__bt_hci_ctrl_state_s___bt_bdaddr_t__bt_byte_bt_byte 0x00000C97 // hci_get_conn_state_by_bdaddr@struct _bt_hci_ctrl_state_s *@bt_bdaddr_t*@bt_byte@bt_byte
#define IDH_bt_hci_cancel_find_devices_ex_bt_hci_cmd_callback_fp_void_ 0x00000C98 // bt_hci_cancel_find_devices_ex@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_get_inquiry_response_tx_power_level     0x00000C99 // bt_hci_get_inquiry_response_tx_power_level
#define IDH_bt_hci_init_ex_bt_byte                         0x00000C9A // bt_hci_init_ex@bt_byte
#define IDH_bt_hci_reset_bt_hci_cmd_callback_fp_void_      0x00000C9B // bt_hci_reset@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_send_pin_code_ex_bt_bdaddr_p_char__bt_hci_cmd_callback_fp_void_ 0x00000C9C // bt_hci_send_pin_code_ex@bt_bdaddr_p@char*@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_set_scan_ex_bt_bool_bt_ulong_bt_byte_bt_bool_bt_ulong_bt_hci_cmd_callback_fp_void_ 0x00000C9D // bt_hci_set_scan_ex@bt_bool@bt_ulong@bt_byte@bt_bool@bt_ulong@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_write_link_policy_settings_bt_hci_conn_state_t__bt_uint_bt_hci_cmd_callback_fp_voi 0x00000C9E // bt_hci_write_link_policy_settings@bt_hci_conn_state_t*@bt_uint@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hci_write_local_name_ex_char___bt_hci_cmd_callback_fp_void_ 0x00000C9F // bt_hci_write_local_name_ex@char *@bt_hci_cmd_callback_fp@void*
#define IDH_bt_hcitr_3wire_cancel_recv_packet              0x00000CA0 // bt_hcitr_3wire_cancel_recv_packet
#define IDH_bt_hci_add_param_hconn                         0x00000CA1 // bt_hci_add_param_hconn
#define IDH_bt_hci_add_param_lap                           0x00000CA2 // bt_hci_add_param_lap
#define IDH_bt_hci_add_param_uint                          0x00000CA3 // bt_hci_add_param_uint
#define IDH_bt_hci_add_param_ulong                         0x00000CA4 // bt_hci_add_param_ulong
#define IDH_bt_hci_authenticate                            0x00000CA5 // bt_hci_authenticate
#define IDH_bt_hci_exit_sniff_mode                         0x00000CA6 // bt_hci_exit_sniff_mode
#define IDH_bt_hci_get_evt_param_hconn                     0x00000CA7 // bt_hci_get_evt_param_hconn
#define IDH_bt_hci_get_evt_param_uint                      0x00000CA8 // bt_hci_get_evt_param_uint
#define IDH_bt_hci_get_evt_param_ulong                     0x00000CA9 // bt_hci_get_evt_param_ulong
#define IDH_bt_hci_get_param_hconn                         0x00000CAA // bt_hci_get_param_hconn
#define IDH_bt_hci_le_set_adevrtising_enable               0x00000CAB // bt_hci_le_set_adevrtising_enable
#define IDH_bt_hci_role_change                             0x00000CAC // bt_hci_role_change
#define IDH_bt_hci_set_encryption                          0x00000CAD // bt_hci_set_encryption
#define IDH_bt_hci_sniff_mode                              0x00000CAE // bt_hci_sniff_mode
#define IDH_bt_hci_sniff_subrating                         0x00000CAF // bt_hci_sniff_subrating
#define IDH_bt_hcitr_3wire_init                            0x00000CB0 // bt_hcitr_3wire_init
#define IDH_bt_hcitr_3wire_reset                           0x00000CB1 // bt_hcitr_3wire_reset
#define IDH_bt_hcitr_bcsp_init                             0x00000CB2 // bt_hcitr_bcsp_init
#define IDH_bt_hcitr_bcsp_reset                            0x00000CB3 // bt_hcitr_bcsp_reset
#define IDH_COD_MAJOR_AUDIO                                0x00000CB4 // COD_MAJOR_AUDIO
#define IDH_COD_MAJOR_COMPUTER                             0x00000CB5 // COD_MAJOR_COMPUTER
#define IDH_COD_MAJOR_HEALTH                               0x00000CB6 // COD_MAJOR_HEALTH
#define IDH_COD_MAJOR_IMAGING                              0x00000CB7 // COD_MAJOR_IMAGING
#define IDH_COD_MAJOR_MISC                                 0x00000CB8 // COD_MAJOR_MISC
#define IDH_COD_MAJOR_NET_ACCESS_POINT                     0x00000CB9 // COD_MAJOR_NET_ACCESS_POINT
#define IDH_COD_MAJOR_PERIPHERAL                           0x00000CBA // COD_MAJOR_PERIPHERAL
#define IDH_COD_MAJOR_PHONE                                0x00000CBB // COD_MAJOR_PHONE
#define IDH_COD_MAJOR_TOY                                  0x00000CBC // COD_MAJOR_TOY
#define IDH_COD_MAJOR_UNCATEGORIZED                        0x00000CBD // COD_MAJOR_UNCATEGORIZED
#define IDH_COD_MAJOR_WEARABLE                             0x00000CBE // COD_MAJOR_WEARABLE
#define IDH_COD_MINOR_AV_CAMCORDER                         0x00000CBF // COD_MINOR_AV_CAMCORDER
#define IDH_COD_MINOR_AV_CAR_AUDIO                         0x00000CC0 // COD_MINOR_AV_CAR_AUDIO
#define IDH_COD_MINOR_AV_GAMING                            0x00000CC1 // COD_MINOR_AV_GAMING
#define IDH_COD_MINOR_AV_HANDSFREE                         0x00000CC2 // COD_MINOR_AV_HANDSFREE
#define IDH_COD_MINOR_AV_HEADPHONES                        0x00000CC3 // COD_MINOR_AV_HEADPHONES
#define IDH_COD_MINOR_AV_HEADSET                           0x00000CC4 // COD_MINOR_AV_HEADSET
#define IDH_COD_MINOR_AV_HIFI_AUDIO                        0x00000CC5 // COD_MINOR_AV_HIFI_AUDIO
#define IDH_COD_MINOR_AV_LOUDSPEAKER                       0x00000CC6 // COD_MINOR_AV_LOUDSPEAKER
#define IDH_COD_MINOR_AV_MICROPHONE                        0x00000CC7 // COD_MINOR_AV_MICROPHONE
#define IDH_COD_MINOR_AV_PORTABLE_AUDIO                    0x00000CC8 // COD_MINOR_AV_PORTABLE_AUDIO
#define IDH_COD_MINOR_AV_RESERVED                          0x00000CC9 // COD_MINOR_AV_RESERVED
#define IDH_COD_MINOR_AV_RESERVERD2                        0x00000CCA // COD_MINOR_AV_RESERVERD2
#define IDH_COD_MINOR_AV_SET_TOP_BOX                       0x00000CCB // COD_MINOR_AV_SET_TOP_BOX
#define IDH_COD_MINOR_AV_UNCATEGORIZED                     0x00000CCC // COD_MINOR_AV_UNCATEGORIZED
#define IDH_COD_MINOR_AV_VCR                               0x00000CCD // COD_MINOR_AV_VCR
#define IDH_COD_MINOR_AV_VIDE_DISPLAY_AND_LOUDSPEAKER      0x00000CCE // COD_MINOR_AV_VIDE_DISPLAY_AND_LOUDSPEAKER
#define IDH_COD_MINOR_AV_VIDEO_CAMERA                      0x00000CCF // COD_MINOR_AV_VIDEO_CAMERA
#define IDH_COD_MINOR_AV_VIDEO_CONFERENCING                0x00000CD0 // COD_MINOR_AV_VIDEO_CONFERENCING
#define IDH_COD_MINOR_AV_VIDEO_MONITOR                     0x00000CD1 // COD_MINOR_AV_VIDEO_MONITOR
#define IDH_COD_MINOR_COMPUTER_DESKTOP                     0x00000CD2 // COD_MINOR_COMPUTER_DESKTOP
#define IDH_COD_MINOR_COMPUTER_HANDHELD                    0x00000CD3 // COD_MINOR_COMPUTER_HANDHELD
#define IDH_COD_MINOR_COMPUTER_LAPTOP                      0x00000CD4 // COD_MINOR_COMPUTER_LAPTOP
#define IDH_COD_MINOR_COMPUTER_PALMSIZED                   0x00000CD5 // COD_MINOR_COMPUTER_PALMSIZED
#define IDH_COD_MINOR_COMPUTER_SERVER                      0x00000CD6 // COD_MINOR_COMPUTER_SERVER
#define IDH_COD_MINOR_COMPUTER_UNCATEGORIZED               0x00000CD7 // COD_MINOR_COMPUTER_UNCATEGORIZED
#define IDH_COD_MINOR_COMPUTER_WEARABLE                    0x00000CD8 // COD_MINOR_COMPUTER_WEARABLE
#define IDH_COD_MINOR_HEALTH_BPM                           0x00000CD9 // COD_MINOR_HEALTH_BPM
#define IDH_COD_MINOR_HEALTH_DATA_DISPLAY                  0x00000CDA // COD_MINOR_HEALTH_DATA_DISPLAY
#define IDH_COD_MINOR_HEALTH_GLUCOSE_METER                 0x00000CDB // COD_MINOR_HEALTH_GLUCOSE_METER
#define IDH_COD_MINOR_HEALTH_HEART_MONITOR                 0x00000CDC // COD_MINOR_HEALTH_HEART_MONITOR
#define IDH_COD_MINOR_HEALTH_PULSE_OXIMETER                0x00000CDD // COD_MINOR_HEALTH_PULSE_OXIMETER
#define IDH_COD_MINOR_HEALTH_THERMOMETER                   0x00000CDE // COD_MINOR_HEALTH_THERMOMETER
#define IDH_COD_MINOR_HEALTH_UNCATEGORIZED                 0x00000CDF // COD_MINOR_HEALTH_UNCATEGORIZED
#define IDH_COD_MINOR_HEALTH_WEIGHING_SCALE                0x00000CE0 // COD_MINOR_HEALTH_WEIGHING_SCALE
#define IDH_COD_MINOR_IMAGING_CAMERA                       0x00000CE1 // COD_MINOR_IMAGING_CAMERA
#define IDH_COD_MINOR_IMAGING_DISPLAY                      0x00000CE2 // COD_MINOR_IMAGING_DISPLAY
#define IDH_COD_MINOR_IMAGING_PRINTER                      0x00000CE3 // COD_MINOR_IMAGING_PRINTER
#define IDH_COD_MINOR_IMAGING_SCANNER                      0x00000CE4 // COD_MINOR_IMAGING_SCANNER
#define IDH_COD_MINOR_IMAGING_UNCATEGORIZED                0x00000CE5 // COD_MINOR_IMAGING_UNCATEGORIZED
#define IDH_COD_MINOR_LAN_01_17                            0x00000CE6 // COD_MINOR_LAN_01_17
#define IDH_COD_MINOR_LAN_17_33                            0x00000CE7 // COD_MINOR_LAN_17_33
#define IDH_COD_MINOR_LAN_33_50                            0x00000CE8 // COD_MINOR_LAN_33_50
#define IDH_COD_MINOR_LAN_50_67                            0x00000CE9 // COD_MINOR_LAN_50_67
#define IDH_COD_MINOR_LAN_67_83                            0x00000CEA // COD_MINOR_LAN_67_83
#define IDH_COD_MINOR_LAN_83_99                            0x00000CEB // COD_MINOR_LAN_83_99
#define IDH_COD_MINOR_LAN_FULLY_AVAILABLE                  0x00000CEC // COD_MINOR_LAN_FULLY_AVAILABLE
#define IDH_COD_MINOR_LAN_NO_SERVICE                       0x00000CED // COD_MINOR_LAN_NO_SERVICE
#define IDH_COD_MINOR_LAN_UNCATEGORIZED                    0x00000CEE // COD_MINOR_LAN_UNCATEGORIZED
#define IDH_COD_MINOR_PERIPHERAL_CARD_READER               0x00000CEF // COD_MINOR_PERIPHERAL_CARD_READER
#define IDH_COD_MINOR_PERIPHERAL_COMBO                     0x00000CF0 // COD_MINOR_PERIPHERAL_COMBO
#define IDH_COD_MINOR_PERIPHERAL_DIGITIZER                 0x00000CF1 // COD_MINOR_PERIPHERAL_DIGITIZER
#define IDH_COD_MINOR_PERIPHERAL_GAMEPAD                   0x00000CF2 // COD_MINOR_PERIPHERAL_GAMEPAD
#define IDH_COD_MINOR_PERIPHERAL_JOYSTICK                  0x00000CF3 // COD_MINOR_PERIPHERAL_JOYSTICK
#define IDH_COD_MINOR_PERIPHERAL_KEYBOARD                  0x00000CF4 // COD_MINOR_PERIPHERAL_KEYBOARD
#define IDH_COD_MINOR_PERIPHERAL_MOUSE                     0x00000CF5 // COD_MINOR_PERIPHERAL_MOUSE
#define IDH_COD_MINOR_PERIPHERAL_OTHER                     0x00000CF6 // COD_MINOR_PERIPHERAL_OTHER
#define IDH_COD_MINOR_PERIPHERAL_REMOTE                    0x00000CF7 // COD_MINOR_PERIPHERAL_REMOTE
#define IDH_COD_MINOR_PERIPHERAL_SENSING                   0x00000CF8 // COD_MINOR_PERIPHERAL_SENSING
#define IDH_COD_MINOR_PERIPHERAL_UNCATEGORIZED             0x00000CF9 // COD_MINOR_PERIPHERAL_UNCATEGORIZED
#define IDH_COD_MINOR_PHONE_CELLULAR                       0x00000CFA // COD_MINOR_PHONE_CELLULAR
#define IDH_COD_MINOR_PHONE_CORDLESS                       0x00000CFB // COD_MINOR_PHONE_CORDLESS
#define IDH_COD_MINOR_PHONE_ISDN                           0x00000CFC // COD_MINOR_PHONE_ISDN
#define IDH_COD_MINOR_PHONE_SMART                          0x00000CFD // COD_MINOR_PHONE_SMART
#define IDH_COD_MINOR_PHONE_UNCATEGORIZED                  0x00000CFE // COD_MINOR_PHONE_UNCATEGORIZED
#define IDH_COD_MINOR_PHONE_WIREDMODEM                     0x00000CFF // COD_MINOR_PHONE_WIREDMODEM
#define IDH_COD_MINOR_TOY_CONTROLLER                       0x00000D00 // COD_MINOR_TOY_CONTROLLER
#define IDH_COD_MINOR_TOY_DOLL                             0x00000D01 // COD_MINOR_TOY_DOLL
#define IDH_COD_MINOR_TOY_GAME                             0x00000D02 // COD_MINOR_TOY_GAME
#define IDH_COD_MINOR_TOY_ROBOT                            0x00000D03 // COD_MINOR_TOY_ROBOT
#define IDH_COD_MINOR_TOY_UNCATEGORIZED                    0x00000D04 // COD_MINOR_TOY_UNCATEGORIZED
#define IDH_COD_MINOR_TOY_VEHICLE                          0x00000D05 // COD_MINOR_TOY_VEHICLE
#define IDH_COD_MINOR_WEARABLE_GLASSES                     0x00000D06 // COD_MINOR_WEARABLE_GLASSES
#define IDH_COD_MINOR_WEARABLE_HELMET                      0x00000D07 // COD_MINOR_WEARABLE_HELMET
#define IDH_COD_MINOR_WEARABLE_JACKET                      0x00000D08 // COD_MINOR_WEARABLE_JACKET
#define IDH_COD_MINOR_WEARABLE_PAGER                       0x00000D09 // COD_MINOR_WEARABLE_PAGER
#define IDH_COD_MINOR_WEARABLE_UNCATEGORIZED               0x00000D0A // COD_MINOR_WEARABLE_UNCATEGORIZED
#define IDH_COD_MINOR_WEARABLE_WATCH                       0x00000D0B // COD_MINOR_WEARABLE_WATCH
#define IDH_COS_AUDIO                                      0x00000D0C // COS_AUDIO
#define IDH_COS_CAPTURING                                  0x00000D0D // COS_CAPTURING
#define IDH_COS_INFORMATION                                0x00000D0E // COS_INFORMATION
#define IDH_COS_LIMITED_DISCOVERABLE_MODE                  0x00000D0F // COS_LIMITED_DISCOVERABLE_MODE
#define IDH_COS_NETWORKING                                 0x00000D10 // COS_NETWORKING
#define IDH_COS_OBJECTTRANSFER                             0x00000D11 // COS_OBJECTTRANSFER
#define IDH_COS_POSITIONING                                0x00000D12 // COS_POSITIONING
#define IDH_COS_RENDERING                                  0x00000D13 // COS_RENDERING
#define IDH_COS_TELEPHONY                                  0x00000D14 // COS_TELEPHONY
#define IDH_HCI_ACCEPT_CONNECTION_REQUEST                  0x00000D15 // HCI_ACCEPT_CONNECTION_REQUEST
#define IDH_HCI_ACCEPT_SYNCH_CONNECTION_REQUEST            0x00000D16 // HCI_ACCEPT_SYNCH_CONNECTION_REQUEST
#define IDH_HCI_ACL_DATA_HEADER_LEN                        0x00000D17 // HCI_ACL_DATA_HEADER_LEN
#define IDH_HCI_AUTHENTICATION_REQUESTED                   0x00000D18 // HCI_AUTHENTICATION_REQUESTED
#define IDH_HCI_BB_PACKET_TYPE_DH1                         0x00000D19 // HCI_BB_PACKET_TYPE_DH1
#define IDH_HCI_BB_PACKET_TYPE_DH3                         0x00000D1A // HCI_BB_PACKET_TYPE_DH3
#define IDH_HCI_BB_PACKET_TYPE_DH5                         0x00000D1B // HCI_BB_PACKET_TYPE_DH5
#define IDH_HCI_BB_PACKET_TYPE_DM1                         0x00000D1C // HCI_BB_PACKET_TYPE_DM1
#define IDH_HCI_BB_PACKET_TYPE_DM3                         0x00000D1D // HCI_BB_PACKET_TYPE_DM3
#define IDH_HCI_BB_PACKET_TYPE_DM5                         0x00000D1E // HCI_BB_PACKET_TYPE_DM5
#define IDH_HCI_BB_PACKET_TYPE_NO_2_DH1                    0x00000D1F // HCI_BB_PACKET_TYPE_NO_2_DH1
#define IDH_HCI_BB_PACKET_TYPE_NO_2_DH3                    0x00000D20 // HCI_BB_PACKET_TYPE_NO_2_DH3
#define IDH_HCI_BB_PACKET_TYPE_NO_2_DH5                    0x00000D21 // HCI_BB_PACKET_TYPE_NO_2_DH5
#define IDH_HCI_BB_PACKET_TYPE_NO_3_DH1                    0x00000D22 // HCI_BB_PACKET_TYPE_NO_3_DH1
#define IDH_HCI_BB_PACKET_TYPE_NO_3_DH3                    0x00000D23 // HCI_BB_PACKET_TYPE_NO_3_DH3
#define IDH_HCI_BB_PACKET_TYPE_NO_3_DH5                    0x00000D24 // HCI_BB_PACKET_TYPE_NO_3_DH5
#define IDH_HCI_C2H_BROADCAST_NOT_PARCKED_SLAVE            0x00000D25 // HCI_C2H_BROADCAST_NOT_PARCKED_SLAVE
#define IDH_HCI_C2H_BROADCAST_P2P                          0x00000D26 // HCI_C2H_BROADCAST_P2P
#define IDH_HCI_C2H_BROADCAST_PARCKED_SLAVE                0x00000D27 // HCI_C2H_BROADCAST_PARCKED_SLAVE
#define IDH_HCI_C2H_BROADCAST_RESERVED                     0x00000D28 // HCI_C2H_BROADCAST_RESERVED
#define IDH_HCI_CHANGE_CONNECTION_LINK_KEY                 0x00000D29 // HCI_CHANGE_CONNECTION_LINK_KEY
#define IDH_HCI_CHANGE_CONNECTION_PACKET_TYPE              0x00000D2A // HCI_CHANGE_CONNECTION_PACKET_TYPE
#define IDH_HCI_CMD_HEADER_LEN                             0x00000D2B // HCI_CMD_HEADER_LEN
#define IDH_HCI_CMD_STATUS_BEING_SENT                      0x00000D2C // HCI_CMD_STATUS_BEING_SENT
#define IDH_HCI_CMD_STATUS_PENDING                         0x00000D2D // HCI_CMD_STATUS_PENDING
#define IDH_HCI_CMD_STATUS_WAITING_RESPONSE                0x00000D2E // HCI_CMD_STATUS_WAITING_RESPONSE
#define IDH_HCI_CONFIG_BECOME_MASTER                       0x00000D2F // HCI_CONFIG_BECOME_MASTER
#define IDH_HCI_CONFIG_ENABLE_AUTHENTICATION               0x00000D30 // HCI_CONFIG_ENABLE_AUTHENTICATION
#define IDH_HCI_CONFIG_ENABLE_ENCRYPTION                   0x00000D31 // HCI_CONFIG_ENABLE_ENCRYPTION
#define IDH_HCI_CONN_ROLE_MASTER                           0x00000D32 // HCI_CONN_ROLE_MASTER
#define IDH_HCI_CONN_ROLE_SLAVE                            0x00000D33 // HCI_CONN_ROLE_SLAVE
#define IDH_HCI_CONN_STATE_AUTHENTICATING                  0x00000D34 // HCI_CONN_STATE_AUTHENTICATING
#define IDH_HCI_CONN_STATE_CLOSED                          0x00000D35 // HCI_CONN_STATE_CLOSED
#define IDH_HCI_CONN_STATE_OPEN                            0x00000D36 // HCI_CONN_STATE_OPEN
#define IDH_HCI_CONN_TYPE_ACL                              0x00000D37 // HCI_CONN_TYPE_ACL
#define IDH_HCI_CONN_TYPE_ESCO                             0x00000D38 // HCI_CONN_TYPE_ESCO
#define IDH_HCI_CONN_TYPE_SCO                              0x00000D39 // HCI_CONN_TYPE_SCO
#define IDH_HCI_CONNECTABLE                                0x00000D3A // HCI_CONNECTABLE
#define IDH_HCI_CONTROLLER                                 0x00000D3B // HCI_CONTROLLER
#define IDH_HCI_CREATE_CONNECTION                          0x00000D3C // HCI_CREATE_CONNECTION
#define IDH_HCI_CREATE_CONNECTION_CANCEL                   0x00000D3D // HCI_CREATE_CONNECTION_CANCEL
#define IDH_HCI_CREATE_NEW_UNIT_KEY                        0x00000D3E // HCI_CREATE_NEW_UNIT_KEY
#define IDH_HCI_CTRL_LISTENER_ACL_DATA                     0x00000D3F // HCI_CTRL_LISTENER_ACL_DATA
#define IDH_HCI_CTRL_LISTENER_EVENT                        0x00000D40 // HCI_CTRL_LISTENER_EVENT
#define IDH_HCI_CTRL_LISTENER_SCO_DATA                     0x00000D41 // HCI_CTRL_LISTENER_SCO_DATA
#define IDH_HCI_CTRL_STATE_CLOSED                          0x00000D42 // HCI_CTRL_STATE_CLOSED
#define IDH_HCI_CTRL_STATE_CONNECTABLE                     0x00000D43 // HCI_CTRL_STATE_CONNECTABLE
#define IDH_HCI_CTRL_STATE_DISCOVERABLE                    0x00000D44 // HCI_CTRL_STATE_DISCOVERABLE
#define IDH_HCI_CTRL_STATE_INIT                            0x00000D45 // HCI_CTRL_STATE_INIT
#define IDH_HCI_CTRL_STATE_READY                           0x00000D46 // HCI_CTRL_STATE_READY
#define IDH_HCI_CTRL_STATE_SLEEP                           0x00000D47 // HCI_CTRL_STATE_SLEEP
#define IDH_HCI_CTRL_STATE_WAKING_UP                       0x00000D48 // HCI_CTRL_STATE_WAKING_UP
#define IDH_HCI_DATA_BUFFER_STATE_FREE                     0x00000D49 // HCI_DATA_BUFFER_STATE_FREE
#define IDH_HCI_DATA_BUFFER_STATE_USED                     0x00000D4A // HCI_DATA_BUFFER_STATE_USED
#define IDH_HCI_DATA_STATUS_BEING_SENT                     0x00000D4B // HCI_DATA_STATUS_BEING_SENT
#define IDH_HCI_DATA_STATUS_PENDING                        0x00000D4C // HCI_DATA_STATUS_PENDING
#define IDH_HCI_DEFAULT_ACL_CONFIG                         0x00000D4D // HCI_DEFAULT_ACL_CONFIG
#define IDH_HCI_DELETE_STORED_LINK_KEY                     0x00000D4E // HCI_DELETE_STORED_LINK_KEY
#define IDH_HCI_DISCONNECT                                 0x00000D4F // HCI_DISCONNECT
#define IDH_HCI_DISCOVERABLE                               0x00000D50 // HCI_DISCOVERABLE
#define IDH_HCI_EIR_FEC_NOT_REQUIRED                       0x00000D51 // HCI_EIR_FEC_NOT_REQUIRED
#define IDH_HCI_EIR_FEC_REQUIRED                           0x00000D52 // HCI_EIR_FEC_REQUIRED
#define IDH_HCI_EIR_TYPE_DEVICE_ID                         0x00000D53 // HCI_EIR_TYPE_DEVICE_ID
#define IDH_HCI_EIR_TYPE_FLAGS                             0x00000D54 // HCI_EIR_TYPE_FLAGS
#define IDH_HCI_EIR_TYPE_LOCAL_NAME_COMPLETE               0x00000D55 // HCI_EIR_TYPE_LOCAL_NAME_COMPLETE
#define IDH_HCI_EIR_TYPE_LOCAL_NAME_SHORTENED              0x00000D56 // HCI_EIR_TYPE_LOCAL_NAME_SHORTENED
#define IDH_HCI_EIR_TYPE_MANUFACTURER_SPECIFIC             0x00000D57 // HCI_EIR_TYPE_MANUFACTURER_SPECIFIC
#define IDH_HCI_EIR_TYPE_OOB_COD                           0x00000D58 // HCI_EIR_TYPE_OOB_COD
#define IDH_HCI_EIR_TYPE_OOB_HASH                          0x00000D59 // HCI_EIR_TYPE_OOB_HASH
#define IDH_HCI_EIR_TYPE_OOB_RANDOMIZER                    0x00000D5A // HCI_EIR_TYPE_OOB_RANDOMIZER
#define IDH_HCI_EIR_TYPE_TX_POWER_LEVEL                    0x00000D5B // HCI_EIR_TYPE_TX_POWER_LEVEL
#define IDH_HCI_EIR_TYPE_UUID128_LIST_COMPLETE             0x00000D5C // HCI_EIR_TYPE_UUID128_LIST_COMPLETE
#define IDH_HCI_EIR_TYPE_UUID128_LIST_MORE_AVAILABLE       0x00000D5D // HCI_EIR_TYPE_UUID128_LIST_MORE_AVAILABLE
#define IDH_HCI_EIR_TYPE_UUID16_LIST_COMPLETE              0x00000D5E // HCI_EIR_TYPE_UUID16_LIST_COMPLETE
#define IDH_HCI_EIR_TYPE_UUID16_LIST_MORE_AVAILABLE        0x00000D5F // HCI_EIR_TYPE_UUID16_LIST_MORE_AVAILABLE
#define IDH_HCI_EIR_TYPE_UUID32_LIST_COMPLETE              0x00000D60 // HCI_EIR_TYPE_UUID32_LIST_COMPLETE
#define IDH_HCI_EIR_TYPE_UUID32_LIST_MORE_AVAILABLE        0x00000D61 // HCI_EIR_TYPE_UUID32_LIST_MORE_AVAILABLE
#define IDH_HCI_ENABLE_DEVICE_UNDER_TEST_MODE              0x00000D62 // HCI_ENABLE_DEVICE_UNDER_TEST_MODE
#define IDH_HCI_ENCRYPTION_OFF                             0x00000D63 // HCI_ENCRYPTION_OFF
#define IDH_HCI_ENCRYPTION_ON                              0x00000D64 // HCI_ENCRYPTION_ON
#define IDH_HCI_ENHANCED_FLUSH                             0x00000D65 // HCI_ENHANCED_FLUSH
#define IDH_HCI_ERR_ACL_CONN_ALREADY_EXISTS                0x00000D66 // HCI_ERR_ACL_CONN_ALREADY_EXISTS
#define IDH_HCI_ERR_AUTHENTICATION_FAILURE                 0x00000D67 // HCI_ERR_AUTHENTICATION_FAILURE
#define IDH_HCI_ERR_CONN_REJECT_LIMITED_RESOURCES          0x00000D68 // HCI_ERR_CONN_REJECT_LIMITED_RESOURCES
#define IDH_HCI_ERR_INVALID_PARAMETERS                     0x00000D69 // HCI_ERR_INVALID_PARAMETERS
#define IDH_HCI_ERR_MEMORY_CAPACITY_EXCEEDED               0x00000D6A // HCI_ERR_MEMORY_CAPACITY_EXCEEDED
#define IDH_HCI_ERR_SCO_CONN_LIMIT_EXCEEDED                0x00000D6B // HCI_ERR_SCO_CONN_LIMIT_EXCEEDED
#define IDH_HCI_ERR_SIMPLE_PAIRING_NOT_SUPPORTED           0x00000D6C // HCI_ERR_SIMPLE_PAIRING_NOT_SUPPORTED
#define IDH_HCI_ERR_SUCCESS                                0x00000D6D // HCI_ERR_SUCCESS
#define IDH_HCI_ERR_UNSPECIFIED                            0x00000D6E // HCI_ERR_UNSPECIFIED
#define IDH_HCI_EVT_ALL_HCI_EVENTS                         0x00000D6F // HCI_EVT_ALL_HCI_EVENTS
#define IDH_HCI_EVT_AUTHENTICATION_COMPLETE                0x00000D70 // HCI_EVT_AUTHENTICATION_COMPLETE
#define IDH_HCI_EVT_CHANGE_CONN_LINK_COMPLETE              0x00000D71 // HCI_EVT_CHANGE_CONN_LINK_COMPLETE
#define IDH_HCI_EVT_CMD_SEND_FINISHED                      0x00000D72 // HCI_EVT_CMD_SEND_FINISHED
#define IDH_HCI_EVT_CMD_SEND_STARTED                       0x00000D73 // HCI_EVT_CMD_SEND_STARTED
#define IDH_HCI_EVT_COMMAND_COMPLETE                       0x00000D74 // HCI_EVT_COMMAND_COMPLETE
#define IDH_HCI_EVT_COMMAND_COMPLETE_PARAM_LEN             0x00000D75 // HCI_EVT_COMMAND_COMPLETE_PARAM_LEN
#define IDH_HCI_EVT_COMMAND_STATUS                         0x00000D76 // HCI_EVT_COMMAND_STATUS
#define IDH_HCI_EVT_CONN_PACKET_TYPE_CHANGED               0x00000D77 // HCI_EVT_CONN_PACKET_TYPE_CHANGED
#define IDH_HCI_EVT_CONNECTION_COMPLETE                    0x00000D78 // HCI_EVT_CONNECTION_COMPLETE
#define IDH_HCI_EVT_CONNECTION_REQUEST                     0x00000D79 // HCI_EVT_CONNECTION_REQUEST
#define IDH_HCI_EVT_DATA_BUFFER_OVERFLOW                   0x00000D7A // HCI_EVT_DATA_BUFFER_OVERFLOW
#define IDH_HCI_EVT_DISCONNECTION_COMPLETE                 0x00000D7B // HCI_EVT_DISCONNECTION_COMPLETE
#define IDH_HCI_EVT_ENCRYPTION_CHANGE                      0x00000D7C // HCI_EVT_ENCRYPTION_CHANGE
#define IDH_HCI_EVT_ENCRYPTION_KEY_REFRESH_COMPLETE        0x00000D7D // HCI_EVT_ENCRYPTION_KEY_REFRESH_COMPLETE
#define IDH_HCI_EVT_ENHANCED_FLUSH_COMPLETE                0x00000D7E // HCI_EVT_ENHANCED_FLUSH_COMPLETE
#define IDH_HCI_EVT_EXTENDED_INQUIRY_RESULT                0x00000D7F // HCI_EVT_EXTENDED_INQUIRY_RESULT
#define IDH_HCI_EVT_FIRST                                  0x00000D80 // HCI_EVT_FIRST
#define IDH_HCI_EVT_FLOW_SPECIFICATION_COMPLETE            0x00000D81 // HCI_EVT_FLOW_SPECIFICATION_COMPLETE
#define IDH_HCI_EVT_FLUSH_OCCURED                          0x00000D82 // HCI_EVT_FLUSH_OCCURED
#define IDH_HCI_EVT_HARDWARE_ERROR                         0x00000D83 // HCI_EVT_HARDWARE_ERROR
#define IDH_HCI_EVT_INQUIRY_COMPLETE                       0x00000D84 // HCI_EVT_INQUIRY_COMPLETE
#define IDH_HCI_EVT_INQUIRY_RESULT                         0x00000D85 // HCI_EVT_INQUIRY_RESULT
#define IDH_HCI_EVT_INQUIRY_RESULT_WITH_RSSI               0x00000D86 // HCI_EVT_INQUIRY_RESULT_WITH_RSSI
#define IDH_HCI_EVT_IO_CAPABILITY_REQUEST                  0x00000D87 // HCI_EVT_IO_CAPABILITY_REQUEST
#define IDH_HCI_EVT_IO_CAPABILITY_RESPONSE                 0x00000D88 // HCI_EVT_IO_CAPABILITY_RESPONSE
#define IDH_HCI_EVT_KEYPRESS_NOTIFICATION                  0x00000D89 // HCI_EVT_KEYPRESS_NOTIFICATION
#define IDH_HCI_EVT_LAST                                   0x00000D8A // HCI_EVT_LAST
#define IDH_HCI_EVT_LE_META_EVENT                          0x00000D8B // HCI_EVT_LE_META_EVENT
#define IDH_HCI_EVT_LINK_IS_BUSY                           0x00000D8C // HCI_EVT_LINK_IS_BUSY
#define IDH_HCI_EVT_LINK_IS_IDLE                           0x00000D8D // HCI_EVT_LINK_IS_IDLE
#define IDH_HCI_EVT_LINK_KEY_NOTIFICATION                  0x00000D8E // HCI_EVT_LINK_KEY_NOTIFICATION
#define IDH_HCI_EVT_LINK_KEY_REQUEST                       0x00000D8F // HCI_EVT_LINK_KEY_REQUEST
#define IDH_HCI_EVT_LINK_SUPERVISION_TO_CHANGED            0x00000D90 // HCI_EVT_LINK_SUPERVISION_TO_CHANGED
#define IDH_HCI_EVT_LOOPBACK_COMMAND                       0x00000D91 // HCI_EVT_LOOPBACK_COMMAND
#define IDH_HCI_EVT_MASTER_LINK_KEY_COMPLETE               0x00000D92 // HCI_EVT_MASTER_LINK_KEY_COMPLETE
#define IDH_HCI_EVT_MAX_SLOTS_CHANGE                       0x00000D93 // HCI_EVT_MAX_SLOTS_CHANGE
#define IDH_HCI_EVT_MODE_CHANGE                            0x00000D94 // HCI_EVT_MODE_CHANGE
#define IDH_HCI_EVT_NUM_OF_COMPLETED_PACKETS               0x00000D95 // HCI_EVT_NUM_OF_COMPLETED_PACKETS
#define IDH_HCI_EVT_PAGE_SCAN_REPET_MODE_CHANGE            0x00000D96 // HCI_EVT_PAGE_SCAN_REPET_MODE_CHANGE
#define IDH_HCI_EVT_PIN_CODE_REQUEST                       0x00000D97 // HCI_EVT_PIN_CODE_REQUEST
#define IDH_HCI_EVT_QOS_SETUP_COMPLETE                     0x00000D98 // HCI_EVT_QOS_SETUP_COMPLETE
#define IDH_HCI_EVT_QOS_VIOLATION                          0x00000D99 // HCI_EVT_QOS_VIOLATION
#define IDH_HCI_EVT_READ_CLOCK_OFFSET_COMPLETE             0x00000D9A // HCI_EVT_READ_CLOCK_OFFSET_COMPLETE
#define IDH_HCI_EVT_READ_RMT_EXT_FEATURES_COMP             0x00000D9B // HCI_EVT_READ_RMT_EXT_FEATURES_COMP
#define IDH_HCI_EVT_READ_RMT_SUP_FEATURES_COMP             0x00000D9C // HCI_EVT_READ_RMT_SUP_FEATURES_COMP
#define IDH_HCI_EVT_READ_RMT_VERSION_INFO_COMP             0x00000D9D // HCI_EVT_READ_RMT_VERSION_INFO_COMP
#define IDH_HCI_EVT_REMOTE_NAME_REQUEST_COMPLETE           0x00000D9E // HCI_EVT_REMOTE_NAME_REQUEST_COMPLETE
#define IDH_HCI_EVT_REMOTE_OOB_DATA_REQUEST                0x00000D9F // HCI_EVT_REMOTE_OOB_DATA_REQUEST
#define IDH_HCI_EVT_RETURN_LINK_KEYS                       0x00000DA0 // HCI_EVT_RETURN_LINK_KEYS
#define IDH_HCI_EVT_RMT_HOST_SUPP_FEATURES_NTF             0x00000DA1 // HCI_EVT_RMT_HOST_SUPP_FEATURES_NTF
#define IDH_HCI_EVT_ROLE_CHANGE                            0x00000DA2 // HCI_EVT_ROLE_CHANGE
#define IDH_HCI_EVT_SIMPLE_PAIRING_COMPLETE                0x00000DA3 // HCI_EVT_SIMPLE_PAIRING_COMPLETE
#define IDH_HCI_EVT_SNIFF_SUBRATING                        0x00000DA4 // HCI_EVT_SNIFF_SUBRATING
#define IDH_HCI_EVT_SYNCH_CONNECTION_CHANGED               0x00000DA5 // HCI_EVT_SYNCH_CONNECTION_CHANGED
#define IDH_HCI_EVT_SYNCH_CONNECTION_COMPLETE              0x00000DA6 // HCI_EVT_SYNCH_CONNECTION_COMPLETE
#define IDH_HCI_EVT_USER_CONFIRMATION_REQUEST              0x00000DA7 // HCI_EVT_USER_CONFIRMATION_REQUEST
#define IDH_HCI_EVT_USER_PASSKEY_NOTIFICATION              0x00000DA8 // HCI_EVT_USER_PASSKEY_NOTIFICATION
#define IDH_HCI_EVT_USER_PASSKEY_REQUEST                   0x00000DA9 // HCI_EVT_USER_PASSKEY_REQUEST
#define IDH_HCI_EXIT_PARK_STATE                            0x00000DAA // HCI_EXIT_PARK_STATE
#define IDH_HCI_EXIT_PERIODIC_INQUIRY_MODE                 0x00000DAB // HCI_EXIT_PERIODIC_INQUIRY_MODE
#define IDH_HCI_EXIT_SNIFF_MODE                            0x00000DAC // HCI_EXIT_SNIFF_MODE
#define IDH_HCI_FLOW_SPECIFICATION                         0x00000DAD // HCI_FLOW_SPECIFICATION
#define IDH_HCI_FLUSH                                      0x00000DAE // HCI_FLUSH
#define IDH_HCI_H2C_BROADCAST_ACTIVE_SLAVE                 0x00000DAF // HCI_H2C_BROADCAST_ACTIVE_SLAVE
#define IDH_HCI_H2C_BROADCAST_NO_BROADCATS                 0x00000DB0 // HCI_H2C_BROADCAST_NO_BROADCATS
#define IDH_HCI_H2C_BROADCAST_PARCKED_SLAVE                0x00000DB1 // HCI_H2C_BROADCAST_PARCKED_SLAVE
#define IDH_HCI_H2C_BROADCAST_RESERVED                     0x00000DB2 // HCI_H2C_BROADCAST_RESERVED
#define IDH_HCI_HOLD_MODE                                  0x00000DB3 // HCI_HOLD_MODE
#define IDH_HCI_HOST_BUFFER_SIZE                           0x00000DB4 // HCI_HOST_BUFFER_SIZE
#define IDH_HCI_HOST_NUM_OF_COMPLETED_PACKETS              0x00000DB5 // HCI_HOST_NUM_OF_COMPLETED_PACKETS
#define IDH_HCI_INQUIRY                                    0x00000DB6 // HCI_INQUIRY
#define IDH_HCI_INQUIRY_CANCEL                             0x00000DB7 // HCI_INQUIRY_CANCEL
#define IDH_HCI_INQUIRY_MODE_EXTENDED                      0x00000DB8 // HCI_INQUIRY_MODE_EXTENDED
#define IDH_HCI_INQUIRY_MODE_STANDARD                      0x00000DB9 // HCI_INQUIRY_MODE_STANDARD
#define IDH_HCI_INQUIRY_MODE_WITH_RSSI                     0x00000DBA // HCI_INQUIRY_MODE_WITH_RSSI
#define IDH_HCI_IO_CAPABILITY_REQUEST_NEGATIVE_REPLY       0x00000DBB // HCI_IO_CAPABILITY_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_IO_CAPABILITY_REQUEST_REPLY                0x00000DBC // HCI_IO_CAPABILITY_REQUEST_REPLY
#define IDH_HCI_LE_ADD_DEVICE_TO_WHITE_LIST                0x00000DBD // HCI_LE_ADD_DEVICE_TO_WHITE_LIST
#define IDH_HCI_LE_ADDRESS_TYPE_PUBLIC                     0x00000DBE // HCI_LE_ADDRESS_TYPE_PUBLIC
#define IDH_HCI_LE_ADDRESS_TYPE_RANDOM                     0x00000DBF // HCI_LE_ADDRESS_TYPE_RANDOM
#define IDH_HCI_LE_ADVERTISING_FLAG_BREDR_NOT_SUPPORTED    0x00000DC0 // HCI_LE_ADVERTISING_FLAG_BREDR_NOT_SUPPORTED
#define IDH_HCI_LE_ADVERTISING_FLAG_GENERAL_DISCOVERABLE_MODE 0x00000DC1 // HCI_LE_ADVERTISING_FLAG_GENERAL_DISCOVERABLE_MODE
#define IDH_HCI_LE_ADVERTISING_FLAG_LIMITED_DISCOVERABLE_MODE 0x00000DC2 // HCI_LE_ADVERTISING_FLAG_LIMITED_DISCOVERABLE_MODE
#define IDH_HCI_LE_ADVERTISING_FLAG_SIMULTANEOUS_LE_BREDR_CONTROLLER 0x00000DC3 // HCI_LE_ADVERTISING_FLAG_SIMULTANEOUS_LE_BREDR_CONTROLLER
#define IDH_HCI_LE_ADVERTISING_FLAG_SIMULTANEOUS_LE_BREDR_HOST 0x00000DC4 // HCI_LE_ADVERTISING_FLAG_SIMULTANEOUS_LE_BREDR_HOST
#define IDH_HCI_LE_AVERTISING_DISABLED                     0x00000DC5 // HCI_LE_AVERTISING_DISABLED
#define IDH_HCI_LE_AVERTISING_ENABLED                      0x00000DC6 // HCI_LE_AVERTISING_ENABLED
#define IDH_HCI_LE_CLEAR_WHITE_LIST                        0x00000DC7 // HCI_LE_CLEAR_WHITE_LIST
#define IDH_HCI_LE_CONNECTION_UPDATE                       0x00000DC8 // HCI_LE_CONNECTION_UPDATE
#define IDH_HCI_LE_CREATE_CONNECTION                       0x00000DC9 // HCI_LE_CREATE_CONNECTION
#define IDH_HCI_LE_CREATE_CONNECTION_CANCEL                0x00000DCA // HCI_LE_CREATE_CONNECTION_CANCEL
#define IDH_HCI_LE_DISABLED                                0x00000DCB // HCI_LE_DISABLED
#define IDH_HCI_LE_DUPLICATE_FILTERING_DISABLED            0x00000DCC // HCI_LE_DUPLICATE_FILTERING_DISABLED
#define IDH_HCI_LE_DUPLICATE_FILTERING_ENABLED             0x00000DCD // HCI_LE_DUPLICATE_FILTERING_ENABLED
#define IDH_HCI_LE_ENABLED                                 0x00000DCE // HCI_LE_ENABLED
#define IDH_HCI_LE_ENCRYPT                                 0x00000DCF // HCI_LE_ENCRYPT
#define IDH_HCI_LE_EVT_ADVERTISING_REPORT                  0x00000DD0 // HCI_LE_EVT_ADVERTISING_REPORT
#define IDH_HCI_LE_EVT_CONNECTION_COMPLETE                 0x00000DD1 // HCI_LE_EVT_CONNECTION_COMPLETE
#define IDH_HCI_LE_EVT_CONNECTION_UPDATE_COMPLETE          0x00000DD2 // HCI_LE_EVT_CONNECTION_UPDATE_COMPLETE
#define IDH_HCI_LE_EVT_LONG_TERM_KEY_REQUEST               0x00000DD3 // HCI_LE_EVT_LONG_TERM_KEY_REQUEST
#define IDH_HCI_LE_EVT_READ_REMOTE_USED_FEATURES_COMPLETE  0x00000DD4 // HCI_LE_EVT_READ_REMOTE_USED_FEATURES_COMPLETE
#define IDH_HCI_LE_FILTER_POLICY_NOT_USED                  0x00000DD5 // HCI_LE_FILTER_POLICY_NOT_USED
#define IDH_HCI_LE_FILTER_POLICY_WHITE_LIST                0x00000DD6 // HCI_LE_FILTER_POLICY_WHITE_LIST
#define IDH_HCI_LE_FLAG_SHARED_ACL_BUFFERS                 0x00000DD7 // HCI_LE_FLAG_SHARED_ACL_BUFFERS
#define IDH_HCI_LE_FLAG_SIMULTANEOUS_LE_BREDR              0x00000DD8 // HCI_LE_FLAG_SIMULTANEOUS_LE_BREDR
#define IDH_HCI_LE_LONG_TERM_KEY_REQUEST_NEGATIVE_REPLY    0x00000DD9 // HCI_LE_LONG_TERM_KEY_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_LE_LONG_TERM_KEY_REQUEST_REPLY             0x00000DDA // HCI_LE_LONG_TERM_KEY_REQUEST_REPLY
#define IDH_HCI_LE_MAX_AD_LEN                              0x00000DDB // HCI_LE_MAX_AD_LEN
#define IDH_HCI_LE_RAND                                    0x00000DDC // HCI_LE_RAND
#define IDH_HCI_LE_READ_ADVERTISING_CHANNEL_TX_POWER       0x00000DDD // HCI_LE_READ_ADVERTISING_CHANNEL_TX_POWER
#define IDH_HCI_LE_READ_BUFFER_SIZE                        0x00000DDE // HCI_LE_READ_BUFFER_SIZE
#define IDH_HCI_LE_READ_CHANNEL_MAP                        0x00000DDF // HCI_LE_READ_CHANNEL_MAP
#define IDH_HCI_LE_READ_LOCAL_SUPPORTED_FEATURES           0x00000DE0 // HCI_LE_READ_LOCAL_SUPPORTED_FEATURES
#define IDH_HCI_LE_READ_REMOTE_USED_FEATURES               0x00000DE1 // HCI_LE_READ_REMOTE_USED_FEATURES
#define IDH_HCI_LE_READ_SUPPORTED_STATES                   0x00000DE2 // HCI_LE_READ_SUPPORTED_STATES
#define IDH_HCI_LE_READ_WHITE_LIST_SIZE                    0x00000DE3 // HCI_LE_READ_WHITE_LIST_SIZE
#define IDH_HCI_LE_RECEIVE_TEST                            0x00000DE4 // HCI_LE_RECEIVE_TEST
#define IDH_HCI_LE_REMOVE_DEVICE_FROM_WHITE_LIST           0x00000DE5 // HCI_LE_REMOVE_DEVICE_FROM_WHITE_LIST
#define IDH_HCI_LE_SCAN_DISABLED                           0x00000DE6 // HCI_LE_SCAN_DISABLED
#define IDH_HCI_LE_SCAN_ENABLED                            0x00000DE7 // HCI_LE_SCAN_ENABLED
#define IDH_HCI_LE_SCAN_EVT_CANCEL_FAILED                  0x00000DE8 // HCI_LE_SCAN_EVT_CANCEL_FAILED
#define IDH_HCI_LE_SCAN_EVT_CANCELLED                      0x00000DE9 // HCI_LE_SCAN_EVT_CANCELLED
#define IDH_HCI_LE_SCAN_EVT_DEVICE_FOUND                   0x00000DEA // HCI_LE_SCAN_EVT_DEVICE_FOUND
#define IDH_HCI_LE_SCAN_EVT_START_FAILED                   0x00000DEB // HCI_LE_SCAN_EVT_START_FAILED
#define IDH_HCI_LE_SCAN_EVT_STARTED                        0x00000DEC // HCI_LE_SCAN_EVT_STARTED
#define IDH_HCI_LE_SCAN_FILTER_POLICY_ALL                  0x00000DED // HCI_LE_SCAN_FILTER_POLICY_ALL
#define IDH_HCI_LE_SCAN_FILTER_POLICY_WHITE_LIST           0x00000DEE // HCI_LE_SCAN_FILTER_POLICY_WHITE_LIST
#define IDH_HCI_LE_SCAN_TYPE_ACTIVE                        0x00000DEF // HCI_LE_SCAN_TYPE_ACTIVE
#define IDH_HCI_LE_SCAN_TYPE_PASSIVE                       0x00000DF0 // HCI_LE_SCAN_TYPE_PASSIVE
#define IDH_HCI_LE_SET_ADVERTISE_ENABLE                    0x00000DF1 // HCI_LE_SET_ADVERTISE_ENABLE
#define IDH_HCI_LE_SET_ADVERTISING_DATA                    0x00000DF2 // HCI_LE_SET_ADVERTISING_DATA
#define IDH_HCI_LE_SET_ADVERTISING_PARAMETERS              0x00000DF3 // HCI_LE_SET_ADVERTISING_PARAMETERS
#define IDH_HCI_LE_SET_EVENT_MASK                          0x00000DF4 // HCI_LE_SET_EVENT_MASK
#define IDH_HCI_LE_SET_HOST_CHANNEL_CLASSIFICATION         0x00000DF5 // HCI_LE_SET_HOST_CHANNEL_CLASSIFICATION
#define IDH_HCI_LE_SET_RANDOM_ADDRESS                      0x00000DF6 // HCI_LE_SET_RANDOM_ADDRESS
#define IDH_HCI_LE_SET_SCAN_ENABLE                         0x00000DF7 // HCI_LE_SET_SCAN_ENABLE
#define IDH_HCI_LE_SET_SCAN_PARAMETERS                     0x00000DF8 // HCI_LE_SET_SCAN_PARAMETERS
#define IDH_HCI_LE_SET_SCAN_RESPONSE_DATA                  0x00000DF9 // HCI_LE_SET_SCAN_RESPONSE_DATA
#define IDH_HCI_LE_SIMULTANEOUS_DISABLED                   0x00000DFA // HCI_LE_SIMULTANEOUS_DISABLED
#define IDH_HCI_LE_SIMULTANEOUS_ENABLED                    0x00000DFB // HCI_LE_SIMULTANEOUS_ENABLED
#define IDH_HCI_LE_START_ENCRYPTION                        0x00000DFC // HCI_LE_START_ENCRYPTION
#define IDH_HCI_LE_TEST_END                                0x00000DFD // HCI_LE_TEST_END
#define IDH_HCI_LE_TRANSMITTER_TEST                        0x00000DFE // HCI_LE_TRANSMITTER_TEST
#define IDH_HCI_LINK_KEY_LEN                               0x00000DFF // HCI_LINK_KEY_LEN
#define IDH_HCI_LINK_KEY_REQUEST_NEGATIVE_REPLY            0x00000E00 // HCI_LINK_KEY_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_LINK_KEY_REQUEST_REPLY                     0x00000E01 // HCI_LINK_KEY_REQUEST_REPLY
#define IDH_HCI_LINK_KEY_TYPE_COMBINATION                  0x00000E02 // HCI_LINK_KEY_TYPE_COMBINATION
#define IDH_HCI_LINK_KEY_TYPE_LOCAL_UNIT                   0x00000E03 // HCI_LINK_KEY_TYPE_LOCAL_UNIT
#define IDH_HCI_LINK_KEY_TYPE_REMOTE_UNIT                  0x00000E04 // HCI_LINK_KEY_TYPE_REMOTE_UNIT
#define IDH_HCI_LINK_POLICY_ENABLE_HOLD_MODE               0x00000E05 // HCI_LINK_POLICY_ENABLE_HOLD_MODE
#define IDH_HCI_LINK_POLICY_ENABLE_PARK_STATE              0x00000E06 // HCI_LINK_POLICY_ENABLE_PARK_STATE
#define IDH_HCI_LINK_POLICY_ENABLE_ROLE_SWITCH             0x00000E07 // HCI_LINK_POLICY_ENABLE_ROLE_SWITCH
#define IDH_HCI_LINK_POLICY_ENABLE_SNIFF_MODE              0x00000E08 // HCI_LINK_POLICY_ENABLE_SNIFF_MODE
#define IDH_HCI_LINK_TYPE_BD_EDR                           0x00000E09 // HCI_LINK_TYPE_BD_EDR
#define IDH_HCI_LINK_TYPE_LE                               0x00000E0A // HCI_LINK_TYPE_LE
#define IDH_HCI_MASTER_LINK_KEY                            0x00000E0B // HCI_MASTER_LINK_KEY
#define IDH_HCI_MAX_DATA_BUFFERS                           0x00000E0C // HCI_MAX_DATA_BUFFERS
#define IDH_HCI_MAX_EVENT_PARAM_LEN                        0x00000E0D // HCI_MAX_EVENT_PARAM_LEN
#define IDH_HCI_MAX_PARAM_LEN                              0x00000E0E // HCI_MAX_PARAM_LEN
#define IDH_HCI_MAX_PIN_LENGTH                             0x00000E0F // HCI_MAX_PIN_LENGTH
#define IDH_HCI_OPCODE                                     0x00000E10 // HCI_OPCODE
#define IDH_HCI_PACKET_BOUNDARY_CONTINUE                   0x00000E11 // HCI_PACKET_BOUNDARY_CONTINUE
#define IDH_HCI_PACKET_BOUNDARY_FIRST                      0x00000E12 // HCI_PACKET_BOUNDARY_FIRST
#define IDH_HCI_PACKET_BOUNDARY_FIRST_AUTO_FLUSH           0x00000E13 // HCI_PACKET_BOUNDARY_FIRST_AUTO_FLUSH
#define IDH_HCI_PACKET_BOUNDARY_FIRST_NO_AUTO_FLUSH        0x00000E14 // HCI_PACKET_BOUNDARY_FIRST_NO_AUTO_FLUSH
#define IDH_HCI_PACKET_TYPE_ACL_DATA                       0x00000E15 // HCI_PACKET_TYPE_ACL_DATA
#define IDH_HCI_PACKET_TYPE_COMMAND                        0x00000E16 // HCI_PACKET_TYPE_COMMAND
#define IDH_HCI_PACKET_TYPE_EVENT                          0x00000E17 // HCI_PACKET_TYPE_EVENT
#define IDH_HCI_PACKET_TYPE_NONE                           0x00000E18 // HCI_PACKET_TYPE_NONE
#define IDH_HCI_PACKET_TYPE_SCO_DATA                       0x00000E19 // HCI_PACKET_TYPE_SCO_DATA
#define IDH_HCI_PAGE_SCAN_REPETITION_MODE_R0               0x00000E1A // HCI_PAGE_SCAN_REPETITION_MODE_R0
#define IDH_HCI_PAGE_SCAN_REPETITION_MODE_R1               0x00000E1B // HCI_PAGE_SCAN_REPETITION_MODE_R1
#define IDH_HCI_PAGE_SCAN_REPETITION_MODE_R2               0x00000E1C // HCI_PAGE_SCAN_REPETITION_MODE_R2
#define IDH_HCI_PARAM_LEN_BD_ADDR                          0x00000E1D // HCI_PARAM_LEN_BD_ADDR
#define IDH_HCI_PARAM_LEN_BYTE                             0x00000E1E // HCI_PARAM_LEN_BYTE
#define IDH_HCI_PARAM_LEN_DEV_CLASS                        0x00000E1F // HCI_PARAM_LEN_DEV_CLASS
#define IDH_HCI_PARAM_LEN_HANDLE                           0x00000E20 // HCI_PARAM_LEN_HANDLE
#define IDH_HCI_PARAM_LEN_INT                              0x00000E21 // HCI_PARAM_LEN_INT
#define IDH_HCI_PARAM_LEN_LONG                             0x00000E22 // HCI_PARAM_LEN_LONG
#define IDH_HCI_PARAM_TYPE_BD_ADDR                         0x00000E23 // HCI_PARAM_TYPE_BD_ADDR
#define IDH_HCI_PARAM_TYPE_BYTE                            0x00000E24 // HCI_PARAM_TYPE_BYTE
#define IDH_HCI_PARAM_TYPE_DEV_CLASS                       0x00000E25 // HCI_PARAM_TYPE_DEV_CLASS
#define IDH_HCI_PARAM_TYPE_HANDLE                          0x00000E26 // HCI_PARAM_TYPE_HANDLE
#define IDH_HCI_PARAM_TYPE_INT                             0x00000E27 // HCI_PARAM_TYPE_INT
#define IDH_HCI_PARAM_TYPE_LONG                            0x00000E28 // HCI_PARAM_TYPE_LONG
#define IDH_HCI_PARAM_TYPE_STRING                          0x00000E29 // HCI_PARAM_TYPE_STRING
#define IDH_HCI_PARK_STATE                                 0x00000E2A // HCI_PARK_STATE
#define IDH_HCI_PERIODIC_INQUIRY_MODE                      0x00000E2B // HCI_PERIODIC_INQUIRY_MODE
#define IDH_HCI_PIN_CODE_REQUEST_NEGATIVE_REPLY            0x00000E2C // HCI_PIN_CODE_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_PIN_CODE_REQUEST_REPLY                     0x00000E2D // HCI_PIN_CODE_REQUEST_REPLY
#define IDH_HCI_POWER_MODE_ACTIVE                          0x00000E2E // HCI_POWER_MODE_ACTIVE
#define IDH_HCI_POWER_MODE_HOLD                            0x00000E2F // HCI_POWER_MODE_HOLD
#define IDH_HCI_POWER_MODE_PARK                            0x00000E30 // HCI_POWER_MODE_PARK
#define IDH_HCI_POWER_MODE_SNIFF                           0x00000E31 // HCI_POWER_MODE_SNIFF
#define IDH_HCI_QOS_SETUP                                  0x00000E32 // HCI_QOS_SETUP
#define IDH_HCI_READ_AFH_CHANNEL_ASSESSMENT_MODE           0x00000E33 // HCI_READ_AFH_CHANNEL_ASSESSMENT_MODE
#define IDH_HCI_READ_AFH_CHANNEL_MAP                       0x00000E34 // HCI_READ_AFH_CHANNEL_MAP
#define IDH_HCI_READ_AUTHENTICATION_ENABLE                 0x00000E35 // HCI_READ_AUTHENTICATION_ENABLE
#define IDH_HCI_READ_AUTOMATIC_FLASH_TIMEOUT               0x00000E36 // HCI_READ_AUTOMATIC_FLASH_TIMEOUT
#define IDH_HCI_READ_BD_ADDR                               0x00000E37 // HCI_READ_BD_ADDR
#define IDH_HCI_READ_BUFFER_SIZE                           0x00000E38 // HCI_READ_BUFFER_SIZE
#define IDH_HCI_READ_CLASS_OF_DEVICE                       0x00000E39 // HCI_READ_CLASS_OF_DEVICE
#define IDH_HCI_READ_CLOCK_COMMAND                         0x00000E3A // HCI_READ_CLOCK_COMMAND
#define IDH_HCI_READ_CLOCK_OFFSET                          0x00000E3B // HCI_READ_CLOCK_OFFSET
#define IDH_HCI_READ_CONNECTION_ACCEPT_TIMEOUT             0x00000E3C // HCI_READ_CONNECTION_ACCEPT_TIMEOUT
#define IDH_HCI_READ_CURRENT_IAC_LAP                       0x00000E3D // HCI_READ_CURRENT_IAC_LAP
#define IDH_HCI_READ_DEFAULT_ERRONEOUS_DATA_REPORTING      0x00000E3E // HCI_READ_DEFAULT_ERRONEOUS_DATA_REPORTING
#define IDH_HCI_READ_DEFAULT_POLICY_SETTINGS               0x00000E3F // HCI_READ_DEFAULT_POLICY_SETTINGS
#define IDH_HCI_READ_ENCRYPTION_MODE                       0x00000E40 // HCI_READ_ENCRYPTION_MODE
#define IDH_HCI_READ_EXTENDED_INQUIRY_RESPONSE             0x00000E41 // HCI_READ_EXTENDED_INQUIRY_RESPONSE
#define IDH_HCI_READ_FAILED_CONTACT_COUNTER                0x00000E42 // HCI_READ_FAILED_CONTACT_COUNTER
#define IDH_HCI_READ_HOLD_MODE_ACTIVITY                    0x00000E43 // HCI_READ_HOLD_MODE_ACTIVITY
#define IDH_HCI_READ_INQUIRY_MODE                          0x00000E44 // HCI_READ_INQUIRY_MODE
#define IDH_HCI_READ_INQUIRY_RESPONSE_TX_POWER_LEVEL       0x00000E45 // HCI_READ_INQUIRY_RESPONSE_TX_POWER_LEVEL
#define IDH_HCI_READ_INQUIRY_SCAN_ACTIVITY                 0x00000E46 // HCI_READ_INQUIRY_SCAN_ACTIVITY
#define IDH_HCI_READ_INQUIRY_SCAN_TYPE                     0x00000E47 // HCI_READ_INQUIRY_SCAN_TYPE
#define IDH_HCI_READ_LE_HOST_SUPPORT                       0x00000E48 // HCI_READ_LE_HOST_SUPPORT
#define IDH_HCI_READ_LINK_POLICY_SETTINGS                  0x00000E49 // HCI_READ_LINK_POLICY_SETTINGS
#define IDH_HCI_READ_LINK_QUALITY                          0x00000E4A // HCI_READ_LINK_QUALITY
#define IDH_HCI_READ_LINK_SUPERVISION_TIMEOUT              0x00000E4B // HCI_READ_LINK_SUPERVISION_TIMEOUT
#define IDH_HCI_READ_LMP_HANDLE                            0x00000E4C // HCI_READ_LMP_HANDLE
#define IDH_HCI_READ_LOCAL_EXTENDED_FEATURES               0x00000E4D // HCI_READ_LOCAL_EXTENDED_FEATURES
#define IDH_HCI_READ_LOCAL_NAME                            0x00000E4E // HCI_READ_LOCAL_NAME
#define IDH_HCI_READ_LOCAL_OOB_DATA                        0x00000E4F // HCI_READ_LOCAL_OOB_DATA
#define IDH_HCI_READ_LOCAL_SUPPORTED_COMMANDS              0x00000E50 // HCI_READ_LOCAL_SUPPORTED_COMMANDS
#define IDH_HCI_READ_LOCAL_SUPPORTED_FEATURES              0x00000E51 // HCI_READ_LOCAL_SUPPORTED_FEATURES
#define IDH_HCI_READ_LOCAL_VERSION_INFORMATION             0x00000E52 // HCI_READ_LOCAL_VERSION_INFORMATION
#define IDH_HCI_READ_LOOPBACK_MODE                         0x00000E53 // HCI_READ_LOOPBACK_MODE
#define IDH_HCI_READ_NUM_BROADCST_RETR                     0x00000E54 // HCI_READ_NUM_BROADCST_RETR
#define IDH_HCI_READ_NUM_OF_SUPPORTED_IAC                  0x00000E55 // HCI_READ_NUM_OF_SUPPORTED_IAC
#define IDH_HCI_READ_PAGE_SCAN_ACTIVITY                    0x00000E56 // HCI_READ_PAGE_SCAN_ACTIVITY
#define IDH_HCI_READ_PAGE_SCAN_PERIOD_MODE                 0x00000E57 // HCI_READ_PAGE_SCAN_PERIOD_MODE
#define IDH_HCI_READ_PAGE_SCAN_TYPE                        0x00000E58 // HCI_READ_PAGE_SCAN_TYPE
#define IDH_HCI_READ_PAGE_TIMEOUT                          0x00000E59 // HCI_READ_PAGE_TIMEOUT
#define IDH_HCI_READ_PIN_TYPE                              0x00000E5A // HCI_READ_PIN_TYPE
#define IDH_HCI_READ_REFRESH_ENCRYPTION_KEY                0x00000E5B // HCI_READ_REFRESH_ENCRYPTION_KEY
#define IDH_HCI_READ_REMOTE_EXTENDED_FEATURES              0x00000E5C // HCI_READ_REMOTE_EXTENDED_FEATURES
#define IDH_HCI_READ_REMOTE_SUPPORTED_FEATURES             0x00000E5D // HCI_READ_REMOTE_SUPPORTED_FEATURES
#define IDH_HCI_READ_REMOTE_VERSION_INFORMATION            0x00000E5E // HCI_READ_REMOTE_VERSION_INFORMATION
#define IDH_HCI_READ_RSSI                                  0x00000E5F // HCI_READ_RSSI
#define IDH_HCI_READ_SCAN_ENABLE                           0x00000E60 // HCI_READ_SCAN_ENABLE
#define IDH_HCI_READ_SIMPLE_PAIRING_MODE                   0x00000E61 // HCI_READ_SIMPLE_PAIRING_MODE
#define IDH_HCI_READ_STORED_LINK_KEY                       0x00000E62 // HCI_READ_STORED_LINK_KEY
#define IDH_HCI_READ_SYNC_FLOW_CONTROL_ENABLE              0x00000E63 // HCI_READ_SYNC_FLOW_CONTROL_ENABLE
#define IDH_HCI_READ_TRANSMIT_POWER_LEVEL                  0x00000E64 // HCI_READ_TRANSMIT_POWER_LEVEL
#define IDH_HCI_READ_VOICE_SETTING                         0x00000E65 // HCI_READ_VOICE_SETTING
#define IDH_HCI_REJECT_CONNECTION_REQUEST                  0x00000E66 // HCI_REJECT_CONNECTION_REQUEST
#define IDH_HCI_REJECT_SYNCH_CONNECTION_REQUEST            0x00000E67 // HCI_REJECT_SYNCH_CONNECTION_REQUEST
#define IDH_HCI_REMOTE_NAME_REQUEST                        0x00000E68 // HCI_REMOTE_NAME_REQUEST
#define IDH_HCI_REMOTE_NAME_REQUEST_CANCEL                 0x00000E69 // HCI_REMOTE_NAME_REQUEST_CANCEL
#define IDH_HCI_REMOTE_OOB_DATA_REQUEST_NEGATIVE_REPLY     0x00000E6A // HCI_REMOTE_OOB_DATA_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_REMOTE_OOB_DATA_REQUEST_REPLY              0x00000E6B // HCI_REMOTE_OOB_DATA_REQUEST_REPLY
#define IDH_HCI_RESET                                      0x00000E6C // HCI_RESET
#define IDH_HCI_RESET_FAILED_CONTACT_COUNTER               0x00000E6D // HCI_RESET_FAILED_CONTACT_COUNTER
#define IDH_HCI_ROLE_DISCOVERY                             0x00000E6E // HCI_ROLE_DISCOVERY
#define IDH_HCI_ROLE_SWITCH_ALLOW                          0x00000E6F // HCI_ROLE_SWITCH_ALLOW
#define IDH_HCI_ROLE_SWITCH_DISALLOW                       0x00000E70 // HCI_ROLE_SWITCH_DISALLOW
#define IDH_HCI_SCAN_INQUIRY                               0x00000E71 // HCI_SCAN_INQUIRY
#define IDH_HCI_SCAN_PAGE                                  0x00000E72 // HCI_SCAN_PAGE
#define IDH_HCI_SCO_CONTENT_FORMAT_AIR_CODING_A_LAW        0x00000E73 // HCI_SCO_CONTENT_FORMAT_AIR_CODING_A_LAW
#define IDH_HCI_SCO_CONTENT_FORMAT_AIR_CODING_CSVD         0x00000E74 // HCI_SCO_CONTENT_FORMAT_AIR_CODING_CSVD
#define IDH_HCI_SCO_CONTENT_FORMAT_AIR_CODING_N_LAW        0x00000E75 // HCI_SCO_CONTENT_FORMAT_AIR_CODING_N_LAW
#define IDH_HCI_SCO_CONTENT_FORMAT_AIR_CODING_TRANSPARENT  0x00000E76 // HCI_SCO_CONTENT_FORMAT_AIR_CODING_TRANSPARENT
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_CODING_A_LAW      0x00000E77 // HCI_SCO_CONTENT_FORMAT_INPUT_CODING_A_LAW
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_CODING_LINEAR     0x00000E78 // HCI_SCO_CONTENT_FORMAT_INPUT_CODING_LINEAR
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_CODING_N_LAW      0x00000E79 // HCI_SCO_CONTENT_FORMAT_INPUT_CODING_N_LAW
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_1_COMPLEMENT 0x00000E7A // HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_1_COMPLEMENT
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_2_COMPLEMENT 0x00000E7B // HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_2_COMPLEMENT
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_SIGN_MAGNITUDE 0x00000E7C // HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_SIGN_MAGNITUDE
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_UNSIGNED   0x00000E7D // HCI_SCO_CONTENT_FORMAT_INPUT_FORMAT_UNSIGNED
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_SAMPLE_SIZE_16    0x00000E7E // HCI_SCO_CONTENT_FORMAT_INPUT_SAMPLE_SIZE_16
#define IDH_HCI_SCO_CONTENT_FORMAT_INPUT_SAMPLE_SIZE_8     0x00000E7F // HCI_SCO_CONTENT_FORMAT_INPUT_SAMPLE_SIZE_8
#define IDH_HCI_SCO_DATA_HEADER_LEN                        0x00000E80 // HCI_SCO_DATA_HEADER_LEN
#define IDH_HCI_SCO_MAX_DATA_LEN                           0x00000E81 // HCI_SCO_MAX_DATA_LEN
#define IDH_HCI_SCO_MAX_LATENCY_DONTCARE                   0x00000E82 // HCI_SCO_MAX_LATENCY_DONTCARE
#define IDH_HCI_SCO_PACKET_TYPE_ALL                        0x00000E83 // HCI_SCO_PACKET_TYPE_ALL
#define IDH_HCI_SCO_PACKET_TYPE_EV3                        0x00000E84 // HCI_SCO_PACKET_TYPE_EV3
#define IDH_HCI_SCO_PACKET_TYPE_EV4                        0x00000E85 // HCI_SCO_PACKET_TYPE_EV4
#define IDH_HCI_SCO_PACKET_TYPE_EV5                        0x00000E86 // HCI_SCO_PACKET_TYPE_EV5
#define IDH_HCI_SCO_PACKET_TYPE_HV1                        0x00000E87 // HCI_SCO_PACKET_TYPE_HV1
#define IDH_HCI_SCO_PACKET_TYPE_HV2                        0x00000E88 // HCI_SCO_PACKET_TYPE_HV2
#define IDH_HCI_SCO_PACKET_TYPE_HV3                        0x00000E89 // HCI_SCO_PACKET_TYPE_HV3
#define IDH_HCI_SCO_PACKET_TYPE_NO_2_EV3                   0x00000E8A // HCI_SCO_PACKET_TYPE_NO_2_EV3
#define IDH_HCI_SCO_PACKET_TYPE_NO_2_EV5                   0x00000E8B // HCI_SCO_PACKET_TYPE_NO_2_EV5
#define IDH_HCI_SCO_PACKET_TYPE_NO_3_EV3                   0x00000E8C // HCI_SCO_PACKET_TYPE_NO_3_EV3
#define IDH_HCI_SCO_PACKET_TYPE_NO_3_EV5                   0x00000E8D // HCI_SCO_PACKET_TYPE_NO_3_EV5
#define IDH_HCI_SCO_RTX_EFFORT_DONTCARE                    0x00000E8E // HCI_SCO_RTX_EFFORT_DONTCARE
#define IDH_HCI_SCO_RTX_EFFORT_NO_RETRANSMISSION           0x00000E8F // HCI_SCO_RTX_EFFORT_NO_RETRANSMISSION
#define IDH_HCI_SCO_RTX_EFFORT_OPTIMIZE_LINK_QUALITY       0x00000E90 // HCI_SCO_RTX_EFFORT_OPTIMIZE_LINK_QUALITY
#define IDH_HCI_SCO_RTX_EFFORT_OPTIMIZE_POWER_CONSUMPTION  0x00000E91 // HCI_SCO_RTX_EFFORT_OPTIMIZE_POWER_CONSUMPTION
#define IDH_HCI_SCO_RX_BANDWIDTH_DONTCARE                  0x00000E92 // HCI_SCO_RX_BANDWIDTH_DONTCARE
#define IDH_HCI_SCO_TX_BANDWIDTH_DONTCARE                  0x00000E93 // HCI_SCO_TX_BANDWIDTH_DONTCARE
#define IDH_HCI_SEND_DATA_STATUS_INTERRUPTED               0x00000E94 // HCI_SEND_DATA_STATUS_INTERRUPTED
#define IDH_HCI_SEND_DATA_STATUS_SUCCESS                   0x00000E95 // HCI_SEND_DATA_STATUS_SUCCESS
#define IDH_HCI_SEND_KEY_PRESS_NOTIFICATION                0x00000E96 // HCI_SEND_KEY_PRESS_NOTIFICATION
#define IDH_HCI_SET_AFH_HOST_CHANNEL_CLASSIFICATION        0x00000E97 // HCI_SET_AFH_HOST_CHANNEL_CLASSIFICATION
#define IDH_HCI_SET_CONNECTION_ENCRYPTION                  0x00000E98 // HCI_SET_CONNECTION_ENCRYPTION
#define IDH_HCI_SET_CTRL_TO_HOST_FLOW_CONTROL              0x00000E99 // HCI_SET_CTRL_TO_HOST_FLOW_CONTROL
#define IDH_HCI_SET_EVENT_FILTER                           0x00000E9A // HCI_SET_EVENT_FILTER
#define IDH_HCI_SET_EVENT_MASK                             0x00000E9B // HCI_SET_EVENT_MASK
#define IDH_HCI_SETUP_SYNCHRONOUS_CONNECTION               0x00000E9C // HCI_SETUP_SYNCHRONOUS_CONNECTION
#define IDH_HCI_SNIFF_MODE                                 0x00000E9D // HCI_SNIFF_MODE
#define IDH_HCI_SNIFF_SUBRATING                            0x00000E9E // HCI_SNIFF_SUBRATING
#define IDH_HCI_SWITCH_ROLE                                0x00000E9F // HCI_SWITCH_ROLE
#define IDH_HCI_TRANSPORT_HEADER_LEN                       0x00000EA0 // HCI_TRANSPORT_HEADER_LEN
#define IDH_HCI_UART_PACKET_TYPE_ACL_DATA                  0x00000EA1 // HCI_UART_PACKET_TYPE_ACL_DATA
#define IDH_HCI_UART_PACKET_TYPE_COMMAND                   0x00000EA2 // HCI_UART_PACKET_TYPE_COMMAND
#define IDH_HCI_UART_PACKET_TYPE_EVENT                     0x00000EA3 // HCI_UART_PACKET_TYPE_EVENT
#define IDH_HCI_UART_PACKET_TYPE_SCO_DATA                  0x00000EA4 // HCI_UART_PACKET_TYPE_SCO_DATA
#define IDH_HCI_USER_CONFIRMATION_REQ_NEGATIVE_REPLY       0x00000EA5 // HCI_USER_CONFIRMATION_REQ_NEGATIVE_REPLY
#define IDH_HCI_USER_CONFIRMATION_REQUEST_REPLY            0x00000EA6 // HCI_USER_CONFIRMATION_REQUEST_REPLY
#define IDH_HCI_USER_PASSKEY_REQUEST_NEGATIVE_REPLY        0x00000EA7 // HCI_USER_PASSKEY_REQUEST_NEGATIVE_REPLY
#define IDH_HCI_USER_PASSKEY_REQUEST_REPLY                 0x00000EA8 // HCI_USER_PASSKEY_REQUEST_REPLY
#define IDH_HCI_WRITE_AFH_CHANNEL_ASSESSMENT_MODE          0x00000EA9 // HCI_WRITE_AFH_CHANNEL_ASSESSMENT_MODE
#define IDH_HCI_WRITE_AUTHENTICATION_ENABLE                0x00000EAA // HCI_WRITE_AUTHENTICATION_ENABLE
#define IDH_HCI_WRITE_AUTOMATIC_FLASH_TIMEOUT              0x00000EAB // HCI_WRITE_AUTOMATIC_FLASH_TIMEOUT
#define IDH_HCI_WRITE_CLASS_OF_DEVICE                      0x00000EAC // HCI_WRITE_CLASS_OF_DEVICE
#define IDH_HCI_WRITE_CONNECTION_ACCEPT_TIMEOUT            0x00000EAD // HCI_WRITE_CONNECTION_ACCEPT_TIMEOUT
#define IDH_HCI_WRITE_CURRENT_IAC_LAP                      0x00000EAE // HCI_WRITE_CURRENT_IAC_LAP
#define IDH_HCI_WRITE_DEFAULT_ERRONEOUS_DATA_REPORTING     0x00000EAF // HCI_WRITE_DEFAULT_ERRONEOUS_DATA_REPORTING
#define IDH_HCI_WRITE_DEFAULT_POLICY_SETTINGS              0x00000EB0 // HCI_WRITE_DEFAULT_POLICY_SETTINGS
#define IDH_HCI_WRITE_ENCRYPTION_MODE                      0x00000EB1 // HCI_WRITE_ENCRYPTION_MODE
#define IDH_HCI_WRITE_EXTENDED_INQUIRY_RESPONSE            0x00000EB2 // HCI_WRITE_EXTENDED_INQUIRY_RESPONSE
#define IDH_HCI_WRITE_EXTENDED_INQUIRY_RESPONSE_PARAM_LEN  0x00000EB3 // HCI_WRITE_EXTENDED_INQUIRY_RESPONSE_PARAM_LEN
#define IDH_HCI_WRITE_HOLD_MODE_ACTIVITY                   0x00000EB4 // HCI_WRITE_HOLD_MODE_ACTIVITY
#define IDH_HCI_WRITE_INQUIRY_MODE                         0x00000EB5 // HCI_WRITE_INQUIRY_MODE
#define IDH_HCI_WRITE_INQUIRY_SCAN_ACTIVITY                0x00000EB6 // HCI_WRITE_INQUIRY_SCAN_ACTIVITY
#define IDH_HCI_WRITE_INQUIRY_SCAN_TYPE                    0x00000EB7 // HCI_WRITE_INQUIRY_SCAN_TYPE
#define IDH_HCI_WRITE_INQUIRY_TX_POWER_LEVEL               0x00000EB8 // HCI_WRITE_INQUIRY_TX_POWER_LEVEL
#define IDH_HCI_WRITE_LE_HOST_SUPPORT                      0x00000EB9 // HCI_WRITE_LE_HOST_SUPPORT
#define IDH_HCI_WRITE_LINK_POLICY_SETTINGS                 0x00000EBA // HCI_WRITE_LINK_POLICY_SETTINGS
#define IDH_HCI_WRITE_LINK_SUPERVISION_TIMEOUT             0x00000EBB // HCI_WRITE_LINK_SUPERVISION_TIMEOUT
#define IDH_HCI_WRITE_LOCAL_NAME                           0x00000EBC // HCI_WRITE_LOCAL_NAME
#define IDH_HCI_WRITE_LOCAL_NAME_PARAM_LEN                 0x00000EBD // HCI_WRITE_LOCAL_NAME_PARAM_LEN
#define IDH_HCI_WRITE_LOOPBACK_MODE                        0x00000EBE // HCI_WRITE_LOOPBACK_MODE
#define IDH_HCI_WRITE_NUM_BROADCST_RETR                    0x00000EBF // HCI_WRITE_NUM_BROADCST_RETR
#define IDH_HCI_WRITE_PAGE_SCAN_ACTIVITY                   0x00000EC0 // HCI_WRITE_PAGE_SCAN_ACTIVITY
#define IDH_HCI_WRITE_PAGE_SCAN_PERIOD_MODE                0x00000EC1 // HCI_WRITE_PAGE_SCAN_PERIOD_MODE
#define IDH_HCI_WRITE_PAGE_SCAN_TYPE                       0x00000EC2 // HCI_WRITE_PAGE_SCAN_TYPE
#define IDH_HCI_WRITE_PAGE_TIMEOUT                         0x00000EC3 // HCI_WRITE_PAGE_TIMEOUT
#define IDH_HCI_WRITE_PIN_TYPE                             0x00000EC4 // HCI_WRITE_PIN_TYPE
#define IDH_HCI_WRITE_SCAN_ENABLE                          0x00000EC5 // HCI_WRITE_SCAN_ENABLE
#define IDH_HCI_WRITE_SIMPLE_PAIRING_DEBUG_MODE            0x00000EC6 // HCI_WRITE_SIMPLE_PAIRING_DEBUG_MODE
#define IDH_HCI_WRITE_SIMPLE_PAIRING_MODE                  0x00000EC7 // HCI_WRITE_SIMPLE_PAIRING_MODE
#define IDH_HCI_WRITE_STORED_LINK_KEY                      0x00000EC8 // HCI_WRITE_STORED_LINK_KEY
#define IDH_HCI_WRITE_SYNC_FLOW_CONTROL_ENABLE             0x00000EC9 // HCI_WRITE_SYNC_FLOW_CONTROL_ENABLE
#define IDH_HCI_WRITE_VOICE_SETTING                        0x00000ECA // HCI_WRITE_VOICE_SETTING
#define IDH_HCITR_3WIRE_DEFAULT_ACK_TIMEOUT                0x00000ECB // HCITR_3WIRE_DEFAULT_ACK_TIMEOUT
#define IDH_HCITR_BCSP_DEFAULT_ACK_TIMEOUT                 0x00000ECC // HCITR_BCSP_DEFAULT_ACK_TIMEOUT
#define IDH_LM_PACKET_TYPE_DH1                             0x00000ECD // LM_PACKET_TYPE_DH1
#define IDH_LM_PACKET_TYPE_DH3                             0x00000ECE // LM_PACKET_TYPE_DH3
#define IDH_LM_PACKET_TYPE_DH5                             0x00000ECF // LM_PACKET_TYPE_DH5
#define IDH_LM_PACKET_TYPE_DM1                             0x00000ED0 // LM_PACKET_TYPE_DM1
#define IDH_LM_PACKET_TYPE_DM3                             0x00000ED1 // LM_PACKET_TYPE_DM3
#define IDH_LM_PACKET_TYPE_DM5                             0x00000ED2 // LM_PACKET_TYPE_DM5
#define IDH_OGF_CTRL_BASEBAND                              0x00000ED3 // OGF_CTRL_BASEBAND
#define IDH_OGF_INFORMATION                                0x00000ED4 // OGF_INFORMATION
#define IDH_OGF_LE                                         0x00000ED5 // OGF_LE
#define IDH_OGF_LINK_CONTROL                               0x00000ED6 // OGF_LINK_CONTROL
#define IDH_OGF_LINK_POLICY                                0x00000ED7 // OGF_LINK_POLICY
#define IDH_OGF_STATUS                                     0x00000ED8 // OGF_STATUS
#define IDH_OGF_TESTING                                    0x00000ED9 // OGF_TESTING
#define IDH_OGF_VENDOR                                     0x00000EDA // OGF_VENDOR
#define IDH_bt_hci_cmd_callback_fp                         0x00000EDB // bt_hci_cmd_callback_fp
#define IDH_bt_hci_cmd_listener_fp                         0x00000EDC // bt_hci_cmd_listener_fp
#define IDH_bt_hci_command_p                               0x00000EDD // bt_hci_command_p
#define IDH_bt_hci_command_t                               0x00000EDE // bt_hci_command_t
#define IDH_bt_hci_conn_state_p                            0x00000EDF // bt_hci_conn_state_p
#define IDH_bt_hci_conn_state_t                            0x00000EE0 // bt_hci_conn_state_t
#define IDH_bt_hci_connect_callback_fp                     0x00000EE1 // bt_hci_connect_callback_fp
#define IDH_bt_hci_ctrl_listener_t                         0x00000EE2 // bt_hci_ctrl_listener_t
#define IDH_bt_hci_ctrl_state_t                            0x00000EE3 // bt_hci_ctrl_state_t
#define IDH_bt_hci_data_buffer_p                           0x00000EE4 // bt_hci_data_buffer_p
#define IDH_bt_hci_data_buffer_t                           0x00000EE5 // bt_hci_data_buffer_t
#define IDH_bt_hci_data_callback_fp                        0x00000EE6 // bt_hci_data_callback_fp
#define IDH_bt_hci_data_listener_fp                        0x00000EE7 // bt_hci_data_listener_fp
#define IDH_bt_hci_data_p                                  0x00000EE8 // bt_hci_data_p
#define IDH_bt_hci_data_t                                  0x00000EE9 // bt_hci_data_t
#define IDH_bt_hci_disconnect_callback_fp                  0x00000EEA // bt_hci_disconnect_callback_fp
#define IDH_bt_hci_event_e                                 0x00000EEB // bt_hci_event_e
#define IDH_bt_hci_event_handler_ex_fp                     0x00000EEC // bt_hci_event_handler_ex_fp
#define IDH_bt_hci_event_handler_fp                        0x00000EED // bt_hci_event_handler_fp
#define IDH_bt_hci_event_listener_fp                       0x00000EEE // bt_hci_event_listener_fp
#define IDH_bt_hci_event_p                                 0x00000EEF // bt_hci_event_p
#define IDH_bt_hci_event_t                                 0x00000EF0 // bt_hci_event_t
#define IDH_bt_hci_evt_authentication_complete_t           0x00000EF1 // bt_hci_evt_authentication_complete_t
#define IDH_bt_hci_evt_command_complete_t                  0x00000EF2 // bt_hci_evt_command_complete_t
#define IDH_bt_hci_evt_command_status_t                    0x00000EF3 // bt_hci_evt_command_status_t
#define IDH_bt_hci_evt_connection_complete_t               0x00000EF4 // bt_hci_evt_connection_complete_t
#define IDH_bt_hci_evt_connection_request_t                0x00000EF5 // bt_hci_evt_connection_request_t
#define IDH_bt_hci_evt_disconnection_complete_t            0x00000EF6 // bt_hci_evt_disconnection_complete_t
#define IDH_bt_hci_evt_encryption_change_t                 0x00000EF7 // bt_hci_evt_encryption_change_t
#define IDH_bt_hci_evt_mode_change_t                       0x00000EF8 // bt_hci_evt_mode_change_t
#define IDH_bt_hci_evt_role_change_t                       0x00000EF9 // bt_hci_evt_role_change_t
#define IDH_bt_hci_hconn_p                                 0x00000EFA // bt_hci_hconn_p
#define IDH_bt_hci_hconn_t                                 0x00000EFB // bt_hci_hconn_t
#define IDH_bt_hci_inquiry_callback_fp                     0x00000EFC // bt_hci_inquiry_callback_fp
#define IDH_bt_hci_inquiry_response_t                      0x00000EFD // bt_hci_inquiry_response_t
#define IDH_bt_hci_le_advertising_report_t                 0x00000EFE // bt_hci_le_advertising_report_t
#define IDH_bt_hci_le_conn_state_t                         0x00000EFF // bt_hci_le_conn_state_t
#define IDH_bt_hci_le_connect_parameters_t                 0x00000F00 // bt_hci_le_connect_parameters_t
#define IDH_bt_hci_le_ctrl_state_t                         0x00000F01 // bt_hci_le_ctrl_state_t
#define IDH_bt_hci_le_evt_connection_updated_t             0x00000F02 // bt_hci_le_evt_connection_updated_t
#define IDH_bt_hci_le_evt_read_remote_used_features_completed_t 0x00000F03 // bt_hci_le_evt_read_remote_used_features_completed_t
#define IDH_bt_hci_le_evt_read_support_params_t            0x00000F04 // bt_hci_le_evt_read_support_params_t
#define IDH_bt_hci_le_scan_callback_fp                     0x00000F05 // bt_hci_le_scan_callback_fp
#define IDH_bt_hci_link_key_t                              0x00000F06 // bt_hci_link_key_t
#define IDH_bt_hci_listener_t                              0x00000F07 // bt_hci_listener_t
#define IDH_bt_hci_read_inquiry_mode_callback_fp           0x00000F08 // bt_hci_read_inquiry_mode_callback_fp
#define IDH_bt_hci_read_inquiry_scan_activity_callback_fp  0x00000F09 // bt_hci_read_inquiry_scan_activity_callback_fp
#define IDH_bt_hci_read_inquiry_scan_type_callback_fp      0x00000F0A // bt_hci_read_inquiry_scan_type_callback_fp
#define IDH_bt_hci_read_page_scan_activity_callback_fp     0x00000F0B // bt_hci_read_page_scan_activity_callback_fp
#define IDH_bt_hci_read_page_scan_period_mode_callback_fp  0x00000F0C // bt_hci_read_page_scan_period_mode_callback_fp
#define IDH_bt_hci_read_page_scan_type_callback_fp         0x00000F0D // bt_hci_read_page_scan_type_callback_fp
#define IDH_bt_hci_read_page_timeout_callback_fp           0x00000F0E // bt_hci_read_page_timeout_callback_fp
#define IDH_bt_hci_request_remote_name_callback_fp         0x00000F0F // bt_hci_request_remote_name_callback_fp
#define IDH_bt_hci_sco_read_data_callback_fp               0x00000F10 // bt_hci_sco_read_data_callback_fp
#define IDH_bt_hci_start_callback_fp                       0x00000F11 // bt_hci_start_callback_fp
#define IDH_bt_hci_stop_callback_fp                        0x00000F12 // bt_hci_stop_callback_fp
#define IDH_bt_hci_transport_recv_packet_callback_fp       0x00000F13 // bt_hci_transport_recv_packet_callback_fp
#define IDH_bt_hci_transport_send_packet_callback_fp       0x00000F14 // bt_hci_transport_send_packet_callback_fp
#define IDH_bt_hcitr_tih4_power_callback_fp                0x00000F15 // bt_hcitr_tih4_power_callback_fp
#define IDH_bt_hcitr_tih4_power_event_e                    0x00000F16 // bt_hcitr_tih4_power_event_e
#define IDH_bt_le_evt_handler                              0x00000F17 // bt_le_evt_handler
#define IDH_hci_transport_t                                0x00000F18 // hci_transport_t
#define IDH_pf_hci_sleep_callback                          0x00000F19 // pf_hci_sleep_callback
#define IDH_pf_hci_wakeup_callback                         0x00000F1A // pf_hci_wakeup_callback
#define IDH_pf_l2cap_receive_callback                      0x00000F1B // pf_l2cap_receive_callback
#define IDH__bt_hci_conn_state_s                           0x00000F1C // _bt_hci_conn_state_s
#define IDH__bt_hci_ctrl_listener_t                        0x00000F1D // _bt_hci_ctrl_listener_t
#define IDH__bt_hci_le_advertising_report_t                0x00000F1E // _bt_hci_le_advertising_report_t
#define IDH__bt_hci_listener_t                             0x00000F1F // _bt_hci_listener_t
#define IDH_HCI_DISCOVERABLE_MODE_GENERAL                  0x00000F20 // HCI_DISCOVERABLE_MODE_GENERAL
#define IDH_HCI_DISCOVERABLE_MODE_LIMITED                  0x00000F21 // HCI_DISCOVERABLE_MODE_LIMITED
#define IDH_HCI_EIR_TYPE_3D_Information_Data               0x00000F22 // HCI_EIR_TYPE_3D_Information_Data
#define IDH_HCI_EIR_TYPE_ADVERTISING_INTERVAL              0x00000F23 // HCI_EIR_TYPE_ADVERTISING_INTERVAL
#define IDH_HCI_EIR_TYPE_APPEARANCE                        0x00000F24 // HCI_EIR_TYPE_APPEARANCE
#define IDH_HCI_EIR_TYPE_LE_BLUETOOTH_DEVICE_ADDRESS       0x00000F25 // HCI_EIR_TYPE_LE_BLUETOOTH_DEVICE_ADDRESS
#define IDH_HCI_EIR_TYPE_LE_ROLE                           0x00000F26 // HCI_EIR_TYPE_LE_ROLE
#define IDH_HCI_EIR_TYPE_LE_SECURE_CONNECTIONS_CONFIRMATION_VALUE 0x00000F27 // HCI_EIR_TYPE_LE_SECURE_CONNECTIONS_CONFIRMATION_VALUE
#define IDH_HCI_EIR_TYPE_LE_SECURE_CONNECTIONS_RANDOM_VALUE 0x00000F28 // HCI_EIR_TYPE_LE_SECURE_CONNECTIONS_RANDOM_VALUE
#define IDH_HCI_EIR_TYPE_PUBLIC_TARGET_ADDRESS             0x00000F29 // HCI_EIR_TYPE_PUBLIC_TARGET_ADDRESS
#define IDH_HCI_EIR_TYPE_RANDOM_TARGET_ADDRESS             0x00000F2A // HCI_EIR_TYPE_RANDOM_TARGET_ADDRESS
#define IDH_HCI_EIR_TYPE_SERVICE_DATA                      0x00000F2B // HCI_EIR_TYPE_SERVICE_DATA
#define IDH_HCI_EIR_TYPE_SERVICE_DATA_UUID128              0x00000F2C // HCI_EIR_TYPE_SERVICE_DATA_UUID128
#define IDH_HCI_EIR_TYPE_SERVICE_DATA_UUID16               0x00000F2D // HCI_EIR_TYPE_SERVICE_DATA_UUID16
#define IDH_HCI_EIR_TYPE_SERVICE_DATA_UUID32               0x00000F2E // HCI_EIR_TYPE_SERVICE_DATA_UUID32
#define IDH_HCI_EIR_TYPE_SIMPLE_PAIRING_HASH_C_256         0x00000F2F // HCI_EIR_TYPE_SIMPLE_PAIRING_HASH_C_256
#define IDH_HCI_EIR_TYPE_SIMPLE_PAIRING_RANDOMIZER_R_256   0x00000F30 // HCI_EIR_TYPE_SIMPLE_PAIRING_RANDOMIZER_R_256
#define IDH_HCI_EIR_TYPE_SLAVE_CONN_INTERVAL_RANGE         0x00000F31 // HCI_EIR_TYPE_SLAVE_CONN_INTERVAL_RANGE
#define IDH_HCI_EIR_TYPE_SM_OOB_FLAGS                      0x00000F32 // HCI_EIR_TYPE_SM_OOB_FLAGS
#define IDH_HCI_EIR_TYPE_SM_TK_VALUE                       0x00000F33 // HCI_EIR_TYPE_SM_TK_VALUE
#define IDH_HCI_EIR_TYPE_SOLICITATION_UUID128_LIST         0x00000F34 // HCI_EIR_TYPE_SOLICITATION_UUID128_LIST
#define IDH_HCI_EIR_TYPE_SOLICITATION_UUID16_LIST          0x00000F35 // HCI_EIR_TYPE_SOLICITATION_UUID16_LIST
#define IDH_HCI_EIR_TYPE_SOLICITATION_UUID32_LIST          0x00000F36 // HCI_EIR_TYPE_SOLICITATION_UUID32_LIST
#define IDH_HCI_ERR_CONNECTION_TIMEOUT                     0x00000F37 // HCI_ERR_CONNECTION_TIMEOUT
#define IDH_HCI_INIT_FLAG_IGNORE_TOTAL_NUM_ACL_DATA_PACKETS 0x00000F38 // HCI_INIT_FLAG_IGNORE_TOTAL_NUM_ACL_DATA_PACKETS
#define IDH_HCI_INIT_FLAG_SEND_HCI_RESET                   0x00000F39 // HCI_INIT_FLAG_SEND_HCI_RESET
#define IDH_HCI_LE_ADV_CHANNEL_MAP_ENABLE_37               0x00000F3A // HCI_LE_ADV_CHANNEL_MAP_ENABLE_37
#define IDH_HCI_LE_ADV_CHANNEL_MAP_ENABLE_38               0x00000F3B // HCI_LE_ADV_CHANNEL_MAP_ENABLE_38
#define IDH_HCI_LE_ADV_CHANNEL_MAP_ENABLE_39               0x00000F3C // HCI_LE_ADV_CHANNEL_MAP_ENABLE_39
#define IDH_HCI_LE_ADV_CHANNEL_MAP_ENABLE_ALL              0x00000F3D // HCI_LE_ADV_CHANNEL_MAP_ENABLE_ALL
#define IDH_HCI_LE_ADV_CHANNEL_MAP_RESERVED                0x00000F3E // HCI_LE_ADV_CHANNEL_MAP_RESERVED
#define IDH_HCI_LE_ADV_TYPE_CONN_UNDIRECT                  0x00000F3F // HCI_LE_ADV_TYPE_CONN_UNDIRECT
#define IDH_HCI_LE_ADV_TYPE_DIRECT_HIGH                    0x00000F40 // HCI_LE_ADV_TYPE_DIRECT_HIGH
#define IDH_HCI_LE_ADV_TYPE_DIRECT_LOW                     0x00000F41 // HCI_LE_ADV_TYPE_DIRECT_LOW
#define IDH_HCI_LE_ADV_TYPE_NONCONN                        0x00000F42 // HCI_LE_ADV_TYPE_NONCONN
#define IDH_HCI_LE_ADV_TYPE_SCAN                           0x00000F43 // HCI_LE_ADV_TYPE_SCAN
#define IDH_HCI_LE_RANDOM_ADDRESS_TYPE_NON_RESOLVABLE      0x00000F44 // HCI_LE_RANDOM_ADDRESS_TYPE_NON_RESOLVABLE
#define IDH_HCI_LE_RANDOM_ADDRESS_TYPE_RESOLVABLE          0x00000F45 // HCI_LE_RANDOM_ADDRESS_TYPE_RESOLVABLE
#define IDH_HCI_LE_RANDOM_ADDRESS_TYPE_STATIC              0x00000F46 // HCI_LE_RANDOM_ADDRESS_TYPE_STATIC
#define IDH_HCI_LINK_POLICY_ENABLE_ALL                     0x00000F47 // HCI_LINK_POLICY_ENABLE_ALL
#define IDH_bt_hci_le_cancel_connect                       0x00000F48 // bt_hci_le_cancel_connect
#define IDH_bt_hci_send_pin_code                           0x00000F49 // bt_hci_send_pin_code
#define IDH_HCI_ERR_PAIRING_NOT_ALLOWED                    0x00000F4A // HCI_ERR_PAIRING_NOT_ALLOWED
#define IDH_HCI_ERR_PIN_OR_KEY_MISSING                     0x00000F4B // HCI_ERR_PIN_OR_KEY_MISSING
#define IDH_HCI_PACKET_BOUNDARY_COMPLETE                   0x00000F4C // HCI_PACKET_BOUNDARY_COMPLETE
#define IDH_HCI_SUCCESS                                    0x00000F4D // HCI_SUCCESS
#define IDH_bt_l2cap_alloc_cmd_buffer_bt_byte              0x00000F4E // bt_l2cap_alloc_cmd_buffer@bt_byte
#define IDH_bt_l2cap_alloc_cmd_config_req                  0x00000F4F // bt_l2cap_alloc_cmd_config_req
#define IDH_bt_l2cap_alloc_cmd_config_res                  0x00000F50 // bt_l2cap_alloc_cmd_config_res
#define IDH_bt_l2cap_alloc_cmd_conn_param_update_req       0x00000F51 // bt_l2cap_alloc_cmd_conn_param_update_req
#define IDH_bt_l2cap_alloc_cmd_conn_param_update_res       0x00000F52 // bt_l2cap_alloc_cmd_conn_param_update_res
#define IDH_bt_l2cap_alloc_cmd_connection_req              0x00000F53 // bt_l2cap_alloc_cmd_connection_req
#define IDH_bt_l2cap_alloc_cmd_connection_res              0x00000F54 // bt_l2cap_alloc_cmd_connection_res
#define IDH_bt_l2cap_alloc_cmd_disconnection_req           0x00000F55 // bt_l2cap_alloc_cmd_disconnection_req
#define IDH_bt_l2cap_alloc_cmd_disconnection_res           0x00000F56 // bt_l2cap_alloc_cmd_disconnection_res
#define IDH_bt_l2cap_alloc_cmd_echo_req                    0x00000F57 // bt_l2cap_alloc_cmd_echo_req
#define IDH_bt_l2cap_alloc_cmd_echo_res                    0x00000F58 // bt_l2cap_alloc_cmd_echo_res
#define IDH_bt_l2cap_alloc_cmd_info_req                    0x00000F59 // bt_l2cap_alloc_cmd_info_req
#define IDH_bt_l2cap_alloc_cmd_info_res                    0x00000F5A // bt_l2cap_alloc_cmd_info_res
#define IDH_bt_l2cap_alloc_cmd_reject                      0x00000F5B // bt_l2cap_alloc_cmd_reject
#define IDH_bt_l2cap_alloc_frame_buffer                    0x00000F5C // bt_l2cap_alloc_frame_buffer
#define IDH_bt_l2cap_allocate_channel_bt_l2cap_mgr_p_bt_int_bt_int 0x00000F5D // bt_l2cap_allocate_channel@bt_l2cap_mgr_p@bt_int@bt_int
#define IDH_bt_l2cap_allocate_fixed_channel_bt_l2cap_mgr_p_bt_id_bt_byte 0x00000F5E // bt_l2cap_allocate_fixed_channel@bt_l2cap_mgr_p@bt_id@bt_byte
#define IDH_bt_l2cap_allocate_mgr_bt_hci_ctrl_state_t_     0x00000F5F // bt_l2cap_allocate_mgr@bt_hci_ctrl_state_t*
#define IDH_bt_l2cap_allocate_psm_bt_l2cap_mgr_p_bt_int    0x00000F60 // bt_l2cap_allocate_psm@bt_l2cap_mgr_p@bt_int
#define IDH_bt_l2cap_connect_ext_bt_l2cap_mgr_t__bt_bdaddr_t__bt_int_bt_byte_bt_uint_bt_l2cap_connect 0x00000F61 // bt_l2cap_connect_ext@bt_l2cap_mgr_t*@bt_bdaddr_t*@bt_int@bt_byte@bt_uint@bt_l2cap_connect_callback_fp@void*@bt_l2cap_state_changed_callback_fp
#define IDH_bt_l2cap_connect_fixed_channel_bt_l2cap_mgr_p_bt_bdaddr_p_bt_id_bt_uint_bt_l2cap_connect_ 0x00000F62 // bt_l2cap_connect_fixed_channel@bt_l2cap_mgr_p@bt_bdaddr_p@bt_id@bt_uint@bt_l2cap_connect_callback_fp@void*@bt_l2cap_state_changed_callback_fp
#define IDH_bt_l2cap_disconnect_bt_l2cap_channel_t_        0x00000F63 // bt_l2cap_disconnect@bt_l2cap_channel_t*
#define IDH_bt_l2cap_echo_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_byte_p_bt_int 0x00000F64 // bt_l2cap_echo@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_byte_p@bt_int
#define IDH_bt_l2cap_find_fixed_channel_bt_l2cap_mgr_p_bt_id_bt_byte 0x00000F65 // bt_l2cap_find_fixed_channel@bt_l2cap_mgr_p@bt_id@bt_byte
#define IDH_bt_l2cap_find_psm_bt_l2cap_mgr_p_bt_int        0x00000F66 // bt_l2cap_find_psm@bt_l2cap_mgr_p@bt_int
#define IDH_bt_l2cap_free_cmd_buffer_void_                 0x00000F67 // bt_l2cap_free_cmd_buffer@void*
#define IDH_bt_l2cap_free_fixed_channel_bt_l2cap_fixed_channel_t_ 0x00000F68 // bt_l2cap_free_fixed_channel@bt_l2cap_fixed_channel_t*
#define IDH_bt_l2cap_free_frame_buffer_bt_byte_p           0x00000F69 // bt_l2cap_free_frame_buffer@bt_byte_p
#define IDH_bt_l2cap_free_mgr_bt_l2cap_mgr_t_              0x00000F6A // bt_l2cap_free_mgr@bt_l2cap_mgr_t*
#define IDH_bt_l2cap_free_psm_bt_l2cap_psm_t_              0x00000F6B // bt_l2cap_free_psm@bt_l2cap_psm_t*
#define IDH_bt_l2cap_get_channel_bt_l2cap_mgr_p_bt_id      0x00000F6C // bt_l2cap_get_channel@bt_l2cap_mgr_p@bt_id
#define IDH_bt_l2cap_get_channel_by_bdaddr_cid_bt_l2cap_mgr_p_bt_bdaddr_t__bt_id 0x00000F6D // bt_l2cap_get_channel_by_bdaddr_cid@bt_l2cap_mgr_p@bt_bdaddr_t*@bt_id
#define IDH_bt_l2cap_get_channel_by_hconn_cid_bt_l2cap_mgr_p_bt_hci_hconn_t_bt_id 0x00000F6E // bt_l2cap_get_channel_by_hconn_cid@bt_l2cap_mgr_p@bt_hci_hconn_t@bt_id
#define IDH_bt_l2cap_get_channel_by_hconn_dest_cid_bt_l2cap_mgr_p_bt_hci_hconn_t_bt_id 0x00000F6F // bt_l2cap_get_channel_by_hconn_dest_cid@bt_l2cap_mgr_p@bt_hci_hconn_t@bt_id
#define IDH_bt_l2cap_get_channel_by_psm_bt_l2cap_mgr_p_bt_int 0x00000F70 // bt_l2cap_get_channel_by_psm@bt_l2cap_mgr_p@bt_int
#define IDH_bt_l2cap_get_mgr_bt_hci_hconn_t                0x00000F71 // bt_l2cap_get_mgr@bt_hci_hconn_t
#define IDH_bt_l2cap_init                                  0x00000F72 // bt_l2cap_init
#define IDH_bt_l2cap_init_channels_bt_l2cap_mgr_p          0x00000F73 // bt_l2cap_init_channels@bt_l2cap_mgr_p
#define IDH_bt_l2cap_init_cmd_buffers                      0x00000F74 // bt_l2cap_init_cmd_buffers
#define IDH_bt_l2cap_init_frame_buffers                    0x00000F75 // bt_l2cap_init_frame_buffers
#define IDH_bt_l2cap_init_psms_bt_l2cap_mgr_p              0x00000F76 // bt_l2cap_init_psms@bt_l2cap_mgr_p
#define IDH_bt_l2cap_listen_ext_bt_l2cap_mgr_t__bt_int_bt_byte_bt_uint_bt_l2cap_listen_callback_fp_vo 0x00000F77 // bt_l2cap_listen_ext@bt_l2cap_mgr_t*@bt_int@bt_byte@bt_uint@bt_l2cap_listen_callback_fp@void*
#define IDH_bt_l2cap_listen_fixed_channel_bt_l2cap_mgr_t__bt_id_bt_byte_bt_l2cap_listen_callback_fp_v 0x00000F78 // bt_l2cap_listen_fixed_channel@bt_l2cap_mgr_t*@bt_id@bt_byte@bt_l2cap_listen_callback_fp@void*
#define IDH_bt_l2cap_packet_cmd_assembler_bt_packet_t__bt_byte__bt_int 0x00000F79 // bt_l2cap_packet_cmd_assembler@bt_packet_t*@bt_byte*@bt_int
#define IDH_bt_l2cap_packet_data_assembler_bt_packet_t__bt_byte__bt_int 0x00000F7A // bt_l2cap_packet_data_assembler@bt_packet_t*@bt_byte*@bt_int
#define IDH_bt_l2cap_read_data_bt_l2cap_channel_t__bt_l2cap_read_data_callback_fp 0x00000F7B // bt_l2cap_read_data@bt_l2cap_channel_t*@bt_l2cap_read_data_callback_fp
#define IDH_bt_l2cap_reject_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_byte_bt_byte_bt_l2cap_cmd_reject_pa 0x00000F7C // bt_l2cap_reject@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_byte@bt_byte@bt_l2cap_cmd_reject_param_t*
#define IDH_bt_l2cap_send_cmd_struct__bt_l2cap_mgr_s___struct__bt_hci_conn_state_s___bt_l2cap_cmd_hea 0x00000F7D // bt_l2cap_send_cmd@struct _bt_l2cap_mgr_s *@struct _bt_hci_conn_state_s *@bt_l2cap_cmd_header_p@pf_l2cap_cmd_callback
#define IDH_bt_l2cap_send_data_bt_l2cap_channel_t__bt_byte_p_bt_int_bt_l2cap_send_data_callback_fp_vo 0x00000F7E // bt_l2cap_send_data@bt_l2cap_channel_t*@bt_byte_p@bt_int@bt_l2cap_send_data_callback_fp@void*
#define IDH_bt_l2cap_update_conn_parameters_bt_l2cap_channel_t__bt_uint_bt_uint_bt_uint_bt_uint 0x00000F7F // bt_l2cap_update_conn_parameters@bt_l2cap_channel_t*@bt_uint@bt_uint@bt_uint@bt_uint
#define IDH__bt_l2cap_clear_channel_cmd_queue_bt_l2cap_channel_t_ 0x00000F80 // _bt_l2cap_clear_channel_cmd_queue@bt_l2cap_channel_t*
#define IDH__bt_l2cap_eretr_handle_xmit_event_bt_l2cap_xmit_event_param_t_ 0x00000F81 // _bt_l2cap_eretr_handle_xmit_event@bt_l2cap_xmit_event_param_t*
#define IDH__bt_l2cap_eretr_retr_frames_bt_l2cap_channel_t__bt_byte 0x00000F82 // _bt_l2cap_eretr_retr_frames@bt_l2cap_channel_t*@bt_byte
#define IDH__bt_l2cap_fcs_bt_byte__bt_int_bt_uint          0x00000F83 // _bt_l2cap_fcs@bt_byte*@bt_int@bt_uint
#define IDH__bt_l2cap_get_tick_count                       0x00000F84 // _bt_l2cap_get_tick_count
#define IDH__bt_l2cap_init_signal                          0x00000F85 // _bt_l2cap_init_signal
#define IDH__bt_l2cap_init_timer                           0x00000F86 // _bt_l2cap_init_timer
#define IDH__bt_l2cap_notify_and_remove_struct__bt_l2cap_mgr_s__bt_l2cap_cmd_header_p 0x00000F87 // _bt_l2cap_notify_and_remove@struct _bt_l2cap_mgr_s*@bt_l2cap_cmd_header_p
#define IDH__bt_l2cap_send_commands_from_queue_struct__bt_l2cap_mgr_s_ 0x00000F88 // _bt_l2cap_send_commands_from_queue@struct _bt_l2cap_mgr_s*
#define IDH__bt_l2cap_set_signal                           0x00000F89 // _bt_l2cap_set_signal
#define IDH__l2cap_allocate_buffers                        0x00000F8A // _l2cap_allocate_buffers
#define IDH__l2cap_data_receive_callback_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_byte_p_bt_int 0x00000F8B // _l2cap_data_receive_callback@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_byte_p@bt_int
#define IDH__pack_cmd_reject_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F8C // _pack_cmd_reject@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_config_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F8D // _pack_config_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_config_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F8E // _pack_config_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_conn_param_update_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F8F // _pack_conn_param_update_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_conn_param_update_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F90 // _pack_conn_param_update_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_conn_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F91 // _pack_conn_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_conn_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F92 // _pack_conn_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_dconn_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F93 // _pack_dconn_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_dconn_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F94 // _pack_dconn_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_echo_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F95 // _pack_echo_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_echo_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F96 // _pack_echo_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_info_request_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F97 // _pack_info_request@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__pack_info_response_bt_l2cap_cmd_header_t__bt_byte_p_bt_int_bt_int_p 0x00000F98 // _pack_info_response@bt_l2cap_cmd_header_t*@bt_byte_p@bt_int@bt_int_p
#define IDH__process_config_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000F99 // _process_config_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_config_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000F9A // _process_config_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_conn_param_update_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_t_ 0x00000F9B // _process_conn_param_update_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_t*
#define IDH__process_conn_param_update_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_t_ 0x00000F9C // _process_conn_param_update_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_t*
#define IDH__process_conn_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000F9D // _process_conn_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_conn_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000F9E // _process_conn_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_dconn_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000F9F // _process_dconn_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_dconn_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000FA0 // _process_dconn_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_echo_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000FA1 // _process_echo_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_echo_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000FA2 // _process_echo_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_info_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000FA3 // _process_info_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_info_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000FA4 // _process_info_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_reject_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000FA5 // _process_reject@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__process_unknown_req_bt_l2cap_mgr_p_bt_hci_conn_state_p_bt_l2cap_cmd_header_p 0x00000FA6 // _process_unknown_req@bt_l2cap_mgr_p@bt_hci_conn_state_p@bt_l2cap_cmd_header_p
#define IDH__process_unknown_res_bt_l2cap_mgr_p_bt_l2cap_cmd_header_p 0x00000FA7 // _process_unknown_res@bt_l2cap_mgr_p@bt_l2cap_cmd_header_p
#define IDH__read_cmd_reject_bt_byte_p_bt_int_bt_int_p     0x00000FA8 // _read_cmd_reject@bt_byte_p@bt_int@bt_int_p
#define IDH__read_config_request_bt_byte_p_bt_int_bt_int_p 0x00000FA9 // _read_config_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_config_response_bt_byte_p_bt_int_bt_int_p 0x00000FAA // _read_config_response@bt_byte_p@bt_int@bt_int_p
#define IDH__read_conn_param_update_request_bt_byte_p_bt_int_bt_int_p 0x00000FAB // _read_conn_param_update_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_conn_param_update_response_bt_byte_p_bt_int_bt_int_p 0x00000FAC // _read_conn_param_update_response@bt_byte_p@bt_int@bt_int_p
#define IDH__read_conn_request_bt_byte_p_bt_int_bt_int_p   0x00000FAD // _read_conn_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_conn_response_bt_byte_p_bt_int_bt_int_p  0x00000FAE // _read_conn_response@bt_byte_p@bt_int@bt_int_p
#define IDH__read_dconn_request_bt_byte_p_bt_int_bt_int_p  0x00000FAF // _read_dconn_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_dconn_response_bt_byte_p_bt_int_bt_int_p 0x00000FB0 // _read_dconn_response@bt_byte_p@bt_int@bt_int_p
#define IDH__read_echo_request_bt_byte_p_bt_int_bt_int_p   0x00000FB1 // _read_echo_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_echo_response_bt_byte_p_bt_int_bt_int_p  0x00000FB2 // _read_echo_response@bt_byte_p@bt_int@bt_int_p
#define IDH__read_info_request_bt_byte_p_bt_int_bt_int_p   0x00000FB3 // _read_info_request@bt_byte_p@bt_int@bt_int_p
#define IDH__read_info_response_bt_byte_p_bt_int_bt_int_p  0x00000FB4 // _read_info_response@bt_byte_p@bt_int@bt_int_p
#define IDH__bt_l2cap_eretr_pack_config_request_bt_l2cap_channel_t__bt_byte__bt_int_bt_int_ 0x00000FB5 // _bt_l2cap_eretr_pack_config_request@bt_l2cap_channel_t*@bt_byte*@bt_int@bt_int*
#define IDH__bt_l2cap_eretr_recv_bt_l2cap_mgr_p_bt_l2cap_channel_t__bt_byte__bt_int 0x00000FB6 // _bt_l2cap_eretr_recv@bt_l2cap_mgr_p@bt_l2cap_channel_t*@bt_byte*@bt_int
#define IDH__bt_l2cap_eretr_send_data_bt_l2cap_channel_t__bt_byte__bt_int_bt_l2cap_send_data_callback 0x00000FB7 // _bt_l2cap_eretr_send_data@bt_l2cap_channel_t*@bt_byte*@bt_int@bt_l2cap_send_data_callback_fp@void*
#define IDH__bt_l2cap_eretr_send_pending_frames_bt_l2cap_channel_t__bt_byte 0x00000FB8 // _bt_l2cap_eretr_send_pending_frames@bt_l2cap_channel_t*@bt_byte
#define IDH__bt_l2cap_eretr_send_smart_data_bt_l2cap_channel_t__bt_packet_t__bt_int_bt_l2cap_send_dat 0x00000FB9 // _bt_l2cap_eretr_send_smart_data@bt_l2cap_channel_t*@bt_packet_t*@bt_int@bt_l2cap_send_data_callback_fp@void*
#define IDH__bt_l2cap_recv_req_seq_and_fbit_bt_l2cap_mgr_p_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBA // _bt_l2cap_recv_req_seq_and_fbit@bt_l2cap_mgr_p@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_ack_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBB // _bt_l2cap_send_ack@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_i_or_rr_or_rnr_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBC // _bt_l2cap_send_i_or_rr_or_rnr@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_rej_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBD // _bt_l2cap_send_rej@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_rnr_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBE // _bt_l2cap_send_rnr@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_rr_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FBF // _bt_l2cap_send_rr@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH__bt_l2cap_send_rr_or_rnr_bt_l2cap_channel_t__bt_byte_bt_byte 0x00000FC0 // _bt_l2cap_send_rr_or_rnr@bt_l2cap_channel_t*@bt_byte@bt_byte
#define IDH_bt_l2cap_disconnect_ex_bt_l2cap_channel_t__bt_bool 0x00000FC1 // bt_l2cap_disconnect_ex@bt_l2cap_channel_t*@bt_bool
#define IDH_bt_l2cap_free_channel_bt_l2cap_channel_t_      0x00000FC2 // bt_l2cap_free_channel@bt_l2cap_channel_t*
#define IDH_bt_l2cap_hci_has_open_channels_bt_hci_conn_state_t_ 0x00000FC3 // bt_l2cap_hci_has_open_channels@bt_hci_conn_state_t*
#define IDH_bt_l2cap_is_channel_open_bt_l2cap_channel_t_   0x00000FC4 // bt_l2cap_is_channel_open@bt_l2cap_channel_t*
#define IDH_bt_l2cap_send_config_bt_l2cap_mgr_p_bt_l2cap_channel_t_ 0x00000FC5 // bt_l2cap_send_config@bt_l2cap_mgr_p@bt_l2cap_channel_t*
#define IDH_bt_l2cap_send_smart_data_bt_l2cap_channel_t__bt_packet_t__bt_int_bt_l2cap_send_data_callb 0x00000FC6 // bt_l2cap_send_smart_data@bt_l2cap_channel_t*@bt_packet_t*@bt_int@bt_l2cap_send_data_callback_fp@void*
#define IDH__bt_l2cap_process_connect_signal_bt_l2cap_mgr_t_ 0x00000FC7 // _bt_l2cap_process_connect_signal@bt_l2cap_mgr_t*
#define IDH_bt_l2cap_connect                               0x00000FC8 // bt_l2cap_connect
#define IDH_bt_l2cap_listen                                0x00000FC9 // bt_l2cap_listen
#define IDH_bt_l2cap_test_enable_local_config              0x00000FCA // bt_l2cap_test_enable_local_config
#define IDH_bt_l2cap_test_enable_remote_config             0x00000FCB // bt_l2cap_test_enable_remote_config
#define IDH_CHANNEL_SIGNAL_CMD_DISCONNECT_FIXED            0x00000FCC // CHANNEL_SIGNAL_CMD_DISCONNECT_FIXED
#define IDH_CID_ATT                                        0x00000FCD // CID_ATT
#define IDH_CID_LE_SIG                                     0x00000FCE // CID_LE_SIG
#define IDH_CID_MAX                                        0x00000FCF // CID_MAX
#define IDH_CID_MAX_FIXED                                  0x00000FD0 // CID_MAX_FIXED
#define IDH_CID_NULL                                       0x00000FD1 // CID_NULL
#define IDH_CID_RECV                                       0x00000FD2 // CID_RECV
#define IDH_CID_SIG                                        0x00000FD3 // CID_SIG
#define IDH_CID_SM                                         0x00000FD4 // CID_SM
#define IDH_CMODE_BASIC                                    0x00000FD5 // CMODE_BASIC
#define IDH_CMODE_ERETR                                    0x00000FD6 // CMODE_ERETR
#define IDH_CMODE_FLOW                                     0x00000FD7 // CMODE_FLOW
#define IDH_CMODE_RETR                                     0x00000FD8 // CMODE_RETR
#define IDH_CMODE_STRM                                     0x00000FD9 // CMODE_STRM
#define IDH_CSTATE_CLOSED                                  0x00000FDA // CSTATE_CLOSED
#define IDH_CSTATE_FREE                                    0x00000FDB // CSTATE_FREE
#define IDH_CSTATE_OPEN                                    0x00000FDC // CSTATE_OPEN
#define IDH_CSTATE_WAIT_CONFIG                             0x00000FDD // CSTATE_WAIT_CONFIG
#define IDH_CSTATE_WAIT_CONFIG_REQ                         0x00000FDE // CSTATE_WAIT_CONFIG_REQ
#define IDH_CSTATE_WAIT_CONFIG_RSP                         0x00000FDF // CSTATE_WAIT_CONFIG_RSP
#define IDH_CSTATE_WAIT_CONNECT                            0x00000FE0 // CSTATE_WAIT_CONNECT
#define IDH_CSTATE_WAIT_CONNECT_RSP                        0x00000FE1 // CSTATE_WAIT_CONNECT_RSP
#define IDH_CSTATE_WAIT_DISCONNECT                         0x00000FE2 // CSTATE_WAIT_DISCONNECT
#define IDH_CTYPE_CL                                       0x00000FE3 // CTYPE_CL
#define IDH_CTYPE_CO                                       0x00000FE4 // CTYPE_CO
#define IDH_GET_F_BIT                                      0x00000FE5 // GET_F_BIT
#define IDH_GET_FRAME_TYPE                                 0x00000FE6 // GET_FRAME_TYPE
#define IDH_GET_P_BIT                                      0x00000FE7 // GET_P_BIT
#define IDH_GET_REQ_SEQ                                    0x00000FE8 // GET_REQ_SEQ
#define IDH_GET_S_FUNCTION                                 0x00000FE9 // GET_S_FUNCTION
#define IDH_GET_SAR                                        0x00000FEA // GET_SAR
#define IDH_GET_TX_SEQ                                     0x00000FEB // GET_TX_SEQ
#define IDH_L2CAP_CHANNEL_FLAG_INCOMING                    0x00000FEC // L2CAP_CHANNEL_FLAG_INCOMING
#define IDH_L2CAP_CHANNEL_FLAG_SENDING                     0x00000FED // L2CAP_CHANNEL_FLAG_SENDING
#define IDH_L2CAP_CMD_CONFIG_REQUEST                       0x00000FEE // L2CAP_CMD_CONFIG_REQUEST
#define IDH_L2CAP_CMD_CONFIG_RESPONSE                      0x00000FEF // L2CAP_CMD_CONFIG_RESPONSE
#define IDH_L2CAP_CMD_CONN_PARAM_UPDATE_REQUEST            0x00000FF0 // L2CAP_CMD_CONN_PARAM_UPDATE_REQUEST
#define IDH_L2CAP_CMD_CONN_PARAM_UPDATE_RESPONSE           0x00000FF1 // L2CAP_CMD_CONN_PARAM_UPDATE_RESPONSE
#define IDH_L2CAP_CMD_CONN_REQUEST                         0x00000FF2 // L2CAP_CMD_CONN_REQUEST
#define IDH_L2CAP_CMD_CONN_RESPONSE                        0x00000FF3 // L2CAP_CMD_CONN_RESPONSE
#define IDH_L2CAP_CMD_DATA_LEN_CMD_REJECT                  0x00000FF4 // L2CAP_CMD_DATA_LEN_CMD_REJECT
#define IDH_L2CAP_CMD_DATA_LEN_CONFIG_REQUEST              0x00000FF5 // L2CAP_CMD_DATA_LEN_CONFIG_REQUEST
#define IDH_L2CAP_CMD_DATA_LEN_CONFIG_RESPONSE             0x00000FF6 // L2CAP_CMD_DATA_LEN_CONFIG_RESPONSE
#define IDH_L2CAP_CMD_DATA_LEN_CONN_REQUEST                0x00000FF7 // L2CAP_CMD_DATA_LEN_CONN_REQUEST
#define IDH_L2CAP_CMD_DATA_LEN_CONN_RESPONSE               0x00000FF8 // L2CAP_CMD_DATA_LEN_CONN_RESPONSE
#define IDH_L2CAP_CMD_DATA_LEN_DCONN_REQUEST               0x00000FF9 // L2CAP_CMD_DATA_LEN_DCONN_REQUEST
#define IDH_L2CAP_CMD_DATA_LEN_DCONN_RESPONSE              0x00000FFA // L2CAP_CMD_DATA_LEN_DCONN_RESPONSE
#define IDH_L2CAP_CMD_DATA_LEN_ECHO_REQUEST                0x00000FFB // L2CAP_CMD_DATA_LEN_ECHO_REQUEST
#define IDH_L2CAP_CMD_DATA_LEN_ECHO_RESPONSE               0x00000FFC // L2CAP_CMD_DATA_LEN_ECHO_RESPONSE
#define IDH_L2CAP_CMD_DATA_LEN_INFO_REQUEST                0x00000FFD // L2CAP_CMD_DATA_LEN_INFO_REQUEST
#define IDH_L2CAP_CMD_DATA_LEN_INFO_RESPONSE               0x00000FFE // L2CAP_CMD_DATA_LEN_INFO_RESPONSE
#define IDH_L2CAP_CMD_DCONN_REQUEST                        0x00000FFF // L2CAP_CMD_DCONN_REQUEST
#define IDH_L2CAP_CMD_DCONN_RESPONSE                       0x00001000 // L2CAP_CMD_DCONN_RESPONSE
#define IDH_L2CAP_CMD_ECHO_REQUEST                         0x00001001 // L2CAP_CMD_ECHO_REQUEST
#define IDH_L2CAP_CMD_ECHO_RESPONSE                        0x00001002 // L2CAP_CMD_ECHO_RESPONSE
#define IDH_L2CAP_CMD_HEADER_LEN                           0x00001003 // L2CAP_CMD_HEADER_LEN
#define IDH_L2CAP_CMD_INFO_REQUEST                         0x00001004 // L2CAP_CMD_INFO_REQUEST
#define IDH_L2CAP_CMD_INFO_RESPONSE                        0x00001005 // L2CAP_CMD_INFO_RESPONSE
#define IDH_L2CAP_CMD_LAST                                 0x00001006 // L2CAP_CMD_LAST
#define IDH_L2CAP_CMD_REJECT                               0x00001007 // L2CAP_CMD_REJECT
#define IDH_L2CAP_CMD_RESERVED                             0x00001008 // L2CAP_CMD_RESERVED
#define IDH_L2CAP_CMD_STATUS_BEING_SENT                    0x00001009 // L2CAP_CMD_STATUS_BEING_SENT
#define IDH_L2CAP_CMD_STATUS_PENDING                       0x0000100A // L2CAP_CMD_STATUS_PENDING
#define IDH_L2CAP_CMD_STATUS_WAITING_RESPONSE              0x0000100B // L2CAP_CMD_STATUS_WAITING_RESPONSE
#define IDH_L2CAP_CONFIG_RESULT_REJECTED                   0x0000100C // L2CAP_CONFIG_RESULT_REJECTED
#define IDH_L2CAP_CONFIG_RESULT_SUCCESS                    0x0000100D // L2CAP_CONFIG_RESULT_SUCCESS
#define IDH_L2CAP_CONFIG_RESULT_UNACCEPTABLE_PARAMETER     0x0000100E // L2CAP_CONFIG_RESULT_UNACCEPTABLE_PARAMETER
#define IDH_L2CAP_CONFIG_RESULT_UNKNOWN_OPTION             0x0000100F // L2CAP_CONFIG_RESULT_UNKNOWN_OPTION
#define IDH_L2CAP_CONN_REQ_RESULT_INVALID_PSM              0x00001010 // L2CAP_CONN_REQ_RESULT_INVALID_PSM
#define IDH_L2CAP_CONN_REQ_RESULT_NO_RESOURCES             0x00001011 // L2CAP_CONN_REQ_RESULT_NO_RESOURCES
#define IDH_L2CAP_CONN_REQ_RESULT_PENDING                  0x00001012 // L2CAP_CONN_REQ_RESULT_PENDING
#define IDH_L2CAP_CONN_REQ_RESULT_SECURITY_BLOCK           0x00001013 // L2CAP_CONN_REQ_RESULT_SECURITY_BLOCK
#define IDH_L2CAP_CONN_REQ_RESULT_SUCCESS                  0x00001014 // L2CAP_CONN_REQ_RESULT_SUCCESS
#define IDH_L2CAP_CONN_REQ_STATUS_AUTHENTICATION_PENDING   0x00001015 // L2CAP_CONN_REQ_STATUS_AUTHENTICATION_PENDING
#define IDH_L2CAP_CONN_REQ_STATUS_AUTHORIZATION_PENDING    0x00001016 // L2CAP_CONN_REQ_STATUS_AUTHORIZATION_PENDING
#define IDH_L2CAP_CONN_REQ_STATUS_NO_INFO                  0x00001017 // L2CAP_CONN_REQ_STATUS_NO_INFO
#define IDH_L2CAP_DEFAULT_ERTX                             0x00001018 // L2CAP_DEFAULT_ERTX
#define IDH_L2CAP_DEFAULT_RTX                              0x00001019 // L2CAP_DEFAULT_RTX
#define IDH_L2CAP_ECHO_MAX_DATA_LEN                        0x0000101A // L2CAP_ECHO_MAX_DATA_LEN
#define IDH_L2CAP_ERETR_RECV_STATE_RECV                    0x0000101B // L2CAP_ERETR_RECV_STATE_RECV
#define IDH_L2CAP_ERETR_RECV_STATE_REJ_SENT                0x0000101C // L2CAP_ERETR_RECV_STATE_REJ_SENT
#define IDH_L2CAP_ERETR_RECV_STATE_SREJ_SENT               0x0000101D // L2CAP_ERETR_RECV_STATE_SREJ_SENT
#define IDH_L2CAP_ERETR_XMIT_STATE_WAIT_ACK                0x0000101E // L2CAP_ERETR_XMIT_STATE_WAIT_ACK
#define IDH_L2CAP_ERETR_XMIT_STATE_WAIT_F                  0x0000101F // L2CAP_ERETR_XMIT_STATE_WAIT_F
#define IDH_L2CAP_ERETR_XMIT_STATE_XMIT                    0x00001020 // L2CAP_ERETR_XMIT_STATE_XMIT
#define IDH_L2CAP_EXT_BI_QOS                               0x00001021 // L2CAP_EXT_BI_QOS
#define IDH_L2CAP_EXT_ENHANCED_RETRANSMISSION              0x00001022 // L2CAP_EXT_ENHANCED_RETRANSMISSION
#define IDH_L2CAP_EXT_FCS_OPTION                           0x00001023 // L2CAP_EXT_FCS_OPTION
#define IDH_L2CAP_EXT_FLOW_CONTROL                         0x00001024 // L2CAP_EXT_FLOW_CONTROL
#define IDH_L2CAP_EXT_RETRANSMISSION                       0x00001025 // L2CAP_EXT_RETRANSMISSION
#define IDH_L2CAP_EXT_STREAMING                            0x00001026 // L2CAP_EXT_STREAMING
#define IDH_L2CAP_FRAME_TYPE_I                             0x00001027 // L2CAP_FRAME_TYPE_I
#define IDH_L2CAP_FRAME_TYPE_S                             0x00001028 // L2CAP_FRAME_TYPE_S
#define IDH_L2CAP_HCI_CONNECT_PACKET_TYPE                  0x00001029 // L2CAP_HCI_CONNECT_PACKET_TYPE
#define IDH_L2CAP_HCI_CONNECT_PAGE_SCAN_REPETITION_MODE    0x0000102A // L2CAP_HCI_CONNECT_PAGE_SCAN_REPETITION_MODE
#define IDH_L2CAP_HCI_CONNECT_ROLE_SWITCH                  0x0000102B // L2CAP_HCI_CONNECT_ROLE_SWITCH
#define IDH_L2CAP_HEADER_LEN                               0x0000102C // L2CAP_HEADER_LEN
#define IDH_L2CAP_IDLE_HCI_CONNECTION_TIMEOUT              0x0000102D // L2CAP_IDLE_HCI_CONNECTION_TIMEOUT
#define IDH_L2CAP_INFO_NOT_SUPPORTED                       0x0000102E // L2CAP_INFO_NOT_SUPPORTED
#define IDH_L2CAP_INFO_RESULT_SUCCESS                      0x0000102F // L2CAP_INFO_RESULT_SUCCESS
#define IDH_L2CAP_INFO_TYPE_CONNECTIONLESS_MTU             0x00001030 // L2CAP_INFO_TYPE_CONNECTIONLESS_MTU
#define IDH_L2CAP_INFO_TYPE_EXTENDED_SUPPORT               0x00001031 // L2CAP_INFO_TYPE_EXTENDED_SUPPORT
#define IDH_L2CAP_LINK_TYPE_BD_EDR                         0x00001032 // L2CAP_LINK_TYPE_BD_EDR
#define IDH_L2CAP_LINK_TYPE_LE                             0x00001033 // L2CAP_LINK_TYPE_LE
#define IDH_L2CAP_MAX_CMD_QUEUE_LEN                        0x00001034 // L2CAP_MAX_CMD_QUEUE_LEN
#define IDH_L2CAP_MAX_FRAME_BUFFERS                        0x00001035 // L2CAP_MAX_FRAME_BUFFERS
#define IDH_L2CAP_MAX_MANAGERS                             0x00001036 // L2CAP_MAX_MANAGERS
#define IDH_L2CAP_MAX_MTU                                  0x00001037 // L2CAP_MAX_MTU
#define IDH_L2CAP_MAX_OPTIONS                              0x00001038 // L2CAP_MAX_OPTIONS
#define IDH_L2CAP_MAX_RTX                                  0x00001039 // L2CAP_MAX_RTX
#define IDH_L2CAP_MGR_STATE_FREE                           0x0000103A // L2CAP_MGR_STATE_FREE
#define IDH_L2CAP_MGR_STATE_LISTENING_L2CAP                0x0000103B // L2CAP_MGR_STATE_LISTENING_L2CAP
#define IDH_L2CAP_MGR_STATE_USED                           0x0000103C // L2CAP_MGR_STATE_USED
#define IDH_L2CAP_MIN_MTU                                  0x0000103D // L2CAP_MIN_MTU
#define IDH_L2CAP_MONITOR_TIMEOUT                          0x0000103E // L2CAP_MONITOR_TIMEOUT
#define IDH_L2CAP_OPTION_LEN_FLASH_QOS                     0x0000103F // L2CAP_OPTION_LEN_FLASH_QOS
#define IDH_L2CAP_OPTION_LEN_FLASH_RFC                     0x00001040 // L2CAP_OPTION_LEN_FLASH_RFC
#define IDH_L2CAP_OPTION_LEN_FLASH_TIMEOUT                 0x00001041 // L2CAP_OPTION_LEN_FLASH_TIMEOUT
#define IDH_L2CAP_OPTION_LEN_MAX_MTU                       0x00001042 // L2CAP_OPTION_LEN_MAX_MTU
#define IDH_L2CAP_OPTION_LEN_UNKNOWN                       0x00001043 // L2CAP_OPTION_LEN_UNKNOWN
#define IDH_L2CAP_OPTION_LEN_UNKNOWN_DATA                  0x00001044 // L2CAP_OPTION_LEN_UNKNOWN_DATA
#define IDH_L2CAP_OPTION_TYPE_FLASH_QOS                    0x00001045 // L2CAP_OPTION_TYPE_FLASH_QOS
#define IDH_L2CAP_OPTION_TYPE_FLASH_QOS_FLAG               0x00001046 // L2CAP_OPTION_TYPE_FLASH_QOS_FLAG
#define IDH_L2CAP_OPTION_TYPE_FLASH_RFC                    0x00001047 // L2CAP_OPTION_TYPE_FLASH_RFC
#define IDH_L2CAP_OPTION_TYPE_FLASH_RFC_FLAG               0x00001048 // L2CAP_OPTION_TYPE_FLASH_RFC_FLAG
#define IDH_L2CAP_OPTION_TYPE_FLASH_TIMEOUT                0x00001049 // L2CAP_OPTION_TYPE_FLASH_TIMEOUT
#define IDH_L2CAP_OPTION_TYPE_FLASH_TIMEOUT_FLAG           0x0000104A // L2CAP_OPTION_TYPE_FLASH_TIMEOUT_FLAG
#define IDH_L2CAP_OPTION_TYPE_MAX_MTU                      0x0000104B // L2CAP_OPTION_TYPE_MAX_MTU
#define IDH_L2CAP_OPTION_TYPE_MAX_MTU_FLAG                 0x0000104C // L2CAP_OPTION_TYPE_MAX_MTU_FLAG
#define IDH_L2CAP_OPTION_TYPE_UNKNOWN_FLAG                 0x0000104D // L2CAP_OPTION_TYPE_UNKNOWN_FLAG
#define IDH_L2CAP_PACKET_DATA_TYPE_RAW                     0x0000104E // L2CAP_PACKET_DATA_TYPE_RAW
#define IDH_L2CAP_PACKET_DATA_TYPE_SMART                   0x0000104F // L2CAP_PACKET_DATA_TYPE_SMART
#define IDH_L2CAP_REJECT_REASON_INVALID_CHANNEL            0x00001050 // L2CAP_REJECT_REASON_INVALID_CHANNEL
#define IDH_L2CAP_REJECT_REASON_MTU_EXCEEDED               0x00001051 // L2CAP_REJECT_REASON_MTU_EXCEEDED
#define IDH_L2CAP_REJECT_REASON_NOT_UNDERSTOOD             0x00001052 // L2CAP_REJECT_REASON_NOT_UNDERSTOOD
#define IDH_L2CAP_RETR_TIMEOUT                             0x00001053 // L2CAP_RETR_TIMEOUT
#define IDH_L2CAP_RFC_BASIC                                0x00001054 // L2CAP_RFC_BASIC
#define IDH_L2CAP_RFC_ENHANCED_RETRANSMISSION              0x00001055 // L2CAP_RFC_ENHANCED_RETRANSMISSION
#define IDH_L2CAP_RFC_ERETR_TIMEOUT                        0x00001056 // L2CAP_RFC_ERETR_TIMEOUT
#define IDH_L2CAP_RFC_ERETR_TX_WINDOW                      0x00001057 // L2CAP_RFC_ERETR_TX_WINDOW
#define IDH_L2CAP_RFC_FLOW_CONTROL                         0x00001058 // L2CAP_RFC_FLOW_CONTROL
#define IDH_L2CAP_RFC_MONITOR_TIMEOUT                      0x00001059 // L2CAP_RFC_MONITOR_TIMEOUT
#define IDH_L2CAP_RFC_RETRANSMISSION                       0x0000105A // L2CAP_RFC_RETRANSMISSION
#define IDH_L2CAP_RFC_STREAMING                            0x0000105B // L2CAP_RFC_STREAMING
#define IDH_L2CAP_SAR_SDU_CONTINUE                         0x0000105C // L2CAP_SAR_SDU_CONTINUE
#define IDH_L2CAP_SAR_SDU_START                            0x0000105D // L2CAP_SAR_SDU_START
#define IDH_L2CAP_SAR_SDU_STOP                             0x0000105E // L2CAP_SAR_SDU_STOP
#define IDH_L2CAP_SAR_UNSEGMENTED                          0x0000105F // L2CAP_SAR_UNSEGMENTED
#define IDH_L2CAP_SERVICE_TYPE_BEST_EFFORT                 0x00001060 // L2CAP_SERVICE_TYPE_BEST_EFFORT
#define IDH_L2CAP_SERVICE_TYPE_GUARANTEED                  0x00001061 // L2CAP_SERVICE_TYPE_GUARANTEED
#define IDH_L2CAP_SERVICE_TYPE_NO_TRAFFIC                  0x00001062 // L2CAP_SERVICE_TYPE_NO_TRAFFIC
#define IDH_L2CAP_SFUNCTION_REJ                            0x00001063 // L2CAP_SFUNCTION_REJ
#define IDH_L2CAP_SFUNCTION_RNR                            0x00001064 // L2CAP_SFUNCTION_RNR
#define IDH_L2CAP_SFUNCTION_RR                             0x00001065 // L2CAP_SFUNCTION_RR
#define IDH_L2CAP_SFUNCTION_SREJ                           0x00001066 // L2CAP_SFUNCTION_SREJ
#define IDH_PSM_ATT                                        0x00001067 // PSM_ATT
#define IDH_PSM_AVCTP                                      0x00001068 // PSM_AVCTP
#define IDH_PSM_AVCTP_Browsing                             0x00001069 // PSM_AVCTP_Browsing
#define IDH_PSM_AVDTP                                      0x0000106A // PSM_AVDTP
#define IDH_PSM_BNEP                                       0x0000106B // PSM_BNEP
#define IDH_PSM_HID_Control                                0x0000106C // PSM_HID_Control
#define IDH_PSM_HID_Interrupt                              0x0000106D // PSM_HID_Interrupt
#define IDH_PSM_RFCOMM                                     0x0000106E // PSM_RFCOMM
#define IDH_PSM_SDP                                        0x0000106F // PSM_SDP
#define IDH_SET_F_BIT                                      0x00001070 // SET_F_BIT
#define IDH_SET_FRAME_TYPE                                 0x00001071 // SET_FRAME_TYPE
#define IDH_SET_P_BIT                                      0x00001072 // SET_P_BIT
#define IDH_SET_REQ_SEQ                                    0x00001073 // SET_REQ_SEQ
#define IDH_SET_S_FUNCTION                                 0x00001074 // SET_S_FUNCTION
#define IDH_SET_SAR                                        0x00001075 // SET_SAR
#define IDH_SET_TX_SEQ                                     0x00001076 // SET_TX_SEQ
#define IDH__bt_l2cap_start_monitor_timer                  0x00001077 // _bt_l2cap_start_monitor_timer
#define IDH__bt_l2cap_start_monitor_timer_if_not_running   0x00001078 // _bt_l2cap_start_monitor_timer_if_not_running
#define IDH__bt_l2cap_start_retr_timer                     0x00001079 // _bt_l2cap_start_retr_timer
#define IDH__bt_l2cap_start_retr_timer_if_not_running      0x0000107A // _bt_l2cap_start_retr_timer_if_not_running
#define IDH__bt_l2cap_stop_monitor_timer                   0x0000107B // _bt_l2cap_stop_monitor_timer
#define IDH__bt_l2cap_stop_retr_timer                      0x0000107C // _bt_l2cap_stop_retr_timer
#define IDH__bt_l2cap_channel_t                            0x0000107D // _bt_l2cap_channel_t
#define IDH_bt_l2cap_cfg_option_p                          0x0000107E // bt_l2cap_cfg_option_p
#define IDH_bt_l2cap_cfg_option_t                          0x0000107F // bt_l2cap_cfg_option_t
#define IDH_bt_l2cap_channel_t                             0x00001080 // bt_l2cap_channel_t
#define IDH_bt_l2cap_cmd_assembler_fp                      0x00001081 // bt_l2cap_cmd_assembler_fp
#define IDH_bt_l2cap_cmd_config_req_p                      0x00001082 // bt_l2cap_cmd_config_req_p
#define IDH_bt_l2cap_cmd_config_req_t                      0x00001083 // bt_l2cap_cmd_config_req_t
#define IDH_bt_l2cap_cmd_config_res_p                      0x00001084 // bt_l2cap_cmd_config_res_p
#define IDH_bt_l2cap_cmd_config_res_t                      0x00001085 // bt_l2cap_cmd_config_res_t
#define IDH_bt_l2cap_cmd_conn_param_update_req_t           0x00001086 // bt_l2cap_cmd_conn_param_update_req_t
#define IDH_bt_l2cap_cmd_conn_param_update_res_t           0x00001087 // bt_l2cap_cmd_conn_param_update_res_t
#define IDH_bt_l2cap_cmd_connection_req_p                  0x00001088 // bt_l2cap_cmd_connection_req_p
#define IDH_bt_l2cap_cmd_connection_req_t                  0x00001089 // bt_l2cap_cmd_connection_req_t
#define IDH_bt_l2cap_cmd_connection_res_p                  0x0000108A // bt_l2cap_cmd_connection_res_p
#define IDH_bt_l2cap_cmd_connection_res_t                  0x0000108B // bt_l2cap_cmd_connection_res_t
#define IDH_bt_l2cap_cmd_disconnection_req_p               0x0000108C // bt_l2cap_cmd_disconnection_req_p
#define IDH_bt_l2cap_cmd_disconnection_req_t               0x0000108D // bt_l2cap_cmd_disconnection_req_t
#define IDH_bt_l2cap_cmd_echo_req_p                        0x0000108E // bt_l2cap_cmd_echo_req_p
#define IDH_bt_l2cap_cmd_echo_req_t                        0x0000108F // bt_l2cap_cmd_echo_req_t
#define IDH_bt_l2cap_cmd_echo_res_p                        0x00001090 // bt_l2cap_cmd_echo_res_p
#define IDH_bt_l2cap_cmd_echo_res_t                        0x00001091 // bt_l2cap_cmd_echo_res_t
#define IDH_bt_l2cap_cmd_header_p                          0x00001092 // bt_l2cap_cmd_header_p
#define IDH_bt_l2cap_cmd_header_t                          0x00001093 // bt_l2cap_cmd_header_t
#define IDH_bt_l2cap_cmd_info_req_p                        0x00001094 // bt_l2cap_cmd_info_req_p
#define IDH_bt_l2cap_cmd_info_req_t                        0x00001095 // bt_l2cap_cmd_info_req_t
#define IDH_bt_l2cap_cmd_info_res_p                        0x00001096 // bt_l2cap_cmd_info_res_p
#define IDH_bt_l2cap_cmd_info_res_t                        0x00001097 // bt_l2cap_cmd_info_res_t
#define IDH_bt_l2cap_cmd_parser_fp                         0x00001098 // bt_l2cap_cmd_parser_fp
#define IDH_bt_l2cap_cmd_reject_p                          0x00001099 // bt_l2cap_cmd_reject_p
#define IDH_bt_l2cap_cmd_reject_param_t                    0x0000109A // bt_l2cap_cmd_reject_param_t
#define IDH_bt_l2cap_cmd_reject_t                          0x0000109B // bt_l2cap_cmd_reject_t
#define IDH_bt_l2cap_command_t                             0x0000109C // bt_l2cap_command_t
#define IDH_bt_l2cap_connect_callback_fp                   0x0000109D // bt_l2cap_connect_callback_fp
#define IDH_bt_l2cap_eretr_xmit_event_e                    0x0000109E // bt_l2cap_eretr_xmit_event_e
#define IDH_bt_l2cap_fixed_channel_t                       0x0000109F // bt_l2cap_fixed_channel_t
#define IDH_bt_l2cap_frame_desc_t                          0x000010A0 // bt_l2cap_frame_desc_t
#define IDH_bt_l2cap_listen_callback_fp                    0x000010A1 // bt_l2cap_listen_callback_fp
#define IDH_bt_l2cap_mgr_p                                 0x000010A2 // bt_l2cap_mgr_p
#define IDH_bt_l2cap_mgr_t                                 0x000010A3 // bt_l2cap_mgr_t
#define IDH_bt_l2cap_option_flash_timeout_t                0x000010A4 // bt_l2cap_option_flash_timeout_t
#define IDH_bt_l2cap_option_max_mtu_t                      0x000010A5 // bt_l2cap_option_max_mtu_t
#define IDH_bt_l2cap_option_qos_t                          0x000010A6 // bt_l2cap_option_qos_t
#define IDH_bt_l2cap_option_rfc_t                          0x000010A7 // bt_l2cap_option_rfc_t
#define IDH_bt_l2cap_option_unknown_t                      0x000010A8 // bt_l2cap_option_unknown_t
#define IDH_bt_l2cap_packet_t                              0x000010A9 // bt_l2cap_packet_t
#define IDH_bt_l2cap_psm_t                                 0x000010AA // bt_l2cap_psm_t
#define IDH_bt_l2cap_read_data_callback_fp                 0x000010AB // bt_l2cap_read_data_callback_fp
#define IDH_bt_l2cap_request_handler_fp                    0x000010AC // bt_l2cap_request_handler_fp
#define IDH_bt_l2cap_response_handler_fp                   0x000010AD // bt_l2cap_response_handler_fp
#define IDH_bt_l2cap_send_data_callback_fp                 0x000010AE // bt_l2cap_send_data_callback_fp
#define IDH_bt_l2cap_state_changed_callback_fp             0x000010AF // bt_l2cap_state_changed_callback_fp
#define IDH_bt_l2cap_xmit_event_param_t                    0x000010B0 // bt_l2cap_xmit_event_param_t
#define IDH_cmd_disconnection_res                          0x000010B1 // cmd_disconnection_res
#define IDH_pcmd_disconnection_res                         0x000010B2 // pcmd_disconnection_res
#define IDH_pf_l2cap_cmd_callback                          0x000010B3 // pf_l2cap_cmd_callback
#define IDH_L2CAP_CHANNEL_FLAG_FORCE_HCI_DISCONNECT        0x000010B4 // L2CAP_CHANNEL_FLAG_FORCE_HCI_DISCONNECT
#define IDH_L2CAP_EXT_EXT_FLOW_SPEC_BR_EDR                 0x000010B5 // L2CAP_EXT_EXT_FLOW_SPEC_BR_EDR
#define IDH_L2CAP_EXT_EXT_WINDOW_SIZE                      0x000010B6 // L2CAP_EXT_EXT_WINDOW_SIZE
#define IDH_L2CAP_EXT_FEATURES_ENABLED                     0x000010B7 // L2CAP_EXT_FEATURES_ENABLED
#define IDH_L2CAP_EXT_FIXED_CHANNELS                       0x000010B8 // L2CAP_EXT_FIXED_CHANNELS
#define IDH_L2CAP_EXT_UNICAST_CONNLESS_DATA_RCPT           0x000010B9 // L2CAP_EXT_UNICAST_CONNLESS_DATA_RCPT
#define IDH_L2CAP_INFO_TYPE_FIXED_CHANNELS                 0x000010BA // L2CAP_INFO_TYPE_FIXED_CHANNELS
#define IDH_bt_l2cap_channel_ext_t                         0x000010BB // bt_l2cap_channel_ext_t
#define IDH__bt_l2cap_channel_ext_t                        0x000010BC // _bt_l2cap_channel_ext_t
#define IDH__bt_l2cap_connect_params_s                     0x000010BD // _bt_l2cap_connect_params_s
#define IDH_bt_l2cap_connect_params_t                      0x000010BE // bt_l2cap_connect_params_t
#define IDH_L2CAP_CONN_REQ_RESULT_INVALID_SOURCE_CID       0x000010BF // L2CAP_CONN_REQ_RESULT_INVALID_SOURCE_CID
#define IDH_L2CAP_CONN_REQ_RESULT_SRC_CID_ALREADY_ALLOCATED 0x000010C0 // L2CAP_CONN_REQ_RESULT_SRC_CID_ALREADY_ALLOCATED
#define IDH_BYTE_SIZE                                      0x000010C1 // BYTE_SIZE
#define IDH_bt_byte                                        0x000010C2 // bt_byte
#define IDH_bt_int                                         0x000010C3 // bt_int
#define IDH_bt_long                                        0x000010C4 // bt_long
#define IDH_bt_uint                                        0x000010C5 // bt_uint
#define IDH_bt_ulong                                       0x000010C6 // bt_ulong
#define IDH_bt_rfcomm_allocate_dlc_bt_rfcomm_session_t__bt_byte 0x000010C7 // bt_rfcomm_allocate_dlc@bt_rfcomm_session_t*@bt_byte
#define IDH_bt_rfcomm_allocate_session_bt_l2cap_mgr_t_     0x000010C8 // bt_rfcomm_allocate_session@bt_l2cap_mgr_t*
#define IDH_bt_rfcomm_close_dlc_bt_rfcomm_dlc_t_           0x000010C9 // bt_rfcomm_close_dlc@bt_rfcomm_dlc_t*
#define IDH_bt_rfcomm_connect_bt_bdaddr_p_bt_byte_bt_uint_bt_rfcomm_dlc_state_callback_fp_void_ 0x000010CA // bt_rfcomm_connect@bt_bdaddr_p@bt_byte@bt_uint@bt_rfcomm_dlc_state_callback_fp@void*
#define IDH_bt_rfcomm_find_dlc_bt_rfcomm_session_t__bt_byte 0x000010CB // bt_rfcomm_find_dlc@bt_rfcomm_session_t*@bt_byte
#define IDH_bt_rfcomm_free_dlc_bt_rfcomm_dlc_t_            0x000010CC // bt_rfcomm_free_dlc@bt_rfcomm_dlc_t*
#define IDH_bt_rfcomm_free_session_bt_rfcomm_session_t_    0x000010CD // bt_rfcomm_free_session@bt_rfcomm_session_t*
#define IDH_bt_rfcomm_init                                 0x000010CE // bt_rfcomm_init
#define IDH_bt_rfcomm_listen_bt_byte_bt_uint_bt_rfcomm_dlc_state_callback_fp_void_ 0x000010CF // bt_rfcomm_listen@bt_byte@bt_uint@bt_rfcomm_dlc_state_callback_fp@void*
#define IDH_bt_rfcomm_open_dlc_bt_rfcomm_dlc_t__bt_rfcomm_dlc_state_callback_fp_void_ 0x000010D0 // bt_rfcomm_open_dlc@bt_rfcomm_dlc_t*@bt_rfcomm_dlc_state_callback_fp@void*
#define IDH_bt_rfcomm_register_listener_bt_rfcomm_session_listener_t_ 0x000010D1 // bt_rfcomm_register_listener@bt_rfcomm_session_listener_t*
#define IDH_bt_rfcomm_send_credit_bt_rfcomm_dlc_t__bt_byte 0x000010D2 // bt_rfcomm_send_credit@bt_rfcomm_dlc_t*@bt_byte
#define IDH_bt_rfcomm_send_data_bt_rfcomm_dlc_t__void___bt_int_bt_rfcomm_send_data_callback_fp 0x000010D3 // bt_rfcomm_send_data@bt_rfcomm_dlc_t*@void *@bt_int@bt_rfcomm_send_data_callback_fp
#define IDH_bt_rfcomm_unregister_listener_bt_rfcomm_session_listener_t_ 0x000010D4 // bt_rfcomm_unregister_listener@bt_rfcomm_session_listener_t*
#define IDH_check_fcs_bt_byte_p_bt_byte_bt_byte            0x000010D5 // check_fcs@bt_byte_p@bt_byte@bt_byte
#define IDH_read_command_bt_byte_p_bt_int_bt_int__bt_l2cap_cmd_header_t_ 0x000010D6 // read_command@bt_byte_p@bt_int@bt_int*@bt_l2cap_cmd_header_t*
#define IDH_rfcomm_cq_ack_cmd_struct__bt_rfcomm_dlc_t__struct__bt_rfcomm_command_t_ 0x000010D7 // rfcomm_cq_ack_cmd@struct _bt_rfcomm_dlc_t*@struct _bt_rfcomm_command_t*
#define IDH_rfcomm_cq_ack_mx_cmd_struct__bt_rfcomm_dlc_t__struct__bt_rfcomm_command_t_ 0x000010D8 // rfcomm_cq_ack_mx_cmd@struct _bt_rfcomm_dlc_t*@struct _bt_rfcomm_command_t*
#define IDH_rfcomm_send_cmd_bt_rfcomm_dlc_p_bt_rfcomm_command_p 0x000010D9 // rfcomm_send_cmd@bt_rfcomm_dlc_p@bt_rfcomm_command_p
#define IDH_rfcomm_send_commands_from_queue_struct__bt_rfcomm_session_t__ 0x000010DA // rfcomm_send_commands_from_queue@struct _bt_rfcomm_session_t *
#define IDH_rfcomm_send_mx_msc_cmd_bt_rfcomm_dlc_p_bt_rfcomm_cmd_callback_fp 0x000010DB // rfcomm_send_mx_msc_cmd@bt_rfcomm_dlc_p@bt_rfcomm_cmd_callback_fp
#define IDH_rfcomm_send_mx_pn_cmd_bt_rfcomm_dlc_p_bt_rfcomm_cmd_callback_fp 0x000010DC // rfcomm_send_mx_pn_cmd@bt_rfcomm_dlc_p@bt_rfcomm_cmd_callback_fp
#define IDH__rfcomm_alloc_cmd_buffer                       0x000010DD // _rfcomm_alloc_cmd_buffer
#define IDH__rfcomm_allocate_buffers                       0x000010DE // _rfcomm_allocate_buffers
#define IDH__rfcomm_allocate_mx_cmd_bt_rfcomm_session_p_bt_rfcomm_cmd_callback_fp 0x000010DF // _rfcomm_allocate_mx_cmd@bt_rfcomm_session_p@bt_rfcomm_cmd_callback_fp
#define IDH__rfcomm_free_cmd_buffer_void_                  0x000010E0 // _rfcomm_free_cmd_buffer@void*
#define IDH__rfcomm_get_tick_count                         0x000010E1 // _rfcomm_get_tick_count
#define IDH__rfcomm_init_cmd_buffers                       0x000010E2 // _rfcomm_init_cmd_buffers
#define IDH__rfcomm_init_mgr                               0x000010E3 // _rfcomm_init_mgr
#define IDH__rfcomm_init_sessions                          0x000010E4 // _rfcomm_init_sessions
#define IDH__rfcomm_init_timer                             0x000010E5 // _rfcomm_init_timer
#define IDH__rfcomm_l2cap_read_data_callback_struct__bt_l2cap_channel_t___bt_byte_p_bt_int 0x000010E6 // _rfcomm_l2cap_read_data_callback@struct _bt_l2cap_channel_t *@bt_byte_p@bt_int
#define IDH__rfcomm_mx_process_fc_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_byte 0x000010E7 // _rfcomm_mx_process_fc@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_byte
#define IDH__rfcomm_mx_process_pn_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010E8 // _rfcomm_mx_process_pn@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_mx_process_rpn_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010E9 // _rfcomm_mx_process_rpn@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_process_cmd_frame_disc_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010EA // _rfcomm_process_cmd_frame_disc@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_cmd_frame_dm_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010EB // _rfcomm_process_cmd_frame_dm@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_cmd_frame_sabm_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010EC // _rfcomm_process_cmd_frame_sabm@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_cmd_frame_ua_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010ED // _rfcomm_process_cmd_frame_ua@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_cmd_frame_uih_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010EE // _rfcomm_process_cmd_frame_uih@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_mx_fc_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p 0x000010EF // _rfcomm_process_mx_fc_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_mx_msc_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010F0 // _rfcomm_process_mx_msc_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_process_mx_pn_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010F1 // _rfcomm_process_mx_pn_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_process_mx_rls_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010F2 // _rfcomm_process_mx_rls_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_process_res_frame_disc_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010F3 // _rfcomm_process_res_frame_disc@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_res_frame_dm_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010F4 // _rfcomm_process_res_frame_dm@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_res_frame_sabm_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010F5 // _rfcomm_process_res_frame_sabm@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_res_frame_ua_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010F6 // _rfcomm_process_res_frame_ua@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_process_res_frame_uih_bt_rfcomm_session_p_bt_rfcomm_command_p 0x000010F7 // _rfcomm_process_res_frame_uih@bt_rfcomm_session_p@bt_rfcomm_command_p
#define IDH__rfcomm_send_command_bt_rfcomm_dlc_p_bt_rfcomm_command_p 0x000010F8 // _rfcomm_send_command@bt_rfcomm_dlc_p@bt_rfcomm_command_p
#define IDH__rfcomm_send_dm_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p 0x000010F9 // _rfcomm_send_dm_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p
#define IDH__rfcomm_send_mx_fc_cmd_bt_rfcomm_dlc_p_bt_byte 0x000010FA // _rfcomm_send_mx_fc_cmd@bt_rfcomm_dlc_p@bt_byte
#define IDH__rfcomm_send_mx_msc_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010FB // _rfcomm_send_mx_msc_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_send_mx_nsc_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_byte 0x000010FC // _rfcomm_send_mx_nsc_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_byte
#define IDH__rfcomm_send_mx_rls_cmd_bt_rfcomm_dlc_p        0x000010FD // _rfcomm_send_mx_rls_cmd@bt_rfcomm_dlc_p
#define IDH__rfcomm_send_mx_rls_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010FE // _rfcomm_send_mx_rls_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_send_mx_test_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_int_bt_int 0x000010FF // _rfcomm_send_mx_test_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_int@bt_int
#define IDH__rfcomm_send_sabm_cmd_bt_rfcomm_dlc_p_bt_rfcomm_cmd_callback_fp 0x00001100 // _rfcomm_send_sabm_cmd@bt_rfcomm_dlc_p@bt_rfcomm_cmd_callback_fp
#define IDH__rfcomm_send_ua_response_bt_rfcomm_dlc_p_bt_rfcomm_command_p_bt_rfcomm_cmd_callback_fp 0x00001101 // _rfcomm_send_ua_response@bt_rfcomm_dlc_p@bt_rfcomm_command_p@bt_rfcomm_cmd_callback_fp
#define IDH__bt_rfcomm_allocate_channel_bt_byte            0x00001102 // _bt_rfcomm_allocate_channel@bt_byte
#define IDH__bt_rfcomm_clear_queue_bt_rfcomm_dlc_t_        0x00001103 // _bt_rfcomm_clear_queue@bt_rfcomm_dlc_t*
#define IDH__bt_rfcomm_find_channel_bt_byte                0x00001104 // _bt_rfcomm_find_channel@bt_byte
#define IDH__bt_rfcomm_get_mgr                             0x00001105 // _bt_rfcomm_get_mgr
#define IDH__bt_rfcomm_init_signal                         0x00001106 // _bt_rfcomm_init_signal
#define IDH__bt_rfcomm_mgr_allocate_session_bt_bdaddr_t_   0x00001107 // _bt_rfcomm_mgr_allocate_session@bt_bdaddr_t*
#define IDH__bt_rfcomm_mgr_l2cap_listen_callback_bt_l2cap_channel_t__void_ 0x00001108 // _bt_rfcomm_mgr_l2cap_listen_callback@bt_l2cap_channel_t*@void*
#define IDH__bt_rfcomm_mgr_notify_listeners_bt_rfcomm_session_t__bt_int 0x00001109 // _bt_rfcomm_mgr_notify_listeners@bt_rfcomm_session_t*@bt_int
#define IDH__bt_rfcomm_set_signal                          0x0000110A // _bt_rfcomm_set_signal
#define IDH__calc_fcs_bt_byte_p_bt_byte                    0x0000110B // _calc_fcs@bt_byte_p@bt_byte
#define IDH_rfcomm_find_session_bt_l2cap_channel_t_        0x0000110C // rfcomm_find_session@bt_l2cap_channel_t*
#define IDH__rfcomm_l2cap_state_changed_callback_bt_l2cap_channel_t__bt_int_void_ 0x0000110D // _rfcomm_l2cap_state_changed_callback@bt_l2cap_channel_t*@bt_int@void*
#define IDH_bt_rfcomm_cancel_listen_bt_byte                0x0000110E // bt_rfcomm_cancel_listen@bt_byte
#define IDH_bt_rfcomm_get_frame_length_bt_rfcomm_dlc_t_    0x0000110F // bt_rfcomm_get_frame_length@bt_rfcomm_dlc_t*
#define IDH_rfcomm_cq_find_failed_pn_struct__bt_rfcomm_dlc_t__struct__bt_rfcomm_command_t_ 0x00001110 // rfcomm_cq_find_failed_pn@struct _bt_rfcomm_dlc_t*@struct _bt_rfcomm_command_t*
#define IDH_MK_CMD_ADDRESS                                 0x00001111 // MK_CMD_ADDRESS
#define IDH_MK_DLCI                                        0x00001112 // MK_DLCI
#define IDH_RFCOMM_CFC_ENABLED                             0x00001113 // RFCOMM_CFC_ENABLED
#define IDH_RFCOMM_CFC_LOCAL_CREDIT                        0x00001114 // RFCOMM_CFC_LOCAL_CREDIT
#define IDH_RFCOMM_CFC_MAX_INITIAL_CREDIT                  0x00001115 // RFCOMM_CFC_MAX_INITIAL_CREDIT
#define IDH_RFCOMM_CMD_STATUS_FC_PENDING                   0x00001116 // RFCOMM_CMD_STATUS_FC_PENDING
#define IDH_RFCOMM_CMD_STATUS_PENDING                      0x00001117 // RFCOMM_CMD_STATUS_PENDING
#define IDH_RFCOMM_CMD_STATUS_WAITING_RESPONSE             0x00001118 // RFCOMM_CMD_STATUS_WAITING_RESPONSE
#define IDH_RFCOMM_COMMAND                                 0x00001119 // RFCOMM_COMMAND
#define IDH_RFCOMM_CTL_MSG_CLD                             0x0000111A // RFCOMM_CTL_MSG_CLD
#define IDH_RFCOMM_CTL_MSG_FCOFF                           0x0000111B // RFCOMM_CTL_MSG_FCOFF
#define IDH_RFCOMM_CTL_MSG_FCON                            0x0000111C // RFCOMM_CTL_MSG_FCON
#define IDH_RFCOMM_CTL_MSG_MSC                             0x0000111D // RFCOMM_CTL_MSG_MSC
#define IDH_RFCOMM_CTL_MSG_NSC                             0x0000111E // RFCOMM_CTL_MSG_NSC
#define IDH_RFCOMM_CTL_MSG_PN                              0x0000111F // RFCOMM_CTL_MSG_PN
#define IDH_RFCOMM_CTL_MSG_PSC                             0x00001120 // RFCOMM_CTL_MSG_PSC
#define IDH_RFCOMM_CTL_MSG_RLS                             0x00001121 // RFCOMM_CTL_MSG_RLS
#define IDH_RFCOMM_CTL_MSG_RPN                             0x00001122 // RFCOMM_CTL_MSG_RPN
#define IDH_RFCOMM_CTL_MSG_SNC                             0x00001123 // RFCOMM_CTL_MSG_SNC
#define IDH_RFCOMM_CTL_MSG_TEST                            0x00001124 // RFCOMM_CTL_MSG_TEST
#define IDH_RFCOMM_DLC_CHANGED_CONN_STATE                  0x00001125 // RFCOMM_DLC_CHANGED_CONN_STATE
#define IDH_RFCOMM_DLC_CHANGED_REMOTE_MSC                  0x00001126 // RFCOMM_DLC_CHANGED_REMOTE_MSC
#define IDH_RFCOMM_DLC_CONNECTION_FAILED                   0x00001127 // RFCOMM_DLC_CONNECTION_FAILED
#define IDH_RFCOMM_DLC_STATE_CLOSED                        0x00001128 // RFCOMM_DLC_STATE_CLOSED
#define IDH_RFCOMM_DLC_STATE_OPEN                          0x00001129 // RFCOMM_DLC_STATE_OPEN
#define IDH_RFCOMM_DLCI_CONTROL                            0x0000112A // RFCOMM_DLCI_CONTROL
#define IDH_RFCOMM_DLCI_FREE                               0x0000112B // RFCOMM_DLCI_FREE
#define IDH_RFCOMM_ERR_DM                                  0x0000112C // RFCOMM_ERR_DM
#define IDH_RFCOMM_ERR_SUCCESS                             0x0000112D // RFCOMM_ERR_SUCCESS
#define IDH_RFCOMM_ERR_TIMEOUT                             0x0000112E // RFCOMM_ERR_TIMEOUT
#define IDH_RFCOMM_FC_TYPE_AGREGATE                        0x0000112F // RFCOMM_FC_TYPE_AGREGATE
#define IDH_RFCOMM_FC_TYPE_CREDIT                          0x00001130 // RFCOMM_FC_TYPE_CREDIT
#define IDH_RFCOMM_FLAG_CR                                 0x00001131 // RFCOMM_FLAG_CR
#define IDH_RFCOMM_FLAG_EA                                 0x00001132 // RFCOMM_FLAG_EA
#define IDH_RFCOMM_FLAG_PF                                 0x00001133 // RFCOMM_FLAG_PF
#define IDH_RFCOMM_FRAME_HEADER_LEN                        0x00001134 // RFCOMM_FRAME_HEADER_LEN
#define IDH_RFCOMM_FRAME_TYPE_DISC                         0x00001135 // RFCOMM_FRAME_TYPE_DISC
#define IDH_RFCOMM_FRAME_TYPE_DM                           0x00001136 // RFCOMM_FRAME_TYPE_DM
#define IDH_RFCOMM_FRAME_TYPE_SABM                         0x00001137 // RFCOMM_FRAME_TYPE_SABM
#define IDH_RFCOMM_FRAME_TYPE_UA                           0x00001138 // RFCOMM_FRAME_TYPE_UA
#define IDH_RFCOMM_FRAME_TYPE_UI                           0x00001139 // RFCOMM_FRAME_TYPE_UI
#define IDH_RFCOMM_FRAME_TYPE_UIH                          0x0000113A // RFCOMM_FRAME_TYPE_UIH
#define IDH_RFCOMM_LINE_STATUS_FRAMING                     0x0000113B // RFCOMM_LINE_STATUS_FRAMING
#define IDH_RFCOMM_LINE_STATUS_OVERRUN                     0x0000113C // RFCOMM_LINE_STATUS_OVERRUN
#define IDH_RFCOMM_LINE_STATUS_PARITY                      0x0000113D // RFCOMM_LINE_STATUS_PARITY
#define IDH_RFCOMM_MAX_INFO_LEN                            0x0000113E // RFCOMM_MAX_INFO_LEN
#define IDH_RFCOMM_MODEM_STATUS_DV                         0x0000113F // RFCOMM_MODEM_STATUS_DV
#define IDH_RFCOMM_MODEM_STATUS_FC                         0x00001140 // RFCOMM_MODEM_STATUS_FC
#define IDH_RFCOMM_MODEM_STATUS_IC                         0x00001141 // RFCOMM_MODEM_STATUS_IC
#define IDH_RFCOMM_MODEM_STATUS_RTC                        0x00001142 // RFCOMM_MODEM_STATUS_RTC
#define IDH_RFCOMM_MODEM_STATUS_RTR                        0x00001143 // RFCOMM_MODEM_STATUS_RTR
#define IDH_RFCOMM_MX_MSG_FCOFF                            0x00001144 // RFCOMM_MX_MSG_FCOFF
#define IDH_RFCOMM_MX_MSG_FCON                             0x00001145 // RFCOMM_MX_MSG_FCON
#define IDH_RFCOMM_MX_MSG_MSC                              0x00001146 // RFCOMM_MX_MSG_MSC
#define IDH_RFCOMM_MX_MSG_NSC                              0x00001147 // RFCOMM_MX_MSG_NSC
#define IDH_RFCOMM_MX_MSG_PN                               0x00001148 // RFCOMM_MX_MSG_PN
#define IDH_RFCOMM_MX_MSG_RLS                              0x00001149 // RFCOMM_MX_MSG_RLS
#define IDH_RFCOMM_MX_MSG_RPN                              0x0000114A // RFCOMM_MX_MSG_RPN
#define IDH_RFCOMM_MX_MSG_TEST                             0x0000114B // RFCOMM_MX_MSG_TEST
#define IDH_RFCOMM_RESPONSE                                0x0000114C // RFCOMM_RESPONSE
#define IDH_RFCOMM_ROLE_INITIATOR                          0x0000114D // RFCOMM_ROLE_INITIATOR
#define IDH_RFCOMM_ROLE_RESPONDER                          0x0000114E // RFCOMM_ROLE_RESPONDER
#define IDH_RFCOMM_RPN_BAUD_RATE_1152                      0x0000114F // RFCOMM_RPN_BAUD_RATE_1152
#define IDH_RFCOMM_RPN_BAUD_RATE_192                       0x00001150 // RFCOMM_RPN_BAUD_RATE_192
#define IDH_RFCOMM_RPN_BAUD_RATE_2304                      0x00001151 // RFCOMM_RPN_BAUD_RATE_2304
#define IDH_RFCOMM_RPN_BAUD_RATE_24                        0x00001152 // RFCOMM_RPN_BAUD_RATE_24
#define IDH_RFCOMM_RPN_BAUD_RATE_384                       0x00001153 // RFCOMM_RPN_BAUD_RATE_384
#define IDH_RFCOMM_RPN_BAUD_RATE_48                        0x00001154 // RFCOMM_RPN_BAUD_RATE_48
#define IDH_RFCOMM_RPN_BAUD_RATE_576                       0x00001155 // RFCOMM_RPN_BAUD_RATE_576
#define IDH_RFCOMM_RPN_BAUD_RATE_72                        0x00001156 // RFCOMM_RPN_BAUD_RATE_72
#define IDH_RFCOMM_RPN_BAUD_RATE_96                        0x00001157 // RFCOMM_RPN_BAUD_RATE_96
#define IDH_RFCOMM_RPN_DATA_BIT_5                          0x00001158 // RFCOMM_RPN_DATA_BIT_5
#define IDH_RFCOMM_RPN_DATA_BIT_6                          0x00001159 // RFCOMM_RPN_DATA_BIT_6
#define IDH_RFCOMM_RPN_DATA_BIT_7                          0x0000115A // RFCOMM_RPN_DATA_BIT_7
#define IDH_RFCOMM_RPN_DATA_BIT_8                          0x0000115B // RFCOMM_RPN_DATA_BIT_8
#define IDH_RFCOMM_RPN_FLC_N                               0x0000115C // RFCOMM_RPN_FLC_N
#define IDH_RFCOMM_RPN_FLC_RTC_INPUT                       0x0000115D // RFCOMM_RPN_FLC_RTC_INPUT
#define IDH_RFCOMM_RPN_FLC_RTC_OUTPUT                      0x0000115E // RFCOMM_RPN_FLC_RTC_OUTPUT
#define IDH_RFCOMM_RPN_FLC_RTR_INPUT                       0x0000115F // RFCOMM_RPN_FLC_RTR_INPUT
#define IDH_RFCOMM_RPN_FLC_RTR_OUTPUT                      0x00001160 // RFCOMM_RPN_FLC_RTR_OUTPUT
#define IDH_RFCOMM_RPN_FLC_XONOFF_INPUT                    0x00001161 // RFCOMM_RPN_FLC_XONOFF_INPUT
#define IDH_RFCOMM_RPN_FLC_XONOFF_OUTPUT                   0x00001162 // RFCOMM_RPN_FLC_XONOFF_OUTPUT
#define IDH_RFCOMM_RPN_PARITY_EVEN                         0x00001163 // RFCOMM_RPN_PARITY_EVEN
#define IDH_RFCOMM_RPN_PARITY_MARK                         0x00001164 // RFCOMM_RPN_PARITY_MARK
#define IDH_RFCOMM_RPN_PARITY_N                            0x00001165 // RFCOMM_RPN_PARITY_N
#define IDH_RFCOMM_RPN_PARITY_ODD                          0x00001166 // RFCOMM_RPN_PARITY_ODD
#define IDH_RFCOMM_RPN_PARITY_SPACE                        0x00001167 // RFCOMM_RPN_PARITY_SPACE
#define IDH_RFCOMM_RPN_PARITY_Y                            0x00001168 // RFCOMM_RPN_PARITY_Y
#define IDH_RFCOMM_RPN_STOP_BIT_1                          0x00001169 // RFCOMM_RPN_STOP_BIT_1
#define IDH_RFCOMM_RPN_STOP_BIT_1_5                        0x0000116A // RFCOMM_RPN_STOP_BIT_1_5
#define IDH_RFCOMM_RPN_XOFF_DEFAULT                        0x0000116B // RFCOMM_RPN_XOFF_DEFAULT
#define IDH_RFCOMM_RPN_XON_DEFAULT                         0x0000116C // RFCOMM_RPN_XON_DEFAULT
#define IDH_RFCOMM_SERIAL_PORT_CH_1                        0x0000116D // RFCOMM_SERIAL_PORT_CH_1
#define IDH_RFCOMM_SERIAL_PORT_CH_10                       0x0000116E // RFCOMM_SERIAL_PORT_CH_10
#define IDH_RFCOMM_SERIAL_PORT_CH_11                       0x0000116F // RFCOMM_SERIAL_PORT_CH_11
#define IDH_RFCOMM_SERIAL_PORT_CH_12                       0x00001170 // RFCOMM_SERIAL_PORT_CH_12
#define IDH_RFCOMM_SERIAL_PORT_CH_13                       0x00001171 // RFCOMM_SERIAL_PORT_CH_13
#define IDH_RFCOMM_SERIAL_PORT_CH_14                       0x00001172 // RFCOMM_SERIAL_PORT_CH_14
#define IDH_RFCOMM_SERIAL_PORT_CH_15                       0x00001173 // RFCOMM_SERIAL_PORT_CH_15
#define IDH_RFCOMM_SERIAL_PORT_CH_16                       0x00001174 // RFCOMM_SERIAL_PORT_CH_16
#define IDH_RFCOMM_SERIAL_PORT_CH_17                       0x00001175 // RFCOMM_SERIAL_PORT_CH_17
#define IDH_RFCOMM_SERIAL_PORT_CH_18                       0x00001176 // RFCOMM_SERIAL_PORT_CH_18
#define IDH_RFCOMM_SERIAL_PORT_CH_19                       0x00001177 // RFCOMM_SERIAL_PORT_CH_19
#define IDH_RFCOMM_SERIAL_PORT_CH_2                        0x00001178 // RFCOMM_SERIAL_PORT_CH_2
#define IDH_RFCOMM_SERIAL_PORT_CH_20                       0x00001179 // RFCOMM_SERIAL_PORT_CH_20
#define IDH_RFCOMM_SERIAL_PORT_CH_21                       0x0000117A // RFCOMM_SERIAL_PORT_CH_21
#define IDH_RFCOMM_SERIAL_PORT_CH_22                       0x0000117B // RFCOMM_SERIAL_PORT_CH_22
#define IDH_RFCOMM_SERIAL_PORT_CH_23                       0x0000117C // RFCOMM_SERIAL_PORT_CH_23
#define IDH_RFCOMM_SERIAL_PORT_CH_24                       0x0000117D // RFCOMM_SERIAL_PORT_CH_24
#define IDH_RFCOMM_SERIAL_PORT_CH_25                       0x0000117E // RFCOMM_SERIAL_PORT_CH_25
#define IDH_RFCOMM_SERIAL_PORT_CH_26                       0x0000117F // RFCOMM_SERIAL_PORT_CH_26
#define IDH_RFCOMM_SERIAL_PORT_CH_27                       0x00001180 // RFCOMM_SERIAL_PORT_CH_27
#define IDH_RFCOMM_SERIAL_PORT_CH_28                       0x00001181 // RFCOMM_SERIAL_PORT_CH_28
#define IDH_RFCOMM_SERIAL_PORT_CH_29                       0x00001182 // RFCOMM_SERIAL_PORT_CH_29
#define IDH_RFCOMM_SERIAL_PORT_CH_3                        0x00001183 // RFCOMM_SERIAL_PORT_CH_3
#define IDH_RFCOMM_SERIAL_PORT_CH_30                       0x00001184 // RFCOMM_SERIAL_PORT_CH_30
#define IDH_RFCOMM_SERIAL_PORT_CH_4                        0x00001185 // RFCOMM_SERIAL_PORT_CH_4
#define IDH_RFCOMM_SERIAL_PORT_CH_5                        0x00001186 // RFCOMM_SERIAL_PORT_CH_5
#define IDH_RFCOMM_SERIAL_PORT_CH_6                        0x00001187 // RFCOMM_SERIAL_PORT_CH_6
#define IDH_RFCOMM_SERIAL_PORT_CH_7                        0x00001188 // RFCOMM_SERIAL_PORT_CH_7
#define IDH_RFCOMM_SERIAL_PORT_CH_8                        0x00001189 // RFCOMM_SERIAL_PORT_CH_8
#define IDH_RFCOMM_SERIAL_PORT_CH_9                        0x0000118A // RFCOMM_SERIAL_PORT_CH_9
#define IDH_RFCOMM_SESSION_CHANGED_AFC                     0x0000118B // RFCOMM_SESSION_CHANGED_AFC
#define IDH_RFCOMM_SESSION_CHANGED_CONN_STATE              0x0000118C // RFCOMM_SESSION_CHANGED_CONN_STATE
#define IDH_RFCOMM_SESSION_STATE_CONNECTED                 0x0000118D // RFCOMM_SESSION_STATE_CONNECTED
#define IDH_RFCOMM_SESSION_STATE_DISCONNECTED              0x0000118E // RFCOMM_SESSION_STATE_DISCONNECTED
#define IDH_RFCOMM_SESSION_STATE_FREE                      0x0000118F // RFCOMM_SESSION_STATE_FREE
#define IDH_RFCOMM_TIMEOUT                                 0x00001190 // RFCOMM_TIMEOUT
#define IDH_bt_rfcomm_cmd_callback_fp                      0x00001191 // bt_rfcomm_cmd_callback_fp
#define IDH_bt_rfcomm_command_p                            0x00001192 // bt_rfcomm_command_p
#define IDH_bt_rfcomm_command_t                            0x00001193 // bt_rfcomm_command_t
#define IDH_bt_rfcomm_ctl_msg_p                            0x00001194 // bt_rfcomm_ctl_msg_p
#define IDH_bt_rfcomm_ctl_msg_t                            0x00001195 // bt_rfcomm_ctl_msg_t
#define IDH_bt_rfcomm_dlc_p                                0x00001196 // bt_rfcomm_dlc_p
#define IDH_bt_rfcomm_dlc_state_callback_fp                0x00001197 // bt_rfcomm_dlc_state_callback_fp
#define IDH_bt_rfcomm_dlc_t                                0x00001198 // bt_rfcomm_dlc_t
#define IDH_bt_rfcomm_mgr_t                                0x00001199 // bt_rfcomm_mgr_t
#define IDH_bt_rfcomm_read_data_callback_fp                0x0000119A // bt_rfcomm_read_data_callback_fp
#define IDH_bt_rfcomm_send_data_callback_fp                0x0000119B // bt_rfcomm_send_data_callback_fp
#define IDH_bt_rfcomm_server_channel_t                     0x0000119C // bt_rfcomm_server_channel_t
#define IDH_bt_rfcomm_session_listener_t                   0x0000119D // bt_rfcomm_session_listener_t
#define IDH_bt_rfcomm_session_p                            0x0000119E // bt_rfcomm_session_p
#define IDH_bt_rfcomm_session_t                            0x0000119F // bt_rfcomm_session_t
#define IDH_bt_rfcomm_state_callback_fp                    0x000011A0 // bt_rfcomm_state_callback_fp
#define IDH_RFCOMM_ERR_INTERRUPTED                         0x000011A1 // RFCOMM_ERR_INTERRUPTED
#define IDH_RFCOMM_MIX_INFO_LEN                            0x000011A2 // RFCOMM_MIX_INFO_LEN
#define IDH_RFCOMM_MX_MSG_MAX_DATA_LEN                     0x000011A3 // RFCOMM_MX_MSG_MAX_DATA_LEN
#define IDH_sbc_decode_sbc_t___void___size_t_void___size_t_size_t__ 0x000011A4 // sbc_decode@sbc_t *@void *@size_t@void *@size_t@size_t *
#define IDH_sbc_get_codesize_sbc_t__                       0x000011A5 // sbc_get_codesize@sbc_t *
#define IDH_sbc_get_frame_duration_sbc_t__                 0x000011A6 // sbc_get_frame_duration@sbc_t *
#define IDH_sbc_get_frame_length_sbc_t__                   0x000011A7 // sbc_get_frame_length@sbc_t *
#define IDH_sbc_get_state_size                             0x000011A8 // sbc_get_state_size
#define IDH_sbc_init_sbc_t___uint32_t                      0x000011A9 // sbc_init@sbc_t *@uint32_t
#define IDH_sbc_struct                                     0x000011AA // sbc_struct
#define IDH_sbc_t                                          0x000011AB // sbc_t
#define IDH___SBC_H                                        0x000011AC // __SBC_H
#define IDH_INP_BUF_SIZE                                   0x000011AD // INP_BUF_SIZE
#define IDH_MAX_SBC_DEC_STATE_SIZE                         0x000011AE // MAX_SBC_DEC_STATE_SIZE
#define IDH_OUT_BUF_SIZE                                   0x000011AF // OUT_BUF_SIZE
#define IDH_SBC_AM_LOUDNESS                                0x000011B0 // SBC_AM_LOUDNESS
#define IDH_SBC_AM_SNR                                     0x000011B1 // SBC_AM_SNR
#define IDH_SBC_BE                                         0x000011B2 // SBC_BE
#define IDH_SBC_BLK_12                                     0x000011B3 // SBC_BLK_12
#define IDH_SBC_BLK_16                                     0x000011B4 // SBC_BLK_16
#define IDH_SBC_BLK_4                                      0x000011B5 // SBC_BLK_4
#define IDH_SBC_BLK_8                                      0x000011B6 // SBC_BLK_8
#define IDH_SBC_FREQ_16000                                 0x000011B7 // SBC_FREQ_16000
#define IDH_SBC_FREQ_32000                                 0x000011B8 // SBC_FREQ_32000
#define IDH_SBC_FREQ_44100                                 0x000011B9 // SBC_FREQ_44100
#define IDH_SBC_FREQ_48000                                 0x000011BA // SBC_FREQ_48000
#define IDH_SBC_LE                                         0x000011BB // SBC_LE
#define IDH_SBC_MODE_DUAL_CHANNEL                          0x000011BC // SBC_MODE_DUAL_CHANNEL
#define IDH_SBC_MODE_JOINT_STEREO                          0x000011BD // SBC_MODE_JOINT_STEREO
#define IDH_SBC_MODE_MONO                                  0x000011BE // SBC_MODE_MONO
#define IDH_SBC_MODE_STEREO                                0x000011BF // SBC_MODE_STEREO
#define IDH_SBC_SB_4                                       0x000011C0 // SBC_SB_4
#define IDH_SBC_SB_8                                       0x000011C1 // SBC_SB_8
#define IDH_ssize_t                                        0x000011C2 // ssize_t
#define IDH_bt_sdp_de_to_uuid_bt_sdp_data_element_cp_bt_uuid_p 0x000011C3 // bt_sdp_de_to_uuid@bt_sdp_data_element_cp@bt_uuid_p
#define IDH_bt_sdp_packet_assembler_bt_packet_t__bt_byte__bt_int 0x000011C4 // bt_sdp_packet_assembler@bt_packet_t*@bt_byte*@bt_int
#define IDH_bt_sdp_read_attribute_bt_sdp_server_attribute_t__bt_byte__bt_int_bt_int_ 0x000011C5 // bt_sdp_read_attribute@bt_sdp_server_attribute_t*@bt_byte*@bt_int@bt_int*
#define IDH_bt_sdp_start_bt_l2cap_mgr_p_bt_byte__bt_uint   0x000011C6 // bt_sdp_start@bt_l2cap_mgr_p@bt_byte*@bt_uint
#define IDH_sdp_compare_uuid_de_bt_sdp_data_element_cp_bt_sdp_data_element_cp 0x000011C7 // sdp_compare_uuid_de@bt_sdp_data_element_cp@bt_sdp_data_element_cp
#define IDH_sdp_find_attributes_bt_sr_handle_p_bt_int_bt_byte_p_bt_int_bt_int_bt_byte_bt_sdp_transact 0x000011C8 // sdp_find_attributes@bt_sr_handle_p@bt_int@bt_byte_p@bt_int@bt_int@bt_byte@bt_sdp_transaction_t*@bt_int
#define IDH_sdp_find_service_records2_bt_byte_p_bt_int_bt_int_bt_byte_bt_sdp_service_transaction_p_bt 0x000011C9 // sdp_find_service_records2@bt_byte_p@bt_int@bt_int@bt_byte@bt_sdp_service_transaction_p@bt_int
#define IDH__sdp_alloc_svc_tran_buffer_bt_int              0x000011CA // _sdp_alloc_svc_tran_buffer@bt_int
#define IDH__sdp_alloc_tran_buffer_bt_int                  0x000011CB // _sdp_alloc_tran_buffer@bt_int
#define IDH__sdp_find_svc_transaction_bt_int               0x000011CC // _sdp_find_svc_transaction@bt_int
#define IDH__sdp_find_transaction_bt_int                   0x000011CD // _sdp_find_transaction@bt_int
#define IDH__sdp_free_svc_tran_buffer_bt_sdp_service_transaction_p 0x000011CE // _sdp_free_svc_tran_buffer@bt_sdp_service_transaction_p
#define IDH__sdp_free_tran_buffer_bt_sdp_transaction_t_    0x000011CF // _sdp_free_tran_buffer@bt_sdp_transaction_t*
#define IDH__sdp_get_de_data_len_bt_sdp_data_element_cp    0x000011D0 // _sdp_get_de_data_len@bt_sdp_data_element_cp
#define IDH__sdp_get_de_hdr_len_bt_sdp_data_element_cp     0x000011D1 // _sdp_get_de_hdr_len@bt_sdp_data_element_cp
#define IDH__sdp_init_tran_buffers                         0x000011D2 // _sdp_init_tran_buffers
#define IDH__sdp_read_de_header_bt_byte_cp_bt_int_bt_int_p_bt_byte_p_bt_byte_p_bt_ulong_p 0x000011D3 // _sdp_read_de_header@bt_byte_cp@bt_int@bt_int_p@bt_byte_p@bt_byte_p@bt_ulong_p
#define IDH__sdp_write_data_element_bt_sdp_data_element_cp_bt_byte_p_bt_int_bt_int_p 0x000011D4 // _sdp_write_data_element@bt_sdp_data_element_cp@bt_byte_p@bt_int@bt_int_p
#define IDH_bt_sdp_request_service_attribute_bt_l2cap_channel_t__bt_sr_handle_t_bt_sdp_data_element_p 0x000011D5 // bt_sdp_request_service_attribute@bt_l2cap_channel_t*@bt_sr_handle_t@bt_sdp_data_element_p@bt_sdp_service_attribute_callback_fp@void*
#define IDH_bt_sdp_request_service_search_bt_l2cap_channel_t__bt_sdp_data_element_p_bt_sdp_service_se 0x000011D6 // bt_sdp_request_service_search@bt_l2cap_channel_t*@bt_sdp_data_element_p@bt_sdp_service_search_callback_fp@void*
#define IDH__bt_sdp_client_init                            0x000011D7 // _bt_sdp_client_init
#define IDH_BEGIN_DE_SEQUENCE                              0x000011D8 // BEGIN_DE_SEQUENCE
#define IDH_DE_BOOL                                        0x000011D9 // DE_BOOL
#define IDH_DE_INT                                         0x000011DA // DE_INT
#define IDH_DE_STRING                                      0x000011DB // DE_STRING
#define IDH_DE_STRING2                                     0x000011DC // DE_STRING2
#define IDH_DE_UINT                                        0x000011DD // DE_UINT
#define IDH_DE_UINT16                                      0x000011DE // DE_UINT16
#define IDH_DE_URL                                         0x000011DF // DE_URL
#define IDH_DE_UUID128                                     0x000011E0 // DE_UUID128
#define IDH_DE_UUID16                                      0x000011E1 // DE_UUID16
#define IDH_DE_UUID32                                      0x000011E2 // DE_UUID32
#define IDH_END_DE_SEQUENCE                                0x000011E3 // END_DE_SEQUENCE
#define IDH_INIT_DE_SEQUENCE                               0x000011E4 // INIT_DE_SEQUENCE
#define IDH_SDP_ATTRID_AdditionalProtocolDescriptorLists   0x000011E5 // SDP_ATTRID_AdditionalProtocolDescriptorLists
#define IDH_SDP_ATTRID_BluetoothProfileDescriptorList      0x000011E6 // SDP_ATTRID_BluetoothProfileDescriptorList
#define IDH_SDP_ATTRID_BrowseGroupList                     0x000011E7 // SDP_ATTRID_BrowseGroupList
#define IDH_SDP_ATTRID_ClientExecutableURL                 0x000011E8 // SDP_ATTRID_ClientExecutableURL
#define IDH_SDP_ATTRID_DIPrimaryRecord                     0x000011E9 // SDP_ATTRID_DIPrimaryRecord
#define IDH_SDP_ATTRID_DIProductId                         0x000011EA // SDP_ATTRID_DIProductId
#define IDH_SDP_ATTRID_DISpecificationId                   0x000011EB // SDP_ATTRID_DISpecificationId
#define IDH_SDP_ATTRID_DIVendorId                          0x000011EC // SDP_ATTRID_DIVendorId
#define IDH_SDP_ATTRID_DIVendorIdSource                    0x000011ED // SDP_ATTRID_DIVendorIdSource
#define IDH_SDP_ATTRID_DIVersion                           0x000011EE // SDP_ATTRID_DIVersion
#define IDH_SDP_ATTRID_DocumentationURL                    0x000011EF // SDP_ATTRID_DocumentationURL
#define IDH_SDP_ATTRID_GAPRemoteAudioVolumeControl         0x000011F0 // SDP_ATTRID_GAPRemoteAudioVolumeControl
#define IDH_SDP_ATTRID_GroupID                             0x000011F1 // SDP_ATTRID_GroupID
#define IDH_SDP_ATTRID_HDPDataExchangeSpecification        0x000011F2 // SDP_ATTRID_HDPDataExchangeSpecification
#define IDH_SDP_ATTRID_HDPMCAPSupportedProcedures          0x000011F3 // SDP_ATTRID_HDPMCAPSupportedProcedures
#define IDH_SDP_ATTRID_HDPSuportedFeatures                 0x000011F4 // SDP_ATTRID_HDPSuportedFeatures
#define IDH_SDP_ATTRID_HFPAGNetwork                        0x000011F5 // SDP_ATTRID_HFPAGNetwork
#define IDH_SDP_ATTRID_HFPSupportedFeatures                0x000011F6 // SDP_ATTRID_HFPSupportedFeatures
#define IDH_SDP_ATTRID_HIDBatteryPower                     0x000011F7 // SDP_ATTRID_HIDBatteryPower
#define IDH_SDP_ATTRID_HIDBootDevice                       0x000011F8 // SDP_ATTRID_HIDBootDevice
#define IDH_SDP_ATTRID_HIDCountryCode                      0x000011F9 // SDP_ATTRID_HIDCountryCode
#define IDH_SDP_ATTRID_HIDDescriptorList                   0x000011FA // SDP_ATTRID_HIDDescriptorList
#define IDH_SDP_ATTRID_HIDDeviceReleaseNumber              0x000011FB // SDP_ATTRID_HIDDeviceReleaseNumber
#define IDH_SDP_ATTRID_HIDDeviceSubclass                   0x000011FC // SDP_ATTRID_HIDDeviceSubclass
#define IDH_SDP_ATTRID_HIDLANGIDBaseList                   0x000011FD // SDP_ATTRID_HIDLANGIDBaseList
#define IDH_SDP_ATTRID_HIDNormallyConnectable              0x000011FE // SDP_ATTRID_HIDNormallyConnectable
#define IDH_SDP_ATTRID_HIDParserVersion                    0x000011FF // SDP_ATTRID_HIDParserVersion
#define IDH_SDP_ATTRID_HIDProfileVersion                   0x00001200 // SDP_ATTRID_HIDProfileVersion
#define IDH_SDP_ATTRID_HIDReconnectInitiate                0x00001201 // SDP_ATTRID_HIDReconnectInitiate
#define IDH_SDP_ATTRID_HIDRemoteWake                       0x00001202 // SDP_ATTRID_HIDRemoteWake
#define IDH_SDP_ATTRID_HIDSDPDisable                       0x00001203 // SDP_ATTRID_HIDSDPDisable
#define IDH_SDP_ATTRID_HIDSupervisionTimeout               0x00001204 // SDP_ATTRID_HIDSupervisionTimeout
#define IDH_SDP_ATTRID_HIDVirtualCable                     0x00001205 // SDP_ATTRID_HIDVirtualCable
#define IDH_SDP_ATTRID_IconURL                             0x00001206 // SDP_ATTRID_IconURL
#define IDH_SDP_ATTRID_INVALID                             0x00001207 // SDP_ATTRID_INVALID
#define IDH_SDP_ATTRID_LanguageBaseAttributeIDList         0x00001208 // SDP_ATTRID_LanguageBaseAttributeIDList
#define IDH_SDP_ATTRID_OFFSET_ProviderName                 0x00001209 // SDP_ATTRID_OFFSET_ProviderName
#define IDH_SDP_ATTRID_OFFSET_ServiceDescription           0x0000120A // SDP_ATTRID_OFFSET_ServiceDescription
#define IDH_SDP_ATTRID_OFFSET_ServiceName                  0x0000120B // SDP_ATTRID_OFFSET_ServiceName
#define IDH_SDP_ATTRID_PrimaryLanguageBaseId               0x0000120C // SDP_ATTRID_PrimaryLanguageBaseId
#define IDH_SDP_ATTRID_ProtocolDescriptorList              0x0000120D // SDP_ATTRID_ProtocolDescriptorList
#define IDH_SDP_ATTRID_ServiceAvailability                 0x0000120E // SDP_ATTRID_ServiceAvailability
#define IDH_SDP_ATTRID_ServiceClassIDList                  0x0000120F // SDP_ATTRID_ServiceClassIDList
#define IDH_SDP_ATTRID_ServiceDatabaseState                0x00001210 // SDP_ATTRID_ServiceDatabaseState
#define IDH_SDP_ATTRID_ServiceID                           0x00001211 // SDP_ATTRID_ServiceID
#define IDH_SDP_ATTRID_ServiceInfoTimeToLive               0x00001212 // SDP_ATTRID_ServiceInfoTimeToLive
#define IDH_SDP_ATTRID_ServiceRecordHandle                 0x00001213 // SDP_ATTRID_ServiceRecordHandle
#define IDH_SDP_ATTRID_ServiceRecordState                  0x00001214 // SDP_ATTRID_ServiceRecordState
#define IDH_SDP_ATTRID_SupportedFeatures                   0x00001215 // SDP_ATTRID_SupportedFeatures
#define IDH_SDP_ATTRID_VersionNumberList                   0x00001216 // SDP_ATTRID_VersionNumberList
#define IDH_SDP_CLIENT_EVT_CONNECTED                       0x00001217 // SDP_CLIENT_EVT_CONNECTED
#define IDH_SDP_CLIENT_EVT_DISCONNECTED                    0x00001218 // SDP_CLIENT_EVT_DISCONNECTED
#define IDH_SDP_CLIENT_EVT_NULL                            0x00001219 // SDP_CLIENT_EVT_NULL
#define IDH_SDP_CLSID_ADVANCED_AUDIO_DISTRIBUTION          0x0000121A // SDP_CLSID_ADVANCED_AUDIO_DISTRIBUTION
#define IDH_SDP_CLSID_AUDIO_SINK                           0x0000121B // SDP_CLSID_AUDIO_SINK
#define IDH_SDP_CLSID_AUDIO_SOURCE                         0x0000121C // SDP_CLSID_AUDIO_SOURCE
#define IDH_SDP_CLSID_AV_REMOTE_CONTROL                    0x0000121D // SDP_CLSID_AV_REMOTE_CONTROL
#define IDH_SDP_CLSID_AV_REMOTE_CONTROL_CONTROLLER         0x0000121E // SDP_CLSID_AV_REMOTE_CONTROL_CONTROLLER
#define IDH_SDP_CLSID_AV_REMOTE_CONTROL_PROFILE_ID         0x0000121F // SDP_CLSID_AV_REMOTE_CONTROL_PROFILE_ID
#define IDH_SDP_CLSID_AV_REMOTE_CONTROL_TARGET             0x00001220 // SDP_CLSID_AV_REMOTE_CONTROL_TARGET
#define IDH_SDP_CLSID_AVCTP                                0x00001221 // SDP_CLSID_AVCTP
#define IDH_SDP_CLSID_AVDTP                                0x00001222 // SDP_CLSID_AVDTP
#define IDH_SDP_CLSID_BrowseGroupDescriptorServiceClassID  0x00001223 // SDP_CLSID_BrowseGroupDescriptorServiceClassID
#define IDH_SDP_CLSID_DialupNetworking                     0x00001224 // SDP_CLSID_DialupNetworking
#define IDH_SDP_CLSID_GENERIC_AUDIO                        0x00001225 // SDP_CLSID_GENERIC_AUDIO
#define IDH_SDP_CLSID_HDP                                  0x00001226 // SDP_CLSID_HDP
#define IDH_SDP_CLSID_HDP_SINK                             0x00001227 // SDP_CLSID_HDP_SINK
#define IDH_SDP_CLSID_HDP_SOURCE                           0x00001228 // SDP_CLSID_HDP_SOURCE
#define IDH_SDP_CLSID_HFP                                  0x00001229 // SDP_CLSID_HFP
#define IDH_SDP_CLSID_HFP_AG                               0x0000122A // SDP_CLSID_HFP_AG
#define IDH_SDP_CLSID_HID                                  0x0000122B // SDP_CLSID_HID
#define IDH_SDP_CLSID_HIDProtocol                          0x0000122C // SDP_CLSID_HIDProtocol
#define IDH_SDP_CLSID_HSP                                  0x0000122D // SDP_CLSID_HSP
#define IDH_SDP_CLSID_HSP_AG                               0x0000122E // SDP_CLSID_HSP_AG
#define IDH_SDP_CLSID_HSP_HS                               0x0000122F // SDP_CLSID_HSP_HS
#define IDH_SDP_CLSID_L2CAP                                0x00001230 // SDP_CLSID_L2CAP
#define IDH_SDP_CLSID_MCAP_CONTROL                         0x00001231 // SDP_CLSID_MCAP_CONTROL
#define IDH_SDP_CLSID_MCAP_DATA                            0x00001232 // SDP_CLSID_MCAP_DATA
#define IDH_SDP_CLSID_OBEXFileTransfer                     0x00001233 // SDP_CLSID_OBEXFileTransfer
#define IDH_SDP_CLSID_OBEXObjectPush                       0x00001234 // SDP_CLSID_OBEXObjectPush
#define IDH_SDP_CLSID_PBAP_PCE                             0x00001235 // SDP_CLSID_PBAP_PCE
#define IDH_SDP_CLSID_PBAP_PSE                             0x00001236 // SDP_CLSID_PBAP_PSE
#define IDH_SDP_CLSID_PNPInformation                       0x00001237 // SDP_CLSID_PNPInformation
#define IDH_SDP_CLSID_PublicBrowseGroup                    0x00001238 // SDP_CLSID_PublicBrowseGroup
#define IDH_SDP_CLSID_RFCOMM                               0x00001239 // SDP_CLSID_RFCOMM
#define IDH_SDP_CLSID_SerialPort                           0x0000123A // SDP_CLSID_SerialPort
#define IDH_SDP_CLSID_ServiceDiscoveryServerServiceClassID 0x0000123B // SDP_CLSID_ServiceDiscoveryServerServiceClassID
#define IDH_SDP_DATA_TYPE_ALTERNATIVE                      0x0000123C // SDP_DATA_TYPE_ALTERNATIVE
#define IDH_SDP_DATA_TYPE_BOOL                             0x0000123D // SDP_DATA_TYPE_BOOL
#define IDH_SDP_DATA_TYPE_INT                              0x0000123E // SDP_DATA_TYPE_INT
#define IDH_SDP_DATA_TYPE_INT128                           0x0000123F // SDP_DATA_TYPE_INT128
#define IDH_SDP_DATA_TYPE_INT16                            0x00001240 // SDP_DATA_TYPE_INT16
#define IDH_SDP_DATA_TYPE_INT32                            0x00001241 // SDP_DATA_TYPE_INT32
#define IDH_SDP_DATA_TYPE_INT64                            0x00001242 // SDP_DATA_TYPE_INT64
#define IDH_SDP_DATA_TYPE_INT8                             0x00001243 // SDP_DATA_TYPE_INT8
#define IDH_SDP_DATA_TYPE_NIL                              0x00001244 // SDP_DATA_TYPE_NIL
#define IDH_SDP_DATA_TYPE_SEQUENCE                         0x00001245 // SDP_DATA_TYPE_SEQUENCE
#define IDH_SDP_DATA_TYPE_STRING                           0x00001246 // SDP_DATA_TYPE_STRING
#define IDH_SDP_DATA_TYPE_UINT                             0x00001247 // SDP_DATA_TYPE_UINT
#define IDH_SDP_DATA_TYPE_UINT128                          0x00001248 // SDP_DATA_TYPE_UINT128
#define IDH_SDP_DATA_TYPE_UINT16                           0x00001249 // SDP_DATA_TYPE_UINT16
#define IDH_SDP_DATA_TYPE_UINT32                           0x0000124A // SDP_DATA_TYPE_UINT32
#define IDH_SDP_DATA_TYPE_UINT64                           0x0000124B // SDP_DATA_TYPE_UINT64
#define IDH_SDP_DATA_TYPE_UINT8                            0x0000124C // SDP_DATA_TYPE_UINT8
#define IDH_SDP_DATA_TYPE_URL                              0x0000124D // SDP_DATA_TYPE_URL
#define IDH_SDP_DATA_TYPE_UUID                             0x0000124E // SDP_DATA_TYPE_UUID
#define IDH_SDP_DATA_TYPE_UUID128                          0x0000124F // SDP_DATA_TYPE_UUID128
#define IDH_SDP_DATA_TYPE_UUID16                           0x00001250 // SDP_DATA_TYPE_UUID16
#define IDH_SDP_DATA_TYPE_UUID32                           0x00001251 // SDP_DATA_TYPE_UUID32
#define IDH_SDP_ERROR_INSUFFICIENT_RESOURCE                0x00001252 // SDP_ERROR_INSUFFICIENT_RESOURCE
#define IDH_SDP_ERROR_INVALID_CONTINUATION_STATE           0x00001253 // SDP_ERROR_INVALID_CONTINUATION_STATE
#define IDH_SDP_ERROR_INVALID_PDU_SIZE                     0x00001254 // SDP_ERROR_INVALID_PDU_SIZE
#define IDH_SDP_ERROR_INVALID_REQUEST_SYNTAX               0x00001255 // SDP_ERROR_INVALID_REQUEST_SYNTAX
#define IDH_SDP_ERROR_INVALID_SDP_VERSION                  0x00001256 // SDP_ERROR_INVALID_SDP_VERSION
#define IDH_SDP_ERROR_INVALID_SR_HANDLE                    0x00001257 // SDP_ERROR_INVALID_SR_HANDLE
#define IDH_SDP_ERROR_RESERVED                             0x00001258 // SDP_ERROR_RESERVED
#define IDH_SDP_ErrorResponse                              0x00001259 // SDP_ErrorResponse
#define IDH_SDP_FTP_SERVICE_ID                             0x0000125A // SDP_FTP_SERVICE_ID
#define IDH_SDP_HID_SERVICE_ID                             0x0000125B // SDP_HID_SERVICE_ID
#define IDH_SDP_HSP_AG_SERVICE_ID                          0x0000125C // SDP_HSP_AG_SERVICE_ID
#define IDH_SDP_HSP_HS_SERVICE_ID                          0x0000125D // SDP_HSP_HS_SERVICE_ID
#define IDH_SDP_MAX_ATTRIBUTE_PATTERN_LEN                  0x0000125E // SDP_MAX_ATTRIBUTE_PATTERN_LEN
#define IDH_SDP_MAX_DATA_ELEMENT_LEN                       0x0000125F // SDP_MAX_DATA_ELEMENT_LEN
#define IDH_SDP_MAX_DATA_ELEMENTS                          0x00001260 // SDP_MAX_DATA_ELEMENTS
#define IDH_SDP_MAX_SEARCH_PATTERN_LEN                     0x00001261 // SDP_MAX_SEARCH_PATTERN_LEN
#define IDH_SDP_MAX_TRANSACTIONS                           0x00001262 // SDP_MAX_TRANSACTIONS
#define IDH_SDP_PDU_HEADER_LEN                             0x00001263 // SDP_PDU_HEADER_LEN
#define IDH_SDP_RFCOMM_SERVICE_ID                          0x00001264 // SDP_RFCOMM_SERVICE_ID
#define IDH_SDP_ServiceAttributeRequest                    0x00001265 // SDP_ServiceAttributeRequest
#define IDH_SDP_ServiceAttributeResponse                   0x00001266 // SDP_ServiceAttributeResponse
#define IDH_SDP_ServiceSearchAttributeRequest              0x00001267 // SDP_ServiceSearchAttributeRequest
#define IDH_SDP_ServiceSearchAttributeResponse             0x00001268 // SDP_ServiceSearchAttributeResponse
#define IDH_SDP_ServiceSearchRequest                       0x00001269 // SDP_ServiceSearchRequest
#define IDH_SDP_ServiceSearchResponse                      0x0000126A // SDP_ServiceSearchResponse
#define IDH_SDP_SR_HANDLE_HDP_SINK                         0x0000126B // SDP_SR_HANDLE_HDP_SINK
#define IDH_SDP_SR_HANDLE_HDP_SOURCE                       0x0000126C // SDP_SR_HANDLE_HDP_SOURCE
#define IDH_SDP_SR_HANDLE_HFP_HF                           0x0000126D // SDP_SR_HANDLE_HFP_HF
#define IDH_SDP_SR_HANDLE_HID                              0x0000126E // SDP_SR_HANDLE_HID
#define IDH_SDP_SR_HANDLE_HID_KEYBOARD                     0x0000126F // SDP_SR_HANDLE_HID_KEYBOARD
#define IDH_SDP_SR_HANDLE_HSP_HS                           0x00001270 // SDP_SR_HANDLE_HSP_HS
#define IDH_SDP_SR_HANDLE_OBEXFileTransfer                 0x00001271 // SDP_SR_HANDLE_OBEXFileTransfer
#define IDH_SDP_SR_HANDLE_OBEXObjectPush                   0x00001272 // SDP_SR_HANDLE_OBEXObjectPush
#define IDH_SDP_SR_HANDLE_PNPINFORMATION                   0x00001273 // SDP_SR_HANDLE_PNPINFORMATION
#define IDH_SDP_SR_HANDLE_RFCOMM                           0x00001274 // SDP_SR_HANDLE_RFCOMM
#define IDH_SDP_SR_HANDLE_SERVER                           0x00001275 // SDP_SR_HANDLE_SERVER
#define IDH_SDP_SR_HANDLE_TEST                             0x00001276 // SDP_SR_HANDLE_TEST
#define IDH_bt_sdp_client_evt_connected_t                  0x00001277 // bt_sdp_client_evt_connected_t
#define IDH_bt_sdp_client_evt_disconnected_t               0x00001278 // bt_sdp_client_evt_disconnected_t
#define IDH_bt_sdp_client_callback_fp                      0x00001279 // bt_sdp_client_callback_fp
#define IDH_bt_sdp_data_element_cp                         0x0000127A // bt_sdp_data_element_cp
#define IDH_bt_sdp_data_element_p                          0x0000127B // bt_sdp_data_element_p
#define IDH_bt_sdp_data_element_t                          0x0000127C // bt_sdp_data_element_t
#define IDH_bt_sdp_found_attr_list_t                       0x0000127D // bt_sdp_found_attr_list_t
#define IDH_bt_sdp_packet_t                                0x0000127E // bt_sdp_packet_t
#define IDH_bt_sdp_read_de_callback_ftp                    0x0000127F // bt_sdp_read_de_callback_ftp
#define IDH_bt_sdp_sequence_cp                             0x00001280 // bt_sdp_sequence_cp
#define IDH_bt_sdp_sequence_p                              0x00001281 // bt_sdp_sequence_p
#define IDH_bt_sdp_sequence_t                              0x00001282 // bt_sdp_sequence_t
#define IDH_bt_sdp_serialization_state_p                   0x00001283 // bt_sdp_serialization_state_p
#define IDH_bt_sdp_serialization_state_t                   0x00001284 // bt_sdp_serialization_state_t
#define IDH_bt_sdp_server_attribute_t                      0x00001285 // bt_sdp_server_attribute_t
#define IDH_bt_sdp_server_data_element_t                   0x00001286 // bt_sdp_server_data_element_t
#define IDH_bt_sdp_server_record_t                         0x00001287 // bt_sdp_server_record_t
#define IDH_bt_sdp_service_attribute_callback_fp           0x00001288 // bt_sdp_service_attribute_callback_fp
#define IDH_bt_sdp_service_search_callback_fp              0x00001289 // bt_sdp_service_search_callback_fp
#define IDH_bt_sdp_service_transaction_p                   0x0000128A // bt_sdp_service_transaction_p
#define IDH_bt_sdp_service_transaction_t                   0x0000128B // bt_sdp_service_transaction_t
#define IDH_bt_sdp_transaction_t                           0x0000128C // bt_sdp_transaction_t
#define IDH_bt_sr_handle_p                                 0x0000128D // bt_sr_handle_p
#define IDH_bt_sr_handle_t                                 0x0000128E // bt_sr_handle_t
#define IDH_SDP_CLIENT_EVT_CONNECTION_FAILED               0x0000128F // SDP_CLIENT_EVT_CONNECTION_FAILED
#define IDH_SDP_ATTRID_HCRP_DeviceLocation                 0x00001290 // SDP_ATTRID_HCRP_DeviceLocation
#define IDH_SDP_ATTRID_HCRP_DeviceName                     0x00001291 // SDP_ATTRID_HCRP_DeviceName
#define IDH_SDP_ATTRID_HCRP_FriendlyName                   0x00001292 // SDP_ATTRID_HCRP_FriendlyName
#define IDH_SDP_CLSID_HARD_COPY_CABLE_REPLACEMENT          0x00001293 // SDP_CLSID_HARD_COPY_CABLE_REPLACEMENT
#define IDH_SDP_CLSID_HARD_COPY_CONTROL_CHANNEL            0x00001294 // SDP_CLSID_HARD_COPY_CONTROL_CHANNEL
#define IDH_SDP_CLSID_HARD_COPY_DATA_CHANNEL               0x00001295 // SDP_CLSID_HARD_COPY_DATA_CHANNEL
#define IDH_SDP_CLSID_HARD_COPY_NOTIFICATION               0x00001296 // SDP_CLSID_HARD_COPY_NOTIFICATION
#define IDH_SDP_CLSID_HCR_PRINT                            0x00001297 // SDP_CLSID_HCR_PRINT
#define IDH_SDP_CLSID_HCR_SCAN                             0x00001298 // SDP_CLSID_HCR_SCAN
#define IDH_SDP_ATTRID_HCRP_1284ID                         0x00001299 // SDP_ATTRID_HCRP_1284ID
#define IDH_bt_spp_allocate_bt_l2cap_mgr_t__bt_spp_state_callback_fp_void_ 0x0000129A // bt_spp_allocate@bt_l2cap_mgr_t*@bt_spp_state_callback_fp@void*
#define IDH_bt_spp_cancel_receive_bt_spp_port_t_           0x0000129B // bt_spp_cancel_receive@bt_spp_port_t*
#define IDH_bt_spp_cancel_send_bt_spp_port_t_              0x0000129C // bt_spp_cancel_send@bt_spp_port_t*
#define IDH_bt_spp_clr_port_options_bt_spp_port_t__bt_uint 0x0000129D // bt_spp_clr_port_options@bt_spp_port_t*@bt_uint
#define IDH_bt_spp_connect_bt_spp_port_t__bt_bdaddr_p_bt_byte 0x0000129E // bt_spp_connect@bt_spp_port_t*@bt_bdaddr_p@bt_byte
#define IDH_bt_spp_deallocate_bt_spp_port_t_               0x0000129F // bt_spp_deallocate@bt_spp_port_t*
#define IDH_bt_spp_disconnect_bt_spp_port_t_               0x000012A0 // bt_spp_disconnect@bt_spp_port_t*
#define IDH_bt_spp_find_server_bt_bdaddr_t__bt_uuid_t__bt_spp_find_server_callback_fp_void_ 0x000012A1 // bt_spp_find_server@bt_bdaddr_t*@bt_uuid_t*@bt_spp_find_server_callback_fp@void*
#define IDH_bt_spp_get_frame_length_bt_spp_port_t_         0x000012A2 // bt_spp_get_frame_length@bt_spp_port_t*
#define IDH_bt_spp_get_hci_connection_bt_spp_port_t_       0x000012A3 // bt_spp_get_hci_connection@bt_spp_port_t*
#define IDH_bt_spp_get_local_modem_status_bt_spp_port_t_   0x000012A4 // bt_spp_get_local_modem_status@bt_spp_port_t*
#define IDH_bt_spp_get_remote_address_bt_spp_port_t_       0x000012A5 // bt_spp_get_remote_address@bt_spp_port_t*
#define IDH_bt_spp_get_remote_modem_status_bt_spp_port_t_  0x000012A6 // bt_spp_get_remote_modem_status@bt_spp_port_t*
#define IDH_bt_spp_init                                    0x000012A7 // bt_spp_init
#define IDH_bt_spp_listen_bt_spp_port_t__bt_byte           0x000012A8 // bt_spp_listen@bt_spp_port_t*@bt_byte
#define IDH_bt_spp_receive_bt_spp_port_t__void__bt_int_bt_spp_receive_callback_fp 0x000012A9 // bt_spp_receive@bt_spp_port_t*@void*@bt_int@bt_spp_receive_callback_fp
#define IDH_bt_spp_send_bt_spp_port_t__void__bt_ulong_bt_spp_send_callback_fp 0x000012AA // bt_spp_send@bt_spp_port_t*@void*@bt_ulong@bt_spp_send_callback_fp
#define IDH_bt_spp_set_dtr_bt_spp_port_t__bt_bool          0x000012AB // bt_spp_set_dtr@bt_spp_port_t*@bt_bool
#define IDH_bt_spp_set_local_modem_status_bt_spp_port_t__bt_byte 0x000012AC // bt_spp_set_local_modem_status@bt_spp_port_t*@bt_byte
#define IDH_bt_spp_set_port_options_bt_spp_port_t__bt_uint 0x000012AD // bt_spp_set_port_options@bt_spp_port_t*@bt_uint
#define IDH_bt_spp_set_rts_bt_spp_port_t__bt_bool          0x000012AE // bt_spp_set_rts@bt_spp_port_t*@bt_bool
#define IDH__bt_spp_find_port_bt_rfcomm_dlc_t_             0x000012AF // _bt_spp_find_port@bt_rfcomm_dlc_t*
#define IDH__bt_spp_handle_rx_bt_spp_port_t_               0x000012B0 // _bt_spp_handle_rx@bt_spp_port_t*
#define IDH__bt_spp_handle_tx_bt_spp_port_t_               0x000012B1 // _bt_spp_handle_tx@bt_spp_port_t*
#define IDH__bt_spp_rfcomm_read_data_callback_bt_rfcomm_dlc_p_bt_byte_p_bt_int 0x000012B2 // _bt_spp_rfcomm_read_data_callback@bt_rfcomm_dlc_p@bt_byte_p@bt_int
#define IDH__bt_spp_rfcomm_send_data_callback_bt_rfcomm_dlc_t__bt_byte__bt_int_bt_int 0x000012B3 // _bt_spp_rfcomm_send_data_callback@bt_rfcomm_dlc_t*@bt_byte*@bt_int@bt_int
#define IDH__bt_spp_client_init                            0x000012B4 // _bt_spp_client_init
#define IDH_bt_spp_cancel_listen_bt_spp_port_t__bt_byte    0x000012B5 // bt_spp_cancel_listen@bt_spp_port_t*@bt_byte
#define IDH_bt_spp_find_server_ex_bt_bdaddr_t__bt_uuid_t__bt_bool_bt_spp_find_server_callback_fp_bt_s 0x000012B6 // bt_spp_find_server_ex@bt_bdaddr_t*@bt_uuid_t*@bt_bool@bt_spp_find_server_callback_fp@bt_sdp_client_callback_fp@void*
#define IDH_SPP_PORT_OPTION_ENCRYPTED                      0x000012B7 // SPP_PORT_OPTION_ENCRYPTED
#define IDH_SPP_PORT_OPTION_MASTER                         0x000012B8 // SPP_PORT_OPTION_MASTER
#define IDH_SPP_PORT_OPTION_SECURE                         0x000012B9 // SPP_PORT_OPTION_SECURE
#define IDH_SPP_PORT_TYPE_INCOMING                         0x000012BA // SPP_PORT_TYPE_INCOMING
#define IDH_SPP_PORT_TYPE_OUTGOING                         0x000012BB // SPP_PORT_TYPE_OUTGOING
#define IDH_SPP_RS232_CTS                                  0x000012BC // SPP_RS232_CTS
#define IDH_SPP_RS232_DCD                                  0x000012BD // SPP_RS232_DCD
#define IDH_SPP_RS232_DSR                                  0x000012BE // SPP_RS232_DSR
#define IDH_SPP_RS232_DTR                                  0x000012BF // SPP_RS232_DTR
#define IDH_SPP_RS232_RI                                   0x000012C0 // SPP_RS232_RI
#define IDH_SPP_RS232_RTS                                  0x000012C1 // SPP_RS232_RTS
#define IDH_bt_spp_find_server_callback_fp                 0x000012C2 // bt_spp_find_server_callback_fp
#define IDH_bt_spp_port_event_e                            0x000012C3 // bt_spp_port_event_e
#define IDH_bt_spp_port_state_e                            0x000012C4 // bt_spp_port_state_e
#define IDH_bt_spp_port_t                                  0x000012C5 // bt_spp_port_t
#define IDH_bt_spp_receive_callback_fp                     0x000012C6 // bt_spp_receive_callback_fp
#define IDH_bt_spp_send_callback_fp                        0x000012C7 // bt_spp_send_callback_fp
#define IDH_bt_spp_send_status_e                           0x000012C8 // bt_spp_send_status_e
#define IDH_bt_spp_state_callback_fp                       0x000012C9 // bt_spp_state_callback_fp
#define IDH_bt_ssp_evt_handler_bt_hci_event_t_             0x000012CA // bt_ssp_evt_handler@bt_hci_event_t*
#define IDH_bt_ssp_init                                    0x000012CB // bt_ssp_init
#define IDH_bt_ssp_read_local_oob_data_bt_spp_read_local_oob_data_callback_fp 0x000012CC // bt_ssp_read_local_oob_data@bt_spp_read_local_oob_data_callback_fp
#define IDH_bt_ssp_send_keypress_notification_bt_bdaddr_p_SSP_KEYPRESS_NOTIFICATION_TYPE 0x000012CD // bt_ssp_send_keypress_notification@bt_bdaddr_p@SSP_KEYPRESS_NOTIFICATION_TYPE
#define IDH_bt_ssp_send_user_confirmation_bt_byte_bt_ssp_user_confirmation_request__bt_hci_cmd_callba 0x000012CE // bt_ssp_send_user_confirmation@bt_byte@bt_ssp_user_confirmation_request*@bt_hci_cmd_callback_fp
#define IDH_bt_ssp_send_user_passkey_bt_byte_bt_ssp_user_passkey_request__bt_hci_cmd_callback_fp 0x000012CF // bt_ssp_send_user_passkey@bt_byte@bt_ssp_user_passkey_request*@bt_hci_cmd_callback_fp
#define IDH_bt_ssp_set_io_capabilities_bt_byte_bt_ssp_io_capability__bt_hci_cmd_callback_fp 0x000012D0 // bt_ssp_set_io_capabilities@bt_byte@bt_ssp_io_capability*@bt_hci_cmd_callback_fp
#define IDH_bt_ssp_set_mode_SSP_MODE_bt_hci_cmd_callback_fp 0x000012D1 // bt_ssp_set_mode@SSP_MODE@bt_hci_cmd_callback_fp
#define IDH_bt_ssp_set_oob_data_bt_byte_bt_ssp_oob_data__bt_hci_cmd_callback_fp 0x000012D2 // bt_ssp_set_oob_data@bt_byte@bt_ssp_oob_data*@bt_hci_cmd_callback_fp
#define IDH_ssp_evt_io_capability_request_bt_hci_event_t_  0x000012D3 // ssp_evt_io_capability_request@bt_hci_event_t*
#define IDH_ssp_evt_io_capability_response_bt_hci_event_t_ 0x000012D4 // ssp_evt_io_capability_response@bt_hci_event_t*
#define IDH_ssp_evt_keypress_notification_bt_hci_event_t_  0x000012D5 // ssp_evt_keypress_notification@bt_hci_event_t*
#define IDH_ssp_evt_oob_data_request_bt_hci_event_t_       0x000012D6 // ssp_evt_oob_data_request@bt_hci_event_t*
#define IDH_ssp_evt_ssp_complete_bt_hci_event_t_           0x000012D7 // ssp_evt_ssp_complete@bt_hci_event_t*
#define IDH_ssp_evt_user_confirmation_request_bt_hci_event_t_ 0x000012D8 // ssp_evt_user_confirmation_request@bt_hci_event_t*
#define IDH_ssp_evt_user_passkey_notification_bt_hci_event_t_ 0x000012D9 // ssp_evt_user_passkey_notification@bt_hci_event_t*
#define IDH_ssp_evt_user_passkey_request_bt_hci_event_t_   0x000012DA // ssp_evt_user_passkey_request@bt_hci_event_t*
#define IDH_OOB_DATA_HASH_LENGTH                           0x000012DB // OOB_DATA_HASH_LENGTH
#define IDH_OOB_DATA_RANDOMIZER_LENGTH                     0x000012DC // OOB_DATA_RANDOMIZER_LENGTH
#define IDH_SSP_MAX_MANAGERS                               0x000012DD // SSP_MAX_MANAGERS
#define IDH__bt_spp_port_t                                 0x000012DE // _bt_spp_port_t
#define IDH_bt_spp_read_local_oob_data_callback_fp         0x000012DF // bt_spp_read_local_oob_data_callback_fp
#define IDH_bt_ssp_io_capability                           0x000012E0 // bt_ssp_io_capability
#define IDH_bt_ssp_keypress_notification                   0x000012E1 // bt_ssp_keypress_notification
#define IDH_bt_ssp_oob_data                                0x000012E2 // bt_ssp_oob_data
#define IDH_bt_ssp_simple_pairing_complete                 0x000012E3 // bt_ssp_simple_pairing_complete
#define IDH_bt_ssp_user_confirmation_request               0x000012E4 // bt_ssp_user_confirmation_request
#define IDH_bt_ssp_user_passkey_notification               0x000012E5 // bt_ssp_user_passkey_notification
#define IDH_bt_ssp_user_passkey_request                    0x000012E6 // bt_ssp_user_passkey_request
#define IDH_SSP_AUTHENTICATION_REQUIREMENTS                0x000012E7 // SSP_AUTHENTICATION_REQUIREMENTS
#define IDH_SSP_IO_CAPABILITY                              0x000012E8 // SSP_IO_CAPABILITY
#define IDH_SSP_KEYPRESS_NOTIFICATION_TYPE                 0x000012E9 // SSP_KEYPRESS_NOTIFICATION_TYPE
#define IDH_SSP_MODE                                       0x000012EA // SSP_MODE
#define IDH_SSP_OOB_DATA_PRESENT                           0x000012EB // SSP_OOB_DATA_PRESENT
#define IDH_SSP_EVENT                                      0x000012EC // SSP_EVENT
#define IDH_btx_csr_alloc_bccmd_getreq_bt_uint_bt_uint_bt_hci_cmd_callback_fp_void_ 0x000012ED // btx_csr_alloc_bccmd_getreq@bt_uint@bt_uint@bt_hci_cmd_callback_fp@void*
#define IDH_btx_csr_alloc_bccmd_setreq_bt_uint_bt_uint_bt_hci_cmd_callback_fp_void_ 0x000012EE // btx_csr_alloc_bccmd_setreq@bt_uint@bt_uint@bt_hci_cmd_callback_fp@void*
#define IDH_btx_csr_autobaud_btx_csr_autobaud_buffer_t__btx_csr_autobaud_callback_fp_void_ 0x000012EF // btx_csr_autobaud@btx_csr_autobaud_buffer_t*@btx_csr_autobaud_callback_fp@void*
#define IDH_btx_csr_bc7_sel_host_interface_h4_btx_csr_autobaud_buffer_t__bt_byte_btx_csr_autobaud_cal 0x000012F0 // btx_csr_bc7_sel_host_interface_h4@btx_csr_autobaud_buffer_t*@bt_byte@btx_csr_autobaud_callback_fp@void*
#define IDH_btx_csr_enable_tx_bt_bool_bt_hci_cmd_callback_fp_void_ 0x000012F1 // btx_csr_enable_tx@bt_bool@bt_hci_cmd_callback_fp@void*
#define IDH_btx_csr_exec_script_btx_csr_script_t__btx_csr_exec_script_buffer_t__btx_csr_exec_script_c 0x000012F2 // btx_csr_exec_script@btx_csr_script_t*@btx_csr_exec_script_buffer_t*@btx_csr_exec_script_callback_fp@void*
#define IDH_btx_csr_get_cached_temperature_btx_csr_get_var_callback_fp_void_ 0x000012F3 // btx_csr_get_cached_temperature@btx_csr_get_var_callback_fp@void*
#define IDH_btx_csr_get_ps_var_bt_uint_bt_uint_btx_csr_get_ps_var_callback_fp_void_ 0x000012F4 // btx_csr_get_ps_var@bt_uint@bt_uint@btx_csr_get_ps_var_callback_fp@void*
#define IDH_btx_csr_get_ps_var_ex_bt_uint_bt_uint_bt_uint_btx_csr_get_ps_var_callback_fp_void_ 0x000012F5 // btx_csr_get_ps_var_ex@bt_uint@bt_uint@bt_uint@btx_csr_get_ps_var_callback_fp@void*
#define IDH_btx_csr_get_rssi_acl_bt_hci_hconn_t_btx_csr_get_var_callback_fp_void_ 0x000012F6 // btx_csr_get_rssi_acl@bt_hci_hconn_t@btx_csr_get_var_callback_fp@void*
#define IDH_btx_csr_get_script__PB_27_R20_BC6ROM_A04       0x000012F7 // btx_csr_get_script__PB_27_R20_BC6ROM_A04
#define IDH_btx_csr_get_script__PB_90_REV6                 0x000012F8 // btx_csr_get_script__PB_90_REV6
#define IDH_btx_csr_get_var_bt_uint_btx_csr_get_var_callback_fp_void_ 0x000012F9 // btx_csr_get_var@bt_uint@btx_csr_get_var_callback_fp@void*
#define IDH_btx_csr_set_ps_var_bt_uint_bt_uint__bt_uint_bt_hci_cmd_callback_fp 0x000012FA // btx_csr_set_ps_var@bt_uint@bt_uint*@bt_uint@bt_hci_cmd_callback_fp
#define IDH_btx_csr_set_ps_var_ex_bt_uint_bt_uint__bt_uint_bt_uint_bt_hci_cmd_callback_fp 0x000012FB // btx_csr_set_ps_var_ex@bt_uint@bt_uint*@bt_uint@bt_uint@bt_hci_cmd_callback_fp
#define IDH_btx_csr_set_ps_vars_bt_uint__btx_csr_set_ps_vars_buffer_t__btx_csr_set_ps_vars_callback_f 0x000012FC // btx_csr_set_ps_vars@bt_uint*@btx_csr_set_ps_vars_buffer_t*@btx_csr_set_ps_vars_callback_fp@void*
#define IDH_btx_csr_set_ps_vars_ex_bt_uint__btx_csr_set_ps_vars_buffer_t__bt_uint_btx_csr_set_ps_vars 0x000012FD // btx_csr_set_ps_vars_ex@bt_uint*@btx_csr_set_ps_vars_buffer_t*@bt_uint@btx_csr_set_ps_vars_callback_fp@void*
#define IDH_btx_csr_set_var_bt_uint_bt_uint__bt_uint_btx_csr_set_var_callback_fp_void_ 0x000012FE // btx_csr_set_var@bt_uint@bt_uint*@bt_uint@btx_csr_set_var_callback_fp@void*
#define IDH_btx_csr_warm_reset                             0x000012FF // btx_csr_warm_reset
#define IDH_btx_csr_warm_reset_ex_bt_hci_cmd_callback_fp_void_ 0x00001300 // btx_csr_warm_reset_ex@bt_hci_cmd_callback_fp@void*
#define IDH_btx_ti_drpb_enable_rf_calibration_bt_byte_bt_ulong_bt_byte_bt_hci_cmd_callback_fp 0x00001301 // btx_ti_drpb_enable_rf_calibration@bt_byte@bt_ulong@bt_byte@bt_hci_cmd_callback_fp
#define IDH_btx_ti_drpb_set_power_vector_bt_byte_bt_byte__bt_byte_bt_uint_bt_hci_cmd_callback_fp 0x00001302 // btx_ti_drpb_set_power_vector@bt_byte@bt_byte*@bt_byte@bt_uint@bt_hci_cmd_callback_fp
#define IDH_btx_ti_drpb_tester_con_tx_bt_byte_bt_byte_bt_byte_bt_byte_bt_ulong_bt_ulong_bt_hci_cmd_ca 0x00001303 // btx_ti_drpb_tester_con_tx@bt_byte@bt_byte@bt_byte@bt_byte@bt_ulong@bt_ulong@bt_hci_cmd_callback_fp
#define IDH_btx_ti_enable_deep_sleep_bt_bool_bt_hci_cmd_callback_fp 0x00001304 // btx_ti_enable_deep_sleep@bt_bool@bt_hci_cmd_callback_fp
#define IDH_btx_ti_enable_fast_clock_crystal_bt_hci_cmd_callback_fp 0x00001305 // btx_ti_enable_fast_clock_crystal@bt_hci_cmd_callback_fp
#define IDH_btx_ti_enable_low_power_scan_bt_bool_bt_hci_cmd_callback_fp 0x00001306 // btx_ti_enable_low_power_scan@bt_bool@bt_hci_cmd_callback_fp
#define IDH_btx_ti_enable_low_power_scan_default_bt_bool_bt_hci_cmd_callback_fp 0x00001307 // btx_ti_enable_low_power_scan_default@bt_bool@bt_hci_cmd_callback_fp
#define IDH_btx_ti_exec_script_btx_ti_script_t__btx_ti_exec_script_buffer_t__btx_ti_completion_callba 0x00001308 // btx_ti_exec_script@btx_ti_script_t*@btx_ti_exec_script_buffer_t*@btx_ti_completion_callback_fp@void*
#define IDH_btx_ti_exec_script_oem_btx_ti_script_t__btx_ti_exec_script_oem_buffer_t__btx_ti_exec_scri 0x00001309 // btx_ti_exec_script_oem@btx_ti_script_t*@btx_ti_exec_script_oem_buffer_t*@btx_ti_exec_script_oem_callback_fp@void*
#define IDH_btx_ti_get_script__BL6450_2_0_BT_Service_Pack_2_36 0x0000130A // btx_ti_get_script__BL6450_2_0_BT_Service_Pack_2_36
#define IDH_btx_ti_get_script__BL6450_2_0_BT_Service_Pack_2_44 0x0000130B // btx_ti_get_script__BL6450_2_0_BT_Service_Pack_2_44
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_10 0x0000130C // btx_ti_get_script__BL6450L_BT_Service_Pack_2_10
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_10_BLE_AddOn 0x0000130D // btx_ti_get_script__BL6450L_BT_Service_Pack_2_10_BLE_AddOn
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_12 0x0000130E // btx_ti_get_script__BL6450L_BT_Service_Pack_2_12
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_12_BLE_AddOn 0x0000130F // btx_ti_get_script__BL6450L_BT_Service_Pack_2_12_BLE_AddOn
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_7 0x00001310 // btx_ti_get_script__BL6450L_BT_Service_Pack_2_7
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_AVPR_AddOn 0x00001311 // btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_AVPR_AddOn
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_BLE_AddOn 0x00001312 // btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_BLE_AddOn
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_Short 0x00001313 // btx_ti_get_script__BL6450L_BT_Service_Pack_2_8_Short
#define IDH_btx_ti_get_script__BL6450x_BT_Service_Pack_2_7_AVPR_AddOn 0x00001314 // btx_ti_get_script__BL6450x_BT_Service_Pack_2_7_AVPR_AddOn
#define IDH_btx_ti_get_script__BL6450x_BT_Service_Pack_2_7_BLE_AddOn 0x00001315 // btx_ti_get_script__BL6450x_BT_Service_Pack_2_7_BLE_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_0_1 0x00001316 // btx_ti_get_script__CC2564B_BT_Service_Pack_0_1
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_0_1_BLE_AddOn 0x00001317 // btx_ti_get_script__CC2564B_BT_Service_Pack_0_1_BLE_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_0_2 0x00001318 // btx_ti_get_script__CC2564B_BT_Service_Pack_0_2
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_0_2_BLE_AddOn 0x00001319 // btx_ti_get_script__CC2564B_BT_Service_Pack_0_2_BLE_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_3 0x0000131A // btx_ti_get_script__WL127xL_BT_Service_Pack_2_3
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_AVPR_AddOn 0x0000131B // btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_AVPR_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_BLE_AddOn 0x0000131C // btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_BLE_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_DC2DC_AddOn 0x0000131D // btx_ti_get_script__WL127xL_BT_Service_Pack_2_3_DC2DC_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_4 0x0000131E // btx_ti_get_script__WL127xL_BT_Service_Pack_2_4
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_AVPR_AddOn 0x0000131F // btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_AVPR_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_BLE_AddOn 0x00001320 // btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_BLE_AddOn
#define IDH_btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_DC2DC_AddOn 0x00001321 // btx_ti_get_script__WL127xL_BT_Service_Pack_2_4_DC2DC_AddOn
#define IDH_btx_ti_get_script__XWL1271L1_BT_ServicePack_1_3 0x00001322 // btx_ti_get_script__XWL1271L1_BT_ServicePack_1_3
#define IDH_btx_ti_get_script__XWL1271L1_BT_ServicePack_1_3_BLE_Init 0x00001323 // btx_ti_get_script__XWL1271L1_BT_ServicePack_1_3_BLE_Init
#define IDH_btx_ti_init_ble_controller_btx_ti_exec_script_buffer_t__btx_ti_completion_callback_fp_voi 0x00001324 // btx_ti_init_ble_controller@btx_ti_exec_script_buffer_t*@btx_ti_completion_callback_fp@void*
#define IDH_btx_ti_init_controller_btx_ti_exec_script_buffer_t__btx_ti_completion_callback_fp_void_ 0x00001325 // btx_ti_init_controller@btx_ti_exec_script_buffer_t*@btx_ti_completion_callback_fp@void*
#define IDH_btx_ti_set_uart_baud_rate_bt_ulong_bt_hci_cmd_callback_fp 0x00001326 // btx_ti_set_uart_baud_rate@bt_ulong@bt_hci_cmd_callback_fp
#define IDH_btx_ti_write_bdaddr_bt_bdaddr_t__bt_hci_cmd_callback_fp 0x00001327 // btx_ti_write_bdaddr@bt_bdaddr_t*@bt_hci_cmd_callback_fp
#define IDH_btx_ti_write_hardware_register_bt_ulong_bt_uint_bt_hci_cmd_callback_fp 0x00001328 // btx_ti_write_hardware_register@bt_ulong@bt_uint@bt_hci_cmd_callback_fp
#define IDH_btx_csr_get_script__dsp_script__PB_109_DSP_rev8 0x00001329 // btx_csr_get_script__dsp_script__PB_109_DSP_rev8
#define IDH_btx_csr_get_script__PB_101_CSR8811_CSP28_UART  0x0000132A // btx_csr_get_script__PB_101_CSR8811_CSP28_UART
#define IDH_btx_csr_get_script__PB_109_CSR8811_REV16       0x0000132B // btx_csr_get_script__PB_109_CSR8811_REV16
#define IDH_btx_csr_get_script__PB_173_CSR8X11_REV1        0x0000132C // btx_csr_get_script__PB_173_CSR8X11_REV1
#define IDH_btx_csr_init                                   0x0000132D // btx_csr_init
#define IDH_btx_csr_init_hq_script_btx_csr_script_t__btx_csr_exec_hq_script_buffer_t_ 0x0000132E // btx_csr_init_hq_script@btx_csr_script_t*@btx_csr_exec_hq_script_buffer_t*
#define IDH_btx_csr_patch_controller_btx_csr_get_script_fp__bt_int_btx_csr_exec_script_buffer_t__btx_ 0x0000132F // btx_csr_patch_controller@btx_csr_get_script_fp*@bt_int@btx_csr_exec_script_buffer_t*@btx_csr_exec_script_callback_fp@void*
#define IDH_btx_csr_register_bccmd_listener_btx_csr_bccmd_listener_t_ 0x00001330 // btx_csr_register_bccmd_listener@btx_csr_bccmd_listener_t*
#define IDH_btx_csr_send_dsp_config_data_bt_uint_bt_uint_bt_uint_bt_uint__bt_uint_bt_hci_cmd_callback 0x00001331 // btx_csr_send_dsp_config_data@bt_uint@bt_uint@bt_uint@bt_uint*@bt_uint@bt_hci_cmd_callback_fp@void*
#define IDH_btx_csr_send_next_hq_script_packet_bt_uint_btx_csr_exec_hq_script_buffer_t_ 0x00001332 // btx_csr_send_next_hq_script_packet@bt_uint@btx_csr_exec_hq_script_buffer_t*
#define IDH_btx_csr_unregister_bccmd_listener_btx_csr_bccmd_listener_t_ 0x00001333 // btx_csr_unregister_bccmd_listener@btx_csr_bccmd_listener_t*
#define IDH_btx_ti_a3dp_sink_close_stream_bt_hci_cmd_callback_fp 0x00001334 // btx_ti_a3dp_sink_close_stream@bt_hci_cmd_callback_fp
#define IDH_btx_ti_a3dp_sink_codec_config_bt_byte_bt_byte_bt_byte_bt_byte_bt_byte_bt_byte_bt_hci_cmd_ 0x00001335 // btx_ti_a3dp_sink_codec_config@bt_byte@bt_byte@bt_byte@bt_byte@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_btx_ti_a3dp_sink_open_stream_bt_byte_bt_uint_bt_hci_cmd_callback_fp 0x00001336 // btx_ti_a3dp_sink_open_stream@bt_byte@bt_uint@bt_hci_cmd_callback_fp
#define IDH_btx_ti_a3dp_sink_start_stream_bt_hci_cmd_callback_fp 0x00001337 // btx_ti_a3dp_sink_start_stream@bt_hci_cmd_callback_fp
#define IDH_btx_ti_a3dp_sink_stop_stream_bt_hci_cmd_callback_fp 0x00001338 // btx_ti_a3dp_sink_stop_stream@bt_hci_cmd_callback_fp
#define IDH_btx_ti_avpr_debug_bt_hci_cmd_callback_fp       0x00001339 // btx_ti_avpr_debug@bt_hci_cmd_callback_fp
#define IDH_btx_ti_avpr_enable_bt_byte_bt_byte_bt_byte_bt_hci_cmd_callback_fp 0x0000133A // btx_ti_avpr_enable@bt_byte@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_14 0x0000133B // btx_ti_get_script__BL6450L_BT_Service_Pack_2_14
#define IDH_btx_ti_get_script__BL6450L_BT_Service_Pack_2_14_BLE_AddOn 0x0000133C // btx_ti_get_script__BL6450L_BT_Service_Pack_2_14_BLE_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_0 0x0000133D // btx_ti_get_script__CC2564B_BT_Service_Pack_1_0
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_0_BLE_AddOn 0x0000133E // btx_ti_get_script__CC2564B_BT_Service_Pack_1_0_BLE_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_1 0x0000133F // btx_ti_get_script__CC2564B_BT_Service_Pack_1_1
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_1_BLE_AddOn 0x00001340 // btx_ti_get_script__CC2564B_BT_Service_Pack_1_1_BLE_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_2 0x00001341 // btx_ti_get_script__CC2564B_BT_Service_Pack_1_2
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_2_AVPR_AddOn 0x00001342 // btx_ti_get_script__CC2564B_BT_Service_Pack_1_2_AVPR_AddOn
#define IDH_btx_ti_get_script__CC2564B_BT_Service_Pack_1_2_BLE_AddOn 0x00001343 // btx_ti_get_script__CC2564B_BT_Service_Pack_1_2_BLE_AddOn
#define IDH_btx_ti_le_enable_bt_byte_bt_byte_bt_hci_cmd_callback_fp 0x00001344 // btx_ti_le_enable@bt_byte@bt_byte@bt_hci_cmd_callback_fp
#define IDH_btx_ti_set_afh_mode_bt_hci_hconn_t_bt_bool_bt_hci_cmd_callback_fp 0x00001345 // btx_ti_set_afh_mode@bt_hci_hconn_t@bt_bool@bt_hci_cmd_callback_fp
#define IDH_btx_ti_write_codec_config_btx_ti_codec_config_t__bt_hci_cmd_callback_fp 0x00001346 // btx_ti_write_codec_config@btx_ti_codec_config_t*@bt_hci_cmd_callback_fp
#define IDH_btx_csr_exec_hq_script_btx_csr_script_t__btx_csr_exec_hq_script_buffer_t__btx_csr_exec_hq 0x00001347 // btx_csr_exec_hq_script@btx_csr_script_t*@btx_csr_exec_hq_script_buffer_t*@btx_csr_exec_hq_script_callback_fp@void*
#define IDH_CSR_SNK_ADC                                    0x00001348 // CSR_SNK_ADC
#define IDH_CSR_SNK_FASTPIPE                               0x00001349 // CSR_SNK_FASTPIPE
#define IDH_CSR_SNK_FM                                     0x0000134A // CSR_SNK_FM
#define IDH_CSR_SNK_I2S                                    0x0000134B // CSR_SNK_I2S
#define IDH_CSR_SNK_L2CAP                                  0x0000134C // CSR_SNK_L2CAP
#define IDH_CSR_SNK_PCM                                    0x0000134D // CSR_SNK_PCM
#define IDH_CSR_SNK_SCO                                    0x0000134E // CSR_SNK_SCO
#define IDH_CSR_SNK_SPDIF                                  0x0000134F // CSR_SNK_SPDIF
#define IDH_CSR_SRC_ADC                                    0x00001350 // CSR_SRC_ADC
#define IDH_CSR_SRC_FASTPIPE                               0x00001351 // CSR_SRC_FASTPIPE
#define IDH_CSR_SRC_FM                                     0x00001352 // CSR_SRC_FM
#define IDH_CSR_SRC_I2S                                    0x00001353 // CSR_SRC_I2S
#define IDH_CSR_SRC_L2CAP                                  0x00001354 // CSR_SRC_L2CAP
#define IDH_CSR_SRC_MIC                                    0x00001355 // CSR_SRC_MIC
#define IDH_CSR_SRC_PCM                                    0x00001356 // CSR_SRC_PCM
#define IDH_CSR_SRC_SCO                                    0x00001357 // CSR_SRC_SCO
#define IDH_CSR_SRC_SPDIF                                  0x00001358 // CSR_SRC_SPDIF
#define IDH_CSR_VARID_CACHED_TEMPERATURE                   0x00001359 // CSR_VARID_CACHED_TEMPERATURE
#define IDH_CSR_VARID_ENABLE_SCO_STREAMS                   0x0000135A // CSR_VARID_ENABLE_SCO_STREAMS
#define IDH_CSR_VARID_MAP_SCO_AUDIO                        0x0000135B // CSR_VARID_MAP_SCO_AUDIO
#define IDH_CSR_VARID_PIO                                  0x0000135C // CSR_VARID_PIO
#define IDH_CSR_VARID_PIO_DIRECTION_MASK                   0x0000135D // CSR_VARID_PIO_DIRECTION_MASK
#define IDH_CSR_VARID_PIO_PROTECT_MASK                     0x0000135E // CSR_VARID_PIO_PROTECT_MASK
#define IDH_CSR_VARID_RSSI_ACL                             0x0000135F // CSR_VARID_RSSI_ACL
#define IDH_CSR_VARID_STREAM_CLOSE_SINK                    0x00001360 // CSR_VARID_STREAM_CLOSE_SINK
#define IDH_CSR_VARID_STREAM_CLOSE_SOURCE                  0x00001361 // CSR_VARID_STREAM_CLOSE_SOURCE
#define IDH_CSR_VARID_STREAM_CONFIGURE                     0x00001362 // CSR_VARID_STREAM_CONFIGURE
#define IDH_CSR_VARID_STREAM_CONNECT                       0x00001363 // CSR_VARID_STREAM_CONNECT
#define IDH_CSR_VARID_STREAM_GET_SINK                      0x00001364 // CSR_VARID_STREAM_GET_SINK
#define IDH_CSR_VARID_STREAM_GET_SOURCE                    0x00001365 // CSR_VARID_STREAM_GET_SOURCE
#define IDH_GETRESP_BAD_REQ                                0x00001366 // GETRESP_BAD_REQ
#define IDH_GETRESP_ERROR                                  0x00001367 // GETRESP_ERROR
#define IDH_GETRESP_NO_ACCESS                              0x00001368 // GETRESP_NO_ACCESS
#define IDH_GETRESP_NO_SUCH_VARID                          0x00001369 // GETRESP_NO_SUCH_VARID
#define IDH_GETRESP_NO_VALUE                               0x0000136A // GETRESP_NO_VALUE
#define IDH_GETRESP_OK                                     0x0000136B // GETRESP_OK
#define IDH_GETRESP_PERMISSION_DENIED                      0x0000136C // GETRESP_PERMISSION_DENIED
#define IDH_GETRESP_READ_ONLY                              0x0000136D // GETRESP_READ_ONLY
#define IDH_GETRESP_TOO_BIG                                0x0000136E // GETRESP_TOO_BIG
#define IDH_GETRESP_WRITE_ONLY                             0x0000136F // GETRESP_WRITE_ONLY
#define IDH_H                                              0x00001370 // H
#define IDH_PS_DEFAULT                                     0x00001371 // PS_DEFAULT
#define IDH_PS_F                                           0x00001372 // PS_F
#define IDH_PS_I                                           0x00001373 // PS_I
#define IDH_PS_RAM                                         0x00001374 // PS_RAM
#define IDH_PS_ROM                                         0x00001375 // PS_ROM
#define IDH_PSKEY_ANA_FREQ                                 0x00001376 // PSKEY_ANA_FREQ
#define IDH_PSKEY_BDADDR                                   0x00001377 // PSKEY_BDADDR
#define IDH_PSKEY_CLOCK_REQUEST_ENABLE                     0x00001378 // PSKEY_CLOCK_REQUEST_ENABLE
#define IDH_PSKEY_DEEP_SLEEP_CLEAR_RTS                     0x00001379 // PSKEY_DEEP_SLEEP_CLEAR_RTS
#define IDH_PSKEY_DEEP_SLEEP_STATE                         0x0000137A // PSKEY_DEEP_SLEEP_STATE
#define IDH_PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK            0x0000137B // PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK
#define IDH_PSKEY_DEEP_SLEEP_WAKE_CTS                      0x0000137C // PSKEY_DEEP_SLEEP_WAKE_CTS
#define IDH_PSKEY_DIGITAL_AUDIO_BITS_PER_SAMPLE            0x0000137D // PSKEY_DIGITAL_AUDIO_BITS_PER_SAMPLE
#define IDH_PSKEY_DIGITAL_AUDIO_CONFIG                     0x0000137E // PSKEY_DIGITAL_AUDIO_CONFIG
#define IDH_PSKEY_HCI_NOP_DISABLE                          0x0000137F // PSKEY_HCI_NOP_DISABLE
#define IDH_PSKEY_HOST_INTERFACE                           0x00001380 // PSKEY_HOST_INTERFACE
#define IDH_PSKEY_HOSTIO_MAP_SCO_PCM                       0x00001381 // PSKEY_HOSTIO_MAP_SCO_PCM
#define IDH_PSKEY_HOSTIO_UART_RESET_TIMEOUT                0x00001382 // PSKEY_HOSTIO_UART_RESET_TIMEOUT
#define IDH_PSKEY_PCM_PULL_CONTROL                         0x00001383 // PSKEY_PCM_PULL_CONTROL
#define IDH_PSKEY_PIO_DEEP_SLEEP_EITHER_LEVEL              0x00001384 // PSKEY_PIO_DEEP_SLEEP_EITHER_LEVEL
#define IDH_PSKEY_UART_BAUDRATE                            0x00001385 // PSKEY_UART_BAUDRATE
#define IDH_PSKEY_UART_BITRATE                             0x00001386 // PSKEY_UART_BITRATE
#define IDH_PSKEY_UART_CONFIG_BCSP                         0x00001387 // PSKEY_UART_CONFIG_BCSP
#define IDH_PSKEY_UART_CONFIG_H4                           0x00001388 // PSKEY_UART_CONFIG_H4
#define IDH_PSKEY_UART_CONFIG_H5                           0x00001389 // PSKEY_UART_CONFIG_H5
#define IDH_PSKEY_UART_TX_WINDOW_SIZE                      0x0000138A // PSKEY_UART_TX_WINDOW_SIZE
#define IDH_PSKEY_VM_DISABLE                               0x0000138B // PSKEY_VM_DISABLE
#define IDH_SET_PS_VALUE_BDADDR                            0x0000138C // SET_PS_VALUE_BDADDR
#define IDH_SET_PS_VALUE_UINT16                            0x0000138D // SET_PS_VALUE_UINT16
#define IDH_SET_PS_VALUE_UINT32                            0x0000138E // SET_PS_VALUE_UINT32
#define IDH_W                                              0x0000138F // W
#define IDH_BTX_TI_EXEC_SCRIPT_OEM_RX_BUFFER_SIZE          0x00001390 // BTX_TI_EXEC_SCRIPT_OEM_RX_BUFFER_SIZE
#define IDH_btx_ti_get_script__CC2560_ServicePack          0x00001391 // btx_ti_get_script__CC2560_ServicePack
#define IDH_btx_ti_get_script__CC2564_BLE_Init             0x00001392 // btx_ti_get_script__CC2564_BLE_Init
#define IDH_btx_ti_get_script__CC2564_ServicePack          0x00001393 // btx_ti_get_script__CC2564_ServicePack
#define IDH_btx_ti_get_script__CC2564B_BLE_Init            0x00001394 // btx_ti_get_script__CC2564B_BLE_Init
#define IDH_btx_ti_get_script__CC2564B_ServicePack         0x00001395 // btx_ti_get_script__CC2564B_ServicePack
#define IDH_BTX_TI_MODULATION_SCHEME_8_DPSK                0x00001396 // BTX_TI_MODULATION_SCHEME_8_DPSK
#define IDH_BTX_TI_MODULATION_SCHEME_CW                    0x00001397 // BTX_TI_MODULATION_SCHEME_CW
#define IDH_BTX_TI_MODULATION_SCHEME_GFSK                  0x00001398 // BTX_TI_MODULATION_SCHEME_GFSK
#define IDH_BTX_TI_MODULATION_SCHEME_P4_DPSK               0x00001399 // BTX_TI_MODULATION_SCHEME_P4_DPSK
#define IDH_BTX_TI_MODULATION_TYPE_EDR2                    0x0000139A // BTX_TI_MODULATION_TYPE_EDR2
#define IDH_BTX_TI_MODULATION_TYPE_EDR3                    0x0000139B // BTX_TI_MODULATION_TYPE_EDR3
#define IDH_BTX_TI_MODULATION_TYPE_GFSK                    0x0000139C // BTX_TI_MODULATION_TYPE_GFSK
#define IDH_BTX_TI_TEST_PATTERN_ALL_0                      0x0000139D // BTX_TI_TEST_PATTERN_ALL_0
#define IDH_BTX_TI_TEST_PATTERN_ALL_1                      0x0000139E // BTX_TI_TEST_PATTERN_ALL_1
#define IDH_BTX_TI_TEST_PATTERN_F0F0                       0x0000139F // BTX_TI_TEST_PATTERN_F0F0
#define IDH_BTX_TI_TEST_PATTERN_FF00                       0x000013A0 // BTX_TI_TEST_PATTERN_FF00
#define IDH_BTX_TI_TEST_PATTERN_PN15                       0x000013A1 // BTX_TI_TEST_PATTERN_PN15
#define IDH_BTX_TI_TEST_PATTERN_PN9                        0x000013A2 // BTX_TI_TEST_PATTERN_PN9
#define IDH_BTX_TI_TEST_PATTERN_USER                       0x000013A3 // BTX_TI_TEST_PATTERN_USER
#define IDH_BTX_TI_TEST_PATTERN_Z0Z0                       0x000013A4 // BTX_TI_TEST_PATTERN_Z0Z0
#define IDH__W                                             0x000013A5 // _W
#define IDH__btx_csr_autobaud_buffer_t                     0x000013A6 // _btx_csr_autobaud_buffer_t
#define IDH__btx_csr_exec_script_buffer_t                  0x000013A7 // _btx_csr_exec_script_buffer_t
#define IDH__btx_csr_set_ps_vars_buffer_t                  0x000013A8 // _btx_csr_set_ps_vars_buffer_t
#define IDH__btx_ti_exec_script_buffer_t                   0x000013A9 // _btx_ti_exec_script_buffer_t
#define IDH__btx_ti_exec_script_oem_buffer_t               0x000013AA // _btx_ti_exec_script_oem_buffer_t
#define IDH_btx_csr_autobaud_buffer_t                      0x000013AB // btx_csr_autobaud_buffer_t
#define IDH_btx_csr_autobaud_callback_fp                   0x000013AC // btx_csr_autobaud_callback_fp
#define IDH_btx_csr_bccmd_header_t                         0x000013AD // btx_csr_bccmd_header_t
#define IDH_btx_csr_cached_temperature_t                   0x000013AE // btx_csr_cached_temperature_t
#define IDH_btx_csr_exec_script_buffer_t                   0x000013AF // btx_csr_exec_script_buffer_t
#define IDH_btx_csr_exec_script_callback_fp                0x000013B0 // btx_csr_exec_script_callback_fp
#define IDH_btx_csr_get_ps_var_callback_fp                 0x000013B1 // btx_csr_get_ps_var_callback_fp
#define IDH_btx_csr_get_var_callback_fp                    0x000013B2 // btx_csr_get_var_callback_fp
#define IDH_btx_csr_pio_direction_mask_t                   0x000013B3 // btx_csr_pio_direction_mask_t
#define IDH_btx_csr_pio_protection_mask_t                  0x000013B4 // btx_csr_pio_protection_mask_t
#define IDH_btx_csr_pio_t                                  0x000013B5 // btx_csr_pio_t
#define IDH_btx_csr_rssi_acl_t                             0x000013B6 // btx_csr_rssi_acl_t
#define IDH_btx_csr_script_t                               0x000013B7 // btx_csr_script_t
#define IDH_btx_csr_set_ps_vars_buffer_t                   0x000013B8 // btx_csr_set_ps_vars_buffer_t
#define IDH_btx_csr_set_ps_vars_callback_fp                0x000013B9 // btx_csr_set_ps_vars_callback_fp
#define IDH_btx_csr_set_var_callback_fp                    0x000013BA // btx_csr_set_var_callback_fp
#define IDH_btx_csr_strm_get_sink_t                        0x000013BB // btx_csr_strm_get_sink_t
#define IDH_btx_csr_strm_get_source_t                      0x000013BC // btx_csr_strm_get_source_t
#define IDH_btx_csr_var_t                                  0x000013BD // btx_csr_var_t
#define IDH_btx_ti_completion_callback_fp                  0x000013BE // btx_ti_completion_callback_fp
#define IDH_btx_ti_exec_script_buffer_t                    0x000013BF // btx_ti_exec_script_buffer_t
#define IDH_btx_ti_exec_script_oem_buffer_t                0x000013C0 // btx_ti_exec_script_oem_buffer_t
#define IDH_btx_ti_exec_script_oem_callback_fp             0x000013C1 // btx_ti_exec_script_oem_callback_fp
#define IDH_btx_ti_script_t                                0x000013C2 // btx_ti_script_t
#define IDH_BTX_TI_A3DP_ROLE_SINK                          0x000013C3 // BTX_TI_A3DP_ROLE_SINK
#define IDH_BTX_TI_A3DP_ROLE_SOURCE                        0x000013C4 // BTX_TI_A3DP_ROLE_SOURCE
#define IDH_BTX_TI_AVPR_DISABLE                            0x000013C5 // BTX_TI_AVPR_DISABLE
#define IDH_BTX_TI_AVPR_DO_NOT_LOAD_A3DP_CODE              0x000013C6 // BTX_TI_AVPR_DO_NOT_LOAD_A3DP_CODE
#define IDH_BTX_TI_AVPR_ENABLE                             0x000013C7 // BTX_TI_AVPR_ENABLE
#define IDH_BTX_TI_AVPR_LOAD_A3DP_CODE                     0x000013C8 // BTX_TI_AVPR_LOAD_A3DP_CODE
#define IDH_btx_ti_get_script__CC2564B_AVPR_Init           0x000013C9 // btx_ti_get_script__CC2564B_AVPR_Init
#define IDH_BTX_TI_SBC_ALLOCATION_METHOD_LOUDNESS          0x000013CA // BTX_TI_SBC_ALLOCATION_METHOD_LOUDNESS
#define IDH_BTX_TI_SBC_ALLOCATION_METHOD_SNR               0x000013CB // BTX_TI_SBC_ALLOCATION_METHOD_SNR
#define IDH_BTX_TI_SBC_BLOCKS_12                           0x000013CC // BTX_TI_SBC_BLOCKS_12
#define IDH_BTX_TI_SBC_BLOCKS_16                           0x000013CD // BTX_TI_SBC_BLOCKS_16
#define IDH_BTX_TI_SBC_BLOCKS_4                            0x000013CE // BTX_TI_SBC_BLOCKS_4
#define IDH_BTX_TI_SBC_BLOCKS_8                            0x000013CF // BTX_TI_SBC_BLOCKS_8
#define IDH_BTX_TI_SBC_CHANNEL_MODE_DUAL_CHANNEL           0x000013D0 // BTX_TI_SBC_CHANNEL_MODE_DUAL_CHANNEL
#define IDH_BTX_TI_SBC_CHANNEL_MODE_JOINT_STEREO           0x000013D1 // BTX_TI_SBC_CHANNEL_MODE_JOINT_STEREO
#define IDH_BTX_TI_SBC_CHANNEL_MODE_MONO                   0x000013D2 // BTX_TI_SBC_CHANNEL_MODE_MONO
#define IDH_BTX_TI_SBC_CHANNEL_MODE_STEREO                 0x000013D3 // BTX_TI_SBC_CHANNEL_MODE_STEREO
#define IDH_BTX_TI_SBC_SAMPLE_FREQUENCY_16000              0x000013D4 // BTX_TI_SBC_SAMPLE_FREQUENCY_16000
#define IDH_BTX_TI_SBC_SAMPLE_FREQUENCY_32000              0x000013D5 // BTX_TI_SBC_SAMPLE_FREQUENCY_32000
#define IDH_BTX_TI_SBC_SAMPLE_FREQUENCY_44100              0x000013D6 // BTX_TI_SBC_SAMPLE_FREQUENCY_44100
#define IDH_BTX_TI_SBC_SAMPLE_FREQUENCY_48000              0x000013D7 // BTX_TI_SBC_SAMPLE_FREQUENCY_48000
#define IDH_CSR_I2S_STREAM_CFG_KEY_AUDIO_ATTEN             0x000013D8 // CSR_I2S_STREAM_CFG_KEY_AUDIO_ATTEN
#define IDH_CSR_I2S_STREAM_CFG_KEY_AUDIO_ATTEN_ENABLE      0x000013D9 // CSR_I2S_STREAM_CFG_KEY_AUDIO_ATTEN_ENABLE
#define IDH_CSR_I2S_STREAM_CFG_KEY_BITS_PER_SAMPLE         0x000013DA // CSR_I2S_STREAM_CFG_KEY_BITS_PER_SAMPLE
#define IDH_CSR_I2S_STREAM_CFG_KEY_CROP_ENABLE             0x000013DB // CSR_I2S_STREAM_CFG_KEY_CROP_ENABLE
#define IDH_CSR_I2S_STREAM_CFG_KEY_JUSTIFY_DELAY           0x000013DC // CSR_I2S_STREAM_CFG_KEY_JUSTIFY_DELAY
#define IDH_CSR_I2S_STREAM_CFG_KEY_JUSTIFY_FORMAT          0x000013DD // CSR_I2S_STREAM_CFG_KEY_JUSTIFY_FORMAT
#define IDH_CSR_I2S_STREAM_CFG_KEY_JUSTIFY_RESOLUTION      0x000013DE // CSR_I2S_STREAM_CFG_KEY_JUSTIFY_RESOLUTION
#define IDH_CSR_I2S_STREAM_CFG_KEY_MASTER                  0x000013DF // CSR_I2S_STREAM_CFG_KEY_MASTER
#define IDH_CSR_I2S_STREAM_CFG_KEY_MCLK                    0x000013E0 // CSR_I2S_STREAM_CFG_KEY_MCLK
#define IDH_CSR_I2S_STREAM_CFG_KEY_POLARITY                0x000013E1 // CSR_I2S_STREAM_CFG_KEY_POLARITY
#define IDH_CSR_I2S_STREAM_CFG_KEY_RX_START_SAMPLE         0x000013E2 // CSR_I2S_STREAM_CFG_KEY_RX_START_SAMPLE
#define IDH_CSR_I2S_STREAM_CFG_KEY_SYNC_RATE               0x000013E3 // CSR_I2S_STREAM_CFG_KEY_SYNC_RATE
#define IDH_CSR_I2S_STREAM_CFG_KEY_TX_START_SAMPLE         0x000013E4 // CSR_I2S_STREAM_CFG_KEY_TX_START_SAMPLE
#define IDH_CSR_MAX_HQ_PACKET_LEN                          0x000013E5 // CSR_MAX_HQ_PACKET_LEN
#define IDH_CSR_MSG_TYPE_GETREQ                            0x000013E6 // CSR_MSG_TYPE_GETREQ
#define IDH_CSR_MSG_TYPE_GETRESP                           0x000013E7 // CSR_MSG_TYPE_GETRESP
#define IDH_CSR_MSG_TYPE_SETREQ                            0x000013E8 // CSR_MSG_TYPE_SETREQ
#define IDH_CSR_PCM_STREAM_CFG_KEY_LSB_FIRST               0x000013E9 // CSR_PCM_STREAM_CFG_KEY_LSB_FIRST
#define IDH_CSR_PCM_STREAM_CFG_KEY_MANCHESTER              0x000013EA // CSR_PCM_STREAM_CFG_KEY_MANCHESTER
#define IDH_CSR_PCM_STREAM_CFG_KEY_MANCHESTER_SLAVE        0x000013EB // CSR_PCM_STREAM_CFG_KEY_MANCHESTER_SLAVE
#define IDH_CSR_PCM_STREAM_CFG_KEY_MASTER                  0x000013EC // CSR_PCM_STREAM_CFG_KEY_MASTER
#define IDH_CSR_PCM_STREAM_CFG_KEY_MCLK                    0x000013ED // CSR_PCM_STREAM_CFG_KEY_MCLK
#define IDH_CSR_PCM_STREAM_CFG_KEY_SHORT_SYNC              0x000013EE // CSR_PCM_STREAM_CFG_KEY_SHORT_SYNC
#define IDH_CSR_PCM_STREAM_CFG_KEY_SIGN_EXTEND             0x000013EF // CSR_PCM_STREAM_CFG_KEY_SIGN_EXTEND
#define IDH_CSR_PCM_STREAM_CFG_KEY_SLOT_COUNT              0x000013F0 // CSR_PCM_STREAM_CFG_KEY_SLOT_COUNT
#define IDH_CSR_PCM_STREAM_CFG_KEY_SYNC_RATE               0x000013F1 // CSR_PCM_STREAM_CFG_KEY_SYNC_RATE
#define IDH_CSR_PCM_STREAM_CFG_KEY_TX_TRISTATE             0x000013F2 // CSR_PCM_STREAM_CFG_KEY_TX_TRISTATE
#define IDH_CSR_VARID_CAPABILITY_DOWNLOAD_INDICATION       0x000013F3 // CSR_VARID_CAPABILITY_DOWNLOAD_INDICATION
#define IDH_CSR_VARID_CREATE_OPERATOR_C                    0x000013F4 // CSR_VARID_CREATE_OPERATOR_C
#define IDH_CSR_VARID_CREATE_OPERATOR_P                    0x000013F5 // CSR_VARID_CREATE_OPERATOR_P
#define IDH_CSR_VARID_DESTROY_OPERATORS                    0x000013F6 // CSR_VARID_DESTROY_OPERATORS
#define IDH_CSR_VARID_DSPMANAGER_CONFIG_REQUEST            0x000013F7 // CSR_VARID_DSPMANAGER_CONFIG_REQUEST
#define IDH_CSR_VARID_MESSAGE_FROM_OPERATOR                0x000013F8 // CSR_VARID_MESSAGE_FROM_OPERATOR
#define IDH_CSR_VARID_START_OPERATORS                      0x000013F9 // CSR_VARID_START_OPERATORS
#define IDH_CSR_VARID_STOP_OPERATORS                       0x000013FA // CSR_VARID_STOP_OPERATORS
#define IDH_CSR_VARID_STREAM_DRAINED_NOTIFICATION          0x000013FB // CSR_VARID_STREAM_DRAINED_NOTIFICATION
#define IDH_CSR_VARID_STREAM_TRANSFORM_DISCONNECT          0x000013FC // CSR_VARID_STREAM_TRANSFORM_DISCONNECT
#define IDH_PSKEY_BLE_DEFAULT_TX_POWER                     0x000013FD // PSKEY_BLE_DEFAULT_TX_POWER
#define IDH_PSKEY_DEEP_SLEEP_EXTERNAL_CLOCK_SOURCE_PIO     0x000013FE // PSKEY_DEEP_SLEEP_EXTERNAL_CLOCK_SOURCE_PIO
#define IDH_PSKEY_H_HC_FC_MAX_SCO_PKT_LEN                  0x000013FF // PSKEY_H_HC_FC_MAX_SCO_PKT_LEN
#define IDH_PSKEY_H_HC_FC_MAX_SCO_PKTS                     0x00001400 // PSKEY_H_HC_FC_MAX_SCO_PKTS
#define IDH_PSKEY_PCM_CLOCK_RATE                           0x00001401 // PSKEY_PCM_CLOCK_RATE
#define IDH_PSKEY_PCM_CONFIG32                             0x00001402 // PSKEY_PCM_CONFIG32
#define IDH_PSKEY_PCM_FORMAT                               0x00001403 // PSKEY_PCM_FORMAT
#define IDH_PSKEY_PCM_SYNC_RATE                            0x00001404 // PSKEY_PCM_SYNC_RATE
#define IDH_PSKEY_PCM_USE_LOW_JITTER_MODE                  0x00001405 // PSKEY_PCM_USE_LOW_JITTER_MODE
#define IDH_PSKEY_UART_CONFIG_H4DS                         0x00001406 // PSKEY_UART_CONFIG_H4DS
#define IDH_BT_LOG_LEVEL_A2DP_PAKCET                       0x00001407 // BT_LOG_LEVEL_A2DP_PAKCET
#define IDH_DCRH                                           0x00001408 // DCRH
#define IDH_btx_csr_bccmd_callback_fp                      0x00001409 // btx_csr_bccmd_callback_fp
#define IDH_btx_csr_bccmd_listener_t                       0x0000140A // btx_csr_bccmd_listener_t
#define IDH_btx_csr_create_operator_c_t                    0x0000140B // btx_csr_create_operator_c_t
#define IDH_btx_csr_exec_hq_script_buffer_t                0x0000140C // btx_csr_exec_hq_script_buffer_t
#define IDH_btx_csr_exec_hq_script_callback_fp             0x0000140D // btx_csr_exec_hq_script_callback_fp
#define IDH_btx_csr_get_script_fp                          0x0000140E // btx_csr_get_script_fp
#define IDH_btx_csr_strm_connect_t                         0x0000140F // btx_csr_strm_connect_t
#define IDH_btx_ti_codec_config_t                          0x00001410 // btx_ti_codec_config_t
#define IDH__btx_csr_bccmd_listener_t                      0x00001411 // _btx_csr_bccmd_listener_t
#define IDH__btx_csr_exec_hq_script_buffer_t               0x00001412 // _btx_csr_exec_hq_script_buffer_t
#define IDH_PSKEY_LC_DEFAULT_TX_POWER                      0x00001413 // PSKEY_LC_DEFAULT_TX_POWER
#define IDH_PSKEY_LC_MAX_TX_POWER                          0x00001414 // PSKEY_LC_MAX_TX_POWER
#define IDH_PSKEY_LC_MAX_TX_POWER_NO_RSSI                  0x00001415 // PSKEY_LC_MAX_TX_POWER_NO_RSSI
#define IDH_bt_alloc_buffer_bt_buffer_mgr_p                0x00001416 // bt_alloc_buffer@bt_buffer_mgr_p
#define IDH_bt_at_parse_fragment_bt_at_parser_t__bt_byte__bt_uint 0x00001417 // bt_at_parse_fragment@bt_at_parser_t*@bt_byte*@bt_uint
#define IDH_bt_at_parser_reset_bt_at_parser_t_             0x00001418 // bt_at_parser_reset@bt_at_parser_t*
#define IDH_bt_free_buffer_bt_buffer_mgr_p_void_           0x00001419 // bt_free_buffer@bt_buffer_mgr_p@void*
#define IDH_bt_get_buffer_bt_buffer_mgr_p_bt_int           0x0000141A // bt_get_buffer@bt_buffer_mgr_p@bt_int
#define IDH_bt_get_buffer_header_bt_buffer_mgr_p_bt_int    0x0000141B // bt_get_buffer_header@bt_buffer_mgr_p@bt_int
#define IDH_bt_get_buffer_index_bt_buffer_mgr_p_void_      0x0000141C // bt_get_buffer_index@bt_buffer_mgr_p@void*
#define IDH_bt_init_buffer_mgr_bt_buffer_mgr_p_bt_int_bt_int_bt_buffer_header_t__void_ 0x0000141D // bt_init_buffer_mgr@bt_buffer_mgr_p@bt_int@bt_int@bt_buffer_header_t*@void*
#define IDH_bt_q_add_bt_queue_element_t___void_            0x0000141E // bt_q_add@bt_queue_element_t**@void*
#define IDH_bt_q_get_bt_queue_element_t__bt_int            0x0000141F // bt_q_get@bt_queue_element_t*@bt_int
#define IDH_bt_q_get_head_bt_queue_element_t___bt_bool     0x00001420 // bt_q_get_head@bt_queue_element_t**@bt_bool
#define IDH_bt_q_get_length_bt_queue_element_t_            0x00001421 // bt_q_get_length@bt_queue_element_t*
#define IDH_bt_q_get_next_void_                            0x00001422 // bt_q_get_next@void*
#define IDH_bt_q_push_bt_queue_element_t___void_           0x00001423 // bt_q_push@bt_queue_element_t**@void*
#define IDH_bt_q_remove_bt_queue_element_t___void_         0x00001424 // bt_q_remove@bt_queue_element_t**@void*
#define IDH_bt_q_remove_by_idx_bt_queue_element_t__bt_int  0x00001425 // bt_q_remove_by_idx@bt_queue_element_t*@bt_int
#define IDH_bt_vcard_parse_fragment_bt_vcard_parser_t__bt_byte__bt_uint 0x00001426 // bt_vcard_parse_fragment@bt_vcard_parser_t*@bt_byte*@bt_uint
#define IDH_bt_vcard_parser_reset_bt_vcard_parser_t_       0x00001427 // bt_vcard_parser_reset@bt_vcard_parser_t*
#define IDH_bt_xml_parse_fragment_bt_xml_parser_t__bt_byte_cp_bt_uint 0x00001428 // bt_xml_parse_fragment@bt_xml_parser_t*@bt_byte_cp@bt_uint
#define IDH_bt_xml_parser_reset_bt_xml_parser_t_           0x00001429 // bt_xml_parser_reset@bt_xml_parser_t*
#define IDH__compact_buffer_bt_byte_p_bt_uint_bt_byte_cp_bt_uint 0x0000142A // _compact_buffer@bt_byte_p@bt_uint@bt_byte_cp@bt_uint
#define IDH__expand_buffer_bt_byte_p_bt_byte_cp_bt_uint_bt_uint 0x0000142B // _expand_buffer@bt_byte_p@bt_byte_cp@bt_uint@bt_uint
#define IDH__read_bdaddr_bt_bdaddr_p_bt_byte_cp            0x0000142C // _read_bdaddr@bt_bdaddr_p@bt_byte_cp
#define IDH__readb_bt_byte_p_bt_byte_cp_bt_int_bt_int_p    0x0000142D // _readb@bt_byte_p@bt_byte_cp@bt_int@bt_int_p
#define IDH__readi_bt_int_p_bt_byte_cp_bt_int_bt_int_p     0x0000142E // _readi@bt_int_p@bt_byte_cp@bt_int@bt_int_p
#define IDH__readin_bt_int_p_bt_byte_cp_bt_int_bt_int_p    0x0000142F // _readin@bt_int_p@bt_byte_cp@bt_int@bt_int_p
#define IDH__readl_bt_long_p_bt_byte_cp_bt_int_bt_int_p    0x00001430 // _readl@bt_long_p@bt_byte_cp@bt_int@bt_int_p
#define IDH__readln_bt_long_p_bt_byte_cp_bt_int_bt_int_p   0x00001431 // _readln@bt_long_p@bt_byte_cp@bt_int@bt_int_p
#define IDH__readui_bt_uint_ptr_bt_byte_cp_bt_int_bt_int_p 0x00001432 // _readui@bt_uint_ptr@bt_byte_cp@bt_int@bt_int_p
#define IDH__readuin_bt_uint_ptr_bt_byte_cp_bt_int_bt_int_p 0x00001433 // _readuin@bt_uint_ptr@bt_byte_cp@bt_int@bt_int_p
#define IDH__readul_bt_ulong_ptr_bt_byte_cp_bt_int_bt_int_p 0x00001434 // _readul@bt_ulong_ptr@bt_byte_cp@bt_int@bt_int_p
#define IDH__readuln_bt_ulong_ptr_bt_byte_cp_bt_int_bt_int_p 0x00001435 // _readuln@bt_ulong_ptr@bt_byte_cp@bt_int@bt_int_p
#define IDH__str2ulong_dec_char_                           0x00001436 // _str2ulong_dec@char*
#define IDH__to_lower_case_bt_byte__bt_uint                0x00001437 // _to_lower_case@bt_byte*@bt_uint
#define IDH__ulong2str_bt_ulong                            0x00001438 // _ulong2str@bt_ulong
#define IDH__ulong2str_dec_bt_ulong                        0x00001439 // _ulong2str_dec@bt_ulong
#define IDH__write_bdaddr_bt_bdaddr_cp_bt_byte_p           0x0000143A // _write_bdaddr@bt_bdaddr_cp@bt_byte_p
#define IDH__writeb_bt_byte_bt_byte_p_bt_int_bt_int_p      0x0000143B // _writeb@bt_byte@bt_byte_p@bt_int@bt_int_p
#define IDH__writei_bt_int_bt_byte_p_bt_int_bt_int_p       0x0000143C // _writei@bt_int@bt_byte_p@bt_int@bt_int_p
#define IDH__writein_bt_int_bt_byte_p_bt_int_bt_int_p      0x0000143D // _writein@bt_int@bt_byte_p@bt_int@bt_int_p
#define IDH__writel_bt_long_bt_byte_p_bt_int_bt_int_p      0x0000143E // _writel@bt_long@bt_byte_p@bt_int@bt_int_p
#define IDH__writeln_bt_long_bt_byte_p_bt_int_bt_int_p     0x0000143F // _writeln@bt_long@bt_byte_p@bt_int@bt_int_p
#define IDH__writes_char__bt_byte_p_bt_int_bt_int_p        0x00001440 // _writes@char*@bt_byte_p@bt_int@bt_int_p
#define IDH__writesx_char__bt_int_bt_byte_p_bt_int_bt_int_p 0x00001441 // _writesx@char*@bt_int@bt_byte_p@bt_int@bt_int_p
#define IDH__zero_memory_void__size_t                      0x00001442 // _zero_memory@void*@size_t
#define IDH__bt_memcpy_bt_byte_p_bt_uint_bt_byte_cp_bt_uint_bt_uint 0x00001443 // _bt_memcpy@bt_byte_p@bt_uint@bt_byte_cp@bt_uint@bt_uint
#define IDH__is_empty_str_char_                            0x00001444 // _is_empty_str@char*
#define IDH__str2ulong_char_                               0x00001445 // _str2ulong@char*
#define IDH_AT_EVT_CMD_CODE                                0x00001446 // AT_EVT_CMD_CODE
#define IDH_AT_EVT_CMD_COMPLETED                           0x00001447 // AT_EVT_CMD_COMPLETED
#define IDH_AT_EVT_CMD_PARAM                               0x00001448 // AT_EVT_CMD_PARAM
#define IDH_AT_EVT_CMD_READ_CODE                           0x00001449 // AT_EVT_CMD_READ_CODE
#define IDH_AT_EVT_ERROR                                   0x0000144A // AT_EVT_ERROR
#define IDH_AT_EVT_OK                                      0x0000144B // AT_EVT_OK
#define IDH_AT_EVT_RING                                    0x0000144C // AT_EVT_RING
#define IDH_ATCMD_BUFFER_LEN                               0x0000144D // ATCMD_BUFFER_LEN
#define IDH_bt_max                                         0x0000144E // bt_max
#define IDH_bt_min                                         0x0000144F // bt_min
#define IDH_BUFFER_HDR_LEN                                 0x00001450 // BUFFER_HDR_LEN
#define IDH_BUFFER_STATE_FREE                              0x00001451 // BUFFER_STATE_FREE
#define IDH_BUFFER_STATE_USED                              0x00001452 // BUFFER_STATE_USED
#define IDH_max                                            0x00001453 // max
#define IDH_min                                            0x00001454 // min
#define IDH_VCARD_CALL_TYPE_DIALED                         0x00001455 // VCARD_CALL_TYPE_DIALED
#define IDH_VCARD_CALL_TYPE_MISSED                         0x00001456 // VCARD_CALL_TYPE_MISSED
#define IDH_VCARD_CALL_TYPE_RECEIVED                       0x00001457 // VCARD_CALL_TYPE_RECEIVED
#define IDH_VCARD_EVT_PROPERTY_PARAM                       0x00001458 // VCARD_EVT_PROPERTY_PARAM
#define IDH_VCARD_EVT_PROPERTY_STARTED                     0x00001459 // VCARD_EVT_PROPERTY_STARTED
#define IDH_VCARD_EVT_PROPERTY_VALUE                       0x0000145A // VCARD_EVT_PROPERTY_VALUE
#define IDH_VCARD_EVT_VCARD_ENDED                          0x0000145B // VCARD_EVT_VCARD_ENDED
#define IDH_VCARD_EVT_VCARD_STARTED                        0x0000145C // VCARD_EVT_VCARD_STARTED
#define IDH_VCARD_PARAM_CALL_TYPE                          0x0000145D // VCARD_PARAM_CALL_TYPE
#define IDH_VCARD_PARAM_CELL                               0x0000145E // VCARD_PARAM_CELL
#define IDH_VCARD_PARAM_DIALED                             0x0000145F // VCARD_PARAM_DIALED
#define IDH_VCARD_PARAM_ENCODING                           0x00001460 // VCARD_PARAM_ENCODING
#define IDH_VCARD_PARAM_HOME                               0x00001461 // VCARD_PARAM_HOME
#define IDH_VCARD_PARAM_LANGUAGE                           0x00001462 // VCARD_PARAM_LANGUAGE
#define IDH_VCARD_PARAM_MISSED                             0x00001463 // VCARD_PARAM_MISSED
#define IDH_VCARD_PARAM_RECEIVED                           0x00001464 // VCARD_PARAM_RECEIVED
#define IDH_VCARD_PARAM_TYPE                               0x00001465 // VCARD_PARAM_TYPE
#define IDH_VCARD_PARAM_VALUE                              0x00001466 // VCARD_PARAM_VALUE
#define IDH_VCARD_PARAM_WORK                               0x00001467 // VCARD_PARAM_WORK
#define IDH_VCARD_PARSER_STATE_READ_PARAM_NAME             0x00001468 // VCARD_PARSER_STATE_READ_PARAM_NAME
#define IDH_VCARD_PARSER_STATE_READ_PARAM_VALUE            0x00001469 // VCARD_PARSER_STATE_READ_PARAM_VALUE
#define IDH_VCARD_PARSER_STATE_READ_TYPE_NAME              0x0000146A // VCARD_PARSER_STATE_READ_TYPE_NAME
#define IDH_VCARD_PARSER_STATE_READ_TYPE_VALUE             0x0000146B // VCARD_PARSER_STATE_READ_TYPE_VALUE
#define IDH_VCARD_PARSER_STATE_SKIP_PARAM                  0x0000146C // VCARD_PARSER_STATE_SKIP_PARAM
#define IDH_VCARD_PARSER_STATE_SKIP_TYPE                   0x0000146D // VCARD_PARSER_STATE_SKIP_TYPE
#define IDH_VCARD_PROPERTY_ADR                             0x0000146E // VCARD_PROPERTY_ADR
#define IDH_VCARD_PROPERTY_AGENT                           0x0000146F // VCARD_PROPERTY_AGENT
#define IDH_VCARD_PROPERTY_BDAY                            0x00001470 // VCARD_PROPERTY_BDAY
#define IDH_VCARD_PROPERTY_BEGIN                           0x00001471 // VCARD_PROPERTY_BEGIN
#define IDH_VCARD_PROPERTY_CATEGORIES                      0x00001472 // VCARD_PROPERTY_CATEGORIES
#define IDH_VCARD_PROPERTY_CLASS                           0x00001473 // VCARD_PROPERTY_CLASS
#define IDH_VCARD_PROPERTY_EMAIL                           0x00001474 // VCARD_PROPERTY_EMAIL
#define IDH_VCARD_PROPERTY_END                             0x00001475 // VCARD_PROPERTY_END
#define IDH_VCARD_PROPERTY_FN                              0x00001476 // VCARD_PROPERTY_FN
#define IDH_VCARD_PROPERTY_GEO                             0x00001477 // VCARD_PROPERTY_GEO
#define IDH_VCARD_PROPERTY_KEY                             0x00001478 // VCARD_PROPERTY_KEY
#define IDH_VCARD_PROPERTY_LABEL                           0x00001479 // VCARD_PROPERTY_LABEL
#define IDH_VCARD_PROPERTY_LOGO                            0x0000147A // VCARD_PROPERTY_LOGO
#define IDH_VCARD_PROPERTY_MAILER                          0x0000147B // VCARD_PROPERTY_MAILER
#define IDH_VCARD_PROPERTY_N                               0x0000147C // VCARD_PROPERTY_N
#define IDH_VCARD_PROPERTY_NICKNAME                        0x0000147D // VCARD_PROPERTY_NICKNAME
#define IDH_VCARD_PROPERTY_NOTE                            0x0000147E // VCARD_PROPERTY_NOTE
#define IDH_VCARD_PROPERTY_ORG                             0x0000147F // VCARD_PROPERTY_ORG
#define IDH_VCARD_PROPERTY_PHOTO                           0x00001480 // VCARD_PROPERTY_PHOTO
#define IDH_VCARD_PROPERTY_PROID                           0x00001481 // VCARD_PROPERTY_PROID
#define IDH_VCARD_PROPERTY_REV                             0x00001482 // VCARD_PROPERTY_REV
#define IDH_VCARD_PROPERTY_ROLE                            0x00001483 // VCARD_PROPERTY_ROLE
#define IDH_VCARD_PROPERTY_SORT_STRING                     0x00001484 // VCARD_PROPERTY_SORT_STRING
#define IDH_VCARD_PROPERTY_SOUND                           0x00001485 // VCARD_PROPERTY_SOUND
#define IDH_VCARD_PROPERTY_TEL                             0x00001486 // VCARD_PROPERTY_TEL
#define IDH_VCARD_PROPERTY_TITLE                           0x00001487 // VCARD_PROPERTY_TITLE
#define IDH_VCARD_PROPERTY_TZ                              0x00001488 // VCARD_PROPERTY_TZ
#define IDH_VCARD_PROPERTY_UID                             0x00001489 // VCARD_PROPERTY_UID
#define IDH_VCARD_PROPERTY_URL                             0x0000148A // VCARD_PROPERTY_URL
#define IDH_VCARD_PROPERTY_VERSION                         0x0000148B // VCARD_PROPERTY_VERSION
#define IDH_VCARD_PROPERTY_X_IRMC_CALL_DATETIME            0x0000148C // VCARD_PROPERTY_X_IRMC_CALL_DATETIME
#define IDH_XML_EVT_ATTR_NAME                              0x0000148D // XML_EVT_ATTR_NAME
#define IDH_XML_EVT_ATTR_VALUE                             0x0000148E // XML_EVT_ATTR_VALUE
#define IDH_XML_EVT_TAG_ENDED                              0x0000148F // XML_EVT_TAG_ENDED
#define IDH_XML_EVT_TAG_STARTED                            0x00001490 // XML_EVT_TAG_STARTED
#define IDH_XML_PARSER_STATE_READ_ATTR_NAME                0x00001491 // XML_PARSER_STATE_READ_ATTR_NAME
#define IDH_XML_PARSER_STATE_READ_ATTR_VALUE               0x00001492 // XML_PARSER_STATE_READ_ATTR_VALUE
#define IDH_XML_PARSER_STATE_READ_TAG_NAME                 0x00001493 // XML_PARSER_STATE_READ_TAG_NAME
#define IDH_XML_PARSER_STATE_READ_TAG_VALUE                0x00001494 // XML_PARSER_STATE_READ_TAG_VALUE
#define IDH_XML_PARSER_STATE_SKIP_ATTR                     0x00001495 // XML_PARSER_STATE_SKIP_ATTR
#define IDH_XML_PARSER_STATE_SKIP_COMMENTS                 0x00001496 // XML_PARSER_STATE_SKIP_COMMENTS
#define IDH_XML_PARSER_STATE_SKIP_PROC_INST                0x00001497 // XML_PARSER_STATE_SKIP_PROC_INST
#define IDH_XML_PARSER_STATE_SKIP_TAG                      0x00001498 // XML_PARSER_STATE_SKIP_TAG
#define IDH_XML_PARSER_STATE_WAIT_ATTR_NAME                0x00001499 // XML_PARSER_STATE_WAIT_ATTR_NAME
#define IDH_XML_PARSER_STATE_WAIT_ATTR_VALUE               0x0000149A // XML_PARSER_STATE_WAIT_ATTR_VALUE
#define IDH_XML_PARSER_STATE_WAIT_TAG_CLOSE                0x0000149B // XML_PARSER_STATE_WAIT_TAG_CLOSE
#define IDH_XML_PARSER_STATE_WAIT_TAG_NAME                 0x0000149C // XML_PARSER_STATE_WAIT_TAG_NAME
#define IDH__readbn                                        0x0000149D // _readbn
#define IDH__readui                                        0x0000149E // _readui
#define IDH__readuin                                       0x0000149F // _readuin
#define IDH__readul                                        0x000014A0 // _readul
#define IDH__readuln                                       0x000014A1 // _readuln
#define IDH__writebn                                       0x000014A2 // _writebn
#define IDH_bt_at_parser_callback_pf                       0x000014A3 // bt_at_parser_callback_pf
#define IDH_bt_at_parser_t                                 0x000014A4 // bt_at_parser_t
#define IDH_bt_bt_buffer_header_p                          0x000014A5 // bt_bt_buffer_header_p
#define IDH_bt_buffer_header_t                             0x000014A6 // bt_buffer_header_t
#define IDH_bt_buffer_mgr_p                                0x000014A7 // bt_buffer_mgr_p
#define IDH_bt_buffer_mgr_t                                0x000014A8 // bt_buffer_mgr_t
#define IDH_bt_packet_assembler_fp                         0x000014A9 // bt_packet_assembler_fp
#define IDH_bt_packet_t                                    0x000014AA // bt_packet_t
#define IDH_bt_queue_element_t                             0x000014AB // bt_queue_element_t
#define IDH_bt_vcard_evt_prop_param_t                      0x000014AC // bt_vcard_evt_prop_param_t
#define IDH_bt_vcard_evt_prop_t                            0x000014AD // bt_vcard_evt_prop_t
#define IDH_bt_vcard_parser_callback_fp                    0x000014AE // bt_vcard_parser_callback_fp
#define IDH_bt_vcard_parser_t                              0x000014AF // bt_vcard_parser_t
#define IDH_bt_xml_evt_attribute_t                         0x000014B0 // bt_xml_evt_attribute_t
#define IDH_bt_xml_evt_attribute_value_t                   0x000014B1 // bt_xml_evt_attribute_value_t
#define IDH_bt_xml_evt_tag_started_t                       0x000014B2 // bt_xml_evt_tag_started_t
#define IDH_bt_xml_parser_callback_pf                      0x000014B3 // bt_xml_parser_callback_pf
#define IDH_bt_xml_parser_t                                0x000014B4 // bt_xml_parser_t
#define IDH_BTLIB_Variables                                0x000014B5 // BTLIB Variables
#define IDH__avctp_channels                                0x000014B6 // _avctp_channels
#define IDH__avctp_max_channels                            0x000014B7 // _avctp_max_channels
#define IDH__avctp_max_message_buffers                     0x000014B8 // _avctp_max_message_buffers
#define IDH__avctp_max_rx_message_len                      0x000014B9 // _avctp_max_rx_message_len
#define IDH__avctp_max_transports                          0x000014BA // _avctp_max_transports
#define IDH__avctp_message_buffer_headers                  0x000014BB // _avctp_message_buffer_headers
#define IDH__avctp_message_buffers                         0x000014BC // _avctp_message_buffers
#define IDH__avctp_rx_buffers                              0x000014BD // _avctp_rx_buffers
#define IDH__avctp_transports                              0x000014BE // _avctp_transports
#define IDH__avdtp_cmd_buffer_headers                      0x000014BF // _avdtp_cmd_buffer_headers
#define IDH__avdtp_cmd_buffers                             0x000014C0 // _avdtp_cmd_buffers
#define IDH__avdtp_cmd_param_buffers                       0x000014C1 // _avdtp_cmd_param_buffers
#define IDH__avdtp_codec_cfg_buffers                       0x000014C2 // _avdtp_codec_cfg_buffers
#define IDH__avdtp_control_channels                        0x000014C3 // _avdtp_control_channels
#define IDH__avdtp_l2cap_media_packet_buffer               0x000014C4 // _avdtp_l2cap_media_packet_buffer
#define IDH__avdtp_listen_sep_buffers                      0x000014C5 // _avdtp_listen_sep_buffers
#define IDH__avdtp_max_cmd_buffers                         0x000014C6 // _avdtp_max_cmd_buffers
#define IDH__avdtp_max_cmd_param_len                       0x000014C7 // _avdtp_max_cmd_param_len
#define IDH__avdtp_max_codec_config_buffer_len             0x000014C8 // _avdtp_max_codec_config_buffer_len
#define IDH__avdtp_max_control_channels                    0x000014C9 // _avdtp_max_control_channels
#define IDH__avdtp_max_seps                                0x000014CA // _avdtp_max_seps
#define IDH__avdtp_max_streams                             0x000014CB // _avdtp_max_streams
#define IDH__avdtp_max_transport_channels                  0x000014CC // _avdtp_max_transport_channels
#define IDH__avdtp_max_tx_buffer_len                       0x000014CD // _avdtp_max_tx_buffer_len
#define IDH__avdtp_rcv_sep_caps                            0x000014CE // _avdtp_rcv_sep_caps
#define IDH__avdtp_rcv_sep_codec_cfg_buffer                0x000014CF // _avdtp_rcv_sep_codec_cfg_buffer
#define IDH__avdtp_sep_cfg_buffer_headers                  0x000014D0 // _avdtp_sep_cfg_buffer_headers
#define IDH__avdtp_sep_cfg_buffers                         0x000014D1 // _avdtp_sep_cfg_buffers
#define IDH__avdtp_seps                                    0x000014D2 // _avdtp_seps
#define IDH__avdtp_streams                                 0x000014D3 // _avdtp_streams
#define IDH__avdtp_transport_channels                      0x000014D4 // _avdtp_transport_channels
#define IDH__avdtp_tx_buffers                              0x000014D5 // _avdtp_tx_buffers
#define IDH__avrcp_channels                                0x000014D6 // _avrcp_channels
#define IDH__avrcp_cmd_buffer_headers                      0x000014D7 // _avrcp_cmd_buffer_headers
#define IDH__avrcp_cmd_buffers                             0x000014D8 // _avrcp_cmd_buffers
#define IDH__avrcp_cmd_param_buffers                       0x000014D9 // _avrcp_cmd_param_buffers
#define IDH__avrcp_cmd_timeout                             0x000014DA // _avrcp_cmd_timeout
#define IDH__avrcp_device_name_buffers                     0x000014DB // _avrcp_device_name_buffers
#define IDH__avrcp_devices_buffer                          0x000014DC // _avrcp_devices_buffer
#define IDH__avrcp_max_channels                            0x000014DD // _avrcp_max_channels
#define IDH__avrcp_max_cmd_buffers                         0x000014DE // _avrcp_max_cmd_buffers
#define IDH__avrcp_max_cmd_param_len                       0x000014DF // _avrcp_max_cmd_param_len
#define IDH__avrcp_max_device_name_len                     0x000014E0 // _avrcp_max_device_name_len
#define IDH__avrcp_max_search_results                      0x000014E1 // _avrcp_max_search_results
#define IDH__bt_avrcp_command_handler                      0x000014E2 // _bt_avrcp_command_handler
#define IDH__bt_avrcp_command_sent_handler                 0x000014E3 // _bt_avrcp_command_sent_handler
#define IDH__bt_avrcp_response_handler                     0x000014E4 // _bt_avrcp_response_handler
#define IDH__bt_avrcp_response_sent_handler                0x000014E5 // _bt_avrcp_response_sent_handler
#define IDH__bt_log_level_max                              0x000014E6 // _bt_log_level_max
#define IDH__bt_log_level_min                              0x000014E7 // _bt_log_level_min
#define IDH__hci_event_handlers                            0x000014E8 // _hci_event_handlers
#define IDH__l2cap_cmd_assemblers                          0x000014E9 // _l2cap_cmd_assemblers
#define IDH__l2cap_cmd_parsers                             0x000014EA // _l2cap_cmd_parsers
#define IDH__l2cap_request_handlers                        0x000014EB // _l2cap_request_handlers
#define IDH__l2cap_response_handlers                       0x000014EC // _l2cap_response_handlers
#define IDH__ram_size_avctp_buffers                        0x000014ED // _ram_size_avctp_buffers
#define IDH__ram_size_avdtp_buffers                        0x000014EE // _ram_size_avdtp_buffers
#define IDH__ram_size_avrcp_buffers                        0x000014EF // _ram_size_avrcp_buffers
#define IDH__bt_hci_le_init                                0x000014F0 // _bt_hci_le_init
#define IDH__bt_ssp_evt_handler                            0x000014F1 // _bt_ssp_evt_handler
#define IDH__bt_ssp_init                                   0x000014F2 // _bt_ssp_init
#define IDH__conn_state_recv_buffers                       0x000014F3 // _conn_state_recv_buffers
#define IDH__enable_local_config                           0x000014F4 // _enable_local_config
#define IDH__enable_remote_config                          0x000014F5 // _enable_remote_config
#define IDH__frame_buffer_headers                          0x000014F6 // _frame_buffer_headers
#define IDH__frame_buffers                                 0x000014F7 // _frame_buffers
#define IDH__hci_cmd_buffer_headers                        0x000014F8 // _hci_cmd_buffer_headers
#define IDH__hci_cmd_buffers                               0x000014F9 // _hci_cmd_buffers
#define IDH__hci_cmd_mgr                                   0x000014FA // _hci_cmd_mgr
#define IDH__hci_cmd_param_buffers                         0x000014FB // _hci_cmd_param_buffers
#define IDH__hci_connections                               0x000014FC // _hci_connections
#define IDH__hci_enable_ctrl_to_host_flow_control          0x000014FD // _hci_enable_ctrl_to_host_flow_control
#define IDH__hci_enable_sco                                0x000014FE // _hci_enable_sco
#define IDH__hci_evt_synch_connection_complete_handler     0x000014FF // _hci_evt_synch_connection_complete_handler
#define IDH__hci_l2cap_buffer_len                          0x00001500 // _hci_l2cap_buffer_len
#define IDH__hci_linkkey_mgr                               0x00001501 // _hci_linkkey_mgr
#define IDH__hci_max_cmd_buffers                           0x00001502 // _hci_max_cmd_buffers
#define IDH__hci_max_cmd_param_len                         0x00001503 // _hci_max_cmd_param_len
#define IDH__hci_max_connect_attempts                      0x00001504 // _hci_max_connect_attempts
#define IDH__hci_max_data_buffers                          0x00001505 // _hci_max_data_buffers
#define IDH__hci_max_hci_connections                       0x00001506 // _hci_max_hci_connections
#define IDH__hci_rcv_buffer_len                            0x00001507 // _hci_rcv_buffer_len
#define IDH__hci_recv_sco_data_packet_fp                   0x00001508 // _hci_recv_sco_data_packet_fp
#define IDH__hci_send_data_buffer_headers                  0x00001509 // _hci_send_data_buffer_headers
#define IDH__hci_send_data_buffers                         0x0000150A // _hci_send_data_buffers
#define IDH__hci_send_data_mgr                             0x0000150B // _hci_send_data_mgr
#define IDH__hci_tx_buffer_len                             0x0000150C // _hci_tx_buffer_len
#define IDH__l2cap_channels                                0x0000150D // _l2cap_channels
#define IDH__l2cap_cmd_buffer_headers                      0x0000150E // _l2cap_cmd_buffer_headers
#define IDH__l2cap_cmd_buffers                             0x0000150F // _l2cap_cmd_buffers
#define IDH__l2cap_cmd_frame_buffer                        0x00001510 // _l2cap_cmd_frame_buffer
#define IDH__l2cap_cmd_frame_buffer_size                   0x00001511 // _l2cap_cmd_frame_buffer_size
#define IDH__l2cap_connect_params                          0x00001512 // _l2cap_connect_params
#define IDH__l2cap_connect_params_headers                  0x00001513 // _l2cap_connect_params_headers
#define IDH__l2cap_eretr_handle_xmit_event_fp              0x00001514 // _l2cap_eretr_handle_xmit_event_fp
#define IDH__l2cap_eretr_pack_config_request_fp            0x00001515 // _l2cap_eretr_pack_config_request_fp
#define IDH__l2cap_eretr_recv_fp                           0x00001516 // _l2cap_eretr_recv_fp
#define IDH__l2cap_eretr_send_data_fp                      0x00001517 // _l2cap_eretr_send_data_fp
#define IDH__l2cap_eretr_send_smart_data_fp                0x00001518 // _l2cap_eretr_send_smart_data_fp
#define IDH__l2cap_fixed_channels                          0x00001519 // _l2cap_fixed_channels
#define IDH__l2cap_hci_connect_packet_type                 0x0000151A // _l2cap_hci_connect_packet_type
#define IDH__l2cap_hci_page_scan_repetition_mode           0x0000151B // _l2cap_hci_page_scan_repetition_mode
#define IDH__l2cap_hci_role_switch                         0x0000151C // _l2cap_hci_role_switch
#define IDH__l2cap_idle_hci_connection_timeout             0x0000151D // _l2cap_idle_hci_connection_timeout
#define IDH__l2cap_max_channels                            0x0000151E // _l2cap_max_channels
#define IDH__l2cap_max_cmd_buffers                         0x0000151F // _l2cap_max_cmd_buffers
#define IDH__l2cap_max_fixed_channels                      0x00001520 // _l2cap_max_fixed_channels
#define IDH__l2cap_max_psms                                0x00001521 // _l2cap_max_psms
#define IDH__l2cap_psms                                    0x00001522 // _l2cap_psms
#define IDH__mgrs                                          0x00001523 // _mgrs
#define IDH__pcmd_being_sent                               0x00001524 // _pcmd_being_sent
#define IDH__pdata_being_sent                              0x00001525 // _pdata_being_sent
#define IDH__phci_ctrl                                     0x00001526 // _phci_ctrl
#define IDH__ram_size_hci_buffers                          0x00001527 // _ram_size_hci_buffers
#define IDH__ram_size_hci_cmd_queue                        0x00001528 // _ram_size_hci_cmd_queue
#define IDH__ram_size_hci_linkkey_buffer                   0x00001529 // _ram_size_hci_linkkey_buffer
#define IDH__ram_size_hci_param                            0x0000152A // _ram_size_hci_param
#define IDH__ram_size_l2cap_buffers                        0x0000152B // _ram_size_l2cap_buffers
#define IDH__ram_size_l2cap_mgr                            0x0000152C // _ram_size_l2cap_mgr
#define IDH__ram_size_linkkey_storage                      0x0000152D // _ram_size_linkkey_storage
#define IDH__ram_size_rfcomm_buffers                       0x0000152E // _ram_size_rfcomm_buffers
#define IDH__ram_size_sdp_buffers                          0x0000152F // _ram_size_sdp_buffers
#define IDH__ram_size_spp_buffers                          0x00001530 // _ram_size_spp_buffers
#define IDH__recv_buffer                                   0x00001531 // _recv_buffer
#define IDH__resp_cq_head                                  0x00001532 // _resp_cq_head
#define IDH__rfcomm_channels                               0x00001533 // _rfcomm_channels
#define IDH__rfcomm_cmd_buffer_headers                     0x00001534 // _rfcomm_cmd_buffer_headers
#define IDH__rfcomm_cmd_buffers                            0x00001535 // _rfcomm_cmd_buffers
#define IDH__rfcomm_data_buffer_headers                    0x00001536 // _rfcomm_data_buffer_headers
#define IDH__rfcomm_data_buffers                           0x00001537 // _rfcomm_data_buffers
#define IDH__rfcomm_dlcs                                   0x00001538 // _rfcomm_dlcs
#define IDH__rfcomm_enable_multidevice_channels            0x00001539 // _rfcomm_enable_multidevice_channels
#define IDH__rfcomm_info_len                               0x0000153A // _rfcomm_info_len
#define IDH__rfcomm_local_credit                           0x0000153B // _rfcomm_local_credit
#define IDH__rfcomm_local_credit_send_threshold            0x0000153C // _rfcomm_local_credit_send_threshold
#define IDH__rfcomm_max_channels                           0x0000153D // _rfcomm_max_channels
#define IDH__rfcomm_max_cmd_buffers                        0x0000153E // _rfcomm_max_cmd_buffers
#define IDH__rfcomm_max_data_buffers                       0x0000153F // _rfcomm_max_data_buffers
#define IDH__rfcomm_max_dlcs                               0x00001540 // _rfcomm_max_dlcs
#define IDH__rfcomm_max_sessions                           0x00001541 // _rfcomm_max_sessions
#define IDH__rfcomm_pdu_size                               0x00001542 // _rfcomm_pdu_size
#define IDH__rfcomm_sessions                               0x00001543 // _rfcomm_sessions
#define IDH__sdp_client_max_buffers                        0x00001544 // _sdp_client_max_buffers
#define IDH__sdp_client_packet_buffer_headers              0x00001545 // _sdp_client_packet_buffer_headers
#define IDH__sdp_client_packet_buffers                     0x00001546 // _sdp_client_packet_buffers
#define IDH__sdp_found_attr_list_buffers                   0x00001547 // _sdp_found_attr_list_buffers
#define IDH__sdp_found_attr_lists_buffers                  0x00001548 // _sdp_found_attr_lists_buffers
#define IDH__sdp_found_sr_lists_buffers                    0x00001549 // _sdp_found_sr_lists_buffers
#define IDH__sdp_max_attribute_result_len                  0x0000154A // _sdp_max_attribute_result_len
#define IDH__sdp_max_buffers                               0x0000154B // _sdp_max_buffers
#define IDH__sdp_max_search_result_len                     0x0000154C // _sdp_max_search_result_len
#define IDH__sdp_packet_buffer_headers                     0x0000154D // _sdp_packet_buffer_headers
#define IDH__sdp_packet_buffers                            0x0000154E // _sdp_packet_buffers
#define IDH__sdp_service_tran_buffer_headers               0x0000154F // _sdp_service_tran_buffer_headers
#define IDH__sdp_service_tran_buffer_mgr                   0x00001550 // _sdp_service_tran_buffer_mgr
#define IDH__sdp_service_tran_buffers                      0x00001551 // _sdp_service_tran_buffers
#define IDH__sdp_start_fp                                  0x00001552 // _sdp_start_fp
#define IDH__sdp_tran_buffer_headers2                      0x00001553 // _sdp_tran_buffer_headers2
#define IDH__sdp_tran_buffer_mgr2                          0x00001554 // _sdp_tran_buffer_mgr2
#define IDH__sdp_tran_buffers2                             0x00001555 // _sdp_tran_buffers2
#define IDH__send_buffer                                   0x00001556 // _send_buffer
#define IDH__send_cq_head                                  0x00001557 // _send_cq_head
#define IDH__spp_connect_device_address                    0x00001558 // _spp_connect_device_address
#define IDH__spp_disable_buffering                         0x00001559 // _spp_disable_buffering
#define IDH__spp_frame_buffers                             0x0000155A // _spp_frame_buffers
#define IDH__spp_frame_len                                 0x0000155B // _spp_frame_len
#define IDH__spp_max_ports                                 0x0000155C // _spp_max_ports
#define IDH__spp_ports                                     0x0000155D // _spp_ports
#define IDH__spp_remaining_connect_attemtps                0x0000155E // _spp_remaining_connect_attemtps
#define IDH_g_btx_ti_hci_callback                          0x0000155F // g_btx_ti_hci_callback
#define IDH_g_btx_ti_hci_callback_param                    0x00001560 // g_btx_ti_hci_callback_param
#define IDH_sdp_db_main2                                   0x00001561 // sdp_db_main2
#define IDH_sdp_db_main2_len                               0x00001562 // sdp_db_main2_len
#define IDH_BTLIB_Files                                    0x00001563 // BTLIB Files
#define IDH_a2dp_h                                         0x00001564 // a2dp.h
#define IDH_a2dp_codec_aac_h                               0x00001565 // a2dp_codec_aac.h
#define IDH_a2dp_codec_mpeg_h                              0x00001566 // a2dp_codec_mpeg.h
#define IDH_a2dp_codec_sbc_h                               0x00001567 // a2dp_codec_sbc.h
#define IDH_a2dp_private_h                                 0x00001568 // a2dp_private.h
#define IDH_avctp_h                                        0x00001569 // avctp.h
#define IDH_avctp_config_h                                 0x0000156A // avctp_config.h
#define IDH_avctp_packet_h                                 0x0000156B // avctp_packet.h
#define IDH_avctp_private_h                                0x0000156C // avctp_private.h
#define IDH_avdtp_h                                        0x0000156D // avdtp.h
#define IDH_avdtp_config_h                                 0x0000156E // avdtp_config.h
#define IDH_avdtp_control_h                                0x0000156F // avdtp_control.h
#define IDH_avdtp_private_h                                0x00001570 // avdtp_private.h
#define IDH_avrcp_h                                        0x00001571 // avrcp.h
#define IDH_avrcp_command_h                                0x00001572 // avrcp_command.h
#define IDH_avrcp_config_h                                 0x00001573 // avrcp_config.h
#define IDH_avrcp_config_event_handlers_h                  0x00001574 // avrcp_config_event_handlers.h
#define IDH_avrcp_private_h                                0x00001575 // avrcp_private.h
#define IDH_at_parser_h                                    0x00001576 // at_parser.h
#define IDH_bt_bdaddr_h                                    0x00001577 // bt_bdaddr.h
#define IDH_baseband_h                                     0x00001578 // baseband.h
#define IDH_bt_config_h                                    0x00001579 // bt_config.h
#define IDH_bt_hcitr_h                                     0x0000157A // bt_hcitr.h
#define IDH_bt_log_h                                       0x0000157B // bt_log.h
#define IDH_bt_oem_h                                       0x0000157C // bt_oem.h
#define IDH_bt_oem_config_h                                0x0000157D // bt_oem_config.h
#define IDH_bt_private_h                                   0x0000157E // bt_private.h
#define IDH_bt_signal_h                                    0x0000157F // bt_signal.h
#define IDH_bt_std_h                                       0x00001580 // bt_std.h
#define IDH_bt_storage_h                                   0x00001581 // bt_storage.h
#define IDH_bt_system_h                                    0x00001582 // bt_system.h
#define IDH_bt_timer_h                                     0x00001583 // bt_timer.h
#define IDH_bt_types_h                                     0x00001584 // bt_types.h
#define IDH_buffer_h                                       0x00001585 // buffer.h
#define IDH_bufferutils_h                                  0x00001586 // bufferutils.h
#define IDH_channel_h                                      0x00001587 // channel.h
#define IDH_chmanager_h                                    0x00001588 // chmanager.h
#define IDH_cmdbuffer_h                                    0x00001589 // cmdbuffer.h
#define IDH_command_h                                      0x0000158A // command.h
#define IDH_config_h                                       0x0000158B // config.h
#define IDH_csr_h                                          0x0000158C // csr.h
#define IDH_frame_buffer_h                                 0x0000158D // frame_buffer.h
#define IDH_gap_h                                          0x0000158E // gap.h
#define IDH_hci_h                                          0x0000158F // hci.h
#define IDH_hci_cmd_buffer_h                               0x00001590 // hci_cmd_buffer.h
#define IDH_hci_cmd_queue_h                                0x00001591 // hci_cmd_queue.h
#define IDH_hci_config_h                                   0x00001592 // hci_config.h
#define IDH_hci_config_event_handlers_h                    0x00001593 // hci_config_event_handlers.h
#define IDH_hci_conn_state_h                               0x00001594 // hci_conn_state.h
#define IDH_hci_ctrl_state_h                               0x00001595 // hci_ctrl_state.h
#define IDH_hci_data_buffer_h                              0x00001596 // hci_data_buffer.h
#define IDH_hci_data_queue_h                               0x00001597 // hci_data_queue.h
#define IDH_hci_eir_h                                      0x00001598 // hci_eir.h
#define IDH_hci_errors_h                                   0x00001599 // hci_errors.h
#define IDH_hci_evt_handlers_h                             0x0000159A // hci_evt_handlers.h
#define IDH_hci_le_h                                       0x0000159B // hci_le.h
#define IDH_hci_linkkey_buffer_h                           0x0000159C // hci_linkkey_buffer.h
#define IDH_hci_private_h                                  0x0000159D // hci_private.h
#define IDH_hci_signal_h                                   0x0000159E // hci_signal.h
#define IDH_hci_transport_h                                0x0000159F // hci_transport.h
#define IDH_hci_utils_h                                    0x000015A0 // hci_utils.h
#define IDH_hcitr_3wire_h                                  0x000015A1 // hcitr_3wire.h
#define IDH_hcitr_bcsp_h                                   0x000015A2 // hcitr_bcsp.h
#define IDH_hcitr_packet_h                                 0x000015A3 // hcitr_packet.h
#define IDH_hcitr_tih4_h                                   0x000015A4 // hcitr_tih4.h
#define IDH_hcitr_uart_h                                   0x000015A5 // hcitr_uart.h
#define IDH_lm_h                                           0x000015A6 // lm.h
#define IDH_l2cap_h                                        0x000015A7 // l2cap.h
#define IDH_l2cap_command_queue_h                          0x000015A8 // l2cap_command_queue.h
#define IDH_l2cap_config_h                                 0x000015A9 // l2cap_config.h
#define IDH_l2cap_config_handlers_h                        0x000015AA // l2cap_config_handlers.h
#define IDH_l2cap_eretr_h                                  0x000015AB // l2cap_eretr.h
#define IDH_l2cap_fixed_channel_h                          0x000015AC // l2cap_fixed_channel.h
#define IDH_l2cap_packet_h                                 0x000015AD // l2cap_packet.h
#define IDH_l2cap_private_h                                0x000015AE // l2cap_private.h
#define IDH_l2cap_psm_h                                    0x000015AF // l2cap_psm.h
#define IDH_l2cap_signal_h                                 0x000015B0 // l2cap_signal.h
#define IDH_l2cap_test_h                                   0x000015B1 // l2cap_test.h
#define IDH_l2cap_timer_h                                  0x000015B2 // l2cap_timer.h
#define IDH_packet_h                                       0x000015B3 // packet.h
#define IDH_patch_h                                        0x000015B4 // patch.h
#define IDH_queue_h                                        0x000015B5 // queue.h
#define IDH_rfcomm_h                                       0x000015B6 // rfcomm.h
#define IDH_rfcomm_cmd_queue_h                             0x000015B7 // rfcomm_cmd_queue.h
#define IDH_rfcomm_config_h                                0x000015B8 // rfcomm_config.h
#define IDH_rfcomm_mgr_h                                   0x000015B9 // rfcomm_mgr.h
#define IDH_rfcomm_mx_h                                    0x000015BA // rfcomm_mx.h
#define IDH_rfcomm_private_h                               0x000015BB // rfcomm_private.h
#define IDH_rfcomm_signal_h                                0x000015BC // rfcomm_signal.h
#define IDH_rfcomm_timer_h                                 0x000015BD // rfcomm_timer.h
#define IDH_sbc_h                                          0x000015BE // sbc.h
#define IDH_sdp_h                                          0x000015BF // sdp.h
#define IDH_sdp_client_h                                   0x000015C0 // sdp_client.h
#define IDH_sdp_config_h                                   0x000015C1 // sdp_config.h
#define IDH_sdp_packet_h                                   0x000015C2 // sdp_packet.h
#define IDH_sdp_private_h                                  0x000015C3 // sdp_private.h
#define IDH_sdp_utils_h                                    0x000015C4 // sdp_utils.h
#define IDH_spp_h                                          0x000015C5 // spp.h
#define IDH_spp_config_h                                   0x000015C6 // spp_config.h
#define IDH_spp_private_h                                  0x000015C7 // spp_private.h
#define IDH_ssp_h                                          0x000015C8 // ssp.h
#define IDH_ssp_event_h                                    0x000015C9 // ssp_event.h
#define IDH_ssp_event_handler_h                            0x000015CA // ssp_event_handler.h
#define IDH_ti_h                                           0x000015CB // ti.h
#define IDH_ti_private_h                                   0x000015CC // ti_private.h
#define IDH_types_h                                        0x000015CD // types.h
#define IDH_vcard_parser_h                                 0x000015CE // vcard_parser.h
#define IDH_xml_parser_h                                   0x000015CF // xml_parser.h
#define IDH_Bootloader_Library                             0x000015D0 // Bootloader Library
#define IDH_BOOTLOADER_Introduction                        0x000015D1 // BOOTLOADER Introduction
#define IDH_BOOTLOADER_Using_the_Library                   0x000015D2 // BOOTLOADER Using the Library
#define IDH_BOOTLOADER_Abstraction_Model                   0x000015D3 // BOOTLOADER Abstraction Model
#define IDH_BOOTLOADER_Library_Overview                    0x000015D4 // BOOTLOADER Library Overview
#define IDH_BOOTLOADER_How_the_Library_Works               0x000015D5 // BOOTLOADER How the Library Works
#define IDH_BOOTLOADER_Bootloader_Flow                     0x000015D6 // BOOTLOADER Bootloader Flow
#define IDH_BOOTLOADER_Bootloader_Placement_in_Memory      0x000015D7 // BOOTLOADER Bootloader Placement in Memory
#define IDH_BOOTLOADER_Handling_Device_Configuration_Bits  0x000015D8 // BOOTLOADER Handling Device Configuration Bits
#define IDH_BOOTLOADER_Using_the_Bootloader_Application__UART__USB_HID__and_Ethernet_Bootloaders_ 0x000015D9 // BOOTLOADER Using the Bootloader Application (UART, USB HID, and Ethernet Bootloaders)
#define IDH_BOOTLOADER_Bootloader_Communication_Protocol__UART__USB_HID__and_Ethernet_ 0x000015DA // BOOTLOADER Bootloader Communication Protocol (UART, USB HID, and Ethernet)
#define IDH_BOOTLOADER_Demonstration_Application           0x000015DB // BOOTLOADER Demonstration Application
#define IDH_BOOTLOADER_Generating_the_Application_Linker_Script 0x000015DC // BOOTLOADER Generating the Application Linker Script
#define IDH_BOOTLOADER_Considerations_While_Moving_the_Application_Image 0x000015DD // BOOTLOADER Considerations While Moving the Application Image
#define IDH_BOOTLOADER_Bootloader_Configurations           0x000015DE // BOOTLOADER Bootloader Configurations
#define IDH_BOOTLOADER_Configuring_the_Library             0x000015DF // BOOTLOADER Configuring the Library
#define IDH_BOOTLOADER_Building_the_Library                0x000015E0 // BOOTLOADER Building the Library
#define IDH_BOOTLOADER_Bootloader_Sizing_and_Optimization  0x000015E1 // BOOTLOADER Bootloader Sizing and Optimization
#define IDH_BOOTLOADER_Optimizing_the_Bootloader           0x000015E2 // BOOTLOADER Optimizing the Bootloader
#define IDH_BOOTLOADER_Library_Interface                   0x000015E3 // BOOTLOADER Library Interface
#define IDH_Bootloader_Initialize_BOOTLOADER_INIT__        0x000015E4 // Bootloader_Initialize@BOOTLOADER_INIT *
#define IDH_Bootloader_Tasks                               0x000015E5 // Bootloader_Tasks
#define IDH_MAJOR_VERSION                                  0x000015E6 // MAJOR_VERSION
#define IDH_MINOR_VERSION                                  0x000015E7 // MINOR_VERSION
#define IDH_BOOTLOADER_CLIENT_STATUS                       0x000015E8 // BOOTLOADER_CLIENT_STATUS
#define IDH_BOOTLOADER_INIT                                0x000015E9 // BOOTLOADER_INIT
#define IDH_BOOTLOADER_TYPE                                0x000015EA // BOOTLOADER_TYPE
#define IDH_BootInfo                                       0x000015EB // BootInfo
#define IDH_BOOTLOADER_BUFFER                              0x000015EC // BOOTLOADER_BUFFER
#define IDH_BOOTLOADER_CALLBACK                            0x000015ED // BOOTLOADER_CALLBACK
#define IDH_BOOTLOADER_DATA_CALLBACK                       0x000015EE // BOOTLOADER_DATA_CALLBACK
#define IDH_BOOTLOADER_BUFFER_SIZE                         0x000015EF // BOOTLOADER_BUFFER_SIZE
#define IDH_BOOTLOADER_Files                               0x000015F0 // BOOTLOADER Files
#define IDH_bootloader_h                                   0x000015F1 // bootloader.h
#define IDH_Class_B_Library                                0x000015F2 // Class B Library
#define IDH_CLASSB_Introduction                            0x000015F3 // CLASSB Introduction
#define IDH_CLASSB_Using_the_Library                       0x000015F4 // CLASSB Using the Library
#define IDH_CLASSB_Abstraction_Model                       0x000015F5 // CLASSB Abstraction Model
#define IDH_CLASSB_Library_Overview                        0x000015F6 // CLASSB Library Overview
#define IDH_CLASSB_How_the_Library_Works                   0x000015F7 // CLASSB How the Library Works
#define IDH_CLASSB_Configuring_the_Library                 0x000015F8 // CLASSB Configuring the Library
#define IDH_CLASSB_Building_the_Library                    0x000015F9 // CLASSB Building the Library
#define IDH_CLASSB_Library_Interface                       0x000015FA // CLASSB Library Interface
#define IDH_CLASSB_ClockLineFreqTest_unsigned_int_unsigned_int_unsigned_int 0x000015FB // CLASSB_ClockLineFreqTest@unsigned int@unsigned int@unsigned int
#define IDH_CLASSB_ClockTest_unsigned_int_unsigned_int_unsigned_int_unsigned_int 0x000015FC // CLASSB_ClockTest@unsigned int@unsigned int@unsigned int@unsigned int
#define IDH_CLASSB_CPUPCTest                               0x000015FD // CLASSB_CPUPCTest
#define IDH_CLASSB_CPURegistersTest                        0x000015FE // CLASSB_CPURegistersTest
#define IDH_CLASSB_CRCFlashTest_char__char__unsigned_int_unsigned_int 0x000015FF // CLASSB_CRCFlashTest@char*@char*@unsigned int@unsigned int
#define IDH_CLASSB_RAMCheckerBoardTest_unsigned_int___unsigned_int 0x00001600 // CLASSB_RAMCheckerBoardTest@unsigned int *@unsigned int
#define IDH_CLASSB_RAMMarchBTest_unsigned_int__unsigned_int 0x00001601 // CLASSB_RAMMarchBTest@unsigned int*@unsigned int
#define IDH_CLASSB_RAMMarchCStackTest_unsigned_int__unsigned_int 0x00001602 // CLASSB_RAMMarchCStackTest@unsigned int*@unsigned int
#define IDH_CLASSB_RAMMarchCTest_unsigned_int__unsigned_int 0x00001603 // CLASSB_RAMMarchCTest@unsigned int*@unsigned int
#define IDH_Flash_CRC16_unsigned_char__unsigned_int_unsigned_int_unsigned_int 0x00001604 // Flash_CRC16@unsigned char*@unsigned int@unsigned int@unsigned int
#define IDH_CLASSBRESULT                                   0x00001605 // CLASSBRESULT
#define IDH_CLASSB_RAM_TEST_CYCLE_SIZE                     0x00001606 // CLASSB_RAM_TEST_CYCLE_SIZE
#define IDH_CLOCK_TEST_INTERRUPT_SOURCE                    0x00001607 // CLOCK_TEST_INTERRUPT_SOURCE
#define IDH_CLOCK_TEST_REFERENCE_FREQ                      0x00001608 // CLOCK_TEST_REFERENCE_FREQ
#define IDH_CLOCK_TEST_TIMER                               0x00001609 // CLOCK_TEST_TIMER
#define IDH_CRC_08_GEN_POLY                                0x0000160A // CRC_08_GEN_POLY
#define IDH_CRC_16_GEN_POLY                                0x0000160B // CRC_16_GEN_POLY
#define IDH_CRC_32_GEN_POLY                                0x0000160C // CRC_32_GEN_POLY
#define IDH_CRC_CCITT_GEN_POLY                             0x0000160D // CRC_CCITT_GEN_POLY
#define IDH_FLASH_CRC16_MASK                               0x0000160E // FLASH_CRC16_MASK
#define IDH_FLASH_CRC16_MSB                                0x0000160F // FLASH_CRC16_MSB
#define IDH_FLASH_CRC32_MASK                               0x00001610 // FLASH_CRC32_MASK
#define IDH_FLASH_CRC32_MSB                                0x00001611 // FLASH_CRC32_MSB
#define IDH_FLASH_CRC8_MASK                                0x00001612 // FLASH_CRC8_MASK
#define IDH_FLASH_CRC8_MSB                                 0x00001613 // FLASH_CRC8_MSB
#define IDH_USE_MARCHC_MINUS                               0x00001614 // USE_MARCHC_MINUS
#define IDH_CLASSB_Files                                   0x00001615 // CLASSB Files
#define IDH_classb_config_template_h                       0x00001616 // classb_config_template.h
#define IDH_Cryptographic__Crypto__Library                 0x00001617 // Cryptographic (Crypto) Library
#define IDH_CRYPTO_Introduction                            0x00001618 // CRYPTO Introduction
#define IDH_CRYPTO_Using_the_Library                       0x00001619 // CRYPTO Using the Library
#define IDH_CRYPTO_Abstraction_Model                       0x0000161A // CRYPTO Abstraction Model
#define IDH_CRYPTO_Library_Overview                        0x0000161B // CRYPTO Library Overview
#define IDH_CRYPTO_Configuring_the_Library                 0x0000161C // CRYPTO Configuring the Library
#define IDH_CRYPTO_Building_the_Library                    0x0000161D // CRYPTO Building the Library
#define IDH_CRYPTO_Library_Interface                       0x0000161E // CRYPTO Library Interface
#define IDH_CRYPT_RNG_Initialize                           0x0000161F // CRYPT_RNG_Initialize
#define IDH_CRYPT_ERROR_StringGet_int_char_                0x00001620 // CRYPT_ERROR_StringGet@int@char*
#define IDH_CRYPT_HUFFMAN_Compress_unsigned_char__unsigned_int_unsigned_char__unsigned_int_unsigned_i 0x00001621 // CRYPT_HUFFMAN_Compress@unsigned char*@unsigned int@unsigned char*@unsigned int@unsigned int
#define IDH_CRYPT_HUFFMAN_DeCompress_unsigned_char__unsigned_int_unsigned_char__unsigned_int 0x00001622 // CRYPT_HUFFMAN_DeCompress@unsigned char*@unsigned int@unsigned char*@unsigned int
#define IDH_CRYPT_MD5_DataAdd_CRYPT_MD5_CTX__unsigned_char__unsigned_int 0x00001623 // CRYPT_MD5_DataAdd@CRYPT_MD5_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_MD5_Finalize_CRYPT_MD5_CTX__unsigned_char_ 0x00001624 // CRYPT_MD5_Finalize@CRYPT_MD5_CTX*@unsigned char*
#define IDH_CRYPT_MD5_Initialize_CRYPT_MD5_CTX_            0x00001625 // CRYPT_MD5_Initialize@CRYPT_MD5_CTX*
#define IDH_CRYPT_MD5_DataSizeSet_CRYPT_MD5_CTX__unsigned_int 0x00001626 // CRYPT_MD5_DataSizeSet@CRYPT_MD5_CTX*@unsigned int
#define IDH_CRYPT_RNG_BlockGenerate_CRYPT_RNG_CTX__unsigned_char__unsigned_int 0x00001627 // CRYPT_RNG_BlockGenerate@CRYPT_RNG_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_RNG_Get_CRYPT_RNG_CTX__unsigned_char_    0x00001628 // CRYPT_RNG_Get@CRYPT_RNG_CTX*@unsigned char*
#define IDH_CRYPT_AES_CBC_Decrypt_CRYPT_AES_CTX__unsigned_char__unsigned_char__unsigned_int 0x00001629 // CRYPT_AES_CBC_Decrypt@CRYPT_AES_CTX*@unsigned char*@unsigned char*@unsigned int
#define IDH_CRYPT_AES_CBC_Encrypt_CRYPT_AES_CTX__unsigned_char__unsigned_char__unsigned_int 0x0000162A // CRYPT_AES_CBC_Encrypt@CRYPT_AES_CTX*@unsigned char*@unsigned char*@unsigned int
#define IDH_CRYPT_AES_CTR_Encrypt_CRYPT_AES_CTX__unsigned_char__unsigned_char__unsigned_int 0x0000162B // CRYPT_AES_CTR_Encrypt@CRYPT_AES_CTX*@unsigned char*@unsigned char*@unsigned int
#define IDH_CRYPT_AES_DIRECT_Decrypt_CRYPT_AES_CTX__unsigned_char__unsigned_char_ 0x0000162C // CRYPT_AES_DIRECT_Decrypt@CRYPT_AES_CTX*@unsigned char*@unsigned char*
#define IDH_CRYPT_AES_DIRECT_Encrypt_CRYPT_AES_CTX__unsigned_char__unsigned_char_ 0x0000162D // CRYPT_AES_DIRECT_Encrypt@CRYPT_AES_CTX*@unsigned char*@unsigned char*
#define IDH_CRYPT_AES_IvSet_CRYPT_AES_CTX__unsigned_char_  0x0000162E // CRYPT_AES_IvSet@CRYPT_AES_CTX*@unsigned char*
#define IDH_CRYPT_AES_KeySet_CRYPT_AES_CTX__unsigned_char__unsigned_int_unsigned_char__int 0x0000162F // CRYPT_AES_KeySet@CRYPT_AES_CTX*@unsigned char*@unsigned int@unsigned char*@int
#define IDH_CRYPT_ECC_DHE_KeyMake_CRYPT_ECC_CTX__CRYPT_RNG_CTX__int 0x00001630 // CRYPT_ECC_DHE_KeyMake@CRYPT_ECC_CTX*@CRYPT_RNG_CTX*@int
#define IDH_CRYPT_ECC_DHE_SharedSecretMake_CRYPT_ECC_CTX__CRYPT_ECC_CTX__unsigned_char__unsigned_int_ 0x00001631 // CRYPT_ECC_DHE_SharedSecretMake@CRYPT_ECC_CTX*@CRYPT_ECC_CTX*@unsigned char*@unsigned int@unsigned int*
#define IDH_CRYPT_ECC_DSA_HashSign_CRYPT_ECC_CTX__CRYPT_RNG_CTX__unsigned_char__unsigned_int_unsigned 0x00001632 // CRYPT_ECC_DSA_HashSign@CRYPT_ECC_CTX*@CRYPT_RNG_CTX*@unsigned char*@unsigned int@unsigned int*@unsigned char*@unsigned int
#define IDH_CRYPT_ECC_DSA_HashVerify_CRYPT_ECC_CTX__unsigned_char__unsigned_int_unsigned_char__unsign 0x00001633 // CRYPT_ECC_DSA_HashVerify@CRYPT_ECC_CTX*@unsigned char*@unsigned int@unsigned char*@unsigned int@int*
#define IDH_CRYPT_ECC_Free_CRYPT_ECC_CTX_                  0x00001634 // CRYPT_ECC_Free@CRYPT_ECC_CTX*
#define IDH_CRYPT_ECC_Initialize_CRYPT_ECC_CTX_            0x00001635 // CRYPT_ECC_Initialize@CRYPT_ECC_CTX*
#define IDH_CRYPT_ECC_KeySizeGet_CRYPT_ECC_CTX_            0x00001636 // CRYPT_ECC_KeySizeGet@CRYPT_ECC_CTX*
#define IDH_CRYPT_ECC_PrivateImport_CRYPT_ECC_CTX__unsigned_char__unsigned_int_unsigned_char__unsigne 0x00001637 // CRYPT_ECC_PrivateImport@CRYPT_ECC_CTX*@unsigned char*@unsigned int@unsigned char*@unsigned int
#define IDH_CRYPT_ECC_PublicExport_CRYPT_ECC_CTX__unsigned_char__unsigned_int_unsigned_int_ 0x00001638 // CRYPT_ECC_PublicExport@CRYPT_ECC_CTX*@unsigned char*@unsigned int@unsigned int*
#define IDH_CRYPT_ECC_PublicImport_CRYPT_ECC_CTX__unsigned_char__unsigned_int 0x00001639 // CRYPT_ECC_PublicImport@CRYPT_ECC_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_ECC_SignatureSizeGet_CRYPT_ECC_CTX_      0x0000163A // CRYPT_ECC_SignatureSizeGet@CRYPT_ECC_CTX*
#define IDH_CRYPT_RSA_EncryptSizeGet_CRYPT_RSA_CTX_        0x0000163B // CRYPT_RSA_EncryptSizeGet@CRYPT_RSA_CTX*
#define IDH_CRYPT_RSA_Free_CRYPT_RSA_CTX_                  0x0000163C // CRYPT_RSA_Free@CRYPT_RSA_CTX*
#define IDH_CRYPT_RSA_Initialize_CRYPT_RSA_CTX_            0x0000163D // CRYPT_RSA_Initialize@CRYPT_RSA_CTX*
#define IDH_CRYPT_RSA_PrivateDecrypt_CRYPT_RSA_CTX__unsigned_char__unsigned_int_unsigned_char__unsign 0x0000163E // CRYPT_RSA_PrivateDecrypt@CRYPT_RSA_CTX*@unsigned char*@unsigned int@unsigned char*@unsigned int
#define IDH_CRYPT_RSA_PrivateKeyDecode_CRYPT_RSA_CTX__unsigned_char__unsigned_int 0x0000163F // CRYPT_RSA_PrivateKeyDecode@CRYPT_RSA_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_RSA_PublicEncrypt_CRYPT_RSA_CTX__unsigned_char__unsigned_int_unsigned_char__unsigne 0x00001640 // CRYPT_RSA_PublicEncrypt@CRYPT_RSA_CTX*@unsigned char*@unsigned int@unsigned char*@unsigned int@CRYPT_RNG_CTX*
#define IDH_CRYPT_RSA_PublicKeyDecode_CRYPT_RSA_CTX__unsigned_char__unsigned_int 0x00001641 // CRYPT_RSA_PublicKeyDecode@CRYPT_RSA_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_TDES_CBC_Decrypt_CRYPT_TDES_CTX__unsigned_char__unsigned_char__unsigned_int 0x00001642 // CRYPT_TDES_CBC_Decrypt@CRYPT_TDES_CTX*@unsigned char*@unsigned char*@unsigned int
#define IDH_CRYPT_TDES_CBC_Encrypt_CRYPT_TDES_CTX__unsigned_char__unsigned_char__unsigned_int 0x00001643 // CRYPT_TDES_CBC_Encrypt@CRYPT_TDES_CTX*@unsigned char*@unsigned char*@unsigned int
#define IDH_CRYPT_TDES_IvSet_CRYPT_TDES_CTX__unsigned_char_ 0x00001644 // CRYPT_TDES_IvSet@CRYPT_TDES_CTX*@unsigned char*
#define IDH_CRYPT_TDES_KeySet_CRYPT_TDES_CTX__unsigned_char__unsigned_char__int 0x00001645 // CRYPT_TDES_KeySet@CRYPT_TDES_CTX*@unsigned char*@unsigned char*@int
#define IDH_CRYPT_HMAC_DataAdd_CRYPT_HMAC_CTX__unsigned_char__unsigned_int 0x00001646 // CRYPT_HMAC_DataAdd@CRYPT_HMAC_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_HMAC_Finalize_CRYPT_HMAC_CTX__unsigned_char_ 0x00001647 // CRYPT_HMAC_Finalize@CRYPT_HMAC_CTX*@unsigned char*
#define IDH_CRYPT_HMAC_SetKey_CRYPT_HMAC_CTX__int_unsigned_char__unsigned_int 0x00001648 // CRYPT_HMAC_SetKey@CRYPT_HMAC_CTX*@int@unsigned char*@unsigned int
#define IDH_CRYPT_SHA_DataAdd_CRYPT_SHA_CTX__unsigned_char__unsigned_int 0x00001649 // CRYPT_SHA_DataAdd@CRYPT_SHA_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_SHA_Finalize_CRYPT_SHA_CTX__unsigned_char_ 0x0000164A // CRYPT_SHA_Finalize@CRYPT_SHA_CTX*@unsigned char*
#define IDH_CRYPT_SHA_Initialize_CRYPT_SHA_CTX_            0x0000164B // CRYPT_SHA_Initialize@CRYPT_SHA_CTX*
#define IDH_CRYPT_SHA_DataSizeSet_CRYPT_SHA_CTX__unsigned_int 0x0000164C // CRYPT_SHA_DataSizeSet@CRYPT_SHA_CTX*@unsigned int
#define IDH_CRYPT_SHA256_DataAdd_CRYPT_SHA256_CTX__unsigned_char__unsigned_int 0x0000164D // CRYPT_SHA256_DataAdd@CRYPT_SHA256_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_SHA256_Finalize_CRYPT_SHA256_CTX__unsigned_char_ 0x0000164E // CRYPT_SHA256_Finalize@CRYPT_SHA256_CTX*@unsigned char*
#define IDH_CRYPT_SHA256_Initialize_CRYPT_SHA256_CTX_      0x0000164F // CRYPT_SHA256_Initialize@CRYPT_SHA256_CTX*
#define IDH_CRYPT_SHA256_DataSizeSet_CRYPT_SHA256_CTX__unsigned_int 0x00001650 // CRYPT_SHA256_DataSizeSet@CRYPT_SHA256_CTX*@unsigned int
#define IDH_CRYPT_SHA384_DataAdd_CRYPT_SHA384_CTX__unsigned_char__unsigned_int 0x00001651 // CRYPT_SHA384_DataAdd@CRYPT_SHA384_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_SHA384_Finalize_CRYPT_SHA384_CTX__unsigned_char_ 0x00001652 // CRYPT_SHA384_Finalize@CRYPT_SHA384_CTX*@unsigned char*
#define IDH_CRYPT_SHA384_Initialize_CRYPT_SHA384_CTX_      0x00001653 // CRYPT_SHA384_Initialize@CRYPT_SHA384_CTX*
#define IDH_CRYPT_SHA512_DataAdd_CRYPT_SHA512_CTX__unsigned_char__unsigned_int 0x00001654 // CRYPT_SHA512_DataAdd@CRYPT_SHA512_CTX*@unsigned char*@unsigned int
#define IDH_CRYPT_SHA512_Finalize_CRYPT_SHA512_CTX__unsigned_char_ 0x00001655 // CRYPT_SHA512_Finalize@CRYPT_SHA512_CTX*@unsigned char*
#define IDH_CRYPT_SHA512_Initialize_CRYPT_SHA512_CTX_      0x00001656 // CRYPT_SHA512_Initialize@CRYPT_SHA512_CTX*
#define IDH_CRYPT_AES_CTX                                  0x00001657 // CRYPT_AES_CTX
#define IDH_CRYPT_ECC_CTX                                  0x00001658 // CRYPT_ECC_CTX
#define IDH_CRYPT_HMAC_CTX                                 0x00001659 // CRYPT_HMAC_CTX
#define IDH_CRYPT_MD5_CTX                                  0x0000165A // CRYPT_MD5_CTX
#define IDH_CRYPT_RNG_CTX                                  0x0000165B // CRYPT_RNG_CTX
#define IDH_CRYPT_RSA_CTX                                  0x0000165C // CRYPT_RSA_CTX
#define IDH_CRYPT_SHA_CTX                                  0x0000165D // CRYPT_SHA_CTX
#define IDH_CRYPT_SHA256_CTX                               0x0000165E // CRYPT_SHA256_CTX
#define IDH_CRYPT_SHA384_CTX                               0x0000165F // CRYPT_SHA384_CTX
#define IDH_CRYPT_SHA512_CTX                               0x00001660 // CRYPT_SHA512_CTX
#define IDH_CRYPT_TDES_CTX                                 0x00001661 // CRYPT_TDES_CTX
#define IDH_MC_CRYPTO_API_H                                0x00001662 // MC_CRYPTO_API_H
#define IDH_CRYPTO_Files                                   0x00001663 // CRYPTO Files
#define IDH_crypto_h                                       0x00001664 // crypto.h
#define IDH_HARMONY_Decoder_Libraries_Help                 0x00001665 // HARMONY Decoder Libraries Help
#define IDH_AAC_Decoder_Library                            0x00001666 // AAC Decoder Library
#define IDH_DECODER_AAC_Introduction                       0x00001667 // DECODER AAC Introduction
#define IDH_DECODER_AAC_Using_the_Library                  0x00001668 // DECODER AAC Using the Library
#define IDH_DECODER_AAC_Abstration_Model                   0x00001669 // DECODER AAC Abstration Model
#define IDH_DECODER_AAC_Library_Overview                   0x0000166A // DECODER AAC Library Overview
#define IDH_DECODER_AAC_How_the_Library_Works              0x0000166B // DECODER AAC How the Library Works
#define IDH_DECODER_AAC_Library_Interface                  0x0000166C // DECODER AAC Library Interface
#define IDH_AAC_Decoder_uint8_t___uint16_t_uint16_t___int16_t___uint16_t__ 0x0000166D // AAC_Decoder@uint8_t *@uint16_t@uint16_t *@int16_t *@uint16_t *
#define IDH_isAACdecoder_enabled                           0x0000166E // isAACdecoder_enabled
#define IDH_AAC_Initialize_void___uint16_t_uint8_t___SYS_FS_HANDLE 0x0000166F // AAC_Initialize@void *@uint16_t@uint8_t *@SYS_FS_HANDLE
#define IDH_AAC_RegisterDecoderEventHandlerCallback_SetReadBytesInAppData 0x00001670 // AAC_RegisterDecoderEventHandlerCallback@SetReadBytesInAppData
#define IDH_AAC_GetSamplingFrequency_uint8_t__             0x00001671 // AAC_GetSamplingFrequency@uint8_t *
#define IDH_AAC_GetChannels                                0x00001672 // AAC_GetChannels
#define IDH_AAC_DECODER_STATES                             0x00001673 // AAC_DECODER_STATES
#define IDH_AAC_SAMPLING_FREQUENCY_INDEX                   0x00001674 // AAC_SAMPLING_FREQUENCY_INDEX
#define IDH_AAC_ERROR_COUNT_MAX                            0x00001675 // AAC_ERROR_COUNT_MAX
#define IDH_SetReadBytesInAppData                          0x00001676 // SetReadBytesInAppData
#define IDH_AAC_DEC_H                                      0x00001677 // AAC_DEC_H
#define IDH_DECODER_AAC_Files                              0x00001678 // DECODER AAC Files
#define IDH_aac_dec_h                                      0x00001679 // aac_dec.h
#define IDH_FLAC_Decoder_Library                           0x0000167A // FLAC Decoder Library
#define IDH_DECODER_FLAC_Introduction                      0x0000167B // DECODER FLAC Introduction
#define IDH_DECODER_FLAC_Using_the_Library                 0x0000167C // DECODER FLAC Using the Library
#define IDH_DECODER_FLAC_Abstraction_Model                 0x0000167D // DECODER FLAC Abstraction Model
#define IDH_DECODER_FLAC_Library_Overview                  0x0000167E // DECODER FLAC Library Overview
#define IDH_DECODER_FLAC_How_the_Library_Works             0x0000167F // DECODER FLAC How the Library Works
#define IDH_DECODER_FLAC_Library_Interface                 0x00001680 // DECODER FLAC Library Interface
#define IDH_FLAC_Cleanup                                   0x00001681 // FLAC_Cleanup
#define IDH_FLAC_Decoder_uint8_t___uint16_t_uint16_t___uint8_t___uint16_t__ 0x00001682 // FLAC_Decoder@uint8_t *@uint16_t@uint16_t *@uint8_t *@uint16_t *
#define IDH_FLAC_GetBitRate                                0x00001683 // FLAC_GetBitRate
#define IDH_FLAC_GetBlockSize                              0x00001684 // FLAC_GetBlockSize
#define IDH_FLAC_GetChannels                               0x00001685 // FLAC_GetChannels
#define IDH_FLAC_GetSamplingRate                           0x00001686 // FLAC_GetSamplingRate
#define IDH_FLAC_RegisterDecoderEventHandlerCallback_DecoderEventHandlerCB 0x00001687 // FLAC_RegisterDecoderEventHandlerCallback@DecoderEventHandlerCB
#define IDH_isFLACdecoder_enabled                          0x00001688 // isFLACdecoder_enabled
#define IDH_FLAC_GetBitdepth                               0x00001689 // FLAC_GetBitdepth
#define IDH_FLAC_GetDuration                               0x0000168A // FLAC_GetDuration
#define IDH_FLAC_Initialize_SYS_FS_HANDLE_void__           0x0000168B // FLAC_Initialize@SYS_FS_HANDLE@void *
#define IDH_FLAC_DEC_H                                     0x0000168C // FLAC_DEC_H
#define IDH_DECODER_FLAC_Files                             0x0000168D // DECODER FLAC Files
#define IDH_flac_dec_h                                     0x0000168E // flac_dec.h
#define IDH_MP3_Decoder_Library                            0x0000168F // MP3 Decoder Library
#define IDH_DECODER_MP3_Introduction                       0x00001690 // DECODER MP3 Introduction
#define IDH_DECODER_MP3_Using_the_Library                  0x00001691 // DECODER MP3 Using the Library
#define IDH_DECODER_MP3_Abstraction_Model                  0x00001692 // DECODER MP3 Abstraction Model
#define IDH_DECODER_MP3_Library_Overview                   0x00001693 // DECODER MP3 Library Overview
#define IDH_DECODER_MP3_Library_Interface                  0x00001694 // DECODER MP3 Library Interface
#define IDH_MP3_Decode_uint8_t___uint16_t_uint16_t___uint8_t___uint16_t__ 0x00001695 // MP3_Decode@uint8_t *@uint16_t@uint16_t *@uint8_t *@uint16_t *
#define IDH_MP3_EventHandler_MP3_EVENT_uint32_t            0x00001696 // MP3_EventHandler@MP3_EVENT@uint32_t
#define IDH_MP3_ParseVBR_uint8_t_                          0x00001697 // MP3_ParseVBR@uint8_t*
#define IDH_isMP3decoder_enabled                           0x00001698 // isMP3decoder_enabled
#define IDH_ID3_Initialize_uint8_t__                       0x00001699 // ID3_Initialize@uint8_t *
#define IDH_ID3_EventHandler_ID3_EVENT_uint32_t            0x0000169A // ID3_EventHandler@ID3_EVENT@uint32_t
#define IDH_ID3_Parse_uint8_t___uint16_t                   0x0000169B // ID3_Parse@uint8_t *@uint16_t
#define IDH_ID3_ParseFrameV22_ID3V22_FRAME___uint32_t_char___uint16_t 0x0000169C // ID3_ParseFrameV22@ID3V22_FRAME *@uint32_t@char *@uint16_t
#define IDH_ID3_ParseFrameV23_ID3V23_FRAME___uint32_t_char___uint16_t 0x0000169D // ID3_ParseFrameV23@ID3V23_FRAME *@uint32_t@char *@uint16_t
#define IDH_ID3_Parse_Frame_uint8_t___size_t_int8_t__      0x0000169E // ID3_Parse_Frame@uint8_t *@size_t@int8_t *
#define IDH_MP3_GetAudioSize                               0x0000169F // MP3_GetAudioSize
#define IDH_MP3_UpdatePlaytime                             0x000016A0 // MP3_UpdatePlaytime
#define IDH_MP3_Initialize_void___uint16_t_SYS_FS_HANDLE   0x000016A1 // MP3_Initialize@void *@uint16_t@SYS_FS_HANDLE
#define IDH_MP3_RegisterDecoderEventHandlerCallback_DecoderEventHandlerCB 0x000016A2 // MP3_RegisterDecoderEventHandlerCallback@DecoderEventHandlerCB
#define IDH_MP3_GetChannels                                0x000016A3 // MP3_GetChannels
#define IDH_MP3_IN_FRAME_SIZE                              0x000016A4 // MP3_IN_FRAME_SIZE
#define IDH_MP3_OUT_FRAME_SIZE                             0x000016A5 // MP3_OUT_FRAME_SIZE
#define IDH_MP3_STATE_SIZE                                 0x000016A6 // MP3_STATE_SIZE
#define IDH_MP3_EVENT                                      0x000016A7 // MP3_EVENT
#define IDH_MP3_FRAME_HEADER                               0x000016A8 // MP3_FRAME_HEADER
#define IDH_MP3_STATE                                      0x000016A9 // MP3_STATE
#define IDH_MP3_XING_HEADER                                0x000016AA // MP3_XING_HEADER
#define IDH_MP3_ERROR_COUNT_MAX                            0x000016AB // MP3_ERROR_COUNT_MAX
#define IDH_MP3_HEADER_CHANNELS_DUAL                       0x000016AC // MP3_HEADER_CHANNELS_DUAL
#define IDH_MP3_HEADER_CHANNELS_JOINT                      0x000016AD // MP3_HEADER_CHANNELS_JOINT
#define IDH_MP3_HEADER_CHANNELS_MONO                       0x000016AE // MP3_HEADER_CHANNELS_MONO
#define IDH_MP3_HEADER_CHANNELS_STEREO                     0x000016AF // MP3_HEADER_CHANNELS_STEREO
#define IDH_MP3_HEADER_SAMPLERATE_32000                    0x000016B0 // MP3_HEADER_SAMPLERATE_32000
#define IDH_MP3_HEADER_SAMPLERATE_44100                    0x000016B1 // MP3_HEADER_SAMPLERATE_44100
#define IDH_MP3_HEADER_SAMPLERATE_48000                    0x000016B2 // MP3_HEADER_SAMPLERATE_48000
#define IDH_MP3_HEADER_SAMPLERATE_RESV                     0x000016B3 // MP3_HEADER_SAMPLERATE_RESV
#define IDH_MP3_XING_HEADER_START_MONO                     0x000016B4 // MP3_XING_HEADER_START_MONO
#define IDH_MP3_XING_HEADER_START_STEREO                   0x000016B5 // MP3_XING_HEADER_START_STEREO
#define IDH_ID3_EVENT                                      0x000016B6 // ID3_EVENT
#define IDH_ID3_STATE                                      0x000016B7 // ID3_STATE
#define IDH_ID3V1_EXTENDED_TAG                             0x000016B8 // ID3V1_EXTENDED_TAG
#define IDH_ID3V1_TAG                                      0x000016B9 // ID3V1_TAG
#define IDH_ID3V2_TAG_HEADER                               0x000016BA // ID3V2_TAG_HEADER
#define IDH_ID3V22_FRAME                                   0x000016BB // ID3V22_FRAME
#define IDH_ID3V22_FRAME_HEADER                            0x000016BC // ID3V22_FRAME_HEADER
#define IDH_ID3V23_FRAME                                   0x000016BD // ID3V23_FRAME
#define IDH_ID3V23_FRAME_HEADER                            0x000016BE // ID3V23_FRAME_HEADER
#define IDH_ID3_H                                          0x000016BF // ID3_H
#define IDH_ID3_STRING_SIZE                                0x000016C0 // ID3_STRING_SIZE
#define IDH_ID3V22_ALBUM                                   0x000016C1 // ID3V22_ALBUM
#define IDH_ID3V22_ARTIST                                  0x000016C2 // ID3V22_ARTIST
#define IDH_ID3V22_TITLE                                   0x000016C3 // ID3V22_TITLE
#define IDH_ID3V22_ZERO                                    0x000016C4 // ID3V22_ZERO
#define IDH_ID3V23_ALBUM                                   0x000016C5 // ID3V23_ALBUM
#define IDH_ID3V23_ARTIST                                  0x000016C6 // ID3V23_ARTIST
#define IDH_ID3V23_TITLE                                   0x000016C7 // ID3V23_TITLE
#define IDH_ID3V23_ZERO                                    0x000016C8 // ID3V23_ZERO
#define IDH_MP3MPEG1L3_SAMPLES_PER_FRAME                   0x000016C9 // MP3MPEG1L3_SAMPLES_PER_FRAME
#define IDH_MP3MPEG2L3_SAMPLES_PER_FRAME                   0x000016CA // MP3MPEG2L3_SAMPLES_PER_FRAME
#define IDH_MP3_DEC                                        0x000016CB // MP3_DEC
#define IDH_DecoderEventHandlerCB                          0x000016CC // DecoderEventHandlerCB
#define IDH_MP3_DEC_H                                      0x000016CD // MP3_DEC_H
#define IDH_DECODER_MP3_Files                              0x000016CE // DECODER MP3 Files
#define IDH_id3_h                                          0x000016CF // id3.h
#define IDH_mp3_dec_h                                      0x000016D0 // mp3_dec.h
#define IDH_Opus_Decoder_Library                           0x000016D1 // Opus Decoder Library
#define IDH_DECODER_OPUS_Introduction                      0x000016D2 // DECODER OPUS Introduction
#define IDH_DECODER_OPUS_Using_the_Library                 0x000016D3 // DECODER OPUS Using the Library
#define IDH_DECODER_OPUS_Abstraction_Model                 0x000016D4 // DECODER OPUS Abstraction Model
#define IDH_DECODER_OPUS_Library_Overview                  0x000016D5 // DECODER OPUS Library Overview
#define IDH_DECODER_OPUS_How_the_Library_Works             0x000016D6 // DECODER OPUS How the Library Works
#define IDH_DECODER_OPUS_Library_Interface                 0x000016D7 // DECODER OPUS Library Interface
#define IDH_isOPUSdecoder_enabled                          0x000016D8 // isOPUSdecoder_enabled
#define IDH_OPUS_Cleanup                                   0x000016D9 // OPUS_Cleanup
#define IDH_OPUS_Decoder_uint8_t___uint16_t_uint16_t___int16_t___uint16_t___uint16_t 0x000016DA // OPUS_Decoder@uint8_t *@uint16_t@uint16_t *@int16_t *@uint16_t *@uint16_t
#define IDH_OPUS_DiskRead_uint8_t__                        0x000016DB // OPUS_DiskRead@uint8_t *
#define IDH_OPUS_GetChannels                               0x000016DC // OPUS_GetChannels
#define IDH_OPUS_GetSamplingRate                           0x000016DD // OPUS_GetSamplingRate
#define IDH_OPUS_Initialize_SYS_FS_HANDLE                  0x000016DE // OPUS_Initialize@SYS_FS_HANDLE
#define IDH_OPUS_ERROR_MSG                                 0x000016DF // OPUS_ERROR_MSG
#define IDH_opusDecDcpt                                    0x000016E0 // opusDecDcpt
#define IDH_sOggPageHdr                                    0x000016E1 // sOggPageHdr
#define IDH_sOpusHeader                                    0x000016E2 // sOpusHeader
#define IDH_sOpusPktDcpt                                   0x000016E3 // sOpusPktDcpt
#define IDH_sOpusStreamDcpt                                0x000016E4 // sOpusStreamDcpt
#define IDH_OPUS_INPUT_BUFFER_SIZE                         0x000016E5 // OPUS_INPUT_BUFFER_SIZE
#define IDH_OPUS_MAX_FRAME_SIZE                            0x000016E6 // OPUS_MAX_FRAME_SIZE
#define IDH_OPUS_OUTPUT_BUFFER_SIZE                        0x000016E7 // OPUS_OUTPUT_BUFFER_SIZE
#define IDH_DECODER_OPUS_DEC_SUPPORT_H                     0x000016E8 // DECODER_OPUS_DEC_SUPPORT_H
#define IDH_DECODER_OPUS_Files                             0x000016E9 // DECODER OPUS Files
#define IDH_opus_dec_h                                     0x000016EA // opus_dec.h
#define IDH_Speex_Decoder_Library                          0x000016EB // Speex Decoder Library
#define IDH_DECODER_SPEEX_Introduction                     0x000016EC // DECODER SPEEX Introduction
#define IDH_DECODER_SPEEX_Using_the_Library                0x000016ED // DECODER SPEEX Using the Library
#define IDH_DECODER_SPEEX_Abstraction_Model                0x000016EE // DECODER SPEEX Abstraction Model
#define IDH_DECODER_SPEEX_Library_Overview                 0x000016EF // DECODER SPEEX Library Overview
#define IDH_DECODER_SPEEX_How_the_Library_Works            0x000016F0 // DECODER SPEEX How the Library Works
#define IDH_DECODER_SPEEX_Library_Interface                0x000016F1 // DECODER SPEEX Library Interface
#define IDH_isSPEEXdecoder_enabled                         0x000016F2 // isSPEEXdecoder_enabled
#define IDH_SPEEX_Cleanup                                  0x000016F3 // SPEEX_Cleanup
#define IDH_SPEEX_Decoder_uint8_t___uint16_t_uint16_t___int16_t___uint16_t__ 0x000016F4 // SPEEX_Decoder@uint8_t *@uint16_t@uint16_t *@int16_t *@uint16_t *
#define IDH_SPEEX_DiskRead_uint8_t__                       0x000016F5 // SPEEX_DiskRead@uint8_t *
#define IDH_SPEEX_GetBitrate                               0x000016F6 // SPEEX_GetBitrate
#define IDH_SPEEX_GetSamplingRate                          0x000016F7 // SPEEX_GetSamplingRate
#define IDH_SPEEX_Initialize_uintptr_t                     0x000016F8 // SPEEX_Initialize@uintptr_t
#define IDH_SPEEX_GetChannels                              0x000016F9 // SPEEX_GetChannels
#define IDH_eSpxFlags                                      0x000016FA // eSpxFlags
#define IDH_pProgressFnc                                   0x000016FB // pProgressFnc
#define IDH_progressDcpt                                   0x000016FC // progressDcpt
#define IDH_sOggPageSegHdr                                 0x000016FD // sOggPageSegHdr
#define IDH_SPEEX_ERROR_MSG                                0x000016FE // SPEEX_ERROR_MSG
#define IDH_spxCdcDcpt                                     0x000016FF // spxCdcDcpt
#define IDH_spxDecDcpt                                     0x00001700 // spxDecDcpt
#define IDH_sSpeexHeader                                   0x00001701 // sSpeexHeader
#define IDH_sSpxPktDcpt                                    0x00001702 // sSpxPktDcpt
#define IDH_sSpxRunDcpt                                    0x00001703 // sSpxRunDcpt
#define IDH_sSpxStreamDcpt                                 0x00001704 // sSpxStreamDcpt
#define IDH_OGG_ID_SPEEX                                   0x00001705 // OGG_ID_SPEEX
#define IDH_SPEEX_INPUT_BUFFER_SIZE                        0x00001706 // SPEEX_INPUT_BUFFER_SIZE
#define IDH_SPEEX_OUTPUT_BUFFER_SIZE                       0x00001707 // SPEEX_OUTPUT_BUFFER_SIZE
#define IDH_SPEEX_STRING_LENGTH                            0x00001708 // SPEEX_STRING_LENGTH
#define IDH_SPEEX_VENDOR_STR                               0x00001709 // SPEEX_VENDOR_STR
#define IDH_SPEEX_VERSION                                  0x0000170A // SPEEX_VERSION
#define IDH_SPEEX_VERSION_ID                               0x0000170B // SPEEX_VERSION_ID
#define IDH_SPEEX_VERSION_LENGTH                           0x0000170C // SPEEX_VERSION_LENGTH
#define IDH_SPX_CODEC_BUFF_DIV                             0x0000170D // SPX_CODEC_BUFF_DIV
#define IDH_SPX_CODEC_BUFF_MUL                             0x0000170E // SPX_CODEC_BUFF_MUL
#define IDH_DECODER_SPEEX_Files                            0x0000170F // DECODER SPEEX Files
#define IDH_speex_dec_h                                    0x00001710 // speex_dec.h
#define IDH_WMA_Decoder_Library                            0x00001711 // WMA Decoder Library
#define IDH_DECODER_WMA_Introduction                       0x00001712 // DECODER WMA Introduction
#define IDH_DECODER_WMA_Using_the_Library                  0x00001713 // DECODER WMA Using the Library
#define IDH_DECODER_WMA_Abstraction_Model                  0x00001714 // DECODER WMA Abstraction Model
#define IDH_DECODER_WMA_Library_Overview                   0x00001715 // DECODER WMA Library Overview
#define IDH_DECODER_WMA_Library_Interface                  0x00001716 // DECODER WMA Library Interface
#define IDH_WMA_Decoder_uint8_t___uint16_t_uint16_t___int16_t___uint16_t__ 0x00001717 // WMA_Decoder@uint8_t *@uint16_t@uint16_t *@int16_t *@uint16_t *
#define IDH_WMA_SamplingFrequency_Get                      0x00001718 // WMA_SamplingFrequency_Get
#define IDH_WMA_FreeMemory                                 0x00001719 // WMA_FreeMemory
#define IDH_isWMAdecoder_enabled                           0x0000171A // isWMAdecoder_enabled
#define IDH_WMA_BitRate_Get                                0x0000171B // WMA_BitRate_Get
#define IDH_WMA_GetHeaderPacketOffset                      0x0000171C // WMA_GetHeaderPacketOffset
#define IDH_WMA_Initialize_SYS_FS_HANDLE_uint32_t          0x0000171D // WMA_Initialize@SYS_FS_HANDLE@uint32_t
#define IDH_WMA_RegisterAppCallback_SetReadBytesReadFlagInAppData_GetReadBytesInAppData 0x0000171E // WMA_RegisterAppCallback@SetReadBytesReadFlagInAppData@GetReadBytesInAppData
#define IDH_WMA_GetChannels                                0x0000171F // WMA_GetChannels
#define IDH_SYS_DEBUG_BUFFER_DMA_READY                     0x00001720 // SYS_DEBUG_BUFFER_DMA_READY
#define IDH_WMA_DECODER_STATES                             0x00001721 // WMA_DECODER_STATES
#define IDH_WMA_ERROR_COUNT_MAX                            0x00001722 // WMA_ERROR_COUNT_MAX
#define IDH_WMA_H                                          0x00001723 // WMA_H
#define IDH_GetReadBytesInAppData                          0x00001724 // GetReadBytesInAppData
#define IDH_SetReadBytesReadFlagInAppData                  0x00001725 // SetReadBytesReadFlagInAppData
#define IDH_SPEEX_DEC_SUPPORT_H                            0x00001726 // SPEEX_DEC_SUPPORT_H
#define IDH_DECODER_WMA_Files                              0x00001727 // DECODER WMA Files
#define IDH_wma_dec_h                                      0x00001728 // wma_dec.h
#define IDH_HARMONY_Driver_Libraries_Help                  0x00001729 // HARMONY Driver Libraries Help
#define IDH_Driver_Library_Overview                        0x0000172A // Driver Library Overview
#define IDH_DRV_COMMON_Introduction                        0x0000172B // DRV COMMON Introduction
#define IDH_DRV_COMMON_Using_a_Driver_s_System_Interface   0x0000172C // DRV COMMON Using a Driver's System Interface
#define IDH_DRV_COMMON_Using_a_Driver_s_Client_Interface   0x0000172D // DRV COMMON Using a Driver's Client Interface
#define IDH_DRV_COMMON_Using_a_Driver_in_an_Application    0x0000172E // DRV COMMON Using a Driver in an Application
#define IDH_DRV_COMMON_Opening_a_Driver                    0x0000172F // DRV COMMON Opening a Driver
#define IDH_DRV_COMMON_Using_Driver_Interface_Functions    0x00001730 // DRV COMMON Using Driver Interface Functions
#define IDH_DRV_COMMON_Using_Asynchronous_and_Callback_Functions 0x00001731 // DRV COMMON Using Asynchronous and Callback Functions
#define IDH_DRV_COMMON_Library_Interface                   0x00001732 // DRV COMMON Library Interface
#define IDH_DRV_CLIENT_STATUS                              0x00001733 // DRV_CLIENT_STATUS
#define IDH_DRV_HANDLE                                     0x00001734 // DRV_HANDLE
#define IDH_DRV_IO_BUFFER_TYPES                            0x00001735 // DRV_IO_BUFFER_TYPES
#define IDH_DRV_IO_INTENT                                  0x00001736 // DRV_IO_INTENT
#define IDH_DRV_CONFIG_NOT_SUPPORTED                       0x00001737 // DRV_CONFIG_NOT_SUPPORTED
#define IDH_DRV_HANDLE_INVALID                             0x00001738 // DRV_HANDLE_INVALID
#define IDH_DRV_IO_ISBLOCKING                              0x00001739 // DRV_IO_ISBLOCKING
#define IDH_DRV_IO_ISEXCLUSIVE                             0x0000173A // DRV_IO_ISEXCLUSIVE
#define IDH_DRV_IO_ISNONBLOCKING                           0x0000173B // DRV_IO_ISNONBLOCKING
#define IDH__DRV_COMMON_H                                  0x0000173C // _DRV_COMMON_H
#define IDH__PLIB_UNSUPPORTED                              0x0000173D // _PLIB_UNSUPPORTED
#define IDH_DRV_COMMON_Files                               0x0000173E // DRV COMMON Files
#define IDH_driver_h                                       0x0000173F // driver.h
#define IDH_driver_common_h                                0x00001740 // driver_common.h
#define IDH_ADC_Driver_Library                             0x00001741 // ADC Driver Library
#define IDH_DRV_ADC_Introduction                           0x00001742 // DRV ADC Introduction
#define IDH_DRV_ADC_Library_Interface                      0x00001743 // DRV ADC Library Interface
#define IDH_DRV_ADC_Deinitialize                           0x00001744 // DRV_ADC_Deinitialize
#define IDH_DRV_ADC_Initialize                             0x00001745 // DRV_ADC_Initialize
#define IDH_DRV_ADC_SamplesAvailable_uint8_t               0x00001746 // DRV_ADC_SamplesAvailable@uint8_t
#define IDH_DRV_ADC_SamplesRead_uint8_t                    0x00001747 // DRV_ADC_SamplesRead@uint8_t
#define IDH_DRV_ADC_Start                                  0x00001748 // DRV_ADC_Start
#define IDH_DRV_ADC_Stop                                   0x00001749 // DRV_ADC_Stop
#define IDH_DRV_ADCx_Close                                 0x0000174A // DRV_ADCx_Close
#define IDH_DRV_ADCx_Open                                  0x0000174B // DRV_ADCx_Open
#define IDH_Bluetooth_Driver_Libraries                     0x0000174C // Bluetooth Driver Libraries
#define IDH_BM64_Bluetooth_Driver_Library                  0x0000174D // BM64 Bluetooth Driver Library
#define IDH_DRV_BLUETOOTH_BM64_Introduction                0x0000174E // DRV BLUETOOTH BM64 Introduction
#define IDH_DRV_BLUETOOTH_BM64_Using_the_Library           0x0000174F // DRV BLUETOOTH BM64 Using the Library
#define IDH_DRV_BLUETOOTH_BM64_Abstraction_Model           0x00001750 // DRV BLUETOOTH BM64 Abstraction Model
#define IDH_DRV_BLUETOOTH_BM64_Library_Overview            0x00001751 // DRV BLUETOOTH BM64 Library Overview
#define IDH_DRV_BLUETOOTH_BM64_How_the_Library_Works       0x00001752 // DRV BLUETOOTH BM64 How the Library Works
#define IDH_DRV_BLUETOOTH_BM64_HTLW_System_Functions       0x00001753 // DRV BLUETOOTH BM64 HTLW System Functions
#define IDH_DRV_BLUETOOTH_BM64_HTLW_Client_Functions       0x00001754 // DRV BLUETOOTH BM64 HTLW Client Functions
#define IDH_DRV_BLUETOOTH_BM54_HTLW_Data_Transfer_Function 0x00001755 // DRV BLUETOOTH BM54 HTLW Data Transfer Function
#define IDH_DRV_BLUETOOTH_BM64_HTLW_Settings_Functions     0x00001756 // DRV BLUETOOTH BM64 HTLW Settings Functions
#define IDH_DRV_BLUETOOTH_BM64_HTLW_Sample_Rate            0x00001757 // DRV BLUETOOTH BM64 HTLW Sample Rate
#define IDH_DRV_BLUETOOTH_BM64_HTLW_AVRCP_Functions        0x00001758 // DRV BLUETOOTH BM64 HTLW AVRCP Functions
#define IDH_DRV_BLUETOOTH_BM64_HTLW_BLE_Functions          0x00001759 // DRV BLUETOOTH BM64 HTLW BLE Functions
#define IDH_DRV_BLUETOOTH_BM64_Configuring_the_Library     0x0000175A // DRV BLUETOOTH BM64 Configuring the Library
#define IDH_INCLUDE_BM64_BLE                               0x0000175B // INCLUDE_BM64_BLE
#define IDH_INCLUDE_BM64_I2S                               0x0000175C // INCLUDE_BM64_I2S
#define IDH_INCLUDE_DEPRECATED_MMI_COMMANDS                0x0000175D // INCLUDE_DEPRECATED_MMI_COMMANDS
#define IDH_DRV_BLUETOOTH_BM64_Configuring_the_MHC         0x0000175E // DRV BLUETOOTH BM64 Configuring the MHC
#define IDH_DRV_BLUETOOTH_BM64_Building_the_Library        0x0000175F // DRV BLUETOOTH BM64 Building the Library
#define IDH_DRV_BLUETOOTH_BM64_Library_Interface           0x00001760 // DRV BLUETOOTH BM64 Library Interface
#define IDH_DRV_BM64_GetPowerStatus                        0x00001761 // DRV_BM64_GetPowerStatus
#define IDH_DRV_BM64_Initialize                            0x00001762 // DRV_BM64_Initialize
#define IDH_DRV_BM64_Status                                0x00001763 // DRV_BM64_Status
#define IDH_DRV_BM64_TaskReq_DRV_BM64_REQUEST              0x00001764 // DRV_BM64_TaskReq@DRV_BM64_REQUEST
#define IDH_DRV_BM64_Tasks                                 0x00001765 // DRV_BM64_Tasks
#define IDH_DRV_BM64_BufferEventHandlerSet_DRV_HANDLE_DRV_BM64_BUFFER_EVENT_HANDLER_uintptr_t 0x00001766 // DRV_BM64_BufferEventHandlerSet@DRV_HANDLE@DRV_BM64_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_BM64_Close_DRV_HANDLE                      0x00001767 // DRV_BM64_Close@DRV_HANDLE
#define IDH_DRV_BM64_EventHandlerSet_DRV_HANDLE_DRV_BM64_EVENT_HANDLER_uintptr_t 0x00001768 // DRV_BM64_EventHandlerSet@DRV_HANDLE@DRV_BM64_EVENT_HANDLER@uintptr_t
#define IDH_DRV_BM64_Open_DRV_IO_INTENT_DRV_BM64_PROTOCOL  0x00001769 // DRV_BM64_Open@DRV_IO_INTENT@DRV_BM64_PROTOCOL
#define IDH_DRV_BM64_BufferAddRead_DRV_HANDLE_DRV_BM64_BUFFER_HANDLE___void___size_t 0x0000176A // DRV_BM64_BufferAddRead@DRV_HANDLE@DRV_BM64_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_BM64_SamplingRateGet_DRV_HANDLE            0x0000176B // DRV_BM64_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_BM64_SamplingRateSet_DRV_HANDLE_uint32_t   0x0000176C // DRV_BM64_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_BM64_volumeDown_DRV_HANDLE                 0x0000176D // DRV_BM64_volumeDown@DRV_HANDLE
#define IDH_DRV_BM64_VolumeGet_DRV_HANDLE                  0x0000176E // DRV_BM64_VolumeGet@DRV_HANDLE
#define IDH_DRV_BM64_VolumeSet_DRV_HANDLE_uint8_t          0x0000176F // DRV_BM64_VolumeSet@DRV_HANDLE@uint8_t
#define IDH_DRV_BM64_volumeUp_DRV_HANDLE                   0x00001770 // DRV_BM64_volumeUp@DRV_HANDLE
#define IDH_DRV_BM64_DisconnectAllLinks_DRV_HANDLE         0x00001771 // DRV_BM64_DisconnectAllLinks@DRV_HANDLE
#define IDH_DRV_BM64_EnterBTPairingMode_DRV_HANDLE         0x00001772 // DRV_BM64_EnterBTPairingMode@DRV_HANDLE
#define IDH_DRV_BM64_ForgetAllLinks_DRV_HANDLE             0x00001773 // DRV_BM64_ForgetAllLinks@DRV_HANDLE
#define IDH_DRV_BM64_GetLinkStatus_DRV_HANDLE              0x00001774 // DRV_BM64_GetLinkStatus@DRV_HANDLE
#define IDH_DRV_BM64_LinkLastDevice_DRV_HANDLE             0x00001775 // DRV_BM64_LinkLastDevice@DRV_HANDLE
#define IDH_DRV_BM64_CancelForwardOrRewind_DRV_HANDLE      0x00001776 // DRV_BM64_CancelForwardOrRewind@DRV_HANDLE
#define IDH_DRV_BM64_FastForward_DRV_HANDLE                0x00001777 // DRV_BM64_FastForward@DRV_HANDLE
#define IDH_DRV_BM64_GetPlayingStatus_DRV_HANDLE           0x00001778 // DRV_BM64_GetPlayingStatus@DRV_HANDLE
#define IDH_DRV_BM64_Pause_DRV_HANDLE                      0x00001779 // DRV_BM64_Pause@DRV_HANDLE
#define IDH_DRV_BM64_Play_DRV_HANDLE                       0x0000177A // DRV_BM64_Play@DRV_HANDLE
#define IDH_DRV_BM64_PlayNextSong_DRV_HANDLE               0x0000177B // DRV_BM64_PlayNextSong@DRV_HANDLE
#define IDH_DRV_BM64_PlayPause_DRV_HANDLE                  0x0000177C // DRV_BM64_PlayPause@DRV_HANDLE
#define IDH_DRV_BM64_PlayPreviousSong_DRV_HANDLE           0x0000177D // DRV_BM64_PlayPreviousSong@DRV_HANDLE
#define IDH_DRV_BM64_Rewind_DRV_HANDLE                     0x0000177E // DRV_BM64_Rewind@DRV_HANDLE
#define IDH_DRV_BM64_Stop_DRV_HANDLE                       0x0000177F // DRV_BM64_Stop@DRV_HANDLE
#define IDH_DRV_BM64_GetBDAddress_DRV_HANDLE_char_         0x00001780 // DRV_BM64_GetBDAddress@DRV_HANDLE@char*
#define IDH_DRV_BM64_GetBDName_DRV_HANDLE_char__uint8_t    0x00001781 // DRV_BM64_GetBDName@DRV_HANDLE@char*@uint8_t
#define IDH_DRV_BM64_SetBDName_DRV_HANDLE_char_            0x00001782 // DRV_BM64_SetBDName@DRV_HANDLE@char*
#define IDH_DRV_BM64_ClearBLEData_DRV_HANDLE               0x00001783 // DRV_BM64_ClearBLEData@DRV_HANDLE
#define IDH_DRV_BM64_ReadByteFromBLE_DRV_HANDLE_uint8_t_   0x00001784 // DRV_BM64_ReadByteFromBLE@DRV_HANDLE@uint8_t*
#define IDH_DRV_BM64_ReadDataFromBLE_DRV_HANDLE_uint8_t__uint16_t 0x00001785 // DRV_BM64_ReadDataFromBLE@DRV_HANDLE@uint8_t*@uint16_t
#define IDH_DRV_BM64_SendByteOverBLE_DRV_HANDLE_uint8_t    0x00001786 // DRV_BM64_SendByteOverBLE@DRV_HANDLE@uint8_t
#define IDH_DRV_BM64_SendDataOverBLE_DRV_HANDLE_uint8_t__uint16_t 0x00001787 // DRV_BM64_SendDataOverBLE@DRV_HANDLE@uint8_t*@uint16_t
#define IDH_DRV_BM64_BLE_QueryStatus_DRV_HANDLE            0x00001788 // DRV_BM64_BLE_QueryStatus@DRV_HANDLE
#define IDH_DRV_BM64_BLE_EnableAdvertising_DRV_HANDLE_bool 0x00001789 // DRV_BM64_BLE_EnableAdvertising@DRV_HANDLE@bool
#define IDH_DRV_BM64_BUFFER_EVENT                          0x0000178A // DRV_BM64_BUFFER_EVENT
#define IDH_DRV_BM64_BUFFER_EVENT_COMPLETE                 0x0000178B // DRV_BM64_BUFFER_EVENT_COMPLETE
#define IDH_DRV_BM64_BUFFER_HANDLE                         0x0000178C // DRV_BM64_BUFFER_HANDLE
#define IDH_DRV_BM64_BUFFER_HANDLE_INVALID                 0x0000178D // DRV_BM64_BUFFER_HANDLE_INVALID
#define IDH_DRV_BM64_DATA32                                0x0000178E // DRV_BM64_DATA32
#define IDH_DRV_BM64_MAXBDNAMESIZE                         0x0000178F // DRV_BM64_MAXBDNAMESIZE
#define IDH_DRV_BM64_BUFFER_EVENT_HANDLER                  0x00001790 // DRV_BM64_BUFFER_EVENT_HANDLER
#define IDH_DRV_BM64_DRVR_STATUS                           0x00001791 // DRV_BM64_DRVR_STATUS
#define IDH_DRV_BM64_EVENT                                 0x00001792 // DRV_BM64_EVENT
#define IDH_DRV_BM64_EVENT_HANDLER                         0x00001793 // DRV_BM64_EVENT_HANDLER
#define IDH_DRV_BM64_LINKSTATUS                            0x00001794 // DRV_BM64_LINKSTATUS
#define IDH_DRV_BM64_PLAYINGSTATUS                         0x00001795 // DRV_BM64_PLAYINGSTATUS
#define IDH_DRV_BM64_PROTOCOL                              0x00001796 // DRV_BM64_PROTOCOL
#define IDH_DRV_BM64_REQUEST                               0x00001797 // DRV_BM64_REQUEST
#define IDH_DRV_BM64_SAMPLE_FREQUENCY                      0x00001798 // DRV_BM64_SAMPLE_FREQUENCY
#define IDH_DRV_BM64_BLE_STATUS                            0x00001799 // DRV_BM64_BLE_STATUS
#define IDH_DRV_BLUETOOTH_BM64_Files                       0x0000179A // DRV BLUETOOTH BM64 Files
#define IDH_drv_bm64_h                                     0x0000179B // drv_bm64.h
#define IDH_drv_bm64_config_template_h                     0x0000179C // drv_bm64_config_template.h
#define IDH_Camera_Driver_Library                          0x0000179D // Camera Driver Library
#define IDH_DRV_CAMERA_Introduction                        0x0000179E // DRV CAMERA Introduction
#define IDH_DRV_CAMERA_Library_Interface                   0x0000179F // DRV CAMERA Library Interface
#define IDH_DRV_CAMERA_Close_DRV_HANDLE                    0x000017A0 // DRV_CAMERA_Close@DRV_HANDLE
#define IDH_DRV_CAMERA_Deinitialize_SYS_MODULE_INDEX       0x000017A1 // DRV_CAMERA_Deinitialize@SYS_MODULE_INDEX
#define IDH_DRV_CAMERA_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000017A2 // DRV_CAMERA_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_CAMERA_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000017A3 // DRV_CAMERA_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_CAMERA_Reinitialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__const 0x000017A4 // DRV_CAMERA_Reinitialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *const
#define IDH_DRV_CAMERA_Status_SYS_MODULE_INDEX             0x000017A5 // DRV_CAMERA_Status@SYS_MODULE_INDEX
#define IDH_DRV_CAMERA_Tasks_SYS_MODULE_OBJ                0x000017A6 // DRV_CAMERA_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_CAMERA_INIT                                0x000017A7 // DRV_CAMERA_INIT
#define IDH_DRV_CAMERA_INTERRUPT_PORT_REMAP                0x000017A8 // DRV_CAMERA_INTERRUPT_PORT_REMAP
#define IDH_DRV_CAMERA_INDEX_0                             0x000017A9 // DRV_CAMERA_INDEX_0
#define IDH_DRV_CAMERA_INDEX_1                             0x000017AA // DRV_CAMERA_INDEX_1
#define IDH_DRV_CAMERA_INDEX_COUNT                         0x000017AB // DRV_CAMERA_INDEX_COUNT
#define IDH_CAMERA_MODULE_ID                               0x000017AC // CAMERA_MODULE_ID
#define IDH_DRV_CAMERA_Files                               0x000017AD // DRV CAMERA Files
#define IDH_drv_camera_h                                   0x000017AE // drv_camera.h
#define IDH_OVM7690_Camera_Driver_Library                  0x000017AF // OVM7690 Camera Driver Library
#define IDH_DRV_CAMERA_OVM7690_Introduction                0x000017B0 // DRV CAMERA OVM7690 Introduction
#define IDH_DRV_CAMERA_OVM7690_Using_the_Library           0x000017B1 // DRV CAMERA OVM7690 Using the Library
#define IDH_DRV_CAMERA_OVM7690_Library_Overview            0x000017B2 // DRV CAMERA OVM7690 Library Overview
#define IDH_DRV_CAMERA_OVM7690_Abstraction_Model           0x000017B3 // DRV CAMERA OVM7690 Abstraction Model
#define IDH_DRV_CAMERA_OVM7690_How_the_Library_Works       0x000017B4 // DRV CAMERA OVM7690 How the Library Works
#define IDH_DRV_CAMERA_OVM7690_Configuring_the_Library     0x000017B5 // DRV CAMERA OVM7690 Configuring the Library
#define IDH_DRV_OVM7690_INTERRUPT_MODE                     0x000017B6 // DRV_OVM7690_INTERRUPT_MODE
#define IDH_DRV_CAMERA_OVM7690_Building_the_Library        0x000017B7 // DRV CAMERA OVM7690 Building the Library
#define IDH_DRV_CAMERA_OVM7690_Library_Interface           0x000017B8 // DRV CAMERA OVM7690 Library Interface
#define IDH_DRV_CAMERA_OVM7690_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000017B9 // DRV_CAMERA_OVM7690_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_CAMERA_OVM7690_Deinitialize_SYS_MODULE_OBJ 0x000017BA // DRV_CAMERA_OVM7690_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_CAMERA_OVM7690_RegisterSet_DRV_CAMERA_OVM7690_REGISTER_ADDRESS_uint8_t 0x000017BB // DRV_CAMERA_OVM7690_RegisterSet@DRV_CAMERA_OVM7690_REGISTER_ADDRESS@uint8_t
#define IDH_DRV_CAMERA_OVM7690_Tasks_SYS_MODULE_OBJ        0x000017BC // DRV_CAMERA_OVM7690_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_CAMERA_OVM7690_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000017BD // DRV_CAMERA_OVM7690_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_CAMERA_OVM7690_Close_DRV_HANDLE            0x000017BE // DRV_CAMERA_OVM7690_Close@DRV_HANDLE
#define IDH_DRV_CAMERA_OVM7690_FrameBufferAddressSet_DRV_HANDLE_void__ 0x000017BF // DRV_CAMERA_OVM7690_FrameBufferAddressSet@DRV_HANDLE@void *
#define IDH_DRV_CAMERA_OVM7690_FrameRectSet_DRV_HANDLE_uint32_t_uint32_t_uint32_t_uint32_t 0x000017C0 // DRV_CAMERA_OVM7690_FrameRectSet@DRV_HANDLE@uint32_t@uint32_t@uint32_t@uint32_t
#define IDH_DRV_CAMERA_OVM7690_Start_DRV_HANDLE            0x000017C1 // DRV_CAMERA_OVM7690_Start@DRV_HANDLE
#define IDH_DRV_CAMERA_OVM7690_Stop_DRV_HANDLE             0x000017C2 // DRV_CAMERA_OVM7690_Stop@DRV_HANDLE
#define IDH_DRV_CAMERA_OVM7690_HsyncEventHandler_SYS_MODULE_OBJ 0x000017C3 // DRV_CAMERA_OVM7690_HsyncEventHandler@SYS_MODULE_OBJ
#define IDH_DRV_CAMERA_OVM7690_VsyncEventHandler_SYS_MODULE_OBJ 0x000017C4 // DRV_CAMERA_OVM7690_VsyncEventHandler@SYS_MODULE_OBJ
#define IDH__DRV_CAMERA_OVM7690_DMAEventHandler_SYS_DMA_TRANSFER_EVENT_SYS_DMA_CHANNEL_HANDLE_uintptr 0x000017C5 // _DRV_CAMERA_OVM7690_DMAEventHandler@SYS_DMA_TRANSFER_EVENT@SYS_DMA_CHANNEL_HANDLE@uintptr_t
#define IDH__DRV_CAMERA_OVM7690_delayMS_unsigned_int       0x000017C6 // _DRV_CAMERA_OVM7690_delayMS@unsigned int
#define IDH__DRV_CAMERA_OVM7690_HardwareSetup_DRV_CAMERA_OVM7690_OBJ__ 0x000017C7 // _DRV_CAMERA_OVM7690_HardwareSetup@DRV_CAMERA_OVM7690_OBJ *
#define IDH_DRV_CAMERA_OVM7690_CLIENT_OBJ                  0x000017C8 // DRV_CAMERA_OVM7690_CLIENT_OBJ
#define IDH_DRV_CAMERA_OVM7690_CLIENT_STATUS               0x000017C9 // DRV_CAMERA_OVM7690_CLIENT_STATUS
#define IDH_DRV_CAMERA_OVM7690_ERROR                       0x000017CA // DRV_CAMERA_OVM7690_ERROR
#define IDH_DRV_CAMERA_OVM7690_INIT                        0x000017CB // DRV_CAMERA_OVM7690_INIT
#define IDH_DRV_CAMERA_OVM7690_OBJ                         0x000017CC // DRV_CAMERA_OVM7690_OBJ
#define IDH_DRV_CAMERA_OVM7690_RECT                        0x000017CD // DRV_CAMERA_OVM7690_RECT
#define IDH_DRV_CAMERA_OVM7690_REG12_OP_FORMAT             0x000017CE // DRV_CAMERA_OVM7690_REG12_OP_FORMAT
#define IDH_DRV_CAMERA_OVM7690_INDEX_0                     0x000017CF // DRV_CAMERA_OVM7690_INDEX_0
#define IDH_DRV_CAMERA_OVM7690_INDEX_1                     0x000017D0 // DRV_CAMERA_OVM7690_INDEX_1
#define IDH_DRV_CAMERA_OVM7690_REG12_SOFT_RESET            0x000017D1 // DRV_CAMERA_OVM7690_REG12_SOFT_RESET
#define IDH_DRV_CAMERA_OVM7690_SCCB_READ_ID                0x000017D2 // DRV_CAMERA_OVM7690_SCCB_READ_ID
#define IDH_DRV_CAMERA_OVM7690_SCCB_WRITE_ID               0x000017D3 // DRV_CAMERA_OVM7690_SCCB_WRITE_ID
#define IDH_DRV_CAMERA_OVM7690_Files                       0x000017D4 // DRV CAMERA OVM7690 Files
#define IDH_drv_camera_ovm7690_h                           0x000017D5 // drv_camera_ovm7690.h
#define IDH_drv_ovm7690_config_template_h                  0x000017D6 // drv_ovm7690_config_template.h
#define IDH_CAN_Driver_Library                             0x000017D7 // CAN Driver Library
#define IDH_DRV_CAN_Introduction                           0x000017D8 // DRV CAN Introduction
#define IDH_DRV_CAN_Library_Interface                      0x000017D9 // DRV CAN Library Interface
#define IDH_DRV_CAN_ChannelMessageReceive_CAN_CHANNEL_int_uint8_t_uint8_t_ 0x000017DA // DRV_CAN_ChannelMessageReceive@CAN_CHANNEL@int@uint8_t@uint8_t*
#define IDH_DRV_CAN_ChannelMessageTransmit_CAN_CHANNEL_int_uint8_t_uint8_t_ 0x000017DB // DRV_CAN_ChannelMessageTransmit@CAN_CHANNEL@int@uint8_t@uint8_t*
#define IDH_DRV_CAN_Close                                  0x000017DC // DRV_CAN_Close
#define IDH_DRV_CAN_Deinitialize                           0x000017DD // DRV_CAN_Deinitialize
#define IDH_DRV_CAN_Initialize                             0x000017DE // DRV_CAN_Initialize
#define IDH_DRV_CAN_Open                                   0x000017DF // DRV_CAN_Open
#define IDH_HARMONY_Codec_Driver_Libraries                 0x000017E0 // HARMONY Codec Driver Libraries
#define IDH_AK4384_Driver_Library                          0x000017E1 // AK4384 Driver Library
#define IDH_DRV_AK4384_Introduction                        0x000017E2 // DRV AK4384 Introduction
#define IDH_DRV_AK4384_Using_the_Library                   0x000017E3 // DRV AK4384 Using the Library
#define IDH_DRV_AK4384_Abstraction_Model                   0x000017E4 // DRV AK4384 Abstraction Model
#define IDH_DRV_AK4384_Library_Overview                    0x000017E5 // DRV AK4384 Library Overview
#define IDH_DRV_AK4384_How_the_Library_Works               0x000017E6 // DRV AK4384 How the Library Works
#define IDH_DRV_AK4384_System_Access                       0x000017E7 // DRV AK4384 System Access
#define IDH_DRV_AK4384_Client_Access                       0x000017E8 // DRV AK4384 Client Access
#define IDH_DRV_AK4384_Client_Operations                   0x000017E9 // DRV AK4384 Client Operations
#define IDH_DRV_AK4384_Configuring_the_Library             0x000017EA // DRV AK4384 Configuring the Library
#define IDH_DRV_AK4384_CLIENTS_NUMBER                      0x000017EB // DRV_AK4384_CLIENTS_NUMBER
#define IDH_DRV_AK4384_CONTROL_CLOCK                       0x000017EC // DRV_AK4384_CONTROL_CLOCK
#define IDH_DRV_AK4384_INPUT_REFCLOCK                      0x000017ED // DRV_AK4384_INPUT_REFCLOCK
#define IDH_DRV_AK4384_INSTANCES_NUMBER                    0x000017EE // DRV_AK4384_INSTANCES_NUMBER
#define IDH_DRV_AK4384_TIMER_DRIVER_MODULE_INDEX           0x000017EF // DRV_AK4384_TIMER_DRIVER_MODULE_INDEX
#define IDH_DRV_AK4384_TIMER_PERIOD                        0x000017F0 // DRV_AK4384_TIMER_PERIOD
#define IDH_DRV_AK4384_BCLK_BIT_CLK_DIVISOR                0x000017F1 // DRV_AK4384_BCLK_BIT_CLK_DIVISOR
#define IDH_DRV_AK4384_MCLK_SAMPLE_FREQ_MULTPLIER          0x000017F2 // DRV_AK4384_MCLK_SAMPLE_FREQ_MULTPLIER
#define IDH_DRV_AK4384_Configuring_the_MHC                 0x000017F3 // DRV AK4384 Configuring the MHC
#define IDH_DRV_AK4384_Building_the_Library                0x000017F4 // DRV AK4384 Building the Library
#define IDH_DRV_AK4384_Library_Interface                   0x000017F5 // DRV AK4384 Library Interface
#define IDH_DRV_AK4384_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000017F6 // DRV_AK4384_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_AK4384_Deinitialize_SYS_MODULE_OBJ         0x000017F7 // DRV_AK4384_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_AK4384_Status_SYS_MODULE_OBJ               0x000017F8 // DRV_AK4384_Status@SYS_MODULE_OBJ
#define IDH_DRV_AK4384_Tasks_SYS_MODULE_OBJ                0x000017F9 // DRV_AK4384_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_AK4384_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x000017FA // DRV_AK4384_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_AK4384_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000017FB // DRV_AK4384_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_AK4384_Close_DRV_HANDLE                    0x000017FC // DRV_AK4384_Close@DRV_HANDLE
#define IDH_DRV_AK4384_ChannelOutputInvertDisable_DRV_HANDLE_DRV_AK4384_CHANNEL 0x000017FD // DRV_AK4384_ChannelOutputInvertDisable@DRV_HANDLE@DRV_AK4384_CHANNEL
#define IDH_DRV_AK4384_ChannelOutputInvertEnable_DRV_HANDLE_DRV_AK4384_CHANNEL 0x000017FE // DRV_AK4384_ChannelOutputInvertEnable@DRV_HANDLE@DRV_AK4384_CHANNEL
#define IDH_DRV_AK4384_DeEmphasisFilterSet_DRV_HANDLE_DRV_AK4384_DEEMPHASIS_FILTER 0x000017FF // DRV_AK4384_DeEmphasisFilterSet@DRV_HANDLE@DRV_AK4384_DEEMPHASIS_FILTER
#define IDH_DRV_AK4384_MuteOff_DRV_HANDLE                  0x00001800 // DRV_AK4384_MuteOff@DRV_HANDLE
#define IDH_DRV_AK4384_MuteOn_DRV_HANDLE                   0x00001801 // DRV_AK4384_MuteOn@DRV_HANDLE
#define IDH_DRV_AK4384_SamplingRateGet_DRV_HANDLE          0x00001802 // DRV_AK4384_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_AK4384_SamplingRateSet_DRV_HANDLE_uint32_t 0x00001803 // DRV_AK4384_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_AK4384_SlowRollOffFilterDisable_DRV_HANDLE 0x00001804 // DRV_AK4384_SlowRollOffFilterDisable@DRV_HANDLE
#define IDH_DRV_AK4384_SlowRollOffFilterEnable_DRV_HANDLE  0x00001805 // DRV_AK4384_SlowRollOffFilterEnable@DRV_HANDLE
#define IDH_DRV_AK4384_VolumeGet_DRV_HANDLE_DRV_AK4384_CHANNEL 0x00001806 // DRV_AK4384_VolumeGet@DRV_HANDLE@DRV_AK4384_CHANNEL
#define IDH_DRV_AK4384_VolumeSet_DRV_HANDLE_DRV_AK4384_CHANNEL_uint8_t 0x00001807 // DRV_AK4384_VolumeSet@DRV_HANDLE@DRV_AK4384_CHANNEL@uint8_t
#define IDH_DRV_AK4384_ZeroDetectDisable_DRV_HANDLE        0x00001808 // DRV_AK4384_ZeroDetectDisable@DRV_HANDLE
#define IDH_DRV_AK4384_ZeroDetectEnable_DRV_HANDLE         0x00001809 // DRV_AK4384_ZeroDetectEnable@DRV_HANDLE
#define IDH_DRV_AK4384_ZeroDetectInvertDisable_DRV_HANDLE  0x0000180A // DRV_AK4384_ZeroDetectInvertDisable@DRV_HANDLE
#define IDH_DRV_AK4384_ZeroDetectInvertEnable_DRV_HANDLE   0x0000180B // DRV_AK4384_ZeroDetectInvertEnable@DRV_HANDLE
#define IDH_DRV_AK4384_ZeroDetectModeSet_DRV_HANDLE_DRV_AK4384_ZERO_DETECT_MODE 0x0000180C // DRV_AK4384_ZeroDetectModeSet@DRV_HANDLE@DRV_AK4384_ZERO_DETECT_MODE
#define IDH_DRV_AK4384_BufferAddWrite_DRV_HANDLE_DRV_AK4384_BUFFER_HANDLE___void___size_t 0x0000180D // DRV_AK4384_BufferAddWrite@DRV_HANDLE@DRV_AK4384_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4384_BufferEventHandlerSet_DRV_HANDLE_DRV_AK4384_BUFFER_EVENT_HANDLER_uintptr_t 0x0000180E // DRV_AK4384_BufferEventHandlerSet@DRV_HANDLE@DRV_AK4384_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4384_BufferCombinedQueueSizeGet_DRV_HANDLE 0x0000180F // DRV_AK4384_BufferCombinedQueueSizeGet@DRV_HANDLE
#define IDH_DRV_AK4384_BufferQueueFlush_DRV_HANDLE         0x00001810 // DRV_AK4384_BufferQueueFlush@DRV_HANDLE
#define IDH_DRV_AK4384_BufferProcessedSizeGet_DRV_HANDLE   0x00001811 // DRV_AK4384_BufferProcessedSizeGet@DRV_HANDLE
#define IDH_DRV_AK4384_CommandEventHandlerSet_DRV_HANDLE_DRV_AK4384_COMMAND_EVENT_HANDLER_uintptr_t 0x00001812 // DRV_AK4384_CommandEventHandlerSet@DRV_HANDLE@DRV_AK4384_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4384_VersionGet                          0x00001813 // DRV_AK4384_VersionGet
#define IDH_DRV_AK4384_VersionStrGet                       0x00001814 // DRV_AK4384_VersionStrGet
#define IDH_DRV_AK4384_AUDIO_DATA_FORMAT                   0x00001815 // DRV_AK4384_AUDIO_DATA_FORMAT
#define IDH_DRV_AK4384_BUFFER_EVENT                        0x00001816 // DRV_AK4384_BUFFER_EVENT
#define IDH_DRV_AK4384_BUFFER_EVENT_HANDLER                0x00001817 // DRV_AK4384_BUFFER_EVENT_HANDLER
#define IDH_DRV_AK4384_BUFFER_HANDLE                       0x00001818 // DRV_AK4384_BUFFER_HANDLE
#define IDH_DRV_AK4384_CHANNEL                             0x00001819 // DRV_AK4384_CHANNEL
#define IDH_DRV_AK4384_COMMAND_EVENT_HANDLER               0x0000181A // DRV_AK4384_COMMAND_EVENT_HANDLER
#define IDH_DRV_AK4384_DEEMPHASIS_FILTER                   0x0000181B // DRV_AK4384_DEEMPHASIS_FILTER
#define IDH_DRV_AK4384_INIT                                0x0000181C // DRV_AK4384_INIT
#define IDH_DRV_AK4384_MCLK_MODE                           0x0000181D // DRV_AK4384_MCLK_MODE
#define IDH_DRV_AK4384_ZERO_DETECT_MODE                    0x0000181E // DRV_AK4384_ZERO_DETECT_MODE
#define IDH_DRV_AK4384_BUFFER_HANDLE_INVALID               0x0000181F // DRV_AK4384_BUFFER_HANDLE_INVALID
#define IDH_DRV_AK4384_COUNT                               0x00001820 // DRV_AK4384_COUNT
#define IDH_DRV_AK4384_INDEX_0                             0x00001821 // DRV_AK4384_INDEX_0
#define IDH_DRV_AK4384_INDEX_1                             0x00001822 // DRV_AK4384_INDEX_1
#define IDH_DRV_AK4384_INDEX_2                             0x00001823 // DRV_AK4384_INDEX_2
#define IDH_DRV_AK4384_INDEX_3                             0x00001824 // DRV_AK4384_INDEX_3
#define IDH_DRV_AK4384_INDEX_4                             0x00001825 // DRV_AK4384_INDEX_4
#define IDH_DRV_AK4384_INDEX_5                             0x00001826 // DRV_AK4384_INDEX_5
#define IDH_DRV_AK4384_Files                               0x00001827 // DRV AK4384 Files
#define IDH_drv_ak4384_h                                   0x00001828 // drv_ak4384.h
#define IDH_drv_ak4384_config_template_h                   0x00001829 // drv_ak4384_config_template.h
#define IDH_AK4642_Driver_Library                          0x0000182A // AK4642 Driver Library
#define IDH_DRV_AK4642_Introduction                        0x0000182B // DRV AK4642 Introduction
#define IDH_DRV_AK4642_Using_the_Library                   0x0000182C // DRV AK4642 Using the Library
#define IDH_DRV_AK4642_Abstraction_Model                   0x0000182D // DRV AK4642 Abstraction Model
#define IDH_DRV_AK4642_Library_Overview                    0x0000182E // DRV AK4642 Library Overview
#define IDH_DRV_AK4642_How_the_Library_Works               0x0000182F // DRV AK4642 How the Library Works
#define IDH_DRV_AK4642_System_Access                       0x00001830 // DRV AK4642 System Access
#define IDH_DRV_AK4642_Client_Access                       0x00001831 // DRV AK4642 Client Access
#define IDH_DRV_AK4642_Client_Operations                   0x00001832 // DRV AK4642 Client Operations
#define IDH_DRV_AK4642_Configuring_the_Library             0x00001833 // DRV AK4642 Configuring the Library
#define IDH_DRV_AK4642_BCLK_BIT_CLK_DIVISOR                0x00001834 // DRV_AK4642_BCLK_BIT_CLK_DIVISOR
#define IDH_DRV_AK4642_CLIENTS_NUMBER                      0x00001835 // DRV_AK4642_CLIENTS_NUMBER
#define IDH_DRV_AK4642_INPUT_REFCLOCK                      0x00001836 // DRV_AK4642_INPUT_REFCLOCK
#define IDH_DRV_AK4642_INSTANCES_NUMBER                    0x00001837 // DRV_AK4642_INSTANCES_NUMBER
#define IDH_DRV_AK4642_MCLK_SAMPLE_FREQ_MULTPLIER          0x00001838 // DRV_AK4642_MCLK_SAMPLE_FREQ_MULTPLIER
#define IDH_DRV_AK4642_MCLK_SOURCE                         0x00001839 // DRV_AK4642_MCLK_SOURCE
#define IDH_DRV_AK4642_Configuring_the_MHC                 0x0000183A // DRV AK4642 Configuring the MHC
#define IDH_DRV_AK4642_Building_the_Library                0x0000183B // DRV AK4642 Building the Library
#define IDH_DRV_AK4642_Library_Interface                   0x0000183C // DRV AK4642 Library Interface
#define IDH_DRV_AK4642_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x0000183D // DRV_AK4642_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_AK4642_Deinitialize_SYS_MODULE_OBJ         0x0000183E // DRV_AK4642_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_AK4642_Status_SYS_MODULE_OBJ               0x0000183F // DRV_AK4642_Status@SYS_MODULE_OBJ
#define IDH_DRV_AK4642_Tasks_SYS_MODULE_OBJ                0x00001840 // DRV_AK4642_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_AK4642_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001841 // DRV_AK4642_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_AK4642_Close_DRV_HANDLE                    0x00001842 // DRV_AK4642_Close@DRV_HANDLE
#define IDH_DRV_AK4642_MuteOff_DRV_HANDLE                  0x00001843 // DRV_AK4642_MuteOff@DRV_HANDLE
#define IDH_DRV_AK4642_MuteOn_DRV_HANDLE                   0x00001844 // DRV_AK4642_MuteOn@DRV_HANDLE
#define IDH_DRV_AK4642_SamplingRateGet_DRV_HANDLE          0x00001845 // DRV_AK4642_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_AK4642_SamplingRateSet_DRV_HANDLE_uint32_t 0x00001846 // DRV_AK4642_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_AK4642_VolumeGet_DRV_HANDLE_DRV_AK4642_CHANNEL 0x00001847 // DRV_AK4642_VolumeGet@DRV_HANDLE@DRV_AK4642_CHANNEL
#define IDH_DRV_AK4642_VolumeSet_DRV_HANDLE_DRV_AK4642_CHANNEL_uint8_t 0x00001848 // DRV_AK4642_VolumeSet@DRV_HANDLE@DRV_AK4642_CHANNEL@uint8_t
#define IDH_DRV_AK4642_IntExtMicSet_DRV_HANDLE_DRV_AK4642_INT_EXT_MIC 0x00001849 // DRV_AK4642_IntExtMicSet@DRV_HANDLE@DRV_AK4642_INT_EXT_MIC
#define IDH_DRV_AK4642_MonoStereoMicSet_DRV_HANDLE_DRV_AK4642_MONO_STEREO_MIC 0x0000184A // DRV_AK4642_MonoStereoMicSet@DRV_HANDLE@DRV_AK4642_MONO_STEREO_MIC
#define IDH_DRV_AK4642_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x0000184B // DRV_AK4642_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_AK4642_MicSet_DRV_HANDLE_DRV_AK4642_MIC    0x0000184C // DRV_AK4642_MicSet@DRV_HANDLE@DRV_AK4642_MIC
#define IDH_DRV_AK4642_BufferAddWrite_DRV_HANDLE_DRV_AK4642_BUFFER_HANDLE___void___size_t 0x0000184D // DRV_AK4642_BufferAddWrite@DRV_HANDLE@DRV_AK4642_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4642_BufferAddRead_DRV_HANDLE_DRV_AK4642_BUFFER_HANDLE___void___size_t 0x0000184E // DRV_AK4642_BufferAddRead@DRV_HANDLE@DRV_AK4642_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4642_BufferAddWriteRead_DRV_HANDLE_DRV_AK4642_BUFFER_HANDLE___void___void___size_t 0x0000184F // DRV_AK4642_BufferAddWriteRead@DRV_HANDLE@DRV_AK4642_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_AK4642_BufferEventHandlerSet_DRV_HANDLE_DRV_AK4642_BUFFER_EVENT_HANDLER_uintptr_t 0x00001850 // DRV_AK4642_BufferEventHandlerSet@DRV_HANDLE@DRV_AK4642_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4642_CommandEventHandlerSet_DRV_HANDLE_DRV_AK4642_COMMAND_EVENT_HANDLER_uintptr_t 0x00001851 // DRV_AK4642_CommandEventHandlerSet@DRV_HANDLE@DRV_AK4642_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4642_VersionGet                          0x00001852 // DRV_AK4642_VersionGet
#define IDH_DRV_AK4642_VersionStrGet                       0x00001853 // DRV_AK4642_VersionStrGet
#define IDH__DRV_AK4642_H                                  0x00001854 // _DRV_AK4642_H
#define IDH_DRV_AK4642_BUFFER_HANDLE_INVALID               0x00001855 // DRV_AK4642_BUFFER_HANDLE_INVALID
#define IDH_DRV_AK4642_COUNT                               0x00001856 // DRV_AK4642_COUNT
#define IDH_DRV_AK4642_INDEX_0                             0x00001857 // DRV_AK4642_INDEX_0
#define IDH_DRV_AK4642_INDEX_1                             0x00001858 // DRV_AK4642_INDEX_1
#define IDH_DRV_AK4642_INDEX_2                             0x00001859 // DRV_AK4642_INDEX_2
#define IDH_DRV_AK4642_INDEX_3                             0x0000185A // DRV_AK4642_INDEX_3
#define IDH_DRV_AK4642_INDEX_4                             0x0000185B // DRV_AK4642_INDEX_4
#define IDH_DRV_AK4642_INDEX_5                             0x0000185C // DRV_AK4642_INDEX_5
#define IDH_DRV_AK4642_AUDIO_DATA_FORMAT                   0x0000185D // DRV_AK4642_AUDIO_DATA_FORMAT
#define IDH_DRV_AK4642_BUFFER_EVENT                        0x0000185E // DRV_AK4642_BUFFER_EVENT
#define IDH_DRV_AK4642_BUFFER_EVENT_HANDLER                0x0000185F // DRV_AK4642_BUFFER_EVENT_HANDLER
#define IDH_DRV_AK4642_BUFFER_HANDLE                       0x00001860 // DRV_AK4642_BUFFER_HANDLE
#define IDH_DRV_AK4642_CHANNEL                             0x00001861 // DRV_AK4642_CHANNEL
#define IDH_DRV_AK4642_COMMAND_EVENT_HANDLER               0x00001862 // DRV_AK4642_COMMAND_EVENT_HANDLER
#define IDH_DRV_AK4642_INIT                                0x00001863 // DRV_AK4642_INIT
#define IDH_DRV_AK4642_INT_EXT_MIC                         0x00001864 // DRV_AK4642_INT_EXT_MIC
#define IDH_DRV_AK4642_MONO_STEREO_MIC                     0x00001865 // DRV_AK4642_MONO_STEREO_MIC
#define IDH_DRV_AK4642_MIC                                 0x00001866 // DRV_AK4642_MIC
#define IDH_DRV_AK4642_Files                               0x00001867 // DRV AK4642 Files
#define IDH_drv_ak4642_h                                   0x00001868 // drv_ak4642.h
#define IDH_drv_ak4642_config_template_h                   0x00001869 // drv_ak4642_config_template.h
#define IDH_AK4953_Driver_Library                          0x0000186A // AK4953 Driver Library
#define IDH_DRV_AK4953_Introduction                        0x0000186B // DRV AK4953 Introduction
#define IDH_DRV_AK4953_Using_the_Library                   0x0000186C // DRV AK4953 Using the Library
#define IDH_DRV_AK4953_Library_Overview                    0x0000186D // DRV AK4953 Library Overview
#define IDH_DRV_AK4953_Abstraction_Model                   0x0000186E // DRV AK4953 Abstraction Model
#define IDH_DRV_AK4953_How_the_Library_Works               0x0000186F // DRV AK4953 How the Library Works
#define IDH_DRV_AK4953_System_Access                       0x00001870 // DRV AK4953 System Access
#define IDH_DRV_AK4953_Client_Access                       0x00001871 // DRV AK4953 Client Access
#define IDH_DRV_AK4953_Client_Operations                   0x00001872 // DRV AK4953 Client Operations
#define IDH_DRV_AK4953_Configuring_the_Library             0x00001873 // DRV AK4953 Configuring the Library
#define IDH_DRV_AK4953_BCLK_BIT_CLK_DIVISOR                0x00001874 // DRV_AK4953_BCLK_BIT_CLK_DIVISOR
#define IDH_DRV_AK4953_CLIENTS_NUMBER                      0x00001875 // DRV_AK4953_CLIENTS_NUMBER
#define IDH_DRV_AK4953_INPUT_REFCLOCK                      0x00001876 // DRV_AK4953_INPUT_REFCLOCK
#define IDH_DRV_AK4953_INSTANCES_NUMBER                    0x00001877 // DRV_AK4953_INSTANCES_NUMBER
#define IDH_DRV_AK4953_MCLK_SAMPLE_FREQ_MULTPLIER          0x00001878 // DRV_AK4953_MCLK_SAMPLE_FREQ_MULTPLIER
#define IDH_DRV_AK4953_MCLK_SOURCE                         0x00001879 // DRV_AK4953_MCLK_SOURCE
#define IDH_DRV_AK4953_QUEUE_DEPTH_COMBINED                0x0000187A // DRV_AK4953_QUEUE_DEPTH_COMBINED
#define IDH_DRV_AK4953_Configuring_the_MHC                 0x0000187B // DRV AK4953 Configuring the MHC
#define IDH_DRV_AK4953_Building_the_Library                0x0000187C // DRV AK4953 Building the Library
#define IDH_DRV_AK4953_Library_Interface                   0x0000187D // DRV AK4953 Library Interface
#define IDH_DRV_AK4953_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x0000187E // DRV_AK4953_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_AK4953_Deinitialize_SYS_MODULE_OBJ         0x0000187F // DRV_AK4953_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_AK4953_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001880 // DRV_AK4953_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_AK4953_Close_DRV_HANDLE                    0x00001881 // DRV_AK4953_Close@DRV_HANDLE
#define IDH_DRV_AK4953_Tasks_SYS_MODULE_OBJ                0x00001882 // DRV_AK4953_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_AK4953_CommandEventHandlerSet_DRV_HANDLE_DRV_AK4953_COMMAND_EVENT_HANDLER_uintptr_t 0x00001883 // DRV_AK4953_CommandEventHandlerSet@DRV_HANDLE@DRV_AK4953_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4953_BufferEventHandlerSet_DRV_HANDLE_DRV_AK4953_BUFFER_EVENT_HANDLER_uintptr_t 0x00001884 // DRV_AK4953_BufferEventHandlerSet@DRV_HANDLE@DRV_AK4953_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4953_SamplingRateSet_DRV_HANDLE_uint32_t 0x00001885 // DRV_AK4953_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_AK4953_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x00001886 // DRV_AK4953_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_AK4953_SamplingRateGet_DRV_HANDLE          0x00001887 // DRV_AK4953_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_AK4953_Status_SYS_MODULE_OBJ               0x00001888 // DRV_AK4953_Status@SYS_MODULE_OBJ
#define IDH_DRV_AK4953_VersionGet                          0x00001889 // DRV_AK4953_VersionGet
#define IDH_DRV_AK4953_VersionStrGet                       0x0000188A // DRV_AK4953_VersionStrGet
#define IDH_DRV_AK4953_VolumeGet_DRV_HANDLE_DRV_AK4953_CHANNEL 0x0000188B // DRV_AK4953_VolumeGet@DRV_HANDLE@DRV_AK4953_CHANNEL
#define IDH_DRV_AK4953_BufferAddWrite_DRV_HANDLE_DRV_AK4953_BUFFER_HANDLE___void___size_t 0x0000188C // DRV_AK4953_BufferAddWrite@DRV_HANDLE@DRV_AK4953_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4953_BufferAddWriteRead_DRV_HANDLE_DRV_AK4953_BUFFER_HANDLE___void___void___size_t 0x0000188D // DRV_AK4953_BufferAddWriteRead@DRV_HANDLE@DRV_AK4953_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_AK4953_MuteOff_DRV_HANDLE                  0x0000188E // DRV_AK4953_MuteOff@DRV_HANDLE
#define IDH_DRV_AK4953_MuteOn_DRV_HANDLE                   0x0000188F // DRV_AK4953_MuteOn@DRV_HANDLE
#define IDH_DRV_AK4953_VolumeSet_DRV_HANDLE_DRV_AK4953_CHANNEL_uint8_t 0x00001890 // DRV_AK4953_VolumeSet@DRV_HANDLE@DRV_AK4953_CHANNEL@uint8_t
#define IDH_DRV_AK4953_BufferAddRead_DRV_HANDLE_DRV_AK4953_BUFFER_HANDLE___void___size_t 0x00001891 // DRV_AK4953_BufferAddRead@DRV_HANDLE@DRV_AK4953_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4953_IntExtMicSet_DRV_HANDLE_DRV_AK4953_INT_EXT_MIC 0x00001892 // DRV_AK4953_IntExtMicSet@DRV_HANDLE@DRV_AK4953_INT_EXT_MIC
#define IDH_DRV_AK4953_MonoStereoMicSet_DRV_HANDLE_DRV_AK4953_MONO_STEREO_MIC 0x00001893 // DRV_AK4953_MonoStereoMicSet@DRV_HANDLE@DRV_AK4953_MONO_STEREO_MIC
#define IDH_DRV_AK4953_MicSet_DRV_HANDLE_DRV_AK4953_MIC    0x00001894 // DRV_AK4953_MicSet@DRV_HANDLE@DRV_AK4953_MIC
#define IDH_DRV_AK4953_AUDIO_DATA_FORMAT                   0x00001895 // DRV_AK4953_AUDIO_DATA_FORMAT
#define IDH_DRV_AK4953_BUFFER_EVENT                        0x00001896 // DRV_AK4953_BUFFER_EVENT
#define IDH_DRV_AK4953_BUFFER_EVENT_HANDLER                0x00001897 // DRV_AK4953_BUFFER_EVENT_HANDLER
#define IDH_DRV_AK4953_BUFFER_HANDLE                       0x00001898 // DRV_AK4953_BUFFER_HANDLE
#define IDH_DRV_AK4953_COMMAND_EVENT_HANDLER               0x00001899 // DRV_AK4953_COMMAND_EVENT_HANDLER
#define IDH_DRV_AK4953_DIGITAL_BLOCK_CONTROL               0x0000189A // DRV_AK4953_DIGITAL_BLOCK_CONTROL
#define IDH_DRV_AK4953_INIT                                0x0000189B // DRV_AK4953_INIT
#define IDH__DRV_AK4953_H                                  0x0000189C // _DRV_AK4953_H
#define IDH_DRV_AK4953_BUFFER_HANDLE_INVALID               0x0000189D // DRV_AK4953_BUFFER_HANDLE_INVALID
#define IDH_DRV_AK4953_COUNT                               0x0000189E // DRV_AK4953_COUNT
#define IDH_DRV_AK4953_INDEX_0                             0x0000189F // DRV_AK4953_INDEX_0
#define IDH_DRV_AK4953_INDEX_1                             0x000018A0 // DRV_AK4953_INDEX_1
#define IDH_DRV_AK4953_INDEX_2                             0x000018A1 // DRV_AK4953_INDEX_2
#define IDH_DRV_AK4953_INDEX_3                             0x000018A2 // DRV_AK4953_INDEX_3
#define IDH_DRV_AK4953_INDEX_4                             0x000018A3 // DRV_AK4953_INDEX_4
#define IDH_DRV_AK4953_INDEX_5                             0x000018A4 // DRV_AK4953_INDEX_5
#define IDH_DRV_AK4953_CHANNEL                             0x000018A5 // DRV_AK4953_CHANNEL
#define IDH_DRV_AK4953_INT_EXT_MIC                         0x000018A6 // DRV_AK4953_INT_EXT_MIC
#define IDH_DRV_AK4953_MONO_STEREO_MIC                     0x000018A7 // DRV_AK4953_MONO_STEREO_MIC
#define IDH_DRV_AK4953_MIC                                 0x000018A8 // DRV_AK4953_MIC
#define IDH_DRV_AK4953_Files                               0x000018A9 // DRV AK4953 Files
#define IDH_drv_ak4953_h                                   0x000018AA // drv_ak4953.h
#define IDH_drv_ak4953_config_template_h                   0x000018AB // drv_ak4953_config_template.h
#define IDH_AK4954_Driver_Library                          0x000018AC // AK4954 Driver Library
#define IDH_DRV_AK4954_Introduction                        0x000018AD // DRV AK4954 Introduction
#define IDH_DRV_AK4954_Using_the_Library                   0x000018AE // DRV AK4954 Using the Library
#define IDH_DRV_AK4954_Abstraction_Model                   0x000018AF // DRV AK4954 Abstraction Model
#define IDH_DRV_AK4954_Library_Overview                    0x000018B0 // DRV AK4954 Library Overview
#define IDH_DRV_AK4954_How_the_Library_Works               0x000018B1 // DRV AK4954 How the Library Works
#define IDH_DRV_AK4954_System_Access                       0x000018B2 // DRV AK4954 System Access
#define IDH_DRV_AK4954_Client_Access                       0x000018B3 // DRV AK4954 Client Access
#define IDH_DRV_AK4954_Client_Operations                   0x000018B4 // DRV AK4954 Client Operations
#define IDH_DRV_AK4954_Configuring_the_Library             0x000018B5 // DRV AK4954 Configuring the Library
#define IDH_DRV_AK4954_BCLK_BIT_CLK_DIVISOR                0x000018B6 // DRV_AK4954_BCLK_BIT_CLK_DIVISOR
#define IDH_DRV_AK4954_CLIENTS_NUMBER                      0x000018B7 // DRV_AK4954_CLIENTS_NUMBER
#define IDH_DRV_AK4954_INPUT_REFCLOCK                      0x000018B8 // DRV_AK4954_INPUT_REFCLOCK
#define IDH_DRV_AK4954_INSTANCES_NUMBER                    0x000018B9 // DRV_AK4954_INSTANCES_NUMBER
#define IDH_DRV_AK4954_MCLK_SAMPLE_FREQ_MULTPLIER          0x000018BA // DRV_AK4954_MCLK_SAMPLE_FREQ_MULTPLIER
#define IDH_DRV_AK4954_MCLK_SOURCE                         0x000018BB // DRV_AK4954_MCLK_SOURCE
#define IDH_DRV_AK4954_QUEUE_DEPTH_COMBINED                0x000018BC // DRV_AK4954_QUEUE_DEPTH_COMBINED
#define IDH_DRV_AK4954_Configuring_the_MHC                 0x000018BD // DRV AK4954 Configuring the MHC
#define IDH_DRV_AK4954_Building_the_Library                0x000018BE // DRV AK4954 Building the Library
#define IDH_DRV_AK4954_Library_Interface                   0x000018BF // DRV AK4954 Library Interface
#define IDH_DRV_AK4954_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000018C0 // DRV_AK4954_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_AK4954_Deinitialize_SYS_MODULE_OBJ         0x000018C1 // DRV_AK4954_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_AK4954_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000018C2 // DRV_AK4954_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_AK4954_Close_DRV_HANDLE                    0x000018C3 // DRV_AK4954_Close@DRV_HANDLE
#define IDH_DRV_AK4954_Tasks_SYS_MODULE_OBJ                0x000018C4 // DRV_AK4954_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_AK4954_CommandEventHandlerSet_DRV_HANDLE_DRV_AK4954_COMMAND_EVENT_HANDLER_uintptr_t 0x000018C5 // DRV_AK4954_CommandEventHandlerSet@DRV_HANDLE@DRV_AK4954_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4954_BufferEventHandlerSet_DRV_HANDLE_DRV_AK4954_BUFFER_EVENT_HANDLER_uintptr_t 0x000018C6 // DRV_AK4954_BufferEventHandlerSet@DRV_HANDLE@DRV_AK4954_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK4954_SamplingRateSet_DRV_HANDLE_uint32_t 0x000018C7 // DRV_AK4954_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_AK4954_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x000018C8 // DRV_AK4954_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_AK4954_SamplingRateGet_DRV_HANDLE          0x000018C9 // DRV_AK4954_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_AK4954_Status_SYS_MODULE_OBJ               0x000018CA // DRV_AK4954_Status@SYS_MODULE_OBJ
#define IDH_DRV_AK4954_VersionGet                          0x000018CB // DRV_AK4954_VersionGet
#define IDH_DRV_AK4954_VersionStrGet                       0x000018CC // DRV_AK4954_VersionStrGet
#define IDH_DRV_AK4954_VolumeGet_DRV_HANDLE_DRV_AK4954_CHANNEL 0x000018CD // DRV_AK4954_VolumeGet@DRV_HANDLE@DRV_AK4954_CHANNEL
#define IDH_DRV_AK4954_VolumeSet_DRV_HANDLE_DRV_AK4954_CHANNEL_uint8_t 0x000018CE // DRV_AK4954_VolumeSet@DRV_HANDLE@DRV_AK4954_CHANNEL@uint8_t
#define IDH_DRV_AK4954_BufferAddRead_DRV_HANDLE_DRV_AK4954_BUFFER_HANDLE___void___size_t 0x000018CF // DRV_AK4954_BufferAddRead@DRV_HANDLE@DRV_AK4954_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4954_BufferAddWrite_DRV_HANDLE_DRV_AK4954_BUFFER_HANDLE___void___size_t 0x000018D0 // DRV_AK4954_BufferAddWrite@DRV_HANDLE@DRV_AK4954_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK4954_BufferAddWriteRead_DRV_HANDLE_DRV_AK4954_BUFFER_HANDLE___void___void___size_t 0x000018D1 // DRV_AK4954_BufferAddWriteRead@DRV_HANDLE@DRV_AK4954_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_AK4954_IntExtMicSet_DRV_HANDLE_DRV_AK4954_INT_EXT_MIC 0x000018D2 // DRV_AK4954_IntExtMicSet@DRV_HANDLE@DRV_AK4954_INT_EXT_MIC
#define IDH_DRV_AK4954_MicSet_DRV_HANDLE_DRV_AK4954_MIC    0x000018D3 // DRV_AK4954_MicSet@DRV_HANDLE@DRV_AK4954_MIC
#define IDH_DRV_AK4954_MonoStereoMicSet_DRV_HANDLE_DRV_AK4954_MONO_STEREO_MIC 0x000018D4 // DRV_AK4954_MonoStereoMicSet@DRV_HANDLE@DRV_AK4954_MONO_STEREO_MIC
#define IDH_DRV_AK4954_MuteOff_DRV_HANDLE                  0x000018D5 // DRV_AK4954_MuteOff@DRV_HANDLE
#define IDH_DRV_AK4954_MuteOn_DRV_HANDLE                   0x000018D6 // DRV_AK4954_MuteOn@DRV_HANDLE
#define IDH_DRV_AK4954_AUDIO_DATA_FORMAT                   0x000018D7 // DRV_AK4954_AUDIO_DATA_FORMAT
#define IDH_DRV_AK4954_BUFFER_EVENT                        0x000018D8 // DRV_AK4954_BUFFER_EVENT
#define IDH_DRV_AK4954_BUFFER_EVENT_HANDLER                0x000018D9 // DRV_AK4954_BUFFER_EVENT_HANDLER
#define IDH_DRV_AK4954_BUFFER_HANDLE                       0x000018DA // DRV_AK4954_BUFFER_HANDLE
#define IDH_DRV_AK4954_CHANNEL                             0x000018DB // DRV_AK4954_CHANNEL
#define IDH_DRV_AK4954_COMMAND_EVENT_HANDLER               0x000018DC // DRV_AK4954_COMMAND_EVENT_HANDLER
#define IDH_DRV_AK4954_DIGITAL_BLOCK_CONTROL               0x000018DD // DRV_AK4954_DIGITAL_BLOCK_CONTROL
#define IDH_DRV_AK4954_INIT                                0x000018DE // DRV_AK4954_INIT
#define IDH_DRV_AK4954_INT_EXT_MIC                         0x000018DF // DRV_AK4954_INT_EXT_MIC
#define IDH_DRV_AK4954_MIC                                 0x000018E0 // DRV_AK4954_MIC
#define IDH_DRV_AK4954_MONO_STEREO_MIC                     0x000018E1 // DRV_AK4954_MONO_STEREO_MIC
#define IDH_DRV_AK4954_BUFFER_HANDLE_INVALID               0x000018E2 // DRV_AK4954_BUFFER_HANDLE_INVALID
#define IDH_DRV_AK4954_COUNT                               0x000018E3 // DRV_AK4954_COUNT
#define IDH_DRV_AK4954_INDEX_0                             0x000018E4 // DRV_AK4954_INDEX_0
#define IDH_DRV_AK4954_INDEX_1                             0x000018E5 // DRV_AK4954_INDEX_1
#define IDH_DRV_AK4954_INDEX_2                             0x000018E6 // DRV_AK4954_INDEX_2
#define IDH_DRV_AK4954_INDEX_3                             0x000018E7 // DRV_AK4954_INDEX_3
#define IDH_DRV_AK4954_INDEX_4                             0x000018E8 // DRV_AK4954_INDEX_4
#define IDH_DRV_AK4954_INDEX_5                             0x000018E9 // DRV_AK4954_INDEX_5
#define IDH_DRV_AK4954_Files                               0x000018EA // DRV AK4954 Files
#define IDH_drv_ak4954_h                                   0x000018EB // drv_ak4954.h
#define IDH_drv_ak4954_config_template_h                   0x000018EC // drv_ak4954_config_template.h
#define IDH_AK7755_Driver_Library                          0x000018ED // AK7755 Driver Library
#define IDH_DRV_AK7755_Introduction                        0x000018EE // DRV AK7755 Introduction
#define IDH_DRV_AK7755_Using_the_Library                   0x000018EF // DRV AK7755 Using the Library
#define IDH_DRV_AK7755_Abstraction_Model                   0x000018F0 // DRV AK7755 Abstraction Model
#define IDH_DRV_AK7755_Library_Overview                    0x000018F1 // DRV AK7755 Library Overview
#define IDH_DRV_AK7755_How_the_Library_Works               0x000018F2 // DRV AK7755 How the Library Works
#define IDH_DRV_AK7755_System_Access                       0x000018F3 // DRV AK7755 System Access
#define IDH_DRV_AK7755_Client_Access                       0x000018F4 // DRV AK7755 Client Access
#define IDH_DRV_AK7755_Client_Operations                   0x000018F5 // DRV AK7755 Client Operations
#define IDH_DRV_AK7755_Configuring_the_Library             0x000018F6 // DRV AK7755 Configuring the Library
#define IDH_DRV_AK7755_BCLK_BIT_CLK_DIVISOR                0x000018F7 // DRV_AK7755_BCLK_BIT_CLK_DIVISOR
#define IDH_DRV_AK7755_CLIENTS_NUMBER                      0x000018F8 // DRV_AK7755_CLIENTS_NUMBER
#define IDH_DRV_AK7755_INPUT_REFCLOCK                      0x000018F9 // DRV_AK7755_INPUT_REFCLOCK
#define IDH_DRV_AK7755_INSTANCES_NUMBER                    0x000018FA // DRV_AK7755_INSTANCES_NUMBER
#define IDH_DRV_AK7755_MCLK_SAMPLE_FREQ_MULTPLIER          0x000018FB // DRV_AK7755_MCLK_SAMPLE_FREQ_MULTPLIER
#define IDH_DRV_AK7755_MCLK_SOURCE                         0x000018FC // DRV_AK7755_MCLK_SOURCE
#define IDH_DRV_AK7755_Configuring_the_MHC                 0x000018FD // DRV AK7755 Configuring the MHC
#define IDH_DRV_AK7755_Building_the_Library                0x000018FE // DRV AK7755 Building the Library
#define IDH_DRV_AK7755_Library_Interface                   0x000018FF // DRV AK7755 Library Interface
#define IDH_DRV_AK7755_Close_DRV_HANDLE                    0x00001900 // DRV_AK7755_Close@DRV_HANDLE
#define IDH_DRV_AK7755_Deinitialize_SYS_MODULE_OBJ         0x00001901 // DRV_AK7755_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_AK7755_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001902 // DRV_AK7755_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_AK7755_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001903 // DRV_AK7755_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_AK7755_Tasks_SYS_MODULE_OBJ                0x00001904 // DRV_AK7755_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_AK7755_BufferEventHandlerSet_DRV_HANDLE_DRV_AK7755_BUFFER_EVENT_HANDLER_uintptr_t 0x00001905 // DRV_AK7755_BufferEventHandlerSet@DRV_HANDLE@DRV_AK7755_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK7755_CommandEventHandlerSet_DRV_HANDLE_DRV_AK7755_COMMAND_EVENT_HANDLER_uintptr_t 0x00001906 // DRV_AK7755_CommandEventHandlerSet@DRV_HANDLE@DRV_AK7755_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_AK7755_SamplingRateSet_DRV_HANDLE_uint32_t 0x00001907 // DRV_AK7755_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_AK7755_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x00001908 // DRV_AK7755_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_AK7755_SamplingRateGet_DRV_HANDLE          0x00001909 // DRV_AK7755_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_AK7755_Status_SYS_MODULE_OBJ               0x0000190A // DRV_AK7755_Status@SYS_MODULE_OBJ
#define IDH_DRV_AK7755_VersionGet                          0x0000190B // DRV_AK7755_VersionGet
#define IDH_DRV_AK7755_VersionStrGet                       0x0000190C // DRV_AK7755_VersionStrGet
#define IDH_DRV_AK7755_VolumeGet_DRV_HANDLE_DRV_AK7755_CHANNEL 0x0000190D // DRV_AK7755_VolumeGet@DRV_HANDLE@DRV_AK7755_CHANNEL
#define IDH_DRV_AK7755_VolumeSet_DRV_HANDLE_DRV_AK7755_CHANNEL_uint8_t 0x0000190E // DRV_AK7755_VolumeSet@DRV_HANDLE@DRV_AK7755_CHANNEL@uint8_t
#define IDH_DRV_AK7755_BufferAddRead_DRV_HANDLE_DRV_AK7755_BUFFER_HANDLE___void___size_t 0x0000190F // DRV_AK7755_BufferAddRead@DRV_HANDLE@DRV_AK7755_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK7755_BufferAddWrite_DRV_HANDLE_DRV_AK7755_BUFFER_HANDLE___void___size_t 0x00001910 // DRV_AK7755_BufferAddWrite@DRV_HANDLE@DRV_AK7755_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_AK7755_BufferAddWriteRead_DRV_HANDLE_DRV_AK7755_BUFFER_HANDLE___void___void___size_t 0x00001911 // DRV_AK7755_BufferAddWriteRead@DRV_HANDLE@DRV_AK7755_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_AK7755_IntExtMicSet_DRV_HANDLE_DRV_AK7755_INT_EXT_MIC 0x00001912 // DRV_AK7755_IntExtMicSet@DRV_HANDLE@DRV_AK7755_INT_EXT_MIC
#define IDH_DRV_AK7755_MonoStereoMicSet_DRV_HANDLE_DRV_AK7755_MONO_STEREO_MIC 0x00001913 // DRV_AK7755_MonoStereoMicSet@DRV_HANDLE@DRV_AK7755_MONO_STEREO_MIC
#define IDH_DRV_AK7755_MuteOff_DRV_HANDLE                  0x00001914 // DRV_AK7755_MuteOff@DRV_HANDLE
#define IDH_DRV_AK7755_MuteOn_DRV_HANDLE                   0x00001915 // DRV_AK7755_MuteOn@DRV_HANDLE
#define IDH__DRV_AK7755_H                                  0x00001916 // _DRV_AK7755_H
#define IDH_DRV_AK7755_BUFFER_HANDLE_INVALID               0x00001917 // DRV_AK7755_BUFFER_HANDLE_INVALID
#define IDH_DRV_AK7755_COUNT                               0x00001918 // DRV_AK7755_COUNT
#define IDH_DRV_AK7755_INDEX_0                             0x00001919 // DRV_AK7755_INDEX_0
#define IDH_DRV_AK7755_INDEX_1                             0x0000191A // DRV_AK7755_INDEX_1
#define IDH_DRV_AK7755_INDEX_2                             0x0000191B // DRV_AK7755_INDEX_2
#define IDH_DRV_AK7755_INDEX_3                             0x0000191C // DRV_AK7755_INDEX_3
#define IDH_DRV_AK7755_INDEX_4                             0x0000191D // DRV_AK7755_INDEX_4
#define IDH_DRV_AK7755_INDEX_5                             0x0000191E // DRV_AK7755_INDEX_5
#define IDH_DRV_AK7755_BICK_FS_FORMAT                      0x0000191F // DRV_AK7755_BICK_FS_FORMAT
#define IDH_DRV_AK7755_BUFFER_EVENT                        0x00001920 // DRV_AK7755_BUFFER_EVENT
#define IDH_DRV_AK7755_BUFFER_EVENT_HANDLER                0x00001921 // DRV_AK7755_BUFFER_EVENT_HANDLER
#define IDH_DRV_AK7755_BUFFER_HANDLE                       0x00001922 // DRV_AK7755_BUFFER_HANDLE
#define IDH_DRV_AK7755_CHANNEL                             0x00001923 // DRV_AK7755_CHANNEL
#define IDH_DRV_AK7755_COMMAND_EVENT_HANDLER               0x00001924 // DRV_AK7755_COMMAND_EVENT_HANDLER
#define IDH_DRV_AK7755_DAC_INPUT_FORMAT                    0x00001925 // DRV_AK7755_DAC_INPUT_FORMAT
#define IDH_DRV_AK7755_DSP_DIN1_INPUT_FORMAT               0x00001926 // DRV_AK7755_DSP_DIN1_INPUT_FORMAT
#define IDH_DRV_AK7755_DSP_DOUT1_OUTPUT_FORMAT             0x00001927 // DRV_AK7755_DSP_DOUT1_OUTPUT_FORMAT
#define IDH_DRV_AK7755_DSP_DOUT4_OUTPUT_FORMAT             0x00001928 // DRV_AK7755_DSP_DOUT4_OUTPUT_FORMAT
#define IDH_DRV_AK7755_DSP_PROGRAM                         0x00001929 // DRV_AK7755_DSP_PROGRAM
#define IDH_DRV_AK7755_INIT                                0x0000192A // DRV_AK7755_INIT
#define IDH_DRV_AK7755_INT_EXT_MIC                         0x0000192B // DRV_AK7755_INT_EXT_MIC
#define IDH_DRV_AK7755_LRCK_IF_FORMAT                      0x0000192C // DRV_AK7755_LRCK_IF_FORMAT
#define IDH_DRV_AK7755_MONO_STEREO_MIC                     0x0000192D // DRV_AK7755_MONO_STEREO_MIC
#define IDH_DRV_I2C_INDEX                                  0x0000192E // DRV_I2C_INDEX
#define IDH_DATA_LENGTH                                    0x0000192F // DATA_LENGTH
#define IDH_SAMPLE_LENGTH                                  0x00001930 // SAMPLE_LENGTH
#define IDH_DRV_AK7755_Files                               0x00001931 // DRV AK7755 Files
#define IDH_drv_ak7755_h                                   0x00001932 // drv_ak7755.h
#define IDH_drv_ak7755_config_template_h                   0x00001933 // drv_ak7755_config_template.h
#define IDH_WM8904_Driver_Library                          0x00001934 // WM8904 Driver Library
#define IDH_DRV_WM8904_Introduction                        0x00001935 // DRV WM8904 Introduction
#define IDH_DRV_WM8904_Using_the_Library                   0x00001936 // DRV WM8904 Using the Library
#define IDH_DRV_WM8904_Abstraction_Model                   0x00001937 // DRV WM8904 Abstraction Model
#define IDH_DRV_WM8904_Library_Overview                    0x00001938 // DRV WM8904 Library Overview
#define IDH_DRV_WM8904_How_the_Library_Works               0x00001939 // DRV WM8904 How the Library Works
#define IDH_DRV_WM8904_System_Access                       0x0000193A // DRV WM8904 System Access
#define IDH_DRV_WM8904_Client_Access                       0x0000193B // DRV WM8904 Client Access
#define IDH_DRV_WM8904_Client_Operations                   0x0000193C // DRV WM8904 Client Operations
#define IDH_DRV_WM8904_Configuring_the_Library             0x0000193D // DRV WM8904 Configuring the Library
#define IDH__DRV_WM8904_CONFIG_TEMPLATE_H                  0x0000193E // _DRV_WM8904_CONFIG_TEMPLATE_H
#define IDH_DRV_CODEC_WM8904_MODE                          0x0000193F // DRV_CODEC_WM8904_MODE
#define IDH_DRV_WM8904_AUDIO_DATA_FORMAT                   0x00001940 // DRV_WM8904_AUDIO_DATA_FORMAT
#define IDH_DRV_WM8904_BAUD_RATE                           0x00001941 // DRV_WM8904_BAUD_RATE
#define IDH_DRV_WM8904_CLIENTS_NUMBER                      0x00001942 // DRV_WM8904_CLIENTS_NUMBER
#define IDH_DRV_WM8904_ENABLE_MIC_INPUT                    0x00001943 // DRV_WM8904_ENABLE_MIC_INPUT
#define IDH_DRV_WM8904_INSTANCES_NUMBER                    0x00001944 // DRV_WM8904_INSTANCES_NUMBER
#define IDH_DRV_WM8904_VOLUME                              0x00001945 // DRV_WM8904_VOLUME
#define IDH_DRV_WM8904_Configuring_the_MHC                 0x00001946 // DRV WM8904 Configuring the MHC
#define IDH_DRV_WM8904_Building_the_Library                0x00001947 // DRV WM8904 Building the Library
#define IDH_DRV_WM8904_Library_Interface                   0x00001948 // DRV WM8904 Library Interface
#define IDH_DRV_WM8904_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001949 // DRV_WM8904_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_WM8904_Deinitialize_SYS_MODULE_OBJ         0x0000194A // DRV_WM8904_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_WM8904_Status_SYS_MODULE_OBJ               0x0000194B // DRV_WM8904_Status@SYS_MODULE_OBJ
#define IDH_DRV_WM8904_Tasks_SYS_MODULE_OBJ                0x0000194C // DRV_WM8904_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_WM8904_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x0000194D // DRV_WM8904_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_WM8904_Close_DRV_HANDLE                    0x0000194E // DRV_WM8904_Close@DRV_HANDLE
#define IDH_DRV_WM8904_BufferEventHandlerSet_DRV_HANDLE_DRV_WM8904_BUFFER_EVENT_HANDLER_uintptr_t 0x0000194F // DRV_WM8904_BufferEventHandlerSet@DRV_HANDLE@DRV_WM8904_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_WM8904_CommandEventHandlerSet_DRV_HANDLE_DRV_WM8904_COMMAND_EVENT_HANDLER_uintptr_t 0x00001950 // DRV_WM8904_CommandEventHandlerSet@DRV_HANDLE@DRV_WM8904_COMMAND_EVENT_HANDLER@uintptr_t
#define IDH_DRV_WM8904_BufferAddRead_DRV_HANDLE_DRV_WM8904_BUFFER_HANDLE___void___size_t 0x00001951 // DRV_WM8904_BufferAddRead@DRV_HANDLE@DRV_WM8904_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_WM8904_BufferAddWrite_DRV_HANDLE_DRV_WM8904_BUFFER_HANDLE___void___size_t 0x00001952 // DRV_WM8904_BufferAddWrite@DRV_HANDLE@DRV_WM8904_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_WM8904_BufferAddWriteRead_DRV_HANDLE_DRV_WM8904_BUFFER_HANDLE___void___void___size_t 0x00001953 // DRV_WM8904_BufferAddWriteRead@DRV_HANDLE@DRV_WM8904_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_WM8904_MuteOff_DRV_HANDLE                  0x00001954 // DRV_WM8904_MuteOff@DRV_HANDLE
#define IDH_DRV_WM8904_MuteOn_DRV_HANDLE                   0x00001955 // DRV_WM8904_MuteOn@DRV_HANDLE
#define IDH_DRV_WM8904_SamplingRateGet_DRV_HANDLE          0x00001956 // DRV_WM8904_SamplingRateGet@DRV_HANDLE
#define IDH_DRV_WM8904_SamplingRateSet_DRV_HANDLE_uint32_t 0x00001957 // DRV_WM8904_SamplingRateSet@DRV_HANDLE@uint32_t
#define IDH_DRV_WM8904_SetAudioCommunicationMode_DRV_HANDLE_DATA_LENGTH_SAMPLE_LENGTH 0x00001958 // DRV_WM8904_SetAudioCommunicationMode@DRV_HANDLE@DATA_LENGTH@SAMPLE_LENGTH
#define IDH_DRV_WM8904_VolumeGet_DRV_HANDLE_DRV_WM8904_CHANNEL 0x00001959 // DRV_WM8904_VolumeGet@DRV_HANDLE@DRV_WM8904_CHANNEL
#define IDH_DRV_WM8904_VolumeSet_DRV_HANDLE_DRV_WM8904_CHANNEL_uint8_t 0x0000195A // DRV_WM8904_VolumeSet@DRV_HANDLE@DRV_WM8904_CHANNEL@uint8_t
#define IDH_DRV_WM8904_VersionGet                          0x0000195B // DRV_WM8904_VersionGet
#define IDH_DRV_WM8904_VersionStrGet                       0x0000195C // DRV_WM8904_VersionStrGet
#define IDH__DRV_WM8904_H                                  0x0000195D // _DRV_WM8904_H
#define IDH_DRV_WM8904_BUFFER_HANDLE_INVALID               0x0000195E // DRV_WM8904_BUFFER_HANDLE_INVALID
#define IDH_DRV_WM8904_COUNT                               0x0000195F // DRV_WM8904_COUNT
#define IDH_DRV_WM8904_INDEX_0                             0x00001960 // DRV_WM8904_INDEX_0
#define IDH_DRV_WM8904_INDEX_1                             0x00001961 // DRV_WM8904_INDEX_1
#define IDH_DRV_WM8904_INDEX_2                             0x00001962 // DRV_WM8904_INDEX_2
#define IDH_DRV_WM8904_INDEX_3                             0x00001963 // DRV_WM8904_INDEX_3
#define IDH_DRV_WM8904_INDEX_4                             0x00001964 // DRV_WM8904_INDEX_4
#define IDH_DRV_WM8904_INDEX_5                             0x00001965 // DRV_WM8904_INDEX_5
#define IDH_DRV_WM8904_BUFFER_EVENT                        0x00001966 // DRV_WM8904_BUFFER_EVENT
#define IDH_DRV_WM8904_BUFFER_EVENT_HANDLER                0x00001967 // DRV_WM8904_BUFFER_EVENT_HANDLER
#define IDH_DRV_WM8904_BUFFER_HANDLE                       0x00001968 // DRV_WM8904_BUFFER_HANDLE
#define IDH_DRV_WM8904_CHANNEL                             0x00001969 // DRV_WM8904_CHANNEL
#define IDH_DRV_WM8904_COMMAND_EVENT_HANDLER               0x0000196A // DRV_WM8904_COMMAND_EVENT_HANDLER
#define IDH_DRV_WM8904_INIT                                0x0000196B // DRV_WM8904_INIT
#define IDH_DRV_WM8904_Files                               0x0000196C // DRV WM8904 Files
#define IDH_drv_wm8904_config_template_h                   0x0000196D // drv_wm8904_config_template.h
#define IDH_drv_wm8904_h                                   0x0000196E // drv_wm8904.h
#define IDH_Comparator_Driver_Library                      0x0000196F // Comparator Driver Library
#define IDH_DRV_CMP_Introduction                           0x00001970 // DRV CMP Introduction
#define IDH_DRV_CMP_Library_Interface                      0x00001971 // DRV CMP Library Interface
#define IDH_DRV_CMP_Initialize                             0x00001972 // DRV_CMP_Initialize
#define IDH_CPLD_XC2C64A_Driver_Library                    0x00001973 // CPLD XC2C64A Driver Library
#define IDH_DRV_CPLD_XC2C64A_Introduction                  0x00001974 // DRV CPLD XC2C64A Introduction
#define IDH_DRV_CPLD_XC2C64A_Using_the_Library             0x00001975 // DRV CPLD XC2C64A Using the Library
#define IDH_DRV_CPLD_XC2C64A_Library_Overview              0x00001976 // DRV CPLD XC2C64A Library Overview
#define IDH_DRV_CPLD_XC2C64A_Configuring_the_Library       0x00001977 // DRV CPLD XC2C64A Configuring the Library
#define IDH_DRV_CPLD_XC2C64A_Building_the_Library          0x00001978 // DRV CPLD XC2C64A Building the Library
#define IDH_DRV_CPLD_XC2C64A_Library_Interface             0x00001979 // DRV CPLD XC2C64A Library Interface
#define IDH_CPLDGetDeviceConfiguration                     0x0000197A // CPLDGetDeviceConfiguration
#define IDH_CPLDGetGraphicsConfiguration                   0x0000197B // CPLDGetGraphicsConfiguration
#define IDH_CPLDGetSPIConfiguration                        0x0000197C // CPLDGetSPIConfiguration
#define IDH_CPLDInitialize                                 0x0000197D // CPLDInitialize
#define IDH_CPLDSetGraphicsConfiguration_CPLD_GFX_CONFIGURATION 0x0000197E // CPLDSetGraphicsConfiguration@CPLD_GFX_CONFIGURATION
#define IDH_CPLDSetSPIFlashConfiguration_CPLD_SPI_CONFIGURATION 0x0000197F // CPLDSetSPIFlashConfiguration@CPLD_SPI_CONFIGURATION
#define IDH_CPLDSetWiFiConfiguration_CPLD_SPI_CONFIGURATION 0x00001980 // CPLDSetWiFiConfiguration@CPLD_SPI_CONFIGURATION
#define IDH_CPLDSetZigBeeConfiguration_CPLD_SPI_CONFIGURATION 0x00001981 // CPLDSetZigBeeConfiguration@CPLD_SPI_CONFIGURATION
#define IDH_CPLD_DEVICE_CONFIGURATION                      0x00001982 // CPLD_DEVICE_CONFIGURATION
#define IDH_CPLD_GFX_CONFIGURATION                         0x00001983 // CPLD_GFX_CONFIGURATION
#define IDH_CPLD_SPI_CONFIGURATION                         0x00001984 // CPLD_SPI_CONFIGURATION
#define IDH_DRV_CPLD_XC2C64A_Files                         0x00001985 // DRV CPLD XC2C64A Files
#define IDH_drv_xc2c64a_h                                  0x00001986 // drv_xc2c64a.h
#define IDH_DRV_CTR_Driver_Library                         0x00001987 // DRV CTR Driver Library
#define IDH_DRV_CTR_Introduction                           0x00001988 // DRV CTR Introduction
#define IDH_DRV_CTR_Using_the_Library                      0x00001989 // DRV CTR Using the Library
#define IDH_DRV_PTG_Abstraction_Model                      0x0000198A // DRV PTG Abstraction Model
#define IDH_DRV_PTG_Library_Overview                       0x0000198B // DRV PTG Library Overview
#define IDH_DRV_PTG_How_the_Library_Works                  0x0000198C // DRV PTG How the Library Works
#define IDH_DRV_CTR_Configuring_the_Library                0x0000198D // DRV CTR Configuring the Library
#define IDH_DRV_CTR_Building_the_Library                   0x0000198E // DRV CTR Building the Library
#define IDH_DRV_CTR_Library_Interface                      0x0000198F // DRV CTR Library Interface
#define IDH_DRV_CTR_System_Interaction_Functions           0x00001990 // DRV CTR System Interaction Functions
#define IDH_DRV_CTR_Deinitialize_SYS_MODULE_OBJ            0x00001991 // DRV_CTR_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_CTR_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001992 // DRV_CTR_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_CTR_Status_SYS_MODULE_OBJ                  0x00001993 // DRV_CTR_Status@SYS_MODULE_OBJ
#define IDH_DRV_CTR_Other_Functions                        0x00001994 // DRV CTR Other Functions
#define IDH_DRV_CTR_Adjust_DRV_HANDLE_CTR_LATCH_CTR_SELECT_uint16_t 0x00001995 // DRV_CTR_Adjust@DRV_HANDLE@CTR_LATCH_CTR_SELECT@uint16_t
#define IDH_DRV_CTR_ClientStatus_DRV_HANDLE                0x00001996 // DRV_CTR_ClientStatus@DRV_HANDLE
#define IDH_DRV_CTR_Close_DRV_HANDLE                       0x00001997 // DRV_CTR_Close@DRV_HANDLE
#define IDH_DRV_CTR_Drift_DRV_HANDLE_CTR_LATCH_CTR_SELECT_uint32_t 0x00001998 // DRV_CTR_Drift@DRV_HANDLE@CTR_LATCH_CTR_SELECT@uint32_t
#define IDH_DRV_CTR_EventISR_SYS_MODULE_OBJ                0x00001999 // DRV_CTR_EventISR@SYS_MODULE_OBJ
#define IDH_DRV_CTR_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x0000199A // DRV_CTR_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_CTR_RegisterCallBack_DRV_HANDLE_DRV_CTR_CALLBACK_bool_uintptr_t 0x0000199B // DRV_CTR_RegisterCallBack@DRV_HANDLE@DRV_CTR_CALLBACK@bool@uintptr_t
#define IDH_DRV_CTR_TriggerISR_SYS_MODULE_OBJ              0x0000199C // DRV_CTR_TriggerISR@SYS_MODULE_OBJ
#define IDH_DRV_CTR_Data_Types_and_Constants               0x0000199D // DRV CTR Data Types and Constants
#define IDH_DRV_CTR_CALLBACK                               0x0000199E // DRV_CTR_CALLBACK
#define IDH_DRV_CTR_CLIENT_STATUS                          0x0000199F // DRV_CTR_CLIENT_STATUS
#define IDH_DRV_CTR_COUNTER                                0x000019A0 // DRV_CTR_COUNTER
#define IDH_DRV_CTR_INIT                                   0x000019A1 // DRV_CTR_INIT
#define IDH_DRV_CTR_LATCH                                  0x000019A2 // DRV_CTR_LATCH
#define IDH_DRV_CTR_TRIGGER                                0x000019A3 // DRV_CTR_TRIGGER
#define IDH_DRV_MODE                                       0x000019A4 // DRV_MODE
#define IDH_DRV_CTR_COUNTER_NUM                            0x000019A5 // DRV_CTR_COUNTER_NUM
#define IDH_DRV_CTR_INDEX_0                                0x000019A6 // DRV_CTR_INDEX_0
#define IDH_DRV_CTR_LATCH_FIFO_CNT                         0x000019A7 // DRV_CTR_LATCH_FIFO_CNT
#define IDH_DRV_CTR_LATCH_NUM                              0x000019A8 // DRV_CTR_LATCH_NUM
#define IDH_DRV_CTR_Files                                  0x000019A9 // DRV CTR Files
#define IDH_drv_ctr_h                                      0x000019AA // drv_ctr.h
#define IDH_EEPROM_Driver_Library                          0x000019AB // EEPROM Driver Library
#define IDH_DRV_EEPROM_Introduction                        0x000019AC // DRV EEPROM Introduction
#define IDH_DRV_EEPROM_Using_the_Library                   0x000019AD // DRV EEPROM Using the Library
#define IDH_DRV_EEPROM_Abstraction_Model                   0x000019AE // DRV EEPROM Abstraction Model
#define IDH_DRV_EEPROM_Library_Overview                    0x000019AF // DRV EEPROM Library Overview
#define IDH_DRV_EEPROM_How_the_Library_Works               0x000019B0 // DRV EEPROM How the Library Works
#define IDH_DRV_EEPROM_Configuring_the_Library             0x000019B1 // DRV EEPROM Configuring the Library
#define IDH_DRV_EEPROM_BUFFER_OBJECT_NUMBER                0x000019B2 // DRV_EEPROM_BUFFER_OBJECT_NUMBER
#define IDH_DRV_EEPROM_CLIENTS_NUMBER                      0x000019B3 // DRV_EEPROM_CLIENTS_NUMBER
#define IDH_DRV_EEPROM_INSTANCES_NUMBER                    0x000019B4 // DRV_EEPROM_INSTANCES_NUMBER
#define IDH_DRV_EEPROM_MEDIA_SIZE                          0x000019B5 // DRV_EEPROM_MEDIA_SIZE
#define IDH_DRV_EEPROM_SYS_FS_REGISTER                     0x000019B6 // DRV_EEPROM_SYS_FS_REGISTER
#define IDH_DRV_EEPROM_Building_the_Library                0x000019B7 // DRV EEPROM Building the Library
#define IDH_DRV_EEPROM_Library_Interface                   0x000019B8 // DRV EEPROM Library Interface
#define IDH_DRV_EEPROM_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000019B9 // DRV_EEPROM_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_EEPROM_Deinitialize_SYS_MODULE_OBJ         0x000019BA // DRV_EEPROM_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_EEPROM_Status_SYS_MODULE_OBJ               0x000019BB // DRV_EEPROM_Status@SYS_MODULE_OBJ
#define IDH_DRV_EEPROM_Tasks_SYS_MODULE_OBJ                0x000019BC // DRV_EEPROM_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_EEPROM_Close_DRV_HANDLE                    0x000019BD // DRV_EEPROM_Close@DRV_HANDLE
#define IDH_DRV_EEPROM_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000019BE // DRV_EEPROM_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_EEPROM_BulkErase_DRV_HANDLE_DRV_EEPROM_COMMAND_HANDLE__ 0x000019BF // DRV_EEPROM_BulkErase@DRV_HANDLE@DRV_EEPROM_COMMAND_HANDLE *
#define IDH_DRV_EEPROM_Erase_DRV_HANDLE_DRV_EEPROM_COMMAND_HANDLE___uint32_t_uint32_t 0x000019C0 // DRV_EEPROM_Erase@DRV_HANDLE@DRV_EEPROM_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_EEPROM_Read_DRV_HANDLE_DRV_EEPROM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x000019C1 // DRV_EEPROM_Read@DRV_HANDLE@DRV_EEPROM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_EEPROM_Write_DRV_HANDLE_DRV_EEPROM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x000019C2 // DRV_EEPROM_Write@DRV_HANDLE@DRV_EEPROM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_EEPROM_AddressGet_DRV_HANDLE               0x000019C3 // DRV_EEPROM_AddressGet@DRV_HANDLE
#define IDH_DRV_EEPROM_CommandStatus_DRV_HANDLE_DRV_EEPROM_COMMAND_HANDLE 0x000019C4 // DRV_EEPROM_CommandStatus@DRV_HANDLE@DRV_EEPROM_COMMAND_HANDLE
#define IDH_DRV_EEPROM_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x000019C5 // DRV_EEPROM_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_EEPROM_GeometryGet_DRV_HANDLE              0x000019C6 // DRV_EEPROM_GeometryGet@DRV_HANDLE
#define IDH_DRV_EEPROM_IsAttached_DRV_HANDLE               0x000019C7 // DRV_EEPROM_IsAttached@DRV_HANDLE
#define IDH_DRV_EEPROM_IsWriteProtected_DRV_HANDLE         0x000019C8 // DRV_EEPROM_IsWriteProtected@DRV_HANDLE
#define IDH_DRV_EEPROM_COMMAND_HANDLE_INVALID              0x000019C9 // DRV_EEPROM_COMMAND_HANDLE_INVALID
#define IDH_DRV_EEPROM_INDEX_0                             0x000019CA // DRV_EEPROM_INDEX_0
#define IDH_DRV_EEPROM_COMMAND_HANDLE                      0x000019CB // DRV_EEPROM_COMMAND_HANDLE
#define IDH_DRV_EEPROM_COMMAND_STATUS                      0x000019CC // DRV_EEPROM_COMMAND_STATUS
#define IDH_DRV_EEPROM_EVENT                               0x000019CD // DRV_EEPROM_EVENT
#define IDH_DRV_EEPROM_EVENT_HANDLER                       0x000019CE // DRV_EEPROM_EVENT_HANDLER
#define IDH_DRV_EEPROM_INIT                                0x000019CF // DRV_EEPROM_INIT
#define IDH_DRV_EEPROM_Files                               0x000019D0 // DRV EEPROM Files
#define IDH_drv_eeprom_h                                   0x000019D1 // drv_eeprom.h
#define IDH_drv_eeprom_config_template_h                   0x000019D2 // drv_eeprom_config_template.h
#define IDH_ENC28J60_Driver_Library                        0x000019D3 // ENC28J60 Driver Library
#define IDH_DRV_ENC28J60_Introduction                      0x000019D4 // DRV ENC28J60 Introduction
#define IDH_DRV_ENC28J60_Using_the_Library                 0x000019D5 // DRV ENC28J60 Using the Library
#define IDH_DRV_ENC28J60_Abstraction_Model                 0x000019D6 // DRV ENC28J60 Abstraction Model
#define IDH_DRV_ENC28J60_Library_Overview                  0x000019D7 // DRV ENC28J60 Library Overview
#define IDH_DRV_ENC28J60_How_the_Library_Works             0x000019D8 // DRV ENC28J60 How the Library Works
#define IDH_DRV_ENC28J60_Configuring_the_SPI_Driver        0x000019D9 // DRV ENC28J60 Configuring the SPI Driver
#define IDH_DRV_ENC28J60_Configuring_the_Library           0x000019DA // DRV ENC28J60 Configuring the Library
#define IDH_DRV_ENC28J60_CLIENT_INSTANCES                  0x000019DB // DRV_ENC28J60_CLIENT_INSTANCES
#define IDH_DRV_ENC28J60_INSTANCES_NUMBER                  0x000019DC // DRV_ENC28J60_INSTANCES_NUMBER
#define IDH_DRV_ENC28J60_Building_the_Library              0x000019DD // DRV ENC28J60 Building the Library
#define IDH_DRV_ENC28J60_Library_Interface                 0x000019DE // DRV ENC28J60 Library Interface
#define IDH_DRV_ENC28J60_Deinitialize_SYS_MODULE_OBJ       0x000019DF // DRV_ENC28J60_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_ENC28J60_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__ 0x000019E0 // DRV_ENC28J60_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *
#define IDH_DRV_ENC28J60_Process_DRV_HANDLE                0x000019E1 // DRV_ENC28J60_Process@DRV_HANDLE
#define IDH_DRV_ENC28J60_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x000019E2 // DRV_ENC28J60_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_ENC28J60_SetMacCtrlInfo_SYS_MODULE_OBJ_TCPIP_MAC_MODULE_CTRL__ 0x000019E3 // DRV_ENC28J60_SetMacCtrlInfo@SYS_MODULE_OBJ@TCPIP_MAC_MODULE_CTRL *
#define IDH_DRV_ENC28J60_StackInitialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000019E4 // DRV_ENC28J60_StackInitialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_ENC28J60_Tasks_SYS_MODULE_OBJ              0x000019E5 // DRV_ENC28J60_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_ENC28J60_Close_DRV_HANDLE                  0x000019E6 // DRV_ENC28J60_Close@DRV_HANDLE
#define IDH_DRV_ENC28J60_ConfigGet_DRV_HANDLE_void__size_t_size_t_ 0x000019E7 // DRV_ENC28J60_ConfigGet@DRV_HANDLE@void*@size_t@size_t*
#define IDH_DRV_ENC28J60_LinkCheck_DRV_HANDLE              0x000019E8 // DRV_ENC28J60_LinkCheck@DRV_HANDLE
#define IDH_DRV_ENC28J60_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x000019E9 // DRV_ENC28J60_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_ENC28J60_ParametersGet_DRV_HANDLE_TCPIP_MAC_PARAMETERS_ 0x000019EA // DRV_ENC28J60_ParametersGet@DRV_HANDLE@TCPIP_MAC_PARAMETERS*
#define IDH_DRV_ENC28J60_PowerMode_DRV_HANDLE_TCPIP_MAC_POWER_MODE 0x000019EB // DRV_ENC28J60_PowerMode@DRV_HANDLE@TCPIP_MAC_POWER_MODE
#define IDH_DRV_ENC28J60_RegisterStatisticsGet_DRV_HANDLE_TCPIP_MAC_STATISTICS_REG_ENTRY__int_int_ 0x000019EC // DRV_ENC28J60_RegisterStatisticsGet@DRV_HANDLE@TCPIP_MAC_STATISTICS_REG_ENTRY*@int@int*
#define IDH_DRV_ENC28J60_StatisticsGet_DRV_HANDLE_TCPIP_MAC_RX_STATISTICS__TCPIP_MAC_TX_STATISTICS_ 0x000019ED // DRV_ENC28J60_StatisticsGet@DRV_HANDLE@TCPIP_MAC_RX_STATISTICS*@TCPIP_MAC_TX_STATISTICS*
#define IDH_DRV_ENC28J60_Status_SYS_MODULE_OBJ             0x000019EE // DRV_ENC28J60_Status@SYS_MODULE_OBJ
#define IDH_DRV_ENC28J60_PacketRx_DRV_HANDLE_TCPIP_MAC_RES__TCPIP_MAC_PACKET_RX_STAT__ 0x000019EF // DRV_ENC28J60_PacketRx@DRV_HANDLE@TCPIP_MAC_RES*@TCPIP_MAC_PACKET_RX_STAT**
#define IDH_DRV_ENC28J60_RxFilterHashTableEntrySet_DRV_HANDLE_TCPIP_MAC_ADDR_ 0x000019F0 // DRV_ENC28J60_RxFilterHashTableEntrySet@DRV_HANDLE@TCPIP_MAC_ADDR*
#define IDH_DRV_ENC28J60_PacketTx_DRV_HANDLE_TCPIP_MAC_PACKET__ 0x000019F1 // DRV_ENC28J60_PacketTx@DRV_HANDLE@TCPIP_MAC_PACKET *
#define IDH_DRV_ENC28J60_EventAcknowledge_DRV_HANDLE_TCPIP_MAC_EVENT 0x000019F2 // DRV_ENC28J60_EventAcknowledge@DRV_HANDLE@TCPIP_MAC_EVENT
#define IDH_DRV_ENC28J60_EventMaskSet_DRV_HANDLE_TCPIP_MAC_EVENT_bool 0x000019F3 // DRV_ENC28J60_EventMaskSet@DRV_HANDLE@TCPIP_MAC_EVENT@bool
#define IDH_DRV_ENC28J60_EventPendingGet_DRV_HANDLE        0x000019F4 // DRV_ENC28J60_EventPendingGet@DRV_HANDLE
#define IDH_DRV_ENC28J60_Configuration                     0x000019F5 // DRV_ENC28J60_Configuration
#define IDH_DRV_ENC28J60_MDIX_TYPE                         0x000019F6 // DRV_ENC28J60_MDIX_TYPE
#define IDH_DRV_ENC28J60_MACObject                         0x000019F7 // DRV_ENC28J60_MACObject
#define IDH_DRV_ENC28J60_Files                             0x000019F8 // DRV ENC28J60 Files
#define IDH_drv_enc28j60_h                                 0x000019F9 // drv_enc28j60.h
#define IDH_drv_enc28j60_config_template_h                 0x000019FA // drv_enc28j60_config_template.h
#define IDH_ENCX24J600_Driver_Library                      0x000019FB // ENCX24J600 Driver Library
#define IDH_DRV_ENCX24J600_Introduction                    0x000019FC // DRV ENCX24J600 Introduction
#define IDH_DRV_ENCX24J600_Using_the_Library               0x000019FD // DRV ENCX24J600 Using the Library
#define IDH_DRV_ENCX24J600_Abstraction_Model               0x000019FE // DRV ENCX24J600 Abstraction Model
#define IDH_DRV_ENCX24J600_Library_Overview                0x000019FF // DRV ENCX24J600 Library Overview
#define IDH_DRV_ENCX24J6000_How_the_Library_Works          0x00001A00 // DRV ENCX24J6000 How the Library Works
#define IDH_DRV_ENCX24J6000_Configuring_the_SPI_Driver     0x00001A01 // DRV ENCX24J6000 Configuring the SPI Driver
#define IDH_DRV_ENCX24J600_Configuring_the_Library         0x00001A02 // DRV ENCX24J600 Configuring the Library
#define IDH_DRV_ENCX24J600_Building_the_Library            0x00001A03 // DRV ENCX24J600 Building the Library
#define IDH_DRV_ENCX24J600_Library_Interface               0x00001A04 // DRV ENCX24J600 Library Interface
#define IDH_DRV_ENCX24J600_Deinitialize_SYS_MODULE_OBJ     0x00001A05 // DRV_ENCX24J600_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_ENCX24J600_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__ 0x00001A06 // DRV_ENCX24J600_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *
#define IDH_DRV_ENCX24J600_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001A07 // DRV_ENCX24J600_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_ENCX24J600_Tasks_SYS_MODULE_OBJ            0x00001A08 // DRV_ENCX24J600_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_ENCX24J600_SetMacCtrlInfo_SYS_MODULE_OBJ_TCPIP_MAC_MODULE_CTRL__ 0x00001A09 // DRV_ENCX24J600_SetMacCtrlInfo@SYS_MODULE_OBJ@TCPIP_MAC_MODULE_CTRL *
#define IDH_DRV_ENCX24J600_StackInitialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001A0A // DRV_ENCX24J600_StackInitialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_ENCX24J600_Process_DRV_HANDLE              0x00001A0B // DRV_ENCX24J600_Process@DRV_HANDLE
#define IDH_DRV_ENCX24J600_Close_DRV_HANDLE                0x00001A0C // DRV_ENCX24J600_Close@DRV_HANDLE
#define IDH_DRV_ENCX24J600_ConfigGet_DRV_HANDLE_void__size_t_size_t_ 0x00001A0D // DRV_ENCX24J600_ConfigGet@DRV_HANDLE@void*@size_t@size_t*
#define IDH_DRV_ENCX24J600_LinkCheck_DRV_HANDLE            0x00001A0E // DRV_ENCX24J600_LinkCheck@DRV_HANDLE
#define IDH_DRV_ENCX24J600_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001A0F // DRV_ENCX24J600_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_ENCX24J600_ParametersGet_DRV_HANDLE_TCPIP_MAC_PARAMETERS_ 0x00001A10 // DRV_ENCX24J600_ParametersGet@DRV_HANDLE@TCPIP_MAC_PARAMETERS*
#define IDH_DRV_ENCX24J600_PowerMode_DRV_HANDLE_TCPIP_MAC_POWER_MODE 0x00001A11 // DRV_ENCX24J600_PowerMode@DRV_HANDLE@TCPIP_MAC_POWER_MODE
#define IDH_DRV_ENCX24J600_RegisterStatisticsGet_DRV_HANDLE_TCPIP_MAC_STATISTICS_REG_ENTRY__int_int_ 0x00001A12 // DRV_ENCX24J600_RegisterStatisticsGet@DRV_HANDLE@TCPIP_MAC_STATISTICS_REG_ENTRY*@int@int*
#define IDH_DRV_ENCX24J600_StatisticsGet_DRV_HANDLE_TCPIP_MAC_RX_STATISTICS__TCPIP_MAC_TX_STATISTICS_ 0x00001A13 // DRV_ENCX24J600_StatisticsGet@DRV_HANDLE@TCPIP_MAC_RX_STATISTICS*@TCPIP_MAC_TX_STATISTICS*
#define IDH_DRV_ENCX24J600_Status_SYS_MODULE_OBJ           0x00001A14 // DRV_ENCX24J600_Status@SYS_MODULE_OBJ
#define IDH_DRV_ENCX24J600_PacketRx_DRV_HANDLE_TCPIP_MAC_RES__TCPIP_MAC_PACKET_RX_STAT__ 0x00001A15 // DRV_ENCX24J600_PacketRx@DRV_HANDLE@TCPIP_MAC_RES*@TCPIP_MAC_PACKET_RX_STAT**
#define IDH_DRV_ENCX24J600_RxFilterHashTableEntrySet_DRV_HANDLE_TCPIP_MAC_ADDR_ 0x00001A16 // DRV_ENCX24J600_RxFilterHashTableEntrySet@DRV_HANDLE@TCPIP_MAC_ADDR*
#define IDH_DRV_ENCX24J600_PacketTx_DRV_HANDLE_TCPIP_MAC_PACKET__ 0x00001A17 // DRV_ENCX24J600_PacketTx@DRV_HANDLE@TCPIP_MAC_PACKET *
#define IDH_DRV_ENCX24J600_EventAcknowledge_DRV_HANDLE_TCPIP_MAC_EVENT 0x00001A18 // DRV_ENCX24J600_EventAcknowledge@DRV_HANDLE@TCPIP_MAC_EVENT
#define IDH_DRV_ENCX24J600_EventMaskSet_DRV_HANDLE_TCPIP_MAC_EVENT_bool 0x00001A19 // DRV_ENCX24J600_EventMaskSet@DRV_HANDLE@TCPIP_MAC_EVENT@bool
#define IDH_DRV_ENCX24J600_EventPendingGet_DRV_HANDLE      0x00001A1A // DRV_ENCX24J600_EventPendingGet@DRV_HANDLE
#define IDH_DRV_ENCX24J600_Configuration                   0x00001A1B // DRV_ENCX24J600_Configuration
#define IDH_DRV_ENCX24J600_MDIX_TYPE                       0x00001A1C // DRV_ENCX24J600_MDIX_TYPE
#define IDH_DRV_ENCX24J600_Files                           0x00001A1D // DRV ENCX24J600 Files
#define IDH_drv_encx24j600_h                               0x00001A1E // drv_encx24j600.h
#define IDH_Ethernet_MAC_Driver_Library                    0x00001A1F // Ethernet MAC Driver Library
#define IDH_DRV_ETHMAC_Introduction                        0x00001A20 // DRV ETHMAC Introduction
#define IDH_DRV_ETHMAC_Using_the_Library                   0x00001A21 // DRV ETHMAC Using the Library
#define IDH_DRV_ETHMAC_Abstraction_Model                   0x00001A22 // DRV ETHMAC Abstraction Model
#define IDH_DRV_ETHMAC_Library_Overview                    0x00001A23 // DRV ETHMAC Library Overview
#define IDH_DRV_ETHMAC_Configuring_the_Library             0x00001A24 // DRV ETHMAC Configuring the Library
#define IDH_DRV_ETHMAC_CLIENTS_NUMBER                      0x00001A25 // DRV_ETHMAC_CLIENTS_NUMBER
#define IDH_DRV_ETHMAC_INDEX                               0x00001A26 // DRV_ETHMAC_INDEX
#define IDH_DRV_ETHMAC_INSTANCES_NUMBER                    0x00001A27 // DRV_ETHMAC_INSTANCES_NUMBER
#define IDH_DRV_ETHMAC_INTERRUPT_MODE                      0x00001A28 // DRV_ETHMAC_INTERRUPT_MODE
#define IDH_DRV_ETHMAC_INTERRUPT_SOURCE                    0x00001A29 // DRV_ETHMAC_INTERRUPT_SOURCE
#define IDH_DRV_ETHMAC_PERIPHERAL_ID                       0x00001A2A // DRV_ETHMAC_PERIPHERAL_ID
#define IDH_DRV_ETHMAC_POWER_STATE                         0x00001A2B // DRV_ETHMAC_POWER_STATE
#define IDH_DRV_ETHMAC_Building_the_Library                0x00001A2C // DRV ETHMAC Building the Library
#define IDH_DRV_ETHMAC_Library_Interface                   0x00001A2D // DRV ETHMAC Library Interface
#define IDH_DRV_ETHMAC_PIC32MACClose_DRV_HANDLE            0x00001A2E // DRV_ETHMAC_PIC32MACClose@DRV_HANDLE
#define IDH_DRV_ETHMAC_PIC32MACDeinitialize_SYS_MODULE_OBJ 0x00001A2F // DRV_ETHMAC_PIC32MACDeinitialize@SYS_MODULE_OBJ
#define IDH_DRV_ETHMAC_PIC32MACInitialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001A30 // DRV_ETHMAC_PIC32MACInitialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_ETHMAC_PIC32MACLinkCheck_DRV_HANDLE        0x00001A31 // DRV_ETHMAC_PIC32MACLinkCheck@DRV_HANDLE
#define IDH_DRV_ETHMAC_PIC32MACOpen_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001A32 // DRV_ETHMAC_PIC32MACOpen@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_ETHMAC_PIC32MACParametersGet_DRV_HANDLE_TCPIP_MAC_PARAMETERS_ 0x00001A33 // DRV_ETHMAC_PIC32MACParametersGet@DRV_HANDLE@TCPIP_MAC_PARAMETERS*
#define IDH_DRV_ETHMAC_PIC32MACPowerMode_DRV_HANDLE_TCPIP_MAC_POWER_MODE 0x00001A34 // DRV_ETHMAC_PIC32MACPowerMode@DRV_HANDLE@TCPIP_MAC_POWER_MODE
#define IDH_DRV_ETHMAC_PIC32MACProcess_DRV_HANDLE          0x00001A35 // DRV_ETHMAC_PIC32MACProcess@DRV_HANDLE
#define IDH_DRV_ETHMAC_PIC32MACStatisticsGet_DRV_HANDLE_TCPIP_MAC_RX_STATISTICS__TCPIP_MAC_TX_STATIST 0x00001A36 // DRV_ETHMAC_PIC32MACStatisticsGet@DRV_HANDLE@TCPIP_MAC_RX_STATISTICS*@TCPIP_MAC_TX_STATISTICS*
#define IDH_DRV_ETHMAC_PIC32MACStatus_SYS_MODULE_OBJ       0x00001A37 // DRV_ETHMAC_PIC32MACStatus@SYS_MODULE_OBJ
#define IDH_DRV_ETHMAC_PIC32MACConfigGet_DRV_HANDLE_void__size_t_size_t_ 0x00001A38 // DRV_ETHMAC_PIC32MACConfigGet@DRV_HANDLE@void*@size_t@size_t*
#define IDH_DRV_ETHMAC_PIC32MACRegisterStatisticsGet_DRV_HANDLE_TCPIP_MAC_STATISTICS_REG_ENTRY__int_i 0x00001A39 // DRV_ETHMAC_PIC32MACRegisterStatisticsGet@DRV_HANDLE@TCPIP_MAC_STATISTICS_REG_ENTRY*@int@int*
#define IDH_DRV_ETHMAC_PIC32MACReinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001A3A // DRV_ETHMAC_PIC32MACReinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_ETHMAC_PIC32MACPacketRx_DRV_HANDLE_TCPIP_MAC_RES__TCPIP_MAC_PACKET_RX_STAT__ 0x00001A3B // DRV_ETHMAC_PIC32MACPacketRx@DRV_HANDLE@TCPIP_MAC_RES*@TCPIP_MAC_PACKET_RX_STAT**
#define IDH_DRV_ETHMAC_PIC32MACRxFilterHashTableEntrySet_DRV_HANDLE_TCPIP_MAC_ADDR_ 0x00001A3C // DRV_ETHMAC_PIC32MACRxFilterHashTableEntrySet@DRV_HANDLE@TCPIP_MAC_ADDR*
#define IDH_DRV_ETHMAC_PIC32MACPacketTx_DRV_HANDLE_TCPIP_MAC_PACKET__ 0x00001A3D // DRV_ETHMAC_PIC32MACPacketTx@DRV_HANDLE@TCPIP_MAC_PACKET *
#define IDH_DRV_ETHMAC_PIC32MACEventAcknowledge_DRV_HANDLE_TCPIP_MAC_EVENT 0x00001A3E // DRV_ETHMAC_PIC32MACEventAcknowledge@DRV_HANDLE@TCPIP_MAC_EVENT
#define IDH_DRV_ETHMAC_PIC32MACEventMaskSet_DRV_HANDLE_TCPIP_MAC_EVENT_bool 0x00001A3F // DRV_ETHMAC_PIC32MACEventMaskSet@DRV_HANDLE@TCPIP_MAC_EVENT@bool
#define IDH_DRV_ETHMAC_PIC32MACEventPendingGet_DRV_HANDLE  0x00001A40 // DRV_ETHMAC_PIC32MACEventPendingGet@DRV_HANDLE
#define IDH_DRV_ETHMAC_Tasks_ISR_SYS_MODULE_OBJ            0x00001A41 // DRV_ETHMAC_Tasks_ISR@SYS_MODULE_OBJ
#define IDH_DRV_ETHMAC_PIC32MACTasks_SYS_MODULE_OBJ        0x00001A42 // DRV_ETHMAC_PIC32MACTasks@SYS_MODULE_OBJ
#define IDH_DRV_ETHMAC_INDEX_1                             0x00001A43 // DRV_ETHMAC_INDEX_1
#define IDH_DRV_ETHMAC_INDEX_0                             0x00001A44 // DRV_ETHMAC_INDEX_0
#define IDH_DRV_ETHMAC_INDEX_COUNT                         0x00001A45 // DRV_ETHMAC_INDEX_COUNT
#define IDH_DRV_ETHMAC_Files                               0x00001A46 // DRV ETHMAC Files
#define IDH_drv_ethmac_h                                   0x00001A47 // drv_ethmac.h
#define IDH_drv_ethmac_config_h                            0x00001A48 // drv_ethmac_config.h
#define IDH_Ethernet_PHY_Driver_Library                    0x00001A49 // Ethernet PHY Driver Library
#define IDH_DRV_ETHPHY_Introduction                        0x00001A4A // DRV ETHPHY Introduction
#define IDH_DRV_ETHPHY_Using_the_Library                   0x00001A4B // DRV ETHPHY Using the Library
#define IDH_DRV_ETHPHY_Abstraction_Model                   0x00001A4C // DRV ETHPHY Abstraction Model
#define IDH_DRV_ETHPHY_Library_Usage_Model                 0x00001A4D // DRV ETHPHY Library Usage Model
#define IDH_DRV_ETHPHY_Configuring_the_Library             0x00001A4E // DRV ETHPHY Configuring the Library
#define IDH_DRV_ETHPHY_CLIENTS_NUMBER                      0x00001A4F // DRV_ETHPHY_CLIENTS_NUMBER
#define IDH_DRV_ETHPHY_INDEX                               0x00001A50 // DRV_ETHPHY_INDEX
#define IDH_DRV_ETHPHY_INSTANCES_NUMBER                    0x00001A51 // DRV_ETHPHY_INSTANCES_NUMBER
#define IDH_DRV_ETHPHY_PERIPHERAL_ID                       0x00001A52 // DRV_ETHPHY_PERIPHERAL_ID
#define IDH_DRV_ETHPHY_NEG_DONE_TMO                        0x00001A53 // DRV_ETHPHY_NEG_DONE_TMO
#define IDH_DRV_ETHPHY_NEG_INIT_TMO                        0x00001A54 // DRV_ETHPHY_NEG_INIT_TMO
#define IDH_DRV_ETHPHY_RESET_CLR_TMO                       0x00001A55 // DRV_ETHPHY_RESET_CLR_TMO
#define IDH_DRV_ETHPHY_Building_the_Library                0x00001A56 // DRV ETHPHY Building the Library
#define IDH_DRV_ETHPHY_Library_Interface                   0x00001A57 // DRV ETHPHY Library Interface
#define IDH_DRV_ETHPHY_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001A58 // DRV_ETHPHY_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_ETHPHY_Deinitialize_SYS_MODULE_OBJ         0x00001A59 // DRV_ETHPHY_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_ETHPHY_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001A5A // DRV_ETHPHY_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_ETHPHY_Status_SYS_MODULE_OBJ               0x00001A5B // DRV_ETHPHY_Status@SYS_MODULE_OBJ
#define IDH_DRV_ETHPHY_Tasks_SYS_MODULE_OBJ                0x00001A5C // DRV_ETHPHY_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_ETHPHY_HWConfigFlagsGet_DRV_HANDLE_DRV_ETHPHY_CONFIG_FLAGS_ 0x00001A5D // DRV_ETHPHY_HWConfigFlagsGet@DRV_HANDLE@DRV_ETHPHY_CONFIG_FLAGS*
#define IDH_DRV_ETHPHY_Setup_DRV_HANDLE_DRV_ETHPHY_SETUP__TCPIP_ETH_OPEN_FLAGS_ 0x00001A5E // DRV_ETHPHY_Setup@DRV_HANDLE@DRV_ETHPHY_SETUP*@TCPIP_ETH_OPEN_FLAGS*
#define IDH_DRV_ETHPHY_ClientStatus_DRV_HANDLE             0x00001A5F // DRV_ETHPHY_ClientStatus@DRV_HANDLE
#define IDH_DRV_ETHPHY_Close_DRV_HANDLE                    0x00001A60 // DRV_ETHPHY_Close@DRV_HANDLE
#define IDH_DRV_ETHPHY_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001A61 // DRV_ETHPHY_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_ETHPHY_Reset_DRV_HANDLE_bool               0x00001A62 // DRV_ETHPHY_Reset@DRV_HANDLE@bool
#define IDH_DRV_ETHPHY_ClientOperationAbort_DRV_HANDLE     0x00001A63 // DRV_ETHPHY_ClientOperationAbort@DRV_HANDLE
#define IDH_DRV_ETHPHY_ClientOperationResult_DRV_HANDLE    0x00001A64 // DRV_ETHPHY_ClientOperationResult@DRV_HANDLE
#define IDH_DRV_ETHPHY_SMIScanStatusGet_DRV_HANDLE         0x00001A65 // DRV_ETHPHY_SMIScanStatusGet@DRV_HANDLE
#define IDH_DRV_ETHPHY_SMIScanStop_DRV_HANDLE              0x00001A66 // DRV_ETHPHY_SMIScanStop@DRV_HANDLE
#define IDH_DRV_ETHPHY_SMIClockSet_DRV_HANDLE_uint32_t_uint32_t 0x00001A67 // DRV_ETHPHY_SMIClockSet@DRV_HANDLE@uint32_t@uint32_t
#define IDH_DRV_ETHPHY_SMIScanStart_DRV_HANDLE_unsigned_int 0x00001A68 // DRV_ETHPHY_SMIScanStart@DRV_HANDLE@unsigned int
#define IDH_DRV_ETHPHY_SMIRead_DRV_HANDLE_unsigned_int_uint16_t__int 0x00001A69 // DRV_ETHPHY_SMIRead@DRV_HANDLE@unsigned int@uint16_t*@int
#define IDH_DRV_ETHPHY_SMIScanDataGet_DRV_HANDLE_uint16_t_ 0x00001A6A // DRV_ETHPHY_SMIScanDataGet@DRV_HANDLE@uint16_t*
#define IDH_DRV_ETHPHY_SMIStatus_DRV_HANDLE                0x00001A6B // DRV_ETHPHY_SMIStatus@DRV_HANDLE
#define IDH_DRV_ETHPHY_SMIWrite_DRV_HANDLE_unsigned_int_uint16_t_int_bool 0x00001A6C // DRV_ETHPHY_SMIWrite@DRV_HANDLE@unsigned int@uint16_t@int@bool
#define IDH_DRV_ETHPHY_VendorDataGet_DRV_HANDLE_uint32_t_  0x00001A6D // DRV_ETHPHY_VendorDataGet@DRV_HANDLE@uint32_t*
#define IDH_DRV_ETHPHY_VendorDataSet_DRV_HANDLE_uint32_t   0x00001A6E // DRV_ETHPHY_VendorDataSet@DRV_HANDLE@uint32_t
#define IDH_DRV_ETHPHY_VendorSMIReadResultGet_DRV_HANDLE_uint16_t_ 0x00001A6F // DRV_ETHPHY_VendorSMIReadResultGet@DRV_HANDLE@uint16_t*
#define IDH_DRV_ETHPHY_VendorSMIReadStart_DRV_HANDLE_uint16_t_int 0x00001A70 // DRV_ETHPHY_VendorSMIReadStart@DRV_HANDLE@uint16_t@int
#define IDH_DRV_ETHPHY_VendorSMIWriteStart_DRV_HANDLE_uint16_t_uint16_t_int 0x00001A71 // DRV_ETHPHY_VendorSMIWriteStart@DRV_HANDLE@uint16_t@uint16_t@int
#define IDH_DRV_ETHPHY_LinkStatusGet_DRV_HANDLE_DRV_ETHPHY_INTERFACE_INDEX_DRV_ETHPHY_LINK_STATUS__bo 0x00001A72 // DRV_ETHPHY_LinkStatusGet@DRV_HANDLE@DRV_ETHPHY_INTERFACE_INDEX@DRV_ETHPHY_LINK_STATUS*@bool
#define IDH_DRV_ETHPHY_NegotiationIsComplete_DRV_HANDLE_DRV_ETHPHY_INTERFACE_INDEX_bool 0x00001A73 // DRV_ETHPHY_NegotiationIsComplete@DRV_HANDLE@DRV_ETHPHY_INTERFACE_INDEX@bool
#define IDH_DRV_ETHPHY_NegotiationResultGet_DRV_HANDLE_DRV_ETHPHY_INTERFACE_INDEX_DRV_ETHPHY_NEGOTIAT 0x00001A74 // DRV_ETHPHY_NegotiationResultGet@DRV_HANDLE@DRV_ETHPHY_INTERFACE_INDEX@DRV_ETHPHY_NEGOTIATION_RESULT*
#define IDH_DRV_ETHPHY_PhyAddressGet_DRV_HANDLE_DRV_ETHPHY_INTERFACE_INDEX_int_ 0x00001A75 // DRV_ETHPHY_PhyAddressGet@DRV_HANDLE@DRV_ETHPHY_INTERFACE_INDEX@int*
#define IDH_DRV_ETHPHY_RestartNegotiation_DRV_HANDLE_DRV_ETHPHY_INTERFACE_INDEX 0x00001A76 // DRV_ETHPHY_RestartNegotiation@DRV_HANDLE@DRV_ETHPHY_INTERFACE_INDEX
#define IDH_DRV_ETHPHY_CLIENT_STATUS                       0x00001A77 // DRV_ETHPHY_CLIENT_STATUS
#define IDH_DRV_ETHPHY_INIT                                0x00001A78 // DRV_ETHPHY_INIT
#define IDH_DRV_ETHPHY_NEGOTIATION_RESULT                  0x00001A79 // DRV_ETHPHY_NEGOTIATION_RESULT
#define IDH_DRV_ETHPHY_SETUP                               0x00001A7A // DRV_ETHPHY_SETUP
#define IDH_DRV_ETHPHY_VENDOR_MDIX_CONFIGURE               0x00001A7B // DRV_ETHPHY_VENDOR_MDIX_CONFIGURE
#define IDH_DRV_ETHPHY_VENDOR_MII_CONFIGURE                0x00001A7C // DRV_ETHPHY_VENDOR_MII_CONFIGURE
#define IDH_DRV_ETHPHY_VENDOR_SMI_CLOCK_GET                0x00001A7D // DRV_ETHPHY_VENDOR_SMI_CLOCK_GET
#define IDH_DRV_ETHPHY_INDEX_0                             0x00001A7E // DRV_ETHPHY_INDEX_0
#define IDH_DRV_ETHPHY_INDEX_1                             0x00001A7F // DRV_ETHPHY_INDEX_1
#define IDH_DRV_ETHPHY_INDEX_COUNT                         0x00001A80 // DRV_ETHPHY_INDEX_COUNT
#define IDH_DRV_ETHPHY_LINK_STATUS                         0x00001A81 // DRV_ETHPHY_LINK_STATUS
#define IDH_DRV_ETHPHY_CONFIG_FLAGS                        0x00001A82 // DRV_ETHPHY_CONFIG_FLAGS
#define IDH_DRV_ETHPHY_OBJECT                              0x00001A83 // DRV_ETHPHY_OBJECT
#define IDH_DRV_ETHPHY_VENDOR_WOL_CONFIGURE                0x00001A84 // DRV_ETHPHY_VENDOR_WOL_CONFIGURE
#define IDH_DRV_ETHPHY_OBJECT_BASE                         0x00001A85 // DRV_ETHPHY_OBJECT_BASE
#define IDH_DRV_ETHPHY_RESET_FUNCTION                      0x00001A86 // DRV_ETHPHY_RESET_FUNCTION
#define IDH_DRV_ETHPHY_RESULT                              0x00001A87 // DRV_ETHPHY_RESULT
#define IDH_DRV_ETHPHY_USE_DRV_MIIM                        0x00001A88 // DRV_ETHPHY_USE_DRV_MIIM
#define IDH_DRV_ETHPHY_INTERFACE_INDEX                     0x00001A89 // DRV_ETHPHY_INTERFACE_INDEX
#define IDH_DRV_ETHPHY_INTERFACE_TYPE                      0x00001A8A // DRV_ETHPHY_INTERFACE_TYPE
#define IDH_DRV_ETHPHY_Files                               0x00001A8B // DRV ETHPHY Files
#define IDH_drv_ethphy_h                                   0x00001A8C // drv_ethphy.h
#define IDH_drv_ethphy_config_h                            0x00001A8D // drv_ethphy_config.h
#define IDH_Flash_Driver_Library                           0x00001A8E // Flash Driver Library
#define IDH_DRV_FLASH_Introduction                         0x00001A8F // DRV FLASH Introduction
#define IDH_DRV_FLASH_Library_Interface                    0x00001A90 // DRV FLASH Library Interface
#define IDH_DRV_FLASH_ErasePage_DRV_HANDLE_uint32_t        0x00001A91 // DRV_FLASH_ErasePage@DRV_HANDLE@uint32_t
#define IDH_DRV_FLASH_GetPageSize_DRV_HANDLE               0x00001A92 // DRV_FLASH_GetPageSize@DRV_HANDLE
#define IDH_DRV_FLASH_GetRowSize_DRV_HANDLE                0x00001A93 // DRV_FLASH_GetRowSize@DRV_HANDLE
#define IDH_DRV_FLASH_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001A94 // DRV_FLASH_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_FLASH_IsBusy_DRV_HANDLE                    0x00001A95 // DRV_FLASH_IsBusy@DRV_HANDLE
#define IDH_DRV_FLASH_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001A96 // DRV_FLASH_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_FLASH_WriteQuadWord_DRV_HANDLE_uint32_t_uint32_t__ 0x00001A97 // DRV_FLASH_WriteQuadWord@DRV_HANDLE@uint32_t@uint32_t *
#define IDH_DRV_FLASH_WriteRow_DRV_HANDLE_uint32_t_uint32_t 0x00001A98 // DRV_FLASH_WriteRow@DRV_HANDLE@uint32_t@uint32_t
#define IDH_DRV_FLASH_WriteWord_DRV_HANDLE_uint32_t_uint32_t 0x00001A99 // DRV_FLASH_WriteWord@DRV_HANDLE@uint32_t@uint32_t
#define IDH_DRV_FLASH_INDEX_0                              0x00001A9A // DRV_FLASH_INDEX_0
#define IDH_DRV_FLASH_PAGE_SIZE                            0x00001A9B // DRV_FLASH_PAGE_SIZE
#define IDH_DRV_FLASH_ROW_SIZE                             0x00001A9C // DRV_FLASH_ROW_SIZE
#define IDH_DRV_FLASH_Files                                0x00001A9D // DRV FLASH Files
#define IDH_drv_flash_h                                    0x00001A9E // drv_flash.h
#define IDH_Ethernet_GMAC_Driver_Library                   0x00001A9F // Ethernet GMAC Driver Library
#define IDH_DRV_GMAC_Introduction                          0x00001AA0 // DRV GMAC Introduction
#define IDH_DRV_GMAC_Using_the_Library                     0x00001AA1 // DRV GMAC Using the Library
#define IDH_DRV_GMAC_Abstraction_Model                     0x00001AA2 // DRV GMAC Abstraction Model
#define IDH_DRV_GMAC_Library_Overview                      0x00001AA3 // DRV GMAC Library Overview
#define IDH_DRV_GMAC_Configuring_the_Library               0x00001AA4 // DRV GMAC Configuring the Library
#define IDH_DRV_GMAC_Building_the_Library                  0x00001AA5 // DRV GMAC Building the Library
#define IDH_DRV_GMAC_Library_Interface                     0x00001AA6 // DRV GMAC Library Interface
#define IDH_DRV_GMAC_Files                                 0x00001AA7 // DRV GMAC Files
#define IDH_drv_gmac_h                                     0x00001AA8 // drv_gmac.h
#define IDH_I2C_Driver_Library                             0x00001AA9 // I2C Driver Library
#define IDH_DRV_I2C_Introduction                           0x00001AAA // DRV I2C Introduction
#define IDH_DRV_I2C_Using_the_Library                      0x00001AAB // DRV I2C Using the Library
#define IDH_DRV_I2C_Abstraction_Model                      0x00001AAC // DRV I2C Abstraction Model
#define IDH_DRV_I2C_Library_Overview                       0x00001AAD // DRV I2C Library Overview
#define IDH_DRV_I2C_How_the_Library_Works                  0x00001AAE // DRV I2C How the Library Works
#define IDH_DRV_I2C_System_Access                          0x00001AAF // DRV I2C System Access
#define IDH_DRV_I2C_Client_Access                          0x00001AB0 // DRV I2C Client Access
#define IDH_DRV_I2C_Client_Transfer                        0x00001AB1 // DRV I2C Client Transfer
#define IDH_DRV_I2C_Configuring_the_Library                0x00001AB2 // DRV I2C Configuring the Library
#define IDH_DRV_DYNAMIC_BUILD                              0x00001AB3 // DRV_DYNAMIC_BUILD
#define IDH_DRV_I2C_CONFIG_BUILD_TYPE                      0x00001AB4 // DRV_I2C_CONFIG_BUILD_TYPE
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_BASIC    0x00001AB5 // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_BASIC
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_BLOCKING 0x00001AB6 // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_BLOCKING
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_EXCLUSIVE 0x00001AB7 // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_EXCLUSIVE
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_MASTER   0x00001AB8 // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_MASTER
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_NON_BLOCKING 0x00001AB9 // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_NON_BLOCKING
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_READ     0x00001ABA // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_READ
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_SLAVE    0x00001ABB // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_SLAVE
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_WRITE    0x00001ABC // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_WRITE
#define IDH_DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_WRITE_READ 0x00001ABD // DRV_I2C_CONFIG_SUPPORT_OPERATION_MODE_WRITE_READ
#define IDH_DRV_STATIC_BUILD                               0x00001ABE // DRV_STATIC_BUILD
#define IDH_DRV_I2C_FORCED_WRITE                           0x00001ABF // DRV_I2C_FORCED_WRITE
#define IDH_I2C_STATIC_DRIVER_MODE                         0x00001AC0 // I2C_STATIC_DRIVER_MODE
#define IDH_DRV_I2C_Building_the_Library                   0x00001AC1 // DRV I2C Building the Library
#define IDH_DRV_I2C_Library_Interface                      0x00001AC2 // DRV I2C Library Interface
#define IDH_DRV_I2C_Deinitialize_SYS_MODULE_OBJ            0x00001AC3 // DRV_I2C_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_I2C_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001AC4 // DRV_I2C_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_I2C_Tasks_SYS_MODULE_OBJ                   0x00001AC5 // DRV_I2C_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_I2C_Close_DRV_HANDLE                       0x00001AC6 // DRV_I2C_Close@DRV_HANDLE
#define IDH_DRV_I2C_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001AC7 // DRV_I2C_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_I2C_BufferEventHandlerSet_DRV_HANDLE_DRV_I2C_BUFFER_EVENT_HANDLER_uintptr_t 0x00001AC8 // DRV_I2C_BufferEventHandlerSet@DRV_HANDLE@DRV_I2C_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_I2C_BytesTransferred_DRV_HANDLE_DRV_I2C_BUFFER_HANDLE 0x00001AC9 // DRV_I2C_BytesTransferred@DRV_HANDLE@DRV_I2C_BUFFER_HANDLE
#define IDH_DRV_I2C_Receive_DRV_HANDLE_uint16_t_void___size_t_void__ 0x00001ACA // DRV_I2C_Receive@DRV_HANDLE@uint16_t@void *@size_t@void *
#define IDH_DRV_I2C_Transmit_DRV_HANDLE_uint16_t_void___size_t_void__ 0x00001ACB // DRV_I2C_Transmit@DRV_HANDLE@uint16_t@void *@size_t@void *
#define IDH_DRV_I2C_TransmitThenReceive_DRV_HANDLE_uint16_t_void___size_t_void___size_t_void__ 0x00001ACC // DRV_I2C_TransmitThenReceive@DRV_HANDLE@uint16_t@void *@size_t@void *@size_t@void *
#define IDH_DRV_I2C_TransmitForced_DRV_HANDLE_uint16_t_void__size_t_DRV_I2C_BUS_ERROR_EVENT_void__ 0x00001ACD // DRV_I2C_TransmitForced@DRV_HANDLE@uint16_t@void*@size_t@DRV_I2C_BUS_ERROR_EVENT@void *
#define IDH_DRV_I2C_TransferStatusGet_DRV_HANDLE_DRV_I2C_BUFFER_HANDLE 0x00001ACE // DRV_I2C_TransferStatusGet@DRV_HANDLE@DRV_I2C_BUFFER_HANDLE
#define IDH_DRV_I2C_Status_SYS_MODULE_OBJ                  0x00001ACF // DRV_I2C_Status@SYS_MODULE_OBJ
#define IDH_DRV_I2C_QueueFlush_DRV_HANDLE                  0x00001AD0 // DRV_I2C_QueueFlush@DRV_HANDLE
#define IDH_DRV_I2C_SlaveCallbackSet_DRV_HANDLE_DRV_I2C_CallBack_uintptr_t 0x00001AD1 // DRV_I2C_SlaveCallbackSet@DRV_HANDLE@DRV_I2C_CallBack@uintptr_t
#define IDH_DRV_I2C_BUFFER_QUEUE_SUPPORT                   0x00001AD2 // DRV_I2C_BUFFER_QUEUE_SUPPORT
#define IDH_DRV_I2C_INSTANCES_NUMBER                       0x00001AD3 // DRV_I2C_INSTANCES_NUMBER
#define IDH_DRV_I2C_INTERRUPT_MODE                         0x00001AD4 // DRV_I2C_INTERRUPT_MODE
#define IDH_DRV_I2C_QUEUE_DEPTH_COMBINED                   0x00001AD5 // DRV_I2C_QUEUE_DEPTH_COMBINED
#define IDH_DRV_I2C_BB_H                                   0x00001AD6 // DRV_I2C_BB_H
#define IDH_DRV_I2C_Files                                  0x00001AD7 // DRV I2C Files
#define IDH_drv_i2c_h                                      0x00001AD8 // drv_i2c.h
#define IDH_drv_i2c_bb_h                                   0x00001AD9 // drv_i2c_bb.h
#define IDH_drv_i2c_config_template_h                      0x00001ADA // drv_i2c_config_template.h
#define IDH_I2S_Driver_Library                             0x00001ADB // I2S Driver Library
#define IDH_DRV_I2S_Introduction                           0x00001ADC // DRV I2S Introduction
#define IDH_DRV_I2S_Using_the_Library                      0x00001ADD // DRV I2S Using the Library
#define IDH_DRV_I2S_Abstraction_Model                      0x00001ADE // DRV I2S Abstraction Model
#define IDH_DRV_I2S_Library_Overview                       0x00001ADF // DRV I2S Library Overview
#define IDH_DRV_I2S_How_the_Library_Works                  0x00001AE0 // DRV I2S How the Library Works
#define IDH_DRV_I2S_System_Access                          0x00001AE1 // DRV I2S System Access
#define IDH_DRV_I2S_Client_Access                          0x00001AE2 // DRV I2S Client Access
#define IDH_DRV_I2S_Client_Operations___Buffered           0x00001AE3 // DRV I2S Client Operations - Buffered
#define IDH_DRV_I2S_Client_Operations___Non_buffered       0x00001AE4 // DRV I2S Client Operations - Non-buffered
#define IDH_DRV_I2S_Configuring_the_Library                0x00001AE5 // DRV I2S Configuring the Library
#define IDH_DRV_I2S_INDEX                                  0x00001AE6 // DRV_I2S_INDEX
#define IDH_DRV_I2S_INSTANCES_NUMBER                       0x00001AE7 // DRV_I2S_INSTANCES_NUMBER
#define IDH_DRV_I2S_INTERRUPT_MODE                         0x00001AE8 // DRV_I2S_INTERRUPT_MODE
#define IDH_DRV_I2S_INTERRUPT_SOURCE_ERROR                 0x00001AE9 // DRV_I2S_INTERRUPT_SOURCE_ERROR
#define IDH_DRV_I2S_INTERRUPT_SOURCE_RECEIVE               0x00001AEA // DRV_I2S_INTERRUPT_SOURCE_RECEIVE
#define IDH_DRV_I2S_INTERRUPT_SOURCE_TRANSMIT              0x00001AEB // DRV_I2S_INTERRUPT_SOURCE_TRANSMIT
#define IDH_DRV_I2S_PERIPHERAL_ID                          0x00001AEC // DRV_I2S_PERIPHERAL_ID
#define IDH_DRV_I2S_RECEIVE_DMA_CHANNEL                    0x00001AED // DRV_I2S_RECEIVE_DMA_CHANNEL
#define IDH_DRV_I2S_STOP_IN_IDLE                           0x00001AEE // DRV_I2S_STOP_IN_IDLE
#define IDH_DRV_I2S_TRANSMIT_DMA_CHANNEL                   0x00001AEF // DRV_I2S_TRANSMIT_DMA_CHANNEL
#define IDH_DRV_I2S_RECEIVE_DMA_CHAINING_CHANNEL           0x00001AF0 // DRV_I2S_RECEIVE_DMA_CHAINING_CHANNEL
#define IDH_DRV_I2S_CLIENTS_NUMBER                         0x00001AF1 // DRV_I2S_CLIENTS_NUMBER
#define IDH_DRV_I2S_QUEUE_DEPTH_COMBINED                   0x00001AF2 // DRV_I2S_QUEUE_DEPTH_COMBINED
#define IDH_DRV_I2S_Building_the_Library                   0x00001AF3 // DRV I2S Building the Library
#define IDH_DRV_I2S_Library_Interface                      0x00001AF4 // DRV I2S Library Interface
#define IDH_DRV_I2S_Deinitialize_SYS_MODULE_OBJ            0x00001AF5 // DRV_I2S_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_I2S_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__const 0x00001AF6 // DRV_I2S_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *const
#define IDH_DRV_I2S_Status_SYS_MODULE_OBJ                  0x00001AF7 // DRV_I2S_Status@SYS_MODULE_OBJ
#define IDH_DRV_I2S_Tasks_SYS_MODULE_OBJ                   0x00001AF8 // DRV_I2S_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_I2S_TasksError_SYS_MODULE_OBJ              0x00001AF9 // DRV_I2S_TasksError@SYS_MODULE_OBJ
#define IDH_DRV_I2S_Close_DRV_HANDLE                       0x00001AFA // DRV_I2S_Close@DRV_HANDLE
#define IDH_DRV_I2S_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001AFB // DRV_I2S_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_I2S_BufferAddRead_DRV_HANDLE_DRV_I2S_BUFFER_HANDLE___void___size_t 0x00001AFC // DRV_I2S_BufferAddRead@DRV_HANDLE@DRV_I2S_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_I2S_BufferAddWrite_DRV_HANDLE_DRV_I2S_BUFFER_HANDLE___void___size_t 0x00001AFD // DRV_I2S_BufferAddWrite@DRV_HANDLE@DRV_I2S_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_I2S_BufferAddWriteRead_DRV_HANDLE_DRV_I2S_BUFFER_HANDLE___void___void___size_t 0x00001AFE // DRV_I2S_BufferAddWriteRead@DRV_HANDLE@DRV_I2S_BUFFER_HANDLE *@void *@void *@size_t
#define IDH_DRV_I2S_BufferEventHandlerSet_DRV_HANDLE_DRV_I2S_BUFFER_EVENT_HANDLER_uintptr_t 0x00001AFF // DRV_I2S_BufferEventHandlerSet@DRV_HANDLE@DRV_I2S_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_I2S_BufferCombinedQueueSizeGet_DRV_HANDLE  0x00001B00 // DRV_I2S_BufferCombinedQueueSizeGet@DRV_HANDLE
#define IDH_DRV_I2S_BufferQueueFlush_DRV_HANDLE            0x00001B01 // DRV_I2S_BufferQueueFlush@DRV_HANDLE
#define IDH_DRV_I2S_Read_DRV_HANDLE_uint8_t___size_t       0x00001B02 // DRV_I2S_Read@DRV_HANDLE@uint8_t *@size_t
#define IDH_DRV_I2S_Write_DRV_HANDLE_uint8_t___size_t      0x00001B03 // DRV_I2S_Write@DRV_HANDLE@uint8_t *@size_t
#define IDH_DRV_I2S_BufferProcessedSizeGet_DRV_HANDLE      0x00001B04 // DRV_I2S_BufferProcessedSizeGet@DRV_HANDLE
#define IDH_DRV_I2S_BaudSet_DRV_HANDLE_uint32_t_uint32_t   0x00001B05 // DRV_I2S_BaudSet@DRV_HANDLE@uint32_t@uint32_t
#define IDH_DRV_I2S_ErrorGet_DRV_HANDLE                    0x00001B06 // DRV_I2S_ErrorGet@DRV_HANDLE
#define IDH_DRV_I2S_ReceiveErrorIgnore_DRV_HANDLE_bool     0x00001B07 // DRV_I2S_ReceiveErrorIgnore@DRV_HANDLE@bool
#define IDH_DRV_I2S_TransmitErrorIgnore_DRV_HANDLE_bool    0x00001B08 // DRV_I2S_TransmitErrorIgnore@DRV_HANDLE@bool
#define IDH_DRV_I2S_AUDIO_PROTOCOL_MODE                    0x00001B09 // DRV_I2S_AUDIO_PROTOCOL_MODE
#define IDH_DRV_I2S_BUFFER_EVENT                           0x00001B0A // DRV_I2S_BUFFER_EVENT
#define IDH_DRV_I2S_BUFFER_EVENT_HANDLER                   0x00001B0B // DRV_I2S_BUFFER_EVENT_HANDLER
#define IDH_DRV_I2S_BUFFER_HANDLE                          0x00001B0C // DRV_I2S_BUFFER_HANDLE
#define IDH_DRV_I2S_CLOCK_MODE                             0x00001B0D // DRV_I2S_CLOCK_MODE
#define IDH_DRV_I2S_DATA16                                 0x00001B0E // DRV_I2S_DATA16
#define IDH_DRV_I2S_DATA24                                 0x00001B0F // DRV_I2S_DATA24
#define IDH_DRV_I2S_DATA32                                 0x00001B10 // DRV_I2S_DATA32
#define IDH_DRV_I2S_ERROR                                  0x00001B11 // DRV_I2S_ERROR
#define IDH_DRV_I2S_MODE                                   0x00001B12 // DRV_I2S_MODE
#define IDH_DRV_I2S_BUFFER_HANDLE_INVALID                  0x00001B13 // DRV_I2S_BUFFER_HANDLE_INVALID
#define IDH_DRV_I2S_COUNT                                  0x00001B14 // DRV_I2S_COUNT
#define IDH_DRV_I2S_READ_ERROR                             0x00001B15 // DRV_I2S_READ_ERROR
#define IDH_DRV_I2S_WRITE_ERROR                            0x00001B16 // DRV_I2S_WRITE_ERROR
#define IDH_DRV_I2S_INDEX_0                                0x00001B17 // DRV_I2S_INDEX_0
#define IDH_DRV_I2S_INDEX_1                                0x00001B18 // DRV_I2S_INDEX_1
#define IDH_DRV_I2S_INDEX_2                                0x00001B19 // DRV_I2S_INDEX_2
#define IDH_DRV_I2S_INDEX_3                                0x00001B1A // DRV_I2S_INDEX_3
#define IDH_DRV_I2S_INDEX_4                                0x00001B1B // DRV_I2S_INDEX_4
#define IDH_DRV_I2S_INDEX_5                                0x00001B1C // DRV_I2S_INDEX_5
#define IDH_DRV_I2S_INTERFACE                              0x00001B1D // DRV_I2S_INTERFACE
#define IDH_DRV_I2S_Files                                  0x00001B1E // DRV I2S Files
#define IDH_drv_i2s_h                                      0x00001B1F // drv_i2s.h
#define IDH_drv_i2s_config_template_h                      0x00001B20 // drv_i2s_config_template.h
#define IDH_Input_Capture_Driver_Library                   0x00001B21 // Input Capture Driver Library
#define IDH_DRV_IC_Introduction                            0x00001B22 // DRV IC Introduction
#define IDH_DRV_IC_Library_Interface                       0x00001B23 // DRV IC Library Interface
#define IDH_DRV_IC_Initialize                              0x00001B24 // DRV_IC_Initialize
#define IDH_DRV_IC_BufferIsEmpty                           0x00001B25 // DRV_IC_BufferIsEmpty
#define IDH_DRV_IC_Capture16BitDataRead                    0x00001B26 // DRV_IC_Capture16BitDataRead
#define IDH_DRV_IC_Capture32BitDataRead                    0x00001B27 // DRV_IC_Capture32BitDataRead
#define IDH_DRV_IC_Start                                   0x00001B28 // DRV_IC_Start
#define IDH_DRV_IC_Stop                                    0x00001B29 // DRV_IC_Stop
#define IDH_Input_System_Service_Touch_Driver_Library      0x00001B2A // Input System Service Touch Driver Library
#define IDH_Input_sys_serve_lib_adc                        0x00001B2B // Input_sys_serve_lib_adc
#define IDH_Input_sys_serve_lib_adc_abstract               0x00001B2C // Input_sys_serve_lib_adc_abstract
#define IDH_Input_sys_serve_lib_adc_overview               0x00001B2D // Input_sys_serve_lib_adc_overview
#define IDH_Input_sys_serve_lib_adc_works                  0x00001B2E // Input_sys_serve_lib_adc_works
#define IDH_INput_sys_serve_lib_adc_config                 0x00001B2F // INput_sys_serve_lib_adc_config
#define IDH_Input_sys_serve_lib_adc_build                  0x00001B30 // Input_sys_serve_lib_adc_build
#define IDH_input_sys_serve_lib_adc_interface              0x00001B31 // input_sys_serve_lib_adc_interface
#define IDH_input_sys_serve_lib_adc_interface_files        0x00001B32 // input_sys_serve_lib_adc_interface_files
#define IDH_drv_touch_adc_h                                0x00001B33 // drv_touch_adc.h
#define IDH_Input_sys_Serve_MXT_touch_lib                  0x00001B34 // Input_sys_Serve_MXT_touch_lib
#define IDH_input_sys_Serve_MXT_touch_lib_using            0x00001B35 // input_sys_Serve_MXT_touch_lib_using
#define IDH_input_sys_serve_MXT_touch_lib_abstraction      0x00001B36 // input_sys_serve_MXT_touch_lib_abstraction
#define IDH_input_sys_serve_MXT_touch_lib_overview         0x00001B37 // input_sys_serve_MXT_touch_lib_overview
#define IDH_Input_sys_serve_MXT_touch_lib_works            0x00001B38 // Input_sys_serve_MXT_touch_lib_works
#define IDH_input_sys_serve_MXT_touch_lib_configharm       0x00001B39 // input_sys_serve_MXT_touch_lib_configharm
#define IDH_input_sys_serve_MXT_touch_lib_interface        0x00001B3A // input_sys_serve_MXT_touch_lib_interface
#define IDH_inpput_sys_serve_MXT_touch_lib_files           0x00001B3B // inpput-sys_serve_MXT_touch_lib_files
#define IDH_drv_input_mxt336t_h                            0x00001B3C // drv_input_mxt336t.h
#define IDH_MIIM_Driver_Library                            0x00001B3D // MIIM Driver Library
#define IDH_DRV_MIIM_Introduction                          0x00001B3E // DRV MIIM Introduction
#define IDH_DRV_MIIM_Using_the_Library                     0x00001B3F // DRV MIIM Using the Library
#define IDH_DRV_MIIM_Abstraction_Model                     0x00001B40 // DRV MIIM Abstraction Model
#define IDH_DRV_MIIM_Library_Overview                      0x00001B41 // DRV MIIM Library Overview
#define IDH_DRV_MIIM_Configuring_the_Library               0x00001B42 // DRV MIIM Configuring the Library
#define IDH_DRV_MIIM_INDEX_0                               0x00001B43 // DRV_MIIM_INDEX_0
#define IDH_DRV_MIIM_INDEX_COUNT                           0x00001B44 // DRV_MIIM_INDEX_COUNT
#define IDH__DRV_MIIM_CONFIG_H                             0x00001B45 // _DRV_MIIM_CONFIG_H
#define IDH_DRV_MIIM_CLIENT_OP_PROTECTION                  0x00001B46 // DRV_MIIM_CLIENT_OP_PROTECTION
#define IDH_DRV_MIIM_COMMANDS                              0x00001B47 // DRV_MIIM_COMMANDS
#define IDH_DRV_MIIM_INSTANCE_CLIENTS                      0x00001B48 // DRV_MIIM_INSTANCE_CLIENTS
#define IDH_DRV_MIIM_INSTANCE_OPERATIONS                   0x00001B49 // DRV_MIIM_INSTANCE_OPERATIONS
#define IDH_DRV_MIIM_INSTANCES_NUMBER                      0x00001B4A // DRV_MIIM_INSTANCES_NUMBER
#define IDH_DRV_MIIM_Building_the_Library                  0x00001B4B // DRV MIIM Building the Library
#define IDH_DRV_MIIM_Library_Interface                     0x00001B4C // DRV MIIM Library Interface
#define IDH_DRV_MIIM_ClientStatus_DRV_HANDLE               0x00001B4D // DRV_MIIM_ClientStatus@DRV_HANDLE
#define IDH_DRV_MIIM_Close_DRV_HANDLE                      0x00001B4E // DRV_MIIM_Close@DRV_HANDLE
#define IDH_DRV_MIIM_Deinitialize_SYS_MODULE_OBJ           0x00001B4F // DRV_MIIM_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_MIIM_DeregisterCallback_DRV_HANDLE_DRV_MIIM_CALLBACK_HANDLE 0x00001B50 // DRV_MIIM_DeregisterCallback@DRV_HANDLE@DRV_MIIM_CALLBACK_HANDLE
#define IDH_DRV_MIIM_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001B51 // DRV_MIIM_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_MIIM_Open_SYS_MODULE_INDEX_DRV_IO_INTENT   0x00001B52 // DRV_MIIM_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_MIIM_OperationAbort_DRV_HANDLE_DRV_MIIM_OPERATION_HANDLE 0x00001B53 // DRV_MIIM_OperationAbort@DRV_HANDLE@DRV_MIIM_OPERATION_HANDLE
#define IDH_DRV_MIIM_OperationResult_DRV_HANDLE_DRV_MIIM_OPERATION_HANDLE_uint16_t_ 0x00001B54 // DRV_MIIM_OperationResult@DRV_HANDLE@DRV_MIIM_OPERATION_HANDLE@uint16_t*
#define IDH_DRV_MIIM_Read_DRV_HANDLE_unsigned_int_unsigned_int_DRV_MIIM_OPERATION_FLAGS_DRV_MIIM_RESU 0x00001B55 // DRV_MIIM_Read@DRV_HANDLE@unsigned int@unsigned int@DRV_MIIM_OPERATION_FLAGS@DRV_MIIM_RESULT*
#define IDH_DRV_MIIM_RegisterCallback_DRV_HANDLE_DRV_MIIM_OPERATION_CALLBACK_DRV_MIIM_RESULT_ 0x00001B56 // DRV_MIIM_RegisterCallback@DRV_HANDLE@DRV_MIIM_OPERATION_CALLBACK@DRV_MIIM_RESULT*
#define IDH_DRV_MIIM_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001B57 // DRV_MIIM_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_MIIM_Scan_DRV_HANDLE_unsigned_int_unsigned_int_DRV_MIIM_OPERATION_FLAGS_DRV_MIIM_RESU 0x00001B58 // DRV_MIIM_Scan@DRV_HANDLE@unsigned int@unsigned int@DRV_MIIM_OPERATION_FLAGS@DRV_MIIM_RESULT*
#define IDH_DRV_MIIM_Setup_DRV_HANDLE_DRV_MIIM_SETUP_      0x00001B59 // DRV_MIIM_Setup@DRV_HANDLE@DRV_MIIM_SETUP*
#define IDH_DRV_MIIM_Status_SYS_MODULE_OBJ                 0x00001B5A // DRV_MIIM_Status@SYS_MODULE_OBJ
#define IDH_DRV_MIIM_Tasks_SYS_MODULE_OBJ                  0x00001B5B // DRV_MIIM_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_MIIM_Write_DRV_HANDLE_unsigned_int_unsigned_int_uint16_t_DRV_MIIM_OPERATION_FLAGS_DRV 0x00001B5C // DRV_MIIM_Write@DRV_HANDLE@unsigned int@unsigned int@uint16_t@DRV_MIIM_OPERATION_FLAGS@DRV_MIIM_RESULT*
#define IDH_DRV_MIIM_INIT                                  0x00001B5D // DRV_MIIM_INIT
#define IDH_DRV_MIIM_OBJECT_BASE                           0x00001B5E // DRV_MIIM_OBJECT_BASE
#define IDH_DRV_MIIM_CALLBACK_HANDLE                       0x00001B5F // DRV_MIIM_CALLBACK_HANDLE
#define IDH_DRV_MIIM_CLIENT_STATUS                         0x00001B60 // DRV_MIIM_CLIENT_STATUS
#define IDH_DRV_MIIM_OPERATION_CALLBACK                    0x00001B61 // DRV_MIIM_OPERATION_CALLBACK
#define IDH_DRV_MIIM_OPERATION_FLAGS                       0x00001B62 // DRV_MIIM_OPERATION_FLAGS
#define IDH_DRV_MIIM_OPERATION_HANDLE                      0x00001B63 // DRV_MIIM_OPERATION_HANDLE
#define IDH_DRV_MIIM_SETUP                                 0x00001B64 // DRV_MIIM_SETUP
#define IDH_DRV_MIIM_SETUP_FLAGS                           0x00001B65 // DRV_MIIM_SETUP_FLAGS
#define IDH_DRV_MIIM_OBJECT_BASE_Default                   0x00001B66 // DRV_MIIM_OBJECT_BASE_Default
#define IDH_DRV_MIIM_Files                                 0x00001B67 // DRV MIIM Files
#define IDH_drv_miim_h                                     0x00001B68 // drv_miim.h
#define IDH_drv_miim_config_h                              0x00001B69 // drv_miim_config.h
#define IDH_Motor_Control_PWM__MCPWM__Driver_Library       0x00001B6A // Motor Control PWM (MCPWM) Driver Library
#define IDH_DRV_MCPWM_Introduction                         0x00001B6B // DRV MCPWM Introduction
#define IDH_DRV_MCPWM_Library_Interface                    0x00001B6C // DRV MCPWM Library Interface
#define IDH_DRV_MCPWM_Disable                              0x00001B6D // DRV_MCPWM_Disable
#define IDH_DRV_MCPWM_Enable                               0x00001B6E // DRV_MCPWM_Enable
#define IDH_DRV_MCPWM_Initialize                           0x00001B6F // DRV_MCPWM_Initialize
#define IDH_DRV_MCPWM_Files                                0x00001B70 // DRV MCPWM Files
#define IDH_drv_mcpwm_h                                    0x00001B71 // drv_mcpwm.h
#define IDH_Non_Volatile_Memory__NVM__Driver_Library       0x00001B72 // Non-Volatile Memory (NVM) Driver Library
#define IDH_DRV_NVM_Migrating_from_v1_03_01_and_Earlier    0x00001B73 // DRV NVM Migrating from v1.03.01 and Earlier
#define IDH_DRV_NVM_Introduction                           0x00001B74 // DRV NVM Introduction
#define IDH_DRV_NVM_Using_the_Library                      0x00001B75 // DRV NVM Using the Library
#define IDH_DRV_NVM_Abstraction_Model                      0x00001B76 // DRV NVM Abstraction Model
#define IDH_DRV_NVM_Library_Overview                       0x00001B77 // DRV NVM Library Overview
#define IDH_DRV_NVM_How_the_Library_Works                  0x00001B78 // DRV NVM How the Library Works
#define IDH_DRV_NVM_System_Initialization                  0x00001B79 // DRV NVM System Initialization
#define IDH_DRV_NVM_Client_Access                          0x00001B7A // DRV NVM Client Access
#define IDH_DRV_NVM_Client_Block_Data_Function             0x00001B7B // DRV NVM Client Block Data Function
#define IDH_DRV_NVM_Configuring_the_Library                0x00001B7C // DRV NVM Configuring the Library
#define IDH_DRV_NVM_BUFFER_OBJECT_NUMBER                   0x00001B7D // DRV_NVM_BUFFER_OBJECT_NUMBER
#define IDH_DRV_NVM_CLIENTS_NUMBER                         0x00001B7E // DRV_NVM_CLIENTS_NUMBER
#define IDH_DRV_NVM_INSTANCES_NUMBER                       0x00001B7F // DRV_NVM_INSTANCES_NUMBER
#define IDH_DRV_NVM_INTERRUPT_MODE                         0x00001B80 // DRV_NVM_INTERRUPT_MODE
#define IDH_DRV_NVM_ROW_SIZE                               0x00001B81 // DRV_NVM_ROW_SIZE
#define IDH_DRV_NVM_ERASE_WRITE_ENABLE                     0x00001B82 // DRV_NVM_ERASE_WRITE_ENABLE
#define IDH_DRV_NVM_PAGE_SIZE                              0x00001B83 // DRV_NVM_PAGE_SIZE
#define IDH_DRV_NVM_DISABLE_ERROR_CHECK                    0x00001B84 // DRV_NVM_DISABLE_ERROR_CHECK
#define IDH_DRV_NVM_MEDIA_SIZE                             0x00001B85 // DRV_NVM_MEDIA_SIZE
#define IDH_DRV_NVM_MEDIA_START_ADDRESS                    0x00001B86 // DRV_NVM_MEDIA_START_ADDRESS
#define IDH_DRV_NVM_SYS_FS_REGISTER                        0x00001B87 // DRV_NVM_SYS_FS_REGISTER
#define IDH_DRV_NVM_Building_the_Library                   0x00001B88 // DRV NVM Building the Library
#define IDH_DRV_NVM_Library_Interface                      0x00001B89 // DRV NVM Library Interface
#define IDH_DRV_NVM_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001B8A // DRV_NVM_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_NVM_Deinitialize_SYS_MODULE_OBJ            0x00001B8B // DRV_NVM_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_NVM_Status_SYS_MODULE_OBJ                  0x00001B8C // DRV_NVM_Status@SYS_MODULE_OBJ
#define IDH_DRV_NVM_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001B8D // DRV_NVM_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_NVM_Close_DRV_HANDLE                       0x00001B8E // DRV_NVM_Close@DRV_HANDLE
#define IDH_DRV_NVM_Read_DRV_HANDLE_DRV_NVM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001B8F // DRV_NVM_Read@DRV_HANDLE@DRV_NVM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_NVM_Write_DRV_HANDLE_DRV_NVM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001B90 // DRV_NVM_Write@DRV_HANDLE@DRV_NVM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_NVM_Erase_DRV_HANDLE_DRV_NVM_COMMAND_HANDLE___uint32_t_uint32_t 0x00001B91 // DRV_NVM_Erase@DRV_HANDLE@DRV_NVM_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_NVM_EraseWrite_DRV_HANDLE_DRV_NVM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001B92 // DRV_NVM_EraseWrite@DRV_HANDLE@DRV_NVM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_NVM_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x00001B93 // DRV_NVM_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_NVM_Tasks_SYS_MODULE_OBJ                   0x00001B94 // DRV_NVM_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_NVM_AddressGet_DRV_HANDLE                  0x00001B95 // DRV_NVM_AddressGet@DRV_HANDLE
#define IDH_DRV_NVM_CommandStatus_DRV_HANDLE_DRV_NVM_COMMAND_HANDLE 0x00001B96 // DRV_NVM_CommandStatus@DRV_HANDLE@DRV_NVM_COMMAND_HANDLE
#define IDH_DRV_NVM_GeometryGet_DRV_HANDLE                 0x00001B97 // DRV_NVM_GeometryGet@DRV_HANDLE
#define IDH_DRV_NVM_IsAttached_DRV_HANDLE                  0x00001B98 // DRV_NVM_IsAttached@DRV_HANDLE
#define IDH_DRV_NVM_IsWriteProtected_DRV_HANDLE            0x00001B99 // DRV_NVM_IsWriteProtected@DRV_HANDLE
#define IDH_DRV_NVM_INDEX_0                                0x00001B9A // DRV_NVM_INDEX_0
#define IDH_DRV_NVM_INIT                                   0x00001B9B // DRV_NVM_INIT
#define IDH_DRV_NVM_INDEX_1                                0x00001B9C // DRV_NVM_INDEX_1
#define IDH_DRV_NVM_EVENT                                  0x00001B9D // DRV_NVM_EVENT
#define IDH_DRV_NVM_EVENT_HANDLER                          0x00001B9E // DRV_NVM_EVENT_HANDLER
#define IDH_DRV_NVM_COMMAND_HANDLE                         0x00001B9F // DRV_NVM_COMMAND_HANDLE
#define IDH_DRV_NVM_COMMAND_STATUS                         0x00001BA0 // DRV_NVM_COMMAND_STATUS
#define IDH_DRV_NVM_COMMAND_HANDLE_INVALID                 0x00001BA1 // DRV_NVM_COMMAND_HANDLE_INVALID
#define IDH_DRV_NVM_Files                                  0x00001BA2 // DRV NVM Files
#define IDH_drv_nvm_h                                      0x00001BA3 // drv_nvm.h
#define IDH_drv_nvm_config_template_h                      0x00001BA4 // drv_nvm_config_template.h
#define IDH_Output_Compare_Driver_Library                  0x00001BA5 // Output Compare Driver Library
#define IDH_DRV_OC_Introduction                            0x00001BA6 // DRV OC Introduction
#define IDH_DRV_OC_Library_Interface                       0x00001BA7 // DRV OC Library Interface
#define IDH_DRV_OC_Disable                                 0x00001BA8 // DRV_OC_Disable
#define IDH_DRV_OC_Enable                                  0x00001BA9 // DRV_OC_Enable
#define IDH_DRV_OC_FaultHasOccurred                        0x00001BAA // DRV_OC_FaultHasOccurred
#define IDH_DRV_OC_Initialize                              0x00001BAB // DRV_OC_Initialize
#define IDH_DRV_OC_Start                                   0x00001BAC // DRV_OC_Start
#define IDH_DRV_OC_Stop                                    0x00001BAD // DRV_OC_Stop
#define IDH_Parallel_Master_Port__PMP__Driver_Library      0x00001BAE // Parallel Master Port (PMP) Driver Library
#define IDH_DRV_PMP_Introduction                           0x00001BAF // DRV PMP Introduction
#define IDH_DRV_PMP_Using_the_Library                      0x00001BB0 // DRV PMP Using the Library
#define IDH_DRV_PMP_Abstraction_Model                      0x00001BB1 // DRV PMP Abstraction Model
#define IDH_DRV_PMP_Library_Overview                       0x00001BB2 // DRV PMP Library Overview
#define IDH_DRV_PMP_How_the_Library_Works                  0x00001BB3 // DRV PMP How the Library Works
#define IDH_DRV_PMP_System_Initialization                  0x00001BB4 // DRV PMP System Initialization
#define IDH_DRV_PMP_Transfer_Operation                     0x00001BB5 // DRV PMP Transfer Operation
#define IDH_DRV_PMP_Client_Operation                       0x00001BB6 // DRV PMP Client Operation
#define IDH_DRV_PMP_Example_Code_for_Complete_Operation    0x00001BB7 // DRV PMP Example Code for Complete Operation
#define IDH_DRV_PMP_Configuring_the_Library                0x00001BB8 // DRV PMP Configuring the Library
#define IDH_DRV_PMP_CLIENTS_NUMBER                         0x00001BB9 // DRV_PMP_CLIENTS_NUMBER
#define IDH_DRV_PMP_INSTANCES_NUMBER                       0x00001BBA // DRV_PMP_INSTANCES_NUMBER
#define IDH_DRV_PMP_QUEUE_SIZE                             0x00001BBB // DRV_PMP_QUEUE_SIZE
#define IDH_DRV_PMP_Building_the_Library                   0x00001BBC // DRV PMP Building the Library
#define IDH_DRV_PMP_Library_Interface                      0x00001BBD // DRV PMP Library Interface
#define IDH_DRV_PMP_Deinitialize_SYS_MODULE_OBJ            0x00001BBE // DRV_PMP_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_PMP_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001BBF // DRV_PMP_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_PMP_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001BC0 // DRV_PMP_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_PMP_Status_SYS_MODULE_OBJ                  0x00001BC1 // DRV_PMP_Status@SYS_MODULE_OBJ
#define IDH_DRV_PMP_Tasks_SYS_MODULE_OBJ                   0x00001BC2 // DRV_PMP_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_PMP_TimingSet_PMP_DATA_WAIT_STATES_PMP_STROBE_WAIT_STATES_PMP_DATA_HOLD_STATES 0x00001BC3 // DRV_PMP_TimingSet@PMP_DATA_WAIT_STATES@PMP_STROBE_WAIT_STATES@PMP_DATA_HOLD_STATES
#define IDH_DRV_PMP_ClientStatus_DRV_HANDLE                0x00001BC4 // DRV_PMP_ClientStatus@DRV_HANDLE
#define IDH_DRV_PMP_Close_DRV_HANDLE                       0x00001BC5 // DRV_PMP_Close@DRV_HANDLE
#define IDH_DRV_PMP_ModeConfig_DRV_HANDLE_DRV_PMP_MODE_CONFIG 0x00001BC6 // DRV_PMP_ModeConfig@DRV_HANDLE@DRV_PMP_MODE_CONFIG
#define IDH_DRV_PMP_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001BC7 // DRV_PMP_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_PMP_Read_DRV_HANDLE_uint32_t_uint16_t__uint32_t 0x00001BC8 // DRV_PMP_Read@DRV_HANDLE@uint32_t@uint16_t*@uint32_t
#define IDH_DRV_PMP_Write_DRV_HANDLE__bool_uint32_t___uint32_t_uint32_t 0x00001BC9 // DRV_PMP_Write@DRV_HANDLE*@bool@uint32_t *@uint32_t@uint32_t
#define IDH_DRV_PMP_TransferStatus_PMP_QUEUE_ELEMENT_OBJECT_ 0x00001BCA // DRV_PMP_TransferStatus@PMP_QUEUE_ELEMENT_OBJECT*
#define IDH_DRV_PMP_INDEX_COUNT                            0x00001BCB // DRV_PMP_INDEX_COUNT
#define IDH_DRV_PMP_CHIPX_STROBE_MODE                      0x00001BCC // DRV_PMP_CHIPX_STROBE_MODE
#define IDH_DRV_PMP_CLIENT_STATUS                          0x00001BCD // DRV_PMP_CLIENT_STATUS
#define IDH_DRV_PMP_ENDIAN_MODE                            0x00001BCE // DRV_PMP_ENDIAN_MODE
#define IDH_DRV_PMP_INDEX                                  0x00001BCF // DRV_PMP_INDEX
#define IDH_DRV_PMP_INIT                                   0x00001BD0 // DRV_PMP_INIT
#define IDH_DRV_PMP_MODE_CONFIG                            0x00001BD1 // DRV_PMP_MODE_CONFIG
#define IDH_DRV_PMP_POLARITY_OBJECT                        0x00001BD2 // DRV_PMP_POLARITY_OBJECT
#define IDH_DRV_PMP_PORT_CONTROL                           0x00001BD3 // DRV_PMP_PORT_CONTROL
#define IDH_DRV_PMP_PORTS                                  0x00001BD4 // DRV_PMP_PORTS
#define IDH_DRV_PMP_QUEUE_ELEMENT_OBJ                      0x00001BD5 // DRV_PMP_QUEUE_ELEMENT_OBJ
#define IDH_DRV_PMP_TRANSFER_STATUS                        0x00001BD6 // DRV_PMP_TRANSFER_STATUS
#define IDH_DRV_PMP_WAIT_STATES                            0x00001BD7 // DRV_PMP_WAIT_STATES
#define IDH_MAX_NONBUFFERED_BYTE_COUNT                     0x00001BD8 // MAX_NONBUFFERED_BYTE_COUNT
#define IDH_DRV_PMP_TRANSFER_TYPE                          0x00001BD9 // DRV_PMP_TRANSFER_TYPE
#define IDH_PMP_QUEUE_ELEMENT_OBJECT                       0x00001BDA // PMP_QUEUE_ELEMENT_OBJECT
#define IDH_DRV_PMP_Files                                  0x00001BDB // DRV PMP Files
#define IDH_drv_pmp_h                                      0x00001BDC // drv_pmp.h
#define IDH_drv_pmp_config_h                               0x00001BDD // drv_pmp_config.h
#define IDH_RTCC_Driver_Library                            0x00001BDE // RTCC Driver Library
#define IDH_DRV_RTCC_Introduction                          0x00001BDF // DRV RTCC Introduction
#define IDH_DRV_RTCC_Library_Interface                     0x00001BE0 // DRV RTCC Library Interface
#define IDH_DRV_RTCC_AlarmDateGet                          0x00001BE1 // DRV_RTCC_AlarmDateGet
#define IDH_DRV_RTCC_AlarmTimeGet                          0x00001BE2 // DRV_RTCC_AlarmTimeGet
#define IDH_DRV_RTCC_ClockOutput                           0x00001BE3 // DRV_RTCC_ClockOutput
#define IDH_DRV_RTCC_DateGet                               0x00001BE4 // DRV_RTCC_DateGet
#define IDH_DRV_RTCC_Initialize                            0x00001BE5 // DRV_RTCC_Initialize
#define IDH_DRV_RTCC_Start                                 0x00001BE6 // DRV_RTCC_Start
#define IDH_DRV_RTCC_Stop                                  0x00001BE7 // DRV_RTCC_Stop
#define IDH_DRV_RTCC_TimeGet                               0x00001BE8 // DRV_RTCC_TimeGet
#define IDH_Secure_Digital__SD__Card_Driver_Library        0x00001BE9 // Secure Digital (SD) Card Driver Library
#define IDH_DRV_SDCARD_Introduction                        0x00001BEA // DRV SDCARD Introduction
#define IDH_DRV_SDCARD_Using_the_Library                   0x00001BEB // DRV SDCARD Using the Library
#define IDH_DRV_SDCARD_Abstraction_Model                   0x00001BEC // DRV SDCARD Abstraction Model
#define IDH_DRV_SDCARD_Library_Overview                    0x00001BED // DRV SDCARD Library Overview
#define IDH_DRV_SDCARD_How_the_Library_Works               0x00001BEE // DRV SDCARD How the Library Works
#define IDH_DRV_SDCARD_SD_Card_Driver_Initialization       0x00001BEF // DRV SDCARD SD Card Driver Initialization
#define IDH_DRV_SDCARD_Client_Access_Operation             0x00001BF0 // DRV SDCARD Client Access Operation
#define IDH_DRV_SDCARD_Client_Block_Data_Operation         0x00001BF1 // DRV SDCARD Client Block Data Operation
#define IDH_DRV_SDCARD_Configuring_the_Library             0x00001BF2 // DRV SDCARD Configuring the Library
#define IDH_DRV_SDCARD_CLIENTS_NUMBER                      0x00001BF3 // DRV_SDCARD_CLIENTS_NUMBER
#define IDH_DRV_SDCARD_INDEX_MAX                           0x00001BF4 // DRV_SDCARD_INDEX_MAX
#define IDH_DRV_SDCARD_INSTANCES_NUMBER                    0x00001BF5 // DRV_SDCARD_INSTANCES_NUMBER
#define IDH_DRV_SDCARD_POWER_STATE                         0x00001BF6 // DRV_SDCARD_POWER_STATE
#define IDH_DRV_SDCARD_SYS_FS_REGISTER                     0x00001BF7 // DRV_SDCARD_SYS_FS_REGISTER
#define IDH_DRV_SDCARD_ENABLE_WRITE_PROTECT_CHECK          0x00001BF8 // DRV_SDCARD_ENABLE_WRITE_PROTECT_CHECK
#define IDH_DRV_SDCARD_Building_the_Library                0x00001BF9 // DRV SDCARD Building the Library
#define IDH_DRV_SDCARD_Library_Interface                   0x00001BFA // DRV SDCARD Library Interface
#define IDH_DRV_SDCARD_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__const 0x00001BFB // DRV_SDCARD_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *const
#define IDH_DRV_SDCARD_Deinitialize_SYS_MODULE_OBJ         0x00001BFC // DRV_SDCARD_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SDCARD_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00001BFD // DRV_SDCARD_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_DRV_SDCARD_Status_SYS_MODULE_OBJ               0x00001BFE // DRV_SDCARD_Status@SYS_MODULE_OBJ
#define IDH_DRV_SDCARD_Tasks_SYS_MODULE_OBJ                0x00001BFF // DRV_SDCARD_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SDCARD_Close_DRV_HANDLE                    0x00001C00 // DRV_SDCARD_Close@DRV_HANDLE
#define IDH_DRV_SDCARD_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001C01 // DRV_SDCARD_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SDCARD_Read_DRV_HANDLE_DRV_SDCARD_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001C02 // DRV_SDCARD_Read@DRV_HANDLE@DRV_SDCARD_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SDCARD_Write_DRV_HANDLE_DRV_SDCARD_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001C03 // DRV_SDCARD_Write@DRV_HANDLE@DRV_SDCARD_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SDCARD_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x00001C04 // DRV_SDCARD_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_SDCARD_IsAttached_DRV_HANDLE               0x00001C05 // DRV_SDCARD_IsAttached@DRV_HANDLE
#define IDH_DRV_SDCARD_IsWriteProtected_DRV_HANDLE         0x00001C06 // DRV_SDCARD_IsWriteProtected@DRV_HANDLE
#define IDH_DRV_SDCARD_CommandStatus_DRV_HANDLE_DRV_SDCARD_COMMAND_HANDLE 0x00001C07 // DRV_SDCARD_CommandStatus@DRV_HANDLE@DRV_SDCARD_COMMAND_HANDLE
#define IDH_DRV_SDCARD_GeometryGet_DRV_HANDLE              0x00001C08 // DRV_SDCARD_GeometryGet@DRV_HANDLE
#define IDH_DRV_SDCARD_INDEX_0                             0x00001C09 // DRV_SDCARD_INDEX_0
#define IDH_DRV_SDCARD_INDEX_COUNT                         0x00001C0A // DRV_SDCARD_INDEX_COUNT
#define IDH_DRV_SDCARD_INIT                                0x00001C0B // DRV_SDCARD_INIT
#define IDH_SDCARD_DETECTION_LOGIC                         0x00001C0C // SDCARD_DETECTION_LOGIC
#define IDH_SDCARD_MAX_LIMIT                               0x00001C0D // SDCARD_MAX_LIMIT
#define IDH_DRV_SDCARD_INDEX_1                             0x00001C0E // DRV_SDCARD_INDEX_1
#define IDH_DRV_SDCARD_INDEX_2                             0x00001C0F // DRV_SDCARD_INDEX_2
#define IDH_DRV_SDCARD_INDEX_3                             0x00001C10 // DRV_SDCARD_INDEX_3
#define IDH_DRV_SDCARD_COMMAND_HANDLE_INVALID              0x00001C11 // DRV_SDCARD_COMMAND_HANDLE_INVALID
#define IDH_DRV_SDCARD_COMMAND_HANDLE                      0x00001C12 // DRV_SDCARD_COMMAND_HANDLE
#define IDH_DRV_SDCARD_COMMAND_STATUS                      0x00001C13 // DRV_SDCARD_COMMAND_STATUS
#define IDH_DRV_SDCARD_EVENT                               0x00001C14 // DRV_SDCARD_EVENT
#define IDH_DRV_SDCARD_EVENT_HANDLER                       0x00001C15 // DRV_SDCARD_EVENT_HANDLER
#define IDH_DRV_SDCARD_Files                               0x00001C16 // DRV SDCARD Files
#define IDH_drv_sdcard_h                                   0x00001C17 // drv_sdcard.h
#define IDH_drv_sdcard_config_template_h                   0x00001C18 // drv_sdcard_config_template.h
#define IDH_SPI_Driver_Library                             0x00001C19 // SPI Driver Library
#define IDH_DRV_SPI_Introduction                           0x00001C1A // DRV SPI Introduction
#define IDH_DRV_SPI_Using_the_Library                      0x00001C1B // DRV SPI Using the Library
#define IDH_DRV_SPI_Abstraction_Model                      0x00001C1C // DRV SPI Abstraction Model
#define IDH_DRV_SPI_Library_Overview                       0x00001C1D // DRV SPI Library Overview
#define IDH_DRV_SPI_How_the_Library_Works                  0x00001C1E // DRV SPI How the Library Works
#define IDH_DRV_SPI_System_Access                          0x00001C1F // DRV SPI System Access
#define IDH_DRV_SPI_Client_Access                          0x00001C20 // DRV SPI Client Access
#define IDH_DRV_SPI_Client_Transfer___Core                 0x00001C21 // DRV SPI Client Transfer - Core
#define IDH_DRV_SPI_Configuring_the_Library                0x00001C22 // DRV SPI Configuring the Library
#define IDH_DRV_SPI_16BIT                                  0x00001C23 // DRV_SPI_16BIT
#define IDH_DRV_SPI_32BIT                                  0x00001C24 // DRV_SPI_32BIT
#define IDH_DRV_SPI_8BIT                                   0x00001C25 // DRV_SPI_8BIT
#define IDH_DRV_SPI_DMA                                    0x00001C26 // DRV_SPI_DMA
#define IDH_DRV_SPI_DMA_DUMMY_BUFFER_SIZE                  0x00001C27 // DRV_SPI_DMA_DUMMY_BUFFER_SIZE
#define IDH_DRV_SPI_DMA_TXFER_SIZE                         0x00001C28 // DRV_SPI_DMA_TXFER_SIZE
#define IDH_DRV_SPI_EBM                                    0x00001C29 // DRV_SPI_EBM
#define IDH_DRV_SPI_ELEMENTS_PER_QUEUE                     0x00001C2A // DRV_SPI_ELEMENTS_PER_QUEUE
#define IDH_DRV_SPI_ISR                                    0x00001C2B // DRV_SPI_ISR
#define IDH_DRV_SPI_MASTER                                 0x00001C2C // DRV_SPI_MASTER
#define IDH_DRV_SPI_POLLED                                 0x00001C2D // DRV_SPI_POLLED
#define IDH_DRV_SPI_RM                                     0x00001C2E // DRV_SPI_RM
#define IDH_DRV_SPI_SLAVE                                  0x00001C2F // DRV_SPI_SLAVE
#define IDH_DRV_SPI_INSTANCES_NUMBER                       0x00001C30 // DRV_SPI_INSTANCES_NUMBER
#define IDH_DRV_SPI_CLIENTS_NUMBER                         0x00001C31 // DRV_SPI_CLIENTS_NUMBER
#define IDH_DRV_SPI_Building_the_Library                   0x00001C32 // DRV SPI Building the Library
#define IDH_DRV_SPI_Library_Interface                      0x00001C33 // DRV SPI Library Interface
#define IDH_DRV_SPI_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001C34 // DRV_SPI_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SPI_Deinitialize_SYS_MODULE_OBJ            0x00001C35 // DRV_SPI_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SPI_Status_SYS_MODULE_OBJ                  0x00001C36 // DRV_SPI_Status@SYS_MODULE_OBJ
#define IDH_DRV_SPI_Tasks_SYS_MODULE_OBJ                   0x00001C37 // DRV_SPI_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SPI_Close_DRV_HANDLE                       0x00001C38 // DRV_SPI_Close@DRV_HANDLE
#define IDH_DRV_SPI_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001C39 // DRV_SPI_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SPI_ClientConfigure_DRV_HANDLE_DRV_SPI_CLIENT_DATA__ 0x00001C3A // DRV_SPI_ClientConfigure@DRV_HANDLE@DRV_SPI_CLIENT_DATA *
#define IDH_DRV_SPI_BufferStatus_DRV_SPI_BUFFER_HANDLE     0x00001C3B // DRV_SPI_BufferStatus@DRV_SPI_BUFFER_HANDLE
#define IDH_DRV_SPI_BufferAddRead_DRV_HANDLE_void___size_t_DRV_SPI_BUFFER_EVENT_HANDLER_void__ 0x00001C3C // DRV_SPI_BufferAddRead@DRV_HANDLE@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *
#define IDH_DRV_SPI_BufferAddWrite_DRV_HANDLE_void___size_t_DRV_SPI_BUFFER_EVENT_HANDLER_void__ 0x00001C3D // DRV_SPI_BufferAddWrite@DRV_HANDLE@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *
#define IDH_DRV_SPI_BufferAddWriteRead_DRV_HANDLE_void___size_t_void___size_t_DRV_SPI_BUFFER_EVENT_HA 0x00001C3E // DRV_SPI_BufferAddWriteRead@DRV_HANDLE@void *@size_t@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *
#define IDH_DRV_SPI_BufferAddRead2_DRV_HANDLE_void___size_t_DRV_SPI_BUFFER_EVENT_HANDLER_void___DRV_S 0x00001C3F // DRV_SPI_BufferAddRead2@DRV_HANDLE@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *@DRV_SPI_BUFFER_HANDLE *
#define IDH_DRV_SPI_BufferAddWrite2_DRV_HANDLE_void___size_t_DRV_SPI_BUFFER_EVENT_HANDLER_void___DRV_ 0x00001C40 // DRV_SPI_BufferAddWrite2@DRV_HANDLE@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *@DRV_SPI_BUFFER_HANDLE *
#define IDH_DRV_SPI_BufferAddWriteRead2_DRV_HANDLE_void___size_t_void___size_t_DRV_SPI_BUFFER_EVENT_H 0x00001C41 // DRV_SPI_BufferAddWriteRead2@DRV_HANDLE@void *@size_t@void *@size_t@DRV_SPI_BUFFER_EVENT_HANDLER@void *@DRV_SPI_BUFFER_HANDLE *
#define IDH_DRV_SPIn_ReceiverBufferIsFull                  0x00001C42 // DRV_SPIn_ReceiverBufferIsFull
#define IDH_DRV_SPIn_TransmitterBufferIsFull               0x00001C43 // DRV_SPIn_TransmitterBufferIsFull
#define IDH_DRV_SPI_Files                                  0x00001C44 // DRV SPI Files
#define IDH_drv_spi_h                                      0x00001C45 // drv_spi.h
#define IDH_drv_spi_config_template_h                      0x00001C46 // drv_spi_config_template.h
#define IDH_SPI_Flash_Driver_Library                       0x00001C47 // SPI Flash Driver Library
#define IDH_DRV_SPI_FLASH_Introduction                     0x00001C48 // DRV SPI FLASH Introduction
#define IDH_DRV_SPI_FLASH_Using_the_Library                0x00001C49 // DRV SPI FLASH Using the Library
#define IDH_DRV_SPI_FLASH_Abstraction_Model                0x00001C4A // DRV SPI FLASH Abstraction Model
#define IDH_DRV_SPI_FLASH_Library_Overview                 0x00001C4B // DRV SPI FLASH Library Overview
#define IDH_DRV_SPI_FLASH_How_the_Library_Works            0x00001C4C // DRV SPI FLASH How the Library Works
#define IDH_DRV_SPI_FLASH_System_Initialization_and_Deinitialization 0x00001C4D // DRV SPI FLASH System Initialization and Deinitialization
#define IDH_DRV_SPI_FLASH_Opening_the_Driver               0x00001C4E // DRV SPI FLASH Opening the Driver
#define IDH_DRV_SPI_FLASH_Block_Operations                 0x00001C4F // DRV SPI FLASH Block Operations
#define IDH_DRV_SPI_FLASH_Configuring_the_Library          0x00001C50 // DRV SPI FLASH Configuring the Library
#define IDH_DRV_SST25VF016B_CLIENTS_NUMBER                 0x00001C51 // DRV_SST25VF016B_CLIENTS_NUMBER
#define IDH_DRV_SST25VF016B_HARDWARE_HOLD_ENABLE           0x00001C52 // DRV_SST25VF016B_HARDWARE_HOLD_ENABLE
#define IDH_DRV_SST25VF016B_HARDWARE_WRITE_PROTECTION_ENABLE 0x00001C53 // DRV_SST25VF016B_HARDWARE_WRITE_PROTECTION_ENABLE
#define IDH_DRV_SST25VF016B_INSTANCES_NUMBER               0x00001C54 // DRV_SST25VF016B_INSTANCES_NUMBER
#define IDH_DRV_SST25VF016B_MODE                           0x00001C55 // DRV_SST25VF016B_MODE
#define IDH_DRV_SST25VF016B_QUEUE_DEPTH_COMBINED           0x00001C56 // DRV_SST25VF016B_QUEUE_DEPTH_COMBINED
#define IDH_DRV_SST25VF020B_CLIENTS_NUMBER                 0x00001C57 // DRV_SST25VF020B_CLIENTS_NUMBER
#define IDH_DRV_SST25VF020B_HARDWARE_HOLD_ENABLE           0x00001C58 // DRV_SST25VF020B_HARDWARE_HOLD_ENABLE
#define IDH_DRV_SST25VF020B_HARDWARE_WRITE_PROTECTION_ENABLE 0x00001C59 // DRV_SST25VF020B_HARDWARE_WRITE_PROTECTION_ENABLE
#define IDH_DRV_SST25VF020B_INSTANCES_NUMBER               0x00001C5A // DRV_SST25VF020B_INSTANCES_NUMBER
#define IDH_DRV_SST25VF020B_MODE                           0x00001C5B // DRV_SST25VF020B_MODE
#define IDH_DRV_SST25VF020B_QUEUE_DEPTH_COMBINED           0x00001C5C // DRV_SST25VF020B_QUEUE_DEPTH_COMBINED
#define IDH_DRV_SST25VF064C_CLIENTS_NUMBER                 0x00001C5D // DRV_SST25VF064C_CLIENTS_NUMBER
#define IDH_DRV_SST25VF064C_HARDWARE_HOLD_ENABLE           0x00001C5E // DRV_SST25VF064C_HARDWARE_HOLD_ENABLE
#define IDH_DRV_SST25VF064C_HARDWARE_WRITE_PROTECTION_ENABLE 0x00001C5F // DRV_SST25VF064C_HARDWARE_WRITE_PROTECTION_ENABLE
#define IDH_DRV_SST25VF064C_INSTANCES_NUMBER               0x00001C60 // DRV_SST25VF064C_INSTANCES_NUMBER
#define IDH_DRV_SST25VF064C_MODE                           0x00001C61 // DRV_SST25VF064C_MODE
#define IDH_DRV_SST25VF064C_QUEUE_DEPTH_COMBINED           0x00001C62 // DRV_SST25VF064C_QUEUE_DEPTH_COMBINED
#define IDH_DRV_SPI_FLASH_Building_the_Library             0x00001C63 // DRV SPI FLASH Building the Library
#define IDH_DRV_SPI_FLASH_Library_Interface                0x00001C64 // DRV SPI FLASH Library Interface
#define IDH_DRV_SPI_FLASH_SST24VF016B_API                  0x00001C65 // DRV SPI FLASH SST24VF016B API
#define IDH_DRV_SST25VF016B_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001C66 // DRV_SST25VF016B_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SST25VF016B_Deinitialize_SYS_MODULE_OBJ    0x00001C67 // DRV_SST25VF016B_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF016B_Status_SYS_MODULE_OBJ          0x00001C68 // DRV_SST25VF016B_Status@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF016B_Tasks_SYS_MODULE_OBJ           0x00001C69 // DRV_SST25VF016B_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF016B_Close_DRV_HANDLE               0x00001C6A // DRV_SST25VF016B_Close@DRV_HANDLE
#define IDH_DRV_SST25VF016B_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001C6B // DRV_SST25VF016B_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SST25VF016B_ClientStatus_DRV_HANDLE        0x00001C6C // DRV_SST25VF016B_ClientStatus@DRV_HANDLE
#define IDH_DRV_SST25VF016B_BlockErase_DRV_HANDLE_DRV_SST25VF016B_BLOCK_COMMAND_HANDLE___uint32_t_uin 0x00001C6D // DRV_SST25VF016B_BlockErase@DRV_HANDLE@DRV_SST25VF016B_BLOCK_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_SST25VF016B_BlockEventHandlerSet_DRV_HANDLE_DRV_SST25VF016B_EVENT_HANDLER_uintptr_t 0x00001C6E // DRV_SST25VF016B_BlockEventHandlerSet@DRV_HANDLE@DRV_SST25VF016B_EVENT_HANDLER@uintptr_t
#define IDH_DRV_SST25VF016B_BlockRead_DRV_HANDLE_DRV_SST25VF016B_BLOCK_COMMAND_HANDLE___uint8_t___uin 0x00001C6F // DRV_SST25VF016B_BlockRead@DRV_HANDLE@DRV_SST25VF016B_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF016B_BlockWrite_DRV_HANDLE_DRV_SST25VF016B_BLOCK_COMMAND_HANDLE___uint8_t___ui 0x00001C70 // DRV_SST25VF016B_BlockWrite@DRV_HANDLE@DRV_SST25VF016B_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF016B_GeometryGet_DRV_HANDLE         0x00001C71 // DRV_SST25VF016B_GeometryGet@DRV_HANDLE
#define IDH_DRV_SST25VF016B_MediaIsAttached_DRV_HANDLE     0x00001C72 // DRV_SST25VF016B_MediaIsAttached@DRV_HANDLE
#define IDH_DRV_SST25VF016B_BLOCK_COMMAND_HANDLE           0x00001C73 // DRV_SST25VF016B_BLOCK_COMMAND_HANDLE
#define IDH_DRV_SST25VF016B_BLOCK_EVENT                    0x00001C74 // DRV_SST25VF016B_BLOCK_EVENT
#define IDH_DRV_SST25VF016B_CLIENT_STATUS                  0x00001C75 // DRV_SST25VF016B_CLIENT_STATUS
#define IDH_DRV_SST25VF016B_EVENT_HANDLER                  0x00001C76 // DRV_SST25VF016B_EVENT_HANDLER
#define IDH_DRV_SST25VF016B_INIT                           0x00001C77 // DRV_SST25VF016B_INIT
#define IDH_DRV_SST25VF016B_BLOCK_COMMAND_HANDLE_INVALID   0x00001C78 // DRV_SST25VF016B_BLOCK_COMMAND_HANDLE_INVALID
#define IDH_DRV_SST25VF016B_INDEX_0                        0x00001C79 // DRV_SST25VF016B_INDEX_0
#define IDH_DRV_SST25VF016B_INDEX_1                        0x00001C7A // DRV_SST25VF016B_INDEX_1
#define IDH_DRV_SPI_FLASH_SST25VF020B_API                  0x00001C7B // DRV SPI FLASH SST25VF020B API
#define IDH_DRV_SST25VF020B_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001C7C // DRV_SST25VF020B_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SST25VF020B_Deinitialize_SYS_MODULE_OBJ    0x00001C7D // DRV_SST25VF020B_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF020B_Status_SYS_MODULE_OBJ          0x00001C7E // DRV_SST25VF020B_Status@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF020B_Tasks_SYS_MODULE_OBJ           0x00001C7F // DRV_SST25VF020B_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF020B_ClientStatus_DRV_HANDLE        0x00001C80 // DRV_SST25VF020B_ClientStatus@DRV_HANDLE
#define IDH_DRV_SST25VF020B_CommandStatus_DRV_HANDLE_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE 0x00001C81 // DRV_SST25VF020B_CommandStatus@DRV_HANDLE@DRV_SST25VF020B_BLOCK_COMMAND_HANDLE
#define IDH_DRV_SST25VF020B_Close_DRV_HANDLE               0x00001C82 // DRV_SST25VF020B_Close@DRV_HANDLE
#define IDH_DRV_SST25VF020B_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001C83 // DRV_SST25VF020B_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SST25VF020B_BlockErase_DRV_HANDLE_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE___uint32_t_uin 0x00001C84 // DRV_SST25VF020B_BlockErase@DRV_HANDLE@DRV_SST25VF020B_BLOCK_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_SST25VF020B_BlockEventHandlerSet_DRV_HANDLE_DRV_SST25VF020B_EVENT_HANDLER_uintptr_t 0x00001C85 // DRV_SST25VF020B_BlockEventHandlerSet@DRV_HANDLE@DRV_SST25VF020B_EVENT_HANDLER@uintptr_t
#define IDH_DRV_SST25VF020B_BlockRead_DRV_HANDLE_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE___uint8_t___uin 0x00001C86 // DRV_SST25VF020B_BlockRead@DRV_HANDLE@DRV_SST25VF020B_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF020B_BlockWrite_DRV_HANDLE_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE___uint8_t___ui 0x00001C87 // DRV_SST25VF020B_BlockWrite@DRV_HANDLE@DRV_SST25VF020B_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF020B_BlockEraseWrite_DRV_HANDLE_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE___uint8_t 0x00001C88 // DRV_SST25VF020B_BlockEraseWrite@DRV_HANDLE@DRV_SST25VF020B_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF020B_GeometryGet_DRV_HANDLE         0x00001C89 // DRV_SST25VF020B_GeometryGet@DRV_HANDLE
#define IDH_DRV_SST25VF020B_MediaIsAttached_DRV_HANDLE     0x00001C8A // DRV_SST25VF020B_MediaIsAttached@DRV_HANDLE
#define IDH_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE           0x00001C8B // DRV_SST25VF020B_BLOCK_COMMAND_HANDLE
#define IDH_DRV_SST25VF020B_BLOCK_EVENT                    0x00001C8C // DRV_SST25VF020B_BLOCK_EVENT
#define IDH_DRV_SST25VF020B_CLIENT_STATUS                  0x00001C8D // DRV_SST25VF020B_CLIENT_STATUS
#define IDH_DRV_SST25VF020B_EVENT_HANDLER                  0x00001C8E // DRV_SST25VF020B_EVENT_HANDLER
#define IDH_DRV_SST25VF020B_INIT                           0x00001C8F // DRV_SST25VF020B_INIT
#define IDH_DRV_SST25VF020B_COMMAND_STATUS                 0x00001C90 // DRV_SST25VF020B_COMMAND_STATUS
#define IDH_DRV_SST25VF020B_BLOCK_COMMAND_HANDLE_INVALID   0x00001C91 // DRV_SST25VF020B_BLOCK_COMMAND_HANDLE_INVALID
#define IDH_DRV_SST25VF020B_INDEX_0                        0x00001C92 // DRV_SST25VF020B_INDEX_0
#define IDH_DRV_SST25VF020B_INDEX_1                        0x00001C93 // DRV_SST25VF020B_INDEX_1
#define IDH_DRV_SPI_FLASH_SST25VF064C_API                  0x00001C94 // DRV SPI FLASH SST25VF064C API
#define IDH_DRV_SST25VF064C_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001C95 // DRV_SST25VF064C_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SST25VF064C_Deinitialize_SYS_MODULE_OBJ    0x00001C96 // DRV_SST25VF064C_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF064C_Status_SYS_MODULE_OBJ          0x00001C97 // DRV_SST25VF064C_Status@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF064C_Tasks_SYS_MODULE_OBJ           0x00001C98 // DRV_SST25VF064C_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SST25VF064C_ClientStatus_DRV_HANDLE        0x00001C99 // DRV_SST25VF064C_ClientStatus@DRV_HANDLE
#define IDH_DRV_SST25VF064C_Close_DRV_HANDLE               0x00001C9A // DRV_SST25VF064C_Close@DRV_HANDLE
#define IDH_DRV_SST25VF064C_CommandStatus_DRV_HANDLE_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE 0x00001C9B // DRV_SST25VF064C_CommandStatus@DRV_HANDLE@DRV_SST25VF064C_BLOCK_COMMAND_HANDLE
#define IDH_DRV_SST25VF064C_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001C9C // DRV_SST25VF064C_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SST25VF064C_BlockErase_DRV_HANDLE_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE___uint32_t_uin 0x00001C9D // DRV_SST25VF064C_BlockErase@DRV_HANDLE@DRV_SST25VF064C_BLOCK_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_SST25VF064C_BlockEventHandlerSet_DRV_HANDLE_DRV_SST25VF064C_EVENT_HANDLER_uintptr_t 0x00001C9E // DRV_SST25VF064C_BlockEventHandlerSet@DRV_HANDLE@DRV_SST25VF064C_EVENT_HANDLER@uintptr_t
#define IDH_DRV_SST25VF064C_BlockRead_DRV_HANDLE_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE___uint8_t___uin 0x00001C9F // DRV_SST25VF064C_BlockRead@DRV_HANDLE@DRV_SST25VF064C_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF064C_BlockWrite_DRV_HANDLE_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE___uint8_t___ui 0x00001CA0 // DRV_SST25VF064C_BlockWrite@DRV_HANDLE@DRV_SST25VF064C_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_SST25VF064C_GeometryGet_DRV_HANDLE         0x00001CA1 // DRV_SST25VF064C_GeometryGet@DRV_HANDLE
#define IDH_DRV_SST25VF064C_MediaIsAttached_DRV_HANDLE     0x00001CA2 // DRV_SST25VF064C_MediaIsAttached@DRV_HANDLE
#define IDH_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE           0x00001CA3 // DRV_SST25VF064C_BLOCK_COMMAND_HANDLE
#define IDH_DRV_SST25VF064C_BLOCK_EVENT                    0x00001CA4 // DRV_SST25VF064C_BLOCK_EVENT
#define IDH_DRV_SST25VF064C_CLIENT_STATUS                  0x00001CA5 // DRV_SST25VF064C_CLIENT_STATUS
#define IDH_DRV_SST25VF064C_COMMAND_STATUS                 0x00001CA6 // DRV_SST25VF064C_COMMAND_STATUS
#define IDH_DRV_SST25VF064C_EVENT_HANDLER                  0x00001CA7 // DRV_SST25VF064C_EVENT_HANDLER
#define IDH_DRV_SST25VF064C_INIT                           0x00001CA8 // DRV_SST25VF064C_INIT
#define IDH_DRV_SST25VF064C_BLOCK_COMMAND_HANDLE_INVALID   0x00001CA9 // DRV_SST25VF064C_BLOCK_COMMAND_HANDLE_INVALID
#define IDH_DRV_SST25VF064C_INDEX_0                        0x00001CAA // DRV_SST25VF064C_INDEX_0
#define IDH_DRV_SST25VF064C_INDEX_1                        0x00001CAB // DRV_SST25VF064C_INDEX_1
#define IDH_DRV_SPI_FLASH_Files                            0x00001CAC // DRV SPI FLASH Files
#define IDH_drv_sst25vf016b_h                              0x00001CAD // drv_sst25vf016b.h
#define IDH_drv_sst25vf016b_config_template_h              0x00001CAE // drv_sst25vf016b_config_template.h
#define IDH_drv_sst25vf020b_h                              0x00001CAF // drv_sst25vf020b.h
#define IDH_drv_sst25vf020b_config_template_h              0x00001CB0 // drv_sst25vf020b_config_template.h
#define IDH_drv_sst25vf064c_h                              0x00001CB1 // drv_sst25vf064c.h
#define IDH_drv_sst25vf064c_config_template_h              0x00001CB2 // drv_sst25vf064c_config_template.h
#define IDH_DRV_SPI_PIC32WK_IPF_Flash_Driver_Library       0x00001CB3 // DRV SPI PIC32WK IPF Flash Driver Library
#define IDH_DRV_SPI_PIC32WK_IPF_Introduction               0x00001CB4 // DRV SPI PIC32WK IPF Introduction
#define IDH_DRV_SPI_PIC32WK_IPF_Using_the_Library          0x00001CB5 // DRV SPI PIC32WK IPF Using the Library
#define IDH_DRV_SPI_PIC32WK_IPF_Abstraction_Model          0x00001CB6 // DRV SPI PIC32WK IPF Abstraction Model
#define IDH_DRV_SPI_PIC32WK_IPF_Library_Overview           0x00001CB7 // DRV SPI PIC32WK IPF Library Overview
#define IDH_DRV_SPI_PIC32WK_IPF_How_the_Library_Works      0x00001CB8 // DRV SPI PIC32WK IPF How the Library Works
#define IDH_DRV_SPI_PIC32WK_IPF_System_Initialization_Deinitialization 0x00001CB9 // DRV SPI PIC32WK IPF System Initialization/Deinitialization
#define IDH_DRV_SPI_PIC32WK_IPF_Opening_the_Driver         0x00001CBA // DRV SPI PIC32WK IPF Opening the Driver
#define IDH_DRV_SPI_PIC32WK_IPF_Block_Operations           0x00001CBB // DRV SPI PIC32WK IPF Block Operations
#define IDH_DRV_SPI_PIC32WK_IPF_Configuring_the_Library    0x00001CBC // DRV SPI PIC32WK IPF Configuring the Library
#define IDH_DRV_SPI_PIC32WK_IPF_Building_the_Library       0x00001CBD // DRV SPI PIC32WK IPF Building the Library
#define IDH_DRV_SPI_PIC32WK_IPF_Library_Interface          0x00001CBE // DRV SPI PIC32WK IPF Library Interface
#define IDH_DRV_IPF_Deinitialize_SYS_MODULE_OBJ            0x00001CBF // DRV_IPF_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_IPF_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001CC0 // DRV_IPF_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_IPF_Status_SYS_MODULE_OBJ                  0x00001CC1 // DRV_IPF_Status@SYS_MODULE_OBJ
#define IDH_DRV_IPF_Tasks_SYS_MODULE_OBJ                   0x00001CC2 // DRV_IPF_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_IPF_ClientStatus_DRV_HANDLE                0x00001CC3 // DRV_IPF_ClientStatus@DRV_HANDLE
#define IDH_DRV_IPF_Close_DRV_HANDLE                       0x00001CC4 // DRV_IPF_Close@DRV_HANDLE
#define IDH_DRV_IPF_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001CC5 // DRV_IPF_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_IPF_BlockErase_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uint32_t_uint32_t 0x00001CC6 // DRV_IPF_BlockErase@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_IPF_BlockEventHandlerSet_DRV_HANDLE_DRV_IPF_EVENT_HANDLER_uintptr_t 0x00001CC7 // DRV_IPF_BlockEventHandlerSet@DRV_HANDLE@DRV_IPF_EVENT_HANDLER@uintptr_t
#define IDH_DRV_IPF_BlockRead_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uint8_t___uint32_t_uint32_t 0x00001CC8 // DRV_IPF_BlockRead@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_IPF_BlockWrite_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uint8_t___uint32_t_uint32_t 0x00001CC9 // DRV_IPF_BlockWrite@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uint8_t *@uint32_t@uint32_t
#define IDH_DRV_IPF_GeometryGet_DRV_HANDLE                 0x00001CCA // DRV_IPF_GeometryGet@DRV_HANDLE
#define IDH_DRV_IPF_HoldAssert                             0x00001CCB // DRV_IPF_HoldAssert
#define IDH_DRV_IPF_HoldDeAssert                           0x00001CCC // DRV_IPF_HoldDeAssert
#define IDH_DRV_IPF_MediaIsAttached_DRV_HANDLE             0x00001CCD // DRV_IPF_MediaIsAttached@DRV_HANDLE
#define IDH_DRV_IPF_ProtectMemoryVolatile_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uintptr_t_DRV_IPF 0x00001CCE // DRV_IPF_ProtectMemoryVolatile@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uintptr_t@DRV_IPF_PROT_MODE
#define IDH_DRV_IPF_ReadBlockProtectionStatus_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uint8_t__ 0x00001CCF // DRV_IPF_ReadBlockProtectionStatus@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uint8_t *
#define IDH_DRV_IPF_UnProtectMemoryVolatile_DRV_HANDLE_DRV_IPF_BLOCK_COMMAND_HANDLE___uintptr_t_DRV_I 0x00001CD0 // DRV_IPF_UnProtectMemoryVolatile@DRV_HANDLE@DRV_IPF_BLOCK_COMMAND_HANDLE *@uintptr_t@DRV_IPF_PROT_MODE
#define IDH_DRV_IPF_WPAssert                               0x00001CD1 // DRV_IPF_WPAssert
#define IDH_DRV_IPF_WPDeAssert                             0x00001CD2 // DRV_IPF_WPDeAssert
#define IDH_DRV_IPF_BLOCK_COMMAND_HANDLE                   0x00001CD3 // DRV_IPF_BLOCK_COMMAND_HANDLE
#define IDH_DRV_IPF_BLOCK_EVENT                            0x00001CD4 // DRV_IPF_BLOCK_EVENT
#define IDH_DRV_IPF_BLOCK_OPERATION                        0x00001CD5 // DRV_IPF_BLOCK_OPERATION
#define IDH_DRV_IPF_CLIENT_STATUS                          0x00001CD6 // DRV_IPF_CLIENT_STATUS
#define IDH_DRV_IPF_COMMAND_STATUS                         0x00001CD7 // DRV_IPF_COMMAND_STATUS
#define IDH_DRV_IPF_EVENT_HANDLER                          0x00001CD8 // DRV_IPF_EVENT_HANDLER
#define IDH_DRV_IPF_INIT                                   0x00001CD9 // DRV_IPF_INIT
#define IDH_DRV_IPF_PROT_MODE                              0x00001CDA // DRV_IPF_PROT_MODE
#define IDH__DRV_IPF_H                                     0x00001CDB // _DRV_IPF_H
#define IDH_DRV_IPF_BLOCK_COMMAND_HANDLE_INVALID           0x00001CDC // DRV_IPF_BLOCK_COMMAND_HANDLE_INVALID
#define IDH_DRV_IPF_INDEX_0                                0x00001CDD // DRV_IPF_INDEX_0
#define IDH__DRV_IPF_CONFIG_TEMPLATE_H                     0x00001CDE // _DRV_IPF_CONFIG_TEMPLATE_H
#define IDH_DRV_IPF_CLIENTS_NUMBER                         0x00001CDF // DRV_IPF_CLIENTS_NUMBER
#define IDH_DRV_IPF_INSTANCES_NUMBER                       0x00001CE0 // DRV_IPF_INSTANCES_NUMBER
#define IDH_DRV_IPF_MODE                                   0x00001CE1 // DRV_IPF_MODE
#define IDH_DRV_SPI_PIC32WK_IPF_Files                      0x00001CE2 // DRV SPI PIC32WK IPF Files
#define IDH_drv_ipf_h                                      0x00001CE3 // drv_ipf.h
#define IDH_drv_ipf_config_template_h                      0x00001CE4 // drv_ipf_config_template.h
#define IDH_SQI_Driver_Library                             0x00001CE5 // SQI Driver Library
#define IDH_DRV_SQI_Introduction                           0x00001CE6 // DRV SQI Introduction
#define IDH_DRV_SQI_Using_the_Library                      0x00001CE7 // DRV SQI Using the Library
#define IDH_DRV_SQI_Abstraction_Model                      0x00001CE8 // DRV SQI Abstraction Model
#define IDH_DRV_SQI_Library_Overview                       0x00001CE9 // DRV SQI Library Overview
#define IDH_DRV_SQI_How_the_Library_Works                  0x00001CEA // DRV SQI How the Library Works
#define IDH_DRV_SQI_System_Functions                       0x00001CEB // DRV SQI System Functions
#define IDH_DRV_SQI_Client_Core_Functions                  0x00001CEC // DRV SQI Client Core Functions
#define IDH_DRV_SQI_Client_Data_Transfer_Functions         0x00001CED // DRV SQI Client Data Transfer Functions
#define IDH_DRV_SQI_Configuring_the_Library                0x00001CEE // DRV SQI Configuring the Library
#define IDH_DRV_SQI_BUFFER_OBJECT_NUMBER                   0x00001CEF // DRV_SQI_BUFFER_OBJECT_NUMBER
#define IDH_DRV_SQI_CLIENTS_NUMBER                         0x00001CF0 // DRV_SQI_CLIENTS_NUMBER
#define IDH_DRV_SQI_DMA_BUFFER_DESCRIPTORS_NUMBER          0x00001CF1 // DRV_SQI_DMA_BUFFER_DESCRIPTORS_NUMBER
#define IDH_DRV_SQI_INSTANCES_NUMBER                       0x00001CF2 // DRV_SQI_INSTANCES_NUMBER
#define IDH_DRV_SQI_INTERRUPT_MODE                         0x00001CF3 // DRV_SQI_INTERRUPT_MODE
#define IDH_DRV_SQI_Building_the_Library                   0x00001CF4 // DRV SQI Building the Library
#define IDH_DRV_SQI_Library_Interface                      0x00001CF5 // DRV SQI Library Interface
#define IDH_DRV_SQI_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__const 0x00001CF6 // DRV_SQI_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *const
#define IDH_DRV_SQI_Deinitialize_SYS_MODULE_OBJ            0x00001CF7 // DRV_SQI_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SQI_Status_SYS_MODULE_OBJ                  0x00001CF8 // DRV_SQI_Status@SYS_MODULE_OBJ
#define IDH_DRV_SQI_Tasks_SYS_MODULE_OBJ                   0x00001CF9 // DRV_SQI_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SQI_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001CFA // DRV_SQI_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SQI_Close_DRV_HANDLE                       0x00001CFB // DRV_SQI_Close@DRV_HANDLE
#define IDH_DRV_SQI_CommandStatus_DRV_HANDLE_DRV_SQI_COMMAND_HANDLE 0x00001CFC // DRV_SQI_CommandStatus@DRV_HANDLE@DRV_SQI_COMMAND_HANDLE
#define IDH_DRV_SQI_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x00001CFD // DRV_SQI_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_SQI_TransferData_DRV_HANDLE_DRV_SQI_COMMAND_HANDLE___uint8_t_DRV_SQI_TransferElement_ 0x00001CFE // DRV_SQI_TransferData@DRV_HANDLE@DRV_SQI_COMMAND_HANDLE *@uint8_t@DRV_SQI_TransferElement *@uint8_t
#define IDH_DRV_SQI_TransferFrames_DRV_HANDLE_DRV_SQI_COMMAND_HANDLE___DRV_SQI_TransferFrame___uint8_ 0x00001CFF // DRV_SQI_TransferFrames@DRV_HANDLE@DRV_SQI_COMMAND_HANDLE *@DRV_SQI_TransferFrame *@uint8_t
#define IDH_DRV_SQI_COMMAND_HANDLE                         0x00001D00 // DRV_SQI_COMMAND_HANDLE
#define IDH_DRV_SQI_COMMAND_STATUS                         0x00001D01 // DRV_SQI_COMMAND_STATUS
#define IDH_DRV_SQI_EVENT                                  0x00001D02 // DRV_SQI_EVENT
#define IDH_DRV_SQI_EVENT_HANDLER                          0x00001D03 // DRV_SQI_EVENT_HANDLER
#define IDH_DRV_SQI_SPI_OPERATION_MODE                     0x00001D04 // DRV_SQI_SPI_OPERATION_MODE
#define IDH_DRV_SQI_TRANSFER_FLAGS                         0x00001D05 // DRV_SQI_TRANSFER_FLAGS
#define IDH_DRV_SQI_TransferElement                        0x00001D06 // DRV_SQI_TransferElement
#define IDH_DRV_SQI_COMMAND_HANDLE_INVALID                 0x00001D07 // DRV_SQI_COMMAND_HANDLE_INVALID
#define IDH_DRV_SQI_INDEX_0                                0x00001D08 // DRV_SQI_INDEX_0
#define IDH_DRV_SQI_FLAG_32_BIT_ADDR_ENABLE                0x00001D09 // DRV_SQI_FLAG_32_BIT_ADDR_ENABLE
#define IDH_DRV_SQI_FLAG_32_BIT_ADDR_ENABLE_MASK           0x00001D0A // DRV_SQI_FLAG_32_BIT_ADDR_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_32_BIT_ADDR_ENABLE_POS            0x00001D0B // DRV_SQI_FLAG_32_BIT_ADDR_ENABLE_POS
#define IDH_DRV_SQI_FLAG_ADDR_ENABLE                       0x00001D0C // DRV_SQI_FLAG_ADDR_ENABLE
#define IDH_DRV_SQI_FLAG_ADDR_ENABLE_MASK                  0x00001D0D // DRV_SQI_FLAG_ADDR_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_ADDR_ENABLE_POS                   0x00001D0E // DRV_SQI_FLAG_ADDR_ENABLE_POS
#define IDH_DRV_SQI_FLAG_CRM_ENABLE                        0x00001D0F // DRV_SQI_FLAG_CRM_ENABLE
#define IDH_DRV_SQI_FLAG_CRM_ENABLE_MASK                   0x00001D10 // DRV_SQI_FLAG_CRM_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_CRM_ENABLE_POS                    0x00001D11 // DRV_SQI_FLAG_CRM_ENABLE_POS
#define IDH_DRV_SQI_FLAG_DATA_DIRECTION_MASK               0x00001D12 // DRV_SQI_FLAG_DATA_DIRECTION_MASK
#define IDH_DRV_SQI_FLAG_DATA_DIRECTION_POS                0x00001D13 // DRV_SQI_FLAG_DATA_DIRECTION_POS
#define IDH_DRV_SQI_FLAG_DATA_DIRECTION_READ               0x00001D14 // DRV_SQI_FLAG_DATA_DIRECTION_READ
#define IDH_DRV_SQI_FLAG_DATA_DIRECTION_WRITE              0x00001D15 // DRV_SQI_FLAG_DATA_DIRECTION_WRITE
#define IDH_DRV_SQI_FLAG_DATA_ENABLE                       0x00001D16 // DRV_SQI_FLAG_DATA_ENABLE
#define IDH_DRV_SQI_FLAG_DATA_ENABLE_MASK                  0x00001D17 // DRV_SQI_FLAG_DATA_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_DATA_ENABLE_POS                   0x00001D18 // DRV_SQI_FLAG_DATA_ENABLE_POS
#define IDH_DRV_SQI_FLAG_DATA_TARGET_MASK                  0x00001D19 // DRV_SQI_FLAG_DATA_TARGET_MASK
#define IDH_DRV_SQI_FLAG_DATA_TARGET_MEMORY                0x00001D1A // DRV_SQI_FLAG_DATA_TARGET_MEMORY
#define IDH_DRV_SQI_FLAG_DATA_TARGET_POS                   0x00001D1B // DRV_SQI_FLAG_DATA_TARGET_POS
#define IDH_DRV_SQI_FLAG_DATA_TARGET_REGISTER              0x00001D1C // DRV_SQI_FLAG_DATA_TARGET_REGISTER
#define IDH_DRV_SQI_FLAG_DDR_ENABLE                        0x00001D1D // DRV_SQI_FLAG_DDR_ENABLE
#define IDH_DRV_SQI_FLAG_DDR_ENABLE_MASK                   0x00001D1E // DRV_SQI_FLAG_DDR_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_DDR_ENABLE_POS                    0x00001D1F // DRV_SQI_FLAG_DDR_ENABLE_POS
#define IDH_DRV_SQI_FLAG_INSTR_ENABLE                      0x00001D20 // DRV_SQI_FLAG_INSTR_ENABLE
#define IDH_DRV_SQI_FLAG_INSTR_ENABLE_MASK                 0x00001D21 // DRV_SQI_FLAG_INSTR_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_INSTR_ENABLE_POS                  0x00001D22 // DRV_SQI_FLAG_INSTR_ENABLE_POS
#define IDH_DRV_SQI_FLAG_OPT_ENABLE                        0x00001D23 // DRV_SQI_FLAG_OPT_ENABLE
#define IDH_DRV_SQI_FLAG_OPT_ENABLE_MASK                   0x00001D24 // DRV_SQI_FLAG_OPT_ENABLE_MASK
#define IDH_DRV_SQI_FLAG_OPT_ENABLE_POS                    0x00001D25 // DRV_SQI_FLAG_OPT_ENABLE_POS
#define IDH_DRV_SQI_FLAG_OPT_LENGTH                        0x00001D26 // DRV_SQI_FLAG_OPT_LENGTH
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_1BIT                   0x00001D27 // DRV_SQI_FLAG_OPT_LENGTH_1BIT
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_2BIT                   0x00001D28 // DRV_SQI_FLAG_OPT_LENGTH_2BIT
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_4BIT                   0x00001D29 // DRV_SQI_FLAG_OPT_LENGTH_4BIT
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_8BIT                   0x00001D2A // DRV_SQI_FLAG_OPT_LENGTH_8BIT
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_MASK                   0x00001D2B // DRV_SQI_FLAG_OPT_LENGTH_MASK
#define IDH_DRV_SQI_FLAG_OPT_LENGTH_POS                    0x00001D2C // DRV_SQI_FLAG_OPT_LENGTH_POS
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER                     0x00001D2D // DRV_SQI_FLAG_SQI_CS_NUMBER
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_0                   0x00001D2E // DRV_SQI_FLAG_SQI_CS_NUMBER_0
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_1                   0x00001D2F // DRV_SQI_FLAG_SQI_CS_NUMBER_1
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_2                   0x00001D30 // DRV_SQI_FLAG_SQI_CS_NUMBER_2
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_3                   0x00001D31 // DRV_SQI_FLAG_SQI_CS_NUMBER_3
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_MASK                0x00001D32 // DRV_SQI_FLAG_SQI_CS_NUMBER_MASK
#define IDH_DRV_SQI_FLAG_SQI_CS_NUMBER_POS                 0x00001D33 // DRV_SQI_FLAG_SQI_CS_NUMBER_POS
#define IDH_DRV_SQI_LANE_CONFIG                            0x00001D34 // DRV_SQI_LANE_CONFIG
#define IDH_DRV_SQI_TransferFrame                          0x00001D35 // DRV_SQI_TransferFrame
#define IDH_DRV_SQI_Files                                  0x00001D36 // DRV SQI Files
#define IDH_drv_sqi_h                                      0x00001D37 // drv_sqi.h
#define IDH_drv_sqi_config_template_h                      0x00001D38 // drv_sqi_config_template.h
#define IDH_SQI_Flash_Driver_Library                       0x00001D39 // SQI Flash Driver Library
#define IDH_DRV_SQI_FLASH_Introduction                     0x00001D3A // DRV SQI FLASH Introduction
#define IDH_DRV_SQI_FLASH_Using_the_Library                0x00001D3B // DRV SQI FLASH Using the Library
#define IDH_DRV_SQI_FLASH_Abstraction_Model                0x00001D3C // DRV SQI FLASH Abstraction Model
#define IDH_DRV_SQI_FLASH_Library_Overview                 0x00001D3D // DRV SQI FLASH Library Overview
#define IDH_DRV_SQI_FLASH_How_the_Library_Works            0x00001D3E // DRV SQI FLASH How the Library Works
#define IDH_DRV_SQI_FLASH_Configuring_the_Library          0x00001D3F // DRV SQI FLASH Configuring the Library
#define IDH_DRV_SST26_BUFFER_OBJECT_NUMBER                 0x00001D40 // DRV_SST26_BUFFER_OBJECT_NUMBER
#define IDH_DRV_SST26_CLIENTS_NUMBER                       0x00001D41 // DRV_SST26_CLIENTS_NUMBER
#define IDH_DRV_SST26_INSTANCES_NUMBER                     0x00001D42 // DRV_SST26_INSTANCES_NUMBER
#define IDH_DRV_SST26_SYS_FS_REGISTER                      0x00001D43 // DRV_SST26_SYS_FS_REGISTER
#define IDH_DRV_SQI_FLASH_Building_the_Library             0x00001D44 // DRV SQI FLASH Building the Library
#define IDH_DRV_SQI_FLASH_Library_Interface                0x00001D45 // DRV SQI FLASH Library Interface
#define IDH_DRV_SST26_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001D46 // DRV_SST26_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SST26_Deinitialize_SYS_MODULE_OBJ          0x00001D47 // DRV_SST26_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SST26_Status_SYS_MODULE_OBJ                0x00001D48 // DRV_SST26_Status@SYS_MODULE_OBJ
#define IDH_DRV_SST26_Tasks_SYS_MODULE_OBJ                 0x00001D49 // DRV_SST26_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_SST26_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001D4A // DRV_SST26_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SST26_Close_DRV_HANDLE                     0x00001D4B // DRV_SST26_Close@DRV_HANDLE
#define IDH_DRV_SST26_Erase_DRV_HANDLE_DRV_SST26_COMMAND_HANDLE___uint32_t_uint32_t 0x00001D4C // DRV_SST26_Erase@DRV_HANDLE@DRV_SST26_COMMAND_HANDLE *@uint32_t@uint32_t
#define IDH_DRV_SST26_EraseWrite_DRV_HANDLE_DRV_SST26_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001D4D // DRV_SST26_EraseWrite@DRV_HANDLE@DRV_SST26_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SST26_Read_DRV_HANDLE_DRV_SST26_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001D4E // DRV_SST26_Read@DRV_HANDLE@DRV_SST26_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SST26_Write_DRV_HANDLE_DRV_SST26_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001D4F // DRV_SST26_Write@DRV_HANDLE@DRV_SST26_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SST26_CommandStatus_DRV_HANDLE_DRV_SST26_COMMAND_HANDLE 0x00001D50 // DRV_SST26_CommandStatus@DRV_HANDLE@DRV_SST26_COMMAND_HANDLE
#define IDH_DRV_SST26_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x00001D51 // DRV_SST26_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_SST26_AddressGet_DRV_HANDLE                0x00001D52 // DRV_SST26_AddressGet@DRV_HANDLE
#define IDH_DRV_SST26_GeometryGet_DRV_HANDLE               0x00001D53 // DRV_SST26_GeometryGet@DRV_HANDLE
#define IDH_DRV_SST26_IsAttached_DRV_HANDLE                0x00001D54 // DRV_SST26_IsAttached@DRV_HANDLE
#define IDH_DRV_SST26_IsWriteProtected_DRV_HANDLE          0x00001D55 // DRV_SST26_IsWriteProtected@DRV_HANDLE
#define IDH_DRV_SST26_COMMAND_HANDLE                       0x00001D56 // DRV_SST26_COMMAND_HANDLE
#define IDH_DRV_SST26_COMMAND_STATUS                       0x00001D57 // DRV_SST26_COMMAND_STATUS
#define IDH_DRV_SST26_EVENT                                0x00001D58 // DRV_SST26_EVENT
#define IDH_DRV_SST26_EVENT_HANDLER                        0x00001D59 // DRV_SST26_EVENT_HANDLER
#define IDH_DRV_SST26_INIT                                 0x00001D5A // DRV_SST26_INIT
#define IDH_DRV_SST26_COMMAND_HANDLE_INVALID               0x00001D5B // DRV_SST26_COMMAND_HANDLE_INVALID
#define IDH_DRV_SST26_INDEX_0                              0x00001D5C // DRV_SST26_INDEX_0
#define IDH_DRV_SST26_INDEX_1                              0x00001D5D // DRV_SST26_INDEX_1
#define IDH_DRV_SQI_FLASH_Files                            0x00001D5E // DRV SQI FLASH Files
#define IDH_drv_sst26_h                                    0x00001D5F // drv_sst26.h
#define IDH_drv_sst26_config_template_h                    0x00001D60 // drv_sst26_config_template.h
#define IDH_SRAM_Driver_Library                            0x00001D61 // SRAM Driver Library
#define IDH_DRV_SRAM_Introduction                          0x00001D62 // DRV SRAM Introduction
#define IDH_DRV_SRAM_Using_the_Library                     0x00001D63 // DRV SRAM Using the Library
#define IDH_DRV_SRAM_Abstraction_Model                     0x00001D64 // DRV SRAM Abstraction Model
#define IDH_DRV_SRAM_Library_Overview                      0x00001D65 // DRV SRAM Library Overview
#define IDH_DRV_SRAM_How_the_Library_Works                 0x00001D66 // DRV SRAM How the Library Works
#define IDH_DRV_SRAM_System_Initialization_Status_Functions 0x00001D67 // DRV SRAM System Initialization/Status Functions
#define IDH_DRV_SRAM_Client_Core_Functions                 0x00001D68 // DRV SRAM Client Core Functions
#define IDH_DRV_SRAM_Client_Block_Operation_Functions      0x00001D69 // DRV SRAM Client Block Operation Functions
#define IDH_DRV_SRAM_Media_Interface_Functions             0x00001D6A // DRV SRAM Media Interface Functions
#define IDH_DRV_SRAM_Configuring_the_Library               0x00001D6B // DRV SRAM Configuring the Library
#define IDH_DRV_SRAM_Building_the_Library                  0x00001D6C // DRV SRAM Building the Library
#define IDH_DRV_SRAM_Library_Interface                     0x00001D6D // DRV SRAM Library Interface
#define IDH_DRV_SRAM_AddressGet_DRV_HANDLE                 0x00001D6E // DRV_SRAM_AddressGet@DRV_HANDLE
#define IDH_DRV_SRAM_Close_DRV_HANDLE                      0x00001D6F // DRV_SRAM_Close@DRV_HANDLE
#define IDH_DRV_SRAM_CommandStatus_DRV_HANDLE_DRV_SRAM_COMMAND_HANDLE 0x00001D70 // DRV_SRAM_CommandStatus@DRV_HANDLE@DRV_SRAM_COMMAND_HANDLE
#define IDH_DRV_SRAM_Deinitialize_SYS_MODULE_OBJ           0x00001D71 // DRV_SRAM_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_SRAM_EventHandlerSet_DRV_HANDLE_void___uintptr_t 0x00001D72 // DRV_SRAM_EventHandlerSet@DRV_HANDLE@void *@uintptr_t
#define IDH_DRV_SRAM_GeometryGet_DRV_HANDLE                0x00001D73 // DRV_SRAM_GeometryGet@DRV_HANDLE
#define IDH_DRV_SRAM_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001D74 // DRV_SRAM_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_SRAM_IsAttached_DRV_HANDLE                 0x00001D75 // DRV_SRAM_IsAttached@DRV_HANDLE
#define IDH_DRV_SRAM_IsWriteProtected_DRV_HANDLE           0x00001D76 // DRV_SRAM_IsWriteProtected@DRV_HANDLE
#define IDH_DRV_SRAM_Open_SYS_MODULE_INDEX_DRV_IO_INTENT   0x00001D77 // DRV_SRAM_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_SRAM_Read_DRV_HANDLE_DRV_SRAM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001D78 // DRV_SRAM_Read@DRV_HANDLE@DRV_SRAM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SRAM_Status_SYS_MODULE_OBJ                 0x00001D79 // DRV_SRAM_Status@SYS_MODULE_OBJ
#define IDH_DRV_SRAM_Write_DRV_HANDLE_DRV_SRAM_COMMAND_HANDLE___void___uint32_t_uint32_t 0x00001D7A // DRV_SRAM_Write@DRV_HANDLE@DRV_SRAM_COMMAND_HANDLE *@void *@uint32_t@uint32_t
#define IDH_DRV_SRAM_COMMAND_HANDLE                        0x00001D7B // DRV_SRAM_COMMAND_HANDLE
#define IDH_DRV_SRAM_COMMAND_STATUS                        0x00001D7C // DRV_SRAM_COMMAND_STATUS
#define IDH_DRV_SRAM_EVENT                                 0x00001D7D // DRV_SRAM_EVENT
#define IDH_DRV_SRAM_EVENT_HANDLER                         0x00001D7E // DRV_SRAM_EVENT_HANDLER
#define IDH_DRV_SRAM_INIT                                  0x00001D7F // DRV_SRAM_INIT
#define IDH__DRV_SRAM_H                                    0x00001D80 // _DRV_SRAM_H
#define IDH_DRV_SRAM_COMMAND_HANDLE_INVALID                0x00001D81 // DRV_SRAM_COMMAND_HANDLE_INVALID
#define IDH_DRV_SRAM_INDEX_0                               0x00001D82 // DRV_SRAM_INDEX_0
#define IDH_DRV_SRAM_INDEX_1                               0x00001D83 // DRV_SRAM_INDEX_1
#define IDH_DRV_SRAM_Files                                 0x00001D84 // DRV SRAM Files
#define IDH_drv_sram_h                                     0x00001D85 // drv_sram.h
#define IDH_DRV_TMR_Timer_Driver_Library                   0x00001D86 // DRV TMR Timer Driver Library
#define IDH_DRV_TMR_Introduction                           0x00001D87 // DRV TMR Introduction
#define IDH_DRV_TMR_Using_the_Library                      0x00001D88 // DRV TMR Using the Library
#define IDH_DRV_TMR_Abstraction_Model                      0x00001D89 // DRV TMR Abstraction Model
#define IDH_DRV_TMR_Library_Overview                       0x00001D8A // DRV TMR Library Overview
#define IDH_DRV_TMR_How_the_Library_Works                  0x00001D8B // DRV TMR How the Library Works
#define IDH_DRV_TMR_System_Interaction                     0x00001D8C // DRV TMR System Interaction
#define IDH_DRV_TMR_Client_Interaction                     0x00001D8D // DRV TMR Client Interaction
#define IDH_DRV_TMR_Period_Modification                    0x00001D8E // DRV TMR Period Modification
#define IDH_DRV_TMR_Counter_Modification                   0x00001D8F // DRV TMR Counter Modification
#define IDH_DRV_TMR_Core_Functionality                     0x00001D90 // DRV TMR Core Functionality
#define IDH_DRV_TMR_Alarm_Functionality                    0x00001D91 // DRV TMR Alarm Functionality
#define IDH_DRV_TMR_Optional_Interfaces                    0x00001D92 // DRV TMR Optional Interfaces
#define IDH_DRV_TMR_Example_Usage_of_the_Timer_Driver      0x00001D93 // DRV TMR Example Usage of the Timer Driver
#define IDH_DRV_TMR_Configuring_the_Library                0x00001D94 // DRV TMR Configuring the Library
#define IDH_DRV_TMR_INSTANCES_NUMBER                       0x00001D95 // DRV_TMR_INSTANCES_NUMBER
#define IDH_DRV_TMR_INTERRUPT_MODE                         0x00001D96 // DRV_TMR_INTERRUPT_MODE
#define IDH_DRV_TMR_CLOCK_PRESCALER                        0x00001D97 // DRV_TMR_CLOCK_PRESCALER
#define IDH_DRV_TMR_MODE                                   0x00001D98 // DRV_TMR_MODE
#define IDH_DRV_TMR_MODULE_ID                              0x00001D99 // DRV_TMR_MODULE_ID
#define IDH_DRV_TMR_MODULE_INIT                            0x00001D9A // DRV_TMR_MODULE_INIT
#define IDH_DRV_TMR_INTERRUPT_SOURCE                       0x00001D9B // DRV_TMR_INTERRUPT_SOURCE
#define IDH_DRV_TMR_ASYNC_WRITE_ENABLE                     0x00001D9C // DRV_TMR_ASYNC_WRITE_ENABLE
#define IDH_DRV_TMR_CLOCK_SOURCE                           0x00001D9D // DRV_TMR_CLOCK_SOURCE
#define IDH_DRV_TMR_CLIENTS_NUMBER                         0x00001D9E // DRV_TMR_CLIENTS_NUMBER
#define IDH_DRV_TMR_Building_the_Library                   0x00001D9F // DRV TMR Building the Library
#define IDH_DRV_TMR_Library_Interface                      0x00001DA0 // DRV TMR Library Interface
#define IDH_DRV_TMR_Deinitialize_SYS_MODULE_OBJ            0x00001DA1 // DRV_TMR_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_TMR_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001DA2 // DRV_TMR_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_TMR_Status_SYS_MODULE_OBJ                  0x00001DA3 // DRV_TMR_Status@SYS_MODULE_OBJ
#define IDH_DRV_TMR_Tasks_SYS_MODULE_OBJ                   0x00001DA4 // DRV_TMR_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_TMR_ClockSet_DRV_HANDLE_DRV_TMR_CLK_SOURCES_TMR_PRESCALE 0x00001DA5 // DRV_TMR_ClockSet@DRV_HANDLE@DRV_TMR_CLK_SOURCES@TMR_PRESCALE
#define IDH_DRV_TMR_GateModeSet_DRV_HANDLE                 0x00001DA6 // DRV_TMR_GateModeSet@DRV_HANDLE
#define IDH_DRV_TMR_ClientStatus_DRV_HANDLE                0x00001DA7 // DRV_TMR_ClientStatus@DRV_HANDLE
#define IDH_DRV_TMR_Close_DRV_HANDLE                       0x00001DA8 // DRV_TMR_Close@DRV_HANDLE
#define IDH_DRV_TMR_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001DA9 // DRV_TMR_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_TMR_Start_DRV_HANDLE                       0x00001DAA // DRV_TMR_Start@DRV_HANDLE
#define IDH_DRV_TMR_Stop_DRV_HANDLE                        0x00001DAB // DRV_TMR_Stop@DRV_HANDLE
#define IDH_DRV_TMR_AlarmHasElapsed_DRV_HANDLE             0x00001DAC // DRV_TMR_AlarmHasElapsed@DRV_HANDLE
#define IDH_DRV_TMR_AlarmDisable_DRV_HANDLE                0x00001DAD // DRV_TMR_AlarmDisable@DRV_HANDLE
#define IDH_DRV_TMR_AlarmEnable_DRV_HANDLE_bool            0x00001DAE // DRV_TMR_AlarmEnable@DRV_HANDLE@bool
#define IDH_DRV_TMR_AlarmDeregister_DRV_HANDLE             0x00001DAF // DRV_TMR_AlarmDeregister@DRV_HANDLE
#define IDH_DRV_TMR_AlarmPeriodGet_DRV_HANDLE              0x00001DB0 // DRV_TMR_AlarmPeriodGet@DRV_HANDLE
#define IDH_DRV_TMR_AlarmPeriodSet_DRV_HANDLE_uint32_t     0x00001DB1 // DRV_TMR_AlarmPeriodSet@DRV_HANDLE@uint32_t
#define IDH_DRV_TMR_AlarmRegister_DRV_HANDLE_uint32_t_bool_uintptr_t_DRV_TMR_CALLBACK 0x00001DB2 // DRV_TMR_AlarmRegister@DRV_HANDLE@uint32_t@bool@uintptr_t@DRV_TMR_CALLBACK
#define IDH_DRV_TMR_CounterFrequencyGet_DRV_HANDLE         0x00001DB3 // DRV_TMR_CounterFrequencyGet@DRV_HANDLE
#define IDH_DRV_TMR_CounterClear_DRV_HANDLE                0x00001DB4 // DRV_TMR_CounterClear@DRV_HANDLE
#define IDH_DRV_TMR_CounterValueGet_DRV_HANDLE             0x00001DB5 // DRV_TMR_CounterValueGet@DRV_HANDLE
#define IDH_DRV_TMR_CounterValueSet_DRV_HANDLE_uint32_t    0x00001DB6 // DRV_TMR_CounterValueSet@DRV_HANDLE@uint32_t
#define IDH_DRV_TMR_GateModeClear_DRV_HANDLE               0x00001DB7 // DRV_TMR_GateModeClear@DRV_HANDLE
#define IDH_DRV_TMR_PrescalerGet_DRV_HANDLE                0x00001DB8 // DRV_TMR_PrescalerGet@DRV_HANDLE
#define IDH_DRV_TMR_OperationModeGet_DRV_HANDLE            0x00001DB9 // DRV_TMR_OperationModeGet@DRV_HANDLE
#define IDH_DRV_TMR_DividerRangeGet_DRV_HANDLE_DRV_TMR_DIVIDER_RANGE_ 0x00001DBA // DRV_TMR_DividerRangeGet@DRV_HANDLE@DRV_TMR_DIVIDER_RANGE*
#define IDH_DRV_TMR_CALLBACK                               0x00001DBB // DRV_TMR_CALLBACK
#define IDH_DRV_TMR_INIT                                   0x00001DBC // DRV_TMR_INIT
#define IDH_DRV_TMR_CLIENT_STATUS                          0x00001DBD // DRV_TMR_CLIENT_STATUS
#define IDH_DRV_TMR_DIVIDER_RANGE                          0x00001DBE // DRV_TMR_DIVIDER_RANGE
#define IDH_DRV_TMR_OPERATION_MODE                         0x00001DBF // DRV_TMR_OPERATION_MODE
#define IDH_DRV_TMR_INDEX_COUNT                            0x00001DC0 // DRV_TMR_INDEX_COUNT
#define IDH_DRV_TMR_INDEX_0                                0x00001DC1 // DRV_TMR_INDEX_0
#define IDH_DRV_TMR_INDEX_1                                0x00001DC2 // DRV_TMR_INDEX_1
#define IDH_DRV_TMR_INDEX_2                                0x00001DC3 // DRV_TMR_INDEX_2
#define IDH_DRV_TMR_INDEX_3                                0x00001DC4 // DRV_TMR_INDEX_3
#define IDH_DRV_TMR_INDEX_4                                0x00001DC5 // DRV_TMR_INDEX_4
#define IDH_DRV_TMR_INDEX_5                                0x00001DC6 // DRV_TMR_INDEX_5
#define IDH_DRV_TMR_INDEX_6                                0x00001DC7 // DRV_TMR_INDEX_6
#define IDH_DRV_TMR_INDEX_7                                0x00001DC8 // DRV_TMR_INDEX_7
#define IDH_DRV_TMR_INDEX_8                                0x00001DC9 // DRV_TMR_INDEX_8
#define IDH_DRV_TMR_INDEX_9                                0x00001DCA // DRV_TMR_INDEX_9
#define IDH_DRV_TMR_INDEX_10                               0x00001DCB // DRV_TMR_INDEX_10
#define IDH_DRV_TMR_INDEX_11                               0x00001DCC // DRV_TMR_INDEX_11
#define IDH_DRV_TMR_Files                                  0x00001DCD // DRV TMR Files
#define IDH_drv_tmr_h                                      0x00001DCE // drv_tmr.h
#define IDH_drv_tmr_config_template_h                      0x00001DCF // drv_tmr_config_template.h
#define IDH_HARMONY_Touch_Driver_Libraries_Help            0x00001DD0 // HARMONY Touch Driver Libraries Help
#define IDH_DRV_Generic_Touch_Driver_API                   0x00001DD1 // DRV Generic Touch Driver API
#define IDH_DRV_Generic_Library_Interface                  0x00001DD2 // DRV Generic Library Interface
#define IDH_DRV_TOUCH_Close_DRV_HANDLE                     0x00001DD3 // DRV_TOUCH_Close@DRV_HANDLE
#define IDH_DRV_TOUCH_Deinitialize_SYS_MODULE_INDEX        0x00001DD4 // DRV_TOUCH_Deinitialize@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001DD5 // DRV_TOUCH_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_TOUCH_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001DD6 // DRV_TOUCH_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_TOUCH_Read_DRV_HANDLE_void___size_t        0x00001DD7 // DRV_TOUCH_Read@DRV_HANDLE@void *@size_t
#define IDH_DRV_TOUCH_Reinitialize_SYS_MODULE_INDEX_SYS_MODULE_INIT__const 0x00001DD8 // DRV_TOUCH_Reinitialize@SYS_MODULE_INDEX@SYS_MODULE_INIT *const
#define IDH_DRV_TOUCH_Status_SYS_MODULE_INDEX              0x00001DD9 // DRV_TOUCH_Status@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_Tasks_SYS_MODULE_OBJ                 0x00001DDA // DRV_TOUCH_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_INIT                                 0x00001DDB // DRV_TOUCH_INIT
#define IDH_DRV_TOUCH_PEN_STATE                            0x00001DDC // DRV_TOUCH_PEN_STATE
#define IDH_DRV_TOUCH_POSITION_STATUS                      0x00001DDD // DRV_TOUCH_POSITION_STATUS
#define IDH_DRV_TOUCH_SAMPLE_POINTS                        0x00001DDE // DRV_TOUCH_SAMPLE_POINTS
#define IDH_DRV_TOUCH_INDEX_0                              0x00001DDF // DRV_TOUCH_INDEX_0
#define IDH_DRV_TOUCH_INDEX_1                              0x00001DE0 // DRV_TOUCH_INDEX_1
#define IDH_DRV_TOUCH_INDEX_COUNT                          0x00001DE1 // DRV_TOUCH_INDEX_COUNT
#define IDH_DRV_Generic_Files                              0x00001DE2 // DRV Generic Files
#define IDH_drv_touch_h                                    0x00001DE3 // drv_touch.h
#define IDH_10_bit_ADC_Driver_Library                      0x00001DE4 // 10-bit ADC Driver Library
#define IDH_DRV_ADC10BIT_Introduction                      0x00001DE5 // DRV ADC10BIT Introduction
#define IDH_DRV_ADC10BIT_Using_the_Library                 0x00001DE6 // DRV ADC10BIT Using the Library
#define IDH_DRV_ADC10BIT_Library_Overview                  0x00001DE7 // DRV ADC10BIT Library Overview
#define IDH_DRV_ADC10BIT_Configuring_the_Library           0x00001DE8 // DRV ADC10BIT Configuring the Library
#define IDH_DRV_ADC10BIT_CALIBRATION_DELAY                 0x00001DE9 // DRV_ADC10BIT_CALIBRATION_DELAY
#define IDH_DRV_ADC10BIT_CALIBRATION_INSET                 0x00001DEA // DRV_ADC10BIT_CALIBRATION_INSET
#define IDH_DRV_ADC10BIT_CLIENTS_NUMBER                    0x00001DEB // DRV_ADC10BIT_CLIENTS_NUMBER
#define IDH_DRV_ADC10BIT_INDEX                             0x00001DEC // DRV_ADC10BIT_INDEX
#define IDH_DRV_ADC10BIT_INSTANCES_NUMBER                  0x00001DED // DRV_ADC10BIT_INSTANCES_NUMBER
#define IDH_DRV_ADC10BIT_INTERRUPT_MODE                    0x00001DEE // DRV_ADC10BIT_INTERRUPT_MODE
#define IDH_DRV_ADC10BIT_SAMPLE_POINTS                     0x00001DEF // DRV_ADC10BIT_SAMPLE_POINTS
#define IDH_DRV_ADC10BIT_TOUCH_DIAMETER                    0x00001DF0 // DRV_ADC10BIT_TOUCH_DIAMETER
#define IDH_DRV_ADC10BIT_Building_the_Library              0x00001DF1 // DRV ADC10BIT Building the Library
#define IDH_DRV_ADC10BIT_Library_Interface                 0x00001DF2 // DRV ADC10BIT Library Interface
#define IDH_DRV_TOUCH_ADC10BIT_CalibrationSet_DRV_TOUCH_SAMPLE_POINTS__ 0x00001DF3 // DRV_TOUCH_ADC10BIT_CalibrationSet@DRV_TOUCH_SAMPLE_POINTS *
#define IDH_DRV_TOUCH_ADC10BIT_Close_DRV_HANDLE            0x00001DF4 // DRV_TOUCH_ADC10BIT_Close@DRV_HANDLE
#define IDH_DRV_TOUCH_ADC10BIT_Deinitialize_SYS_MODULE_OBJ 0x00001DF5 // DRV_TOUCH_ADC10BIT_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_ADC10BIT_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001DF6 // DRV_TOUCH_ADC10BIT_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_TOUCH_ADC10BIT_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001DF7 // DRV_TOUCH_ADC10BIT_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_TOUCH_ADC10BIT_Status_SYS_MODULE_OBJ       0x00001DF8 // DRV_TOUCH_ADC10BIT_Status@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_ADC10BIT_Tasks_SYS_MODULE_OBJ        0x00001DF9 // DRV_TOUCH_ADC10BIT_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_ADC10BIT_TouchGetRawX                0x00001DFA // DRV_TOUCH_ADC10BIT_TouchGetRawX
#define IDH_DRV_TOUCH_ADC10BIT_TouchGetRawY                0x00001DFB // DRV_TOUCH_ADC10BIT_TouchGetRawY
#define IDH_DRV_TOUCH_ADC10BIT_TouchGetX_uint8_t           0x00001DFC // DRV_TOUCH_ADC10BIT_TouchGetX@uint8_t
#define IDH_DRV_TOUCH_ADC10BIT_TouchStoreCalibration       0x00001DFD // DRV_TOUCH_ADC10BIT_TouchStoreCalibration
#define IDH_DRV_TOUCH_ADC10BIT_PositionDetect              0x00001DFE // DRV_TOUCH_ADC10BIT_PositionDetect
#define IDH_DRV_TOUCH_ADC10BIT_TouchGetY_uint8_t           0x00001DFF // DRV_TOUCH_ADC10BIT_TouchGetY@uint8_t
#define IDH_DRV_TOUCH_ADC10BIT_TouchDataRead_SYS_MODULE_INDEX 0x00001E00 // DRV_TOUCH_ADC10BIT_TouchDataRead@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_ADC10BIT_TouchStatus_SYS_MODULE_INDEX 0x00001E01 // DRV_TOUCH_ADC10BIT_TouchStatus@SYS_MODULE_INDEX
#define IDH_DRV_ADC10BIT_MODULE_ID                         0x00001E02 // DRV_ADC10BIT_MODULE_ID
#define IDH_DRV_TOUCH_ADC10BIT_CLIENT_DATA                 0x00001E03 // DRV_TOUCH_ADC10BIT_CLIENT_DATA
#define IDH_DRV_TOUCH_ADC10BIT_HANDLE                      0x00001E04 // DRV_TOUCH_ADC10BIT_HANDLE
#define IDH_DRV_TOUCH_ADC10BIT_INIT                        0x00001E05 // DRV_TOUCH_ADC10BIT_INIT
#define IDH_DRV_TOUCH_ADC10BIT_HANDLE_INVALID              0x00001E06 // DRV_TOUCH_ADC10BIT_HANDLE_INVALID
#define IDH_DRV_TOUCH_ADC10BIT_INDEX_0                     0x00001E07 // DRV_TOUCH_ADC10BIT_INDEX_0
#define IDH_DRV_TOUCH_ADC10BIT_INDEX_1                     0x00001E08 // DRV_TOUCH_ADC10BIT_INDEX_1
#define IDH_DRV_TOUCH_ADC10BIT_INDEX_COUNT                 0x00001E09 // DRV_TOUCH_ADC10BIT_INDEX_COUNT
#define IDH_DRV_ADC10BIT_Files                             0x00001E0A // DRV ADC10BIT Files
#define IDH_drv_adc10bit_h                                 0x00001E0B // drv_adc10bit.h
#define IDH_drv_adc10bit_config_template_h                 0x00001E0C // drv_adc10bit_config_template.h
#define IDH_ADC_Touch_Driver_Library                       0x00001E0D // ADC Touch Driver Library
#define IDH_DRV_ADC_TOUCH_Introduction                     0x00001E0E // DRV ADC TOUCH Introduction
#define IDH_DRV_ADC_TOUCH_Using_the_Library                0x00001E0F // DRV ADC TOUCH Using the Library
#define IDH_DRV_ADC_TOUCH_Abstraction_Model                0x00001E10 // DRV ADC TOUCH Abstraction Model
#define IDH_DRV_ADC_TOUCH_Library_Overview                 0x00001E11 // DRV ADC TOUCH Library Overview
#define IDH_DRV_ADC_TOUCH_How_the_Library_Works            0x00001E12 // DRV ADC TOUCH How the Library Works
#define IDH_DRV_ADC_TOUCH_Initializing_the_Driver          0x00001E13 // DRV ADC TOUCH Initializing the Driver
#define IDH_DRV_ADC_TOUCH_Opening_the_Driver               0x00001E14 // DRV ADC TOUCH Opening the Driver
#define IDH_DRV_ADC_TOUCH_Tasks_Routine                    0x00001E15 // DRV ADC TOUCH Tasks Routine
#define IDH_DRV_ADC_TOUCH_Configuring_the_Library          0x00001E16 // DRV ADC TOUCH Configuring the Library
#define IDH_DRV_ADC_TOUCH_Building_the_Library             0x00001E17 // DRV ADC TOUCH Building the Library
#define IDH_DRV_ADC_TOUCH_Library_Interface                0x00001E18 // DRV ADC TOUCH Library Interface
#define IDH_DRV_ADC_TOUCH_Files                            0x00001E19 // DRV ADC TOUCH Files
#define IDH_AR1021_Touch_Driver_Library                    0x00001E1A // AR1021 Touch Driver Library
#define IDH_DRV_AR1021_Introduction                        0x00001E1B // DRV AR1021 Introduction
#define IDH_DRV_AR1021_Using_the_Library                   0x00001E1C // DRV AR1021 Using the Library
#define IDH_DRV_AR1021_Abstraction_Model                   0x00001E1D // DRV AR1021 Abstraction Model
#define IDH_DRV_AR1021_Library_Overview                    0x00001E1E // DRV AR1021 Library Overview
#define IDH_DRV_AR1021_How_the_Library_Works               0x00001E1F // DRV AR1021 How the Library Works
#define IDH_DRV_AR1021_Initializing_the_Driver             0x00001E20 // DRV AR1021 Initializing the Driver
#define IDH_DRV_AR1021_Opening_the_Driver                  0x00001E21 // DRV AR1021 Opening the Driver
#define IDH_DRV_AR1021_Tasks_Routine                       0x00001E22 // DRV AR1021 Tasks Routine
#define IDH_DRV_AR1021_Configuring_the_Library             0x00001E23 // DRV AR1021 Configuring the Library
#define IDH_DRV_AR1021_CALIBRATION_DELAY                   0x00001E24 // DRV_AR1021_CALIBRATION_DELAY
#define IDH_DRV_AR1021_CALIBRATION_INSET                   0x00001E25 // DRV_AR1021_CALIBRATION_INSET
#define IDH_DRV_AR1021_CLIENTS_NUMBER                      0x00001E26 // DRV_AR1021_CLIENTS_NUMBER
#define IDH_DRV_AR1021_INDEX                               0x00001E27 // DRV_AR1021_INDEX
#define IDH_DRV_AR1021_INSTANCES_NUMBER                    0x00001E28 // DRV_AR1021_INSTANCES_NUMBER
#define IDH_DRV_AR1021_INTERRUPT_MODE                      0x00001E29 // DRV_AR1021_INTERRUPT_MODE
#define IDH_DRV_AR1021_SAMPLE_POINTS                       0x00001E2A // DRV_AR1021_SAMPLE_POINTS
#define IDH_DRV_AR1021_TOUCH_DIAMETER                      0x00001E2B // DRV_AR1021_TOUCH_DIAMETER
#define IDH_DRV_AR1021_Building_the_Library                0x00001E2C // DRV AR1021 Building the Library
#define IDH_DRV_AR1021_Library_Interface                   0x00001E2D // DRV AR1021 Library Interface
#define IDH_DRV_TOUCH_AR1021_Deinitialize_SYS_MODULE_OBJ   0x00001E2E // DRV_TOUCH_AR1021_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_AR1021_FactoryDefaultSet             0x00001E2F // DRV_TOUCH_AR1021_FactoryDefaultSet
#define IDH_DRV_TOUCH_AR1021_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001E30 // DRV_TOUCH_AR1021_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_TOUCH_AR1021_RegisterConfigWrite_uint16_t_uint8_t 0x00001E31 // DRV_TOUCH_AR1021_RegisterConfigWrite@uint16_t@uint8_t
#define IDH_DRV_TOUCH_AR1021_Status_SYS_MODULE_OBJ         0x00001E32 // DRV_TOUCH_AR1021_Status@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_AR1021_Tasks_SYS_MODULE_OBJ          0x00001E33 // DRV_TOUCH_AR1021_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_AR1021_TouchDataRead_SYS_MODULE_INDEX 0x00001E34 // DRV_TOUCH_AR1021_TouchDataRead@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_AR1021_TouchGetX_uint8_t             0x00001E35 // DRV_TOUCH_AR1021_TouchGetX@uint8_t
#define IDH_DRV_TOUCH_AR1021_TouchGetY_uint8_t             0x00001E36 // DRV_TOUCH_AR1021_TouchGetY@uint8_t
#define IDH_DRV_TOUCH_AR1021_TouchPenGet_uint8_t           0x00001E37 // DRV_TOUCH_AR1021_TouchPenGet@uint8_t
#define IDH_DRV_TOUCH_AR1021_TouchStatus_SYS_MODULE_INDEX  0x00001E38 // DRV_TOUCH_AR1021_TouchStatus@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_AR1021_Calibrate_DRV_TOUCH_AR1021_CALIBRATION_PROMPT_CALLBACK__ 0x00001E39 // DRV_TOUCH_AR1021_Calibrate@DRV_TOUCH_AR1021_CALIBRATION_PROMPT_CALLBACK *
#define IDH_DRV_TOUCH_AR1021_CalibrationSet_DRV_TOUCH_SAMPLE_POINTS__ 0x00001E3A // DRV_TOUCH_AR1021_CalibrationSet@DRV_TOUCH_SAMPLE_POINTS *
#define IDH_DRV_TOUCH_AR1021_Close_DRV_HANDLE              0x00001E3B // DRV_TOUCH_AR1021_Close@DRV_HANDLE
#define IDH_DRV_TOUCH_AR1021_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001E3C // DRV_TOUCH_AR1021_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_TOUCH_AR1021_CALIBRATION_PROMPT_CALLBACK   0x00001E3D // DRV_TOUCH_AR1021_CALIBRATION_PROMPT_CALLBACK
#define IDH_DRV_TOUCH_AR1021_HANDLE                        0x00001E3E // DRV_TOUCH_AR1021_HANDLE
#define IDH_DRV_TOUCH_AR1021_MODULE_ID                     0x00001E3F // DRV_TOUCH_AR1021_MODULE_ID
#define IDH_DRV_TOUCH_AR1021_TASK_STATE                    0x00001E40 // DRV_TOUCH_AR1021_TASK_STATE
#define IDH_DRV_TOUCH_AR1021_HANDLE_INVALID                0x00001E41 // DRV_TOUCH_AR1021_HANDLE_INVALID
#define IDH_DRV_TOUCH_AR1021_INDEX_0                       0x00001E42 // DRV_TOUCH_AR1021_INDEX_0
#define IDH_DRV_TOUCH_AR1021_INDEX_COUNT                   0x00001E43 // DRV_TOUCH_AR1021_INDEX_COUNT
#define IDH_DRV_AR1021_Files                               0x00001E44 // DRV AR1021 Files
#define IDH_drv_ar1021_h                                   0x00001E45 // drv_ar1021.h
#define IDH_MTCH6301_Driver_Library                        0x00001E46 // MTCH6301 Driver Library
#define IDH_DRV_MTCH6301_Introduction                      0x00001E47 // DRV MTCH6301 Introduction
#define IDH_DRV_MTCH6301_Using_the_Library                 0x00001E48 // DRV MTCH6301 Using the Library
#define IDH_DRV_MTCH6301_Abstraction_Model                 0x00001E49 // DRV MTCH6301 Abstraction Model
#define IDH_DRV_MTCH6301_Library_Overview                  0x00001E4A // DRV MTCH6301 Library Overview
#define IDH_DRV_MTCH6301_How_the_Library_Works             0x00001E4B // DRV MTCH6301 How the Library Works
#define IDH_DRV_MTCH6301_Initializing_the_Driver           0x00001E4C // DRV MTCH6301 Initializing the Driver
#define IDH_DRV_MTCH6301_Opening_the_Driver                0x00001E4D // DRV MTCH6301 Opening the Driver
#define IDH_DRV_MTCH6301_Touch_Input_Read_Request          0x00001E4E // DRV MTCH6301 Touch Input Read Request
#define IDH_DRV_MTCH6301_Tasks_Routine                     0x00001E4F // DRV MTCH6301 Tasks Routine
#define IDH_DRV_MTCH6301_Configuring_the_Library           0x00001E50 // DRV MTCH6301 Configuring the Library
#define IDH_DRV_MTCH6301_CALIBRATION_DELAY                 0x00001E51 // DRV_MTCH6301_CALIBRATION_DELAY
#define IDH_DRV_MTCH6301_CALIBRATION_INSET                 0x00001E52 // DRV_MTCH6301_CALIBRATION_INSET
#define IDH_DRV_MTCH6301_CLIENTS_NUMBER                    0x00001E53 // DRV_MTCH6301_CLIENTS_NUMBER
#define IDH_DRV_MTCH6301_INDEX                             0x00001E54 // DRV_MTCH6301_INDEX
#define IDH_DRV_MTCH6301_INSTANCES_NUMBER                  0x00001E55 // DRV_MTCH6301_INSTANCES_NUMBER
#define IDH_DRV_MTCH6301_INTERRUPT_MODE                    0x00001E56 // DRV_MTCH6301_INTERRUPT_MODE
#define IDH_DRV_MTCH6301_SAMPLE_POINTS                     0x00001E57 // DRV_MTCH6301_SAMPLE_POINTS
#define IDH_DRV_MTCH6301_TOUCH_DIAMETER                    0x00001E58 // DRV_MTCH6301_TOUCH_DIAMETER
#define IDH_DRV_MTCH6301_Building_the_Library              0x00001E59 // DRV MTCH6301 Building the Library
#define IDH_DRV_MTCH6301_Library_Interface                 0x00001E5A // DRV MTCH6301 Library Interface
#define IDH_DRV_TOUCH_MTCH6301_Close_DRV_HANDLE            0x00001E5B // DRV_TOUCH_MTCH6301_Close@DRV_HANDLE
#define IDH_DRV_TOUCH_MTCH6301_Deinitialize_SYS_MODULE_OBJ 0x00001E5C // DRV_TOUCH_MTCH6301_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_MTCH6301_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001E5D // DRV_TOUCH_MTCH6301_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_TOUCH_MTCH6301_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001E5E // DRV_TOUCH_MTCH6301_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_TOUCH_MTCH6301_Status_SYS_MODULE_OBJ       0x00001E5F // DRV_TOUCH_MTCH6301_Status@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_MTCH6301_Tasks_SYS_MODULE_OBJ        0x00001E60 // DRV_TOUCH_MTCH6301_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_MTCH6301_ReadRequest_SYS_MODULE_OBJ  0x00001E61 // DRV_TOUCH_MTCH6301_ReadRequest@SYS_MODULE_OBJ
#define IDH_DRV_TOUCH_MTCH6301_TouchGetX_uint8_t           0x00001E62 // DRV_TOUCH_MTCH6301_TouchGetX@uint8_t
#define IDH_DRV_TOUCH_MTCH6301_TouchGetY_uint8_t           0x00001E63 // DRV_TOUCH_MTCH6301_TouchGetY@uint8_t
#define IDH_DRV_TOUCH_MTCH6301_TouchDataRead_SYS_MODULE_INDEX 0x00001E64 // DRV_TOUCH_MTCH6301_TouchDataRead@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_MTCH6301_TouchStatus_SYS_MODULE_INDEX 0x00001E65 // DRV_TOUCH_MTCH6301_TouchStatus@SYS_MODULE_INDEX
#define IDH_DRV_TOUCH_MTCH6301_HANDLE                      0x00001E66 // DRV_TOUCH_MTCH6301_HANDLE
#define IDH_DRV_TOUCH_MTCH6301_MODULE_ID                   0x00001E67 // DRV_TOUCH_MTCH6301_MODULE_ID
#define IDH_DRV_TOUCH_MTCH6301_HANDLE_INVALID              0x00001E68 // DRV_TOUCH_MTCH6301_HANDLE_INVALID
#define IDH_DRV_TOUCH_MTCH6301_I2C_READ_FRAME_SIZE         0x00001E69 // DRV_TOUCH_MTCH6301_I2C_READ_FRAME_SIZE
#define IDH_DRV_TOUCH_MTCH6301_CLIENT_OBJECT               0x00001E6A // DRV_TOUCH_MTCH6301_CLIENT_OBJECT
#define IDH_DRV_TOUCH_MTCH6301_INDEX_0                     0x00001E6B // DRV_TOUCH_MTCH6301_INDEX_0
#define IDH_DRV_TOUCH_MTCH6301_INDEX_1                     0x00001E6C // DRV_TOUCH_MTCH6301_INDEX_1
#define IDH_DRV_TOUCH_MTCH6301_INDEX_COUNT                 0x00001E6D // DRV_TOUCH_MTCH6301_INDEX_COUNT
#define IDH_DRV_TOUCH_MTCH6301_OBJECT                      0x00001E6E // DRV_TOUCH_MTCH6301_OBJECT
#define IDH_DRV_TOUCH_MTCH6301_TASK_QUEUE                  0x00001E6F // DRV_TOUCH_MTCH6301_TASK_QUEUE
#define IDH_DRV_TOUCH_MTCH6301_TASK_STATE                  0x00001E70 // DRV_TOUCH_MTCH6301_TASK_STATE
#define IDH_DRV_TOUCH_MTCH6301_I2C_MASTER_READ_ID          0x00001E71 // DRV_TOUCH_MTCH6301_I2C_MASTER_READ_ID
#define IDH_DRV_TOUCH_MTCH6301_I2C_MASTER_WRITE_ID         0x00001E72 // DRV_TOUCH_MTCH6301_I2C_MASTER_WRITE_ID
#define IDH_DRV_MTCH6301_Files                             0x00001E73 // DRV MTCH6301 Files
#define IDH_drv_mtch6301_h                                 0x00001E74 // drv_mtch6301.h
#define IDH_drv_mtch6301_config_template_h                 0x00001E75 // drv_mtch6301_config_template.h
#define IDH_MTCH6303_Driver_Library                        0x00001E76 // MTCH6303 Driver Library
#define IDH_DRV_MTCH6303_Introduction                      0x00001E77 // DRV MTCH6303 Introduction
#define IDH_DRV_MTCH6303_Using_the_Library                 0x00001E78 // DRV MTCH6303 Using the Library
#define IDH_DRV_MTCH6303_Abstraction_Model                 0x00001E79 // DRV MTCH6303 Abstraction Model
#define IDH_DRV_MTCH6303_Library_Overview                  0x00001E7A // DRV MTCH6303 Library Overview
#define IDH_DRV_MTCH6303_How_the_Library_Works             0x00001E7B // DRV MTCH6303 How the Library Works
#define IDH_DRV_MTCH6303_Configuring_the_Library           0x00001E7C // DRV MTCH6303 Configuring the Library
#define IDH_DRV_MTCH6303_Building_the_Library              0x00001E7D // DRV MTCH6303 Building the Library
#define IDH_DRV_MTCH6303_Library_Interface                 0x00001E7E // DRV MTCH6303 Library Interface
#define IDH_DRV_MTCH6303_Deinitialize                      0x00001E7F // DRV_MTCH6303_Deinitialize
#define IDH_DRV_MTCH6303_Initialize                        0x00001E80 // DRV_MTCH6303_Initialize
#define IDH_DRV_MTCH6303_Status                            0x00001E81 // DRV_MTCH6303_Status
#define IDH_DRV_MTCH6303_Tasks                             0x00001E82 // DRV_MTCH6303_Tasks
#define IDH_DRV_MTCH6303_Close                             0x00001E83 // DRV_MTCH6303_Close
#define IDH_DRV_MTCH6303_ErrorGet                          0x00001E84 // DRV_MTCH6303_ErrorGet
#define IDH_DRV_MTCH6303_Open                              0x00001E85 // DRV_MTCH6303_Open
#define IDH_DRV_MTCH6303_AddRegisterRead_DRV_MTCH6303_BUFFER_HANDLE___uint8_t_size_t_uint8_t__ 0x00001E86 // DRV_MTCH6303_AddRegisterRead@DRV_MTCH6303_BUFFER_HANDLE *@uint8_t@size_t@uint8_t *
#define IDH_DRV_MTCH6303_AddRegisterWrite_DRV_MTCH6303_BUFFER_HANDLE___uint8_t_size_t_uint8_t__ 0x00001E87 // DRV_MTCH6303_AddRegisterWrite@DRV_MTCH6303_BUFFER_HANDLE *@uint8_t@size_t@uint8_t *
#define IDH_DRV_MTCH6303_TOUCH_AddMessageCommandWrite_DRV_MTCH6303_TOUCH_BUFFER_HANDLE___DRV_MTCH6303 0x00001E88 // DRV_MTCH6303_TOUCH_AddMessageCommandWrite@DRV_MTCH6303_TOUCH_BUFFER_HANDLE *@DRV_MTCH6303_TOUCH_MESSAGE *@size_t
#define IDH_DRV_MTCH6303_TOUCH_AddMessageReportRead_DRV_MTCH6303_TOUCH_BUFFER_HANDLE___DRV_MTCH6303_T 0x00001E89 // DRV_MTCH6303_TOUCH_AddMessageReportRead@DRV_MTCH6303_TOUCH_BUFFER_HANDLE *@DRV_MTCH6303_TOUCH_MESSAGE *@size_t
#define IDH_DRV_MTCH6303_TOUCH_AddTouchInputRead_DRV_MTCH6303_TOUCH_BUFFER_HANDLE___DRV_MTCH6303_TOUC 0x00001E8A // DRV_MTCH6303_TOUCH_AddTouchInputRead@DRV_MTCH6303_TOUCH_BUFFER_HANDLE *@DRV_MTCH6303_TOUCH_DATA *
#define IDH_DRV_MTCH6303_TOUCH_BufferEventHandlerSet_DRV_MTCH6303_TOUCH_BUFFER_EVENT_HANDLER_uintptr_ 0x00001E8B // DRV_MTCH6303_TOUCH_BufferEventHandlerSet@DRV_MTCH6303_TOUCH_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_MTCH6303_TOUCH_Tasks                       0x00001E8C // DRV_MTCH6303_TOUCH_Tasks
#define IDH_DRV_MTCH6303_TouchInputMap_uint16_t_uint16_t   0x00001E8D // DRV_MTCH6303_TouchInputMap@uint16_t@uint16_t
#define IDH_DRV_MTCH6303_TouchInputRead_DRV_MTCH6303_BUFFER_HANDLE___DRV_MTCH6303_TOUCH_DATA__ 0x00001E8E // DRV_MTCH6303_TouchInputRead@DRV_MTCH6303_BUFFER_HANDLE *@DRV_MTCH6303_TOUCH_DATA *
#define IDH_DRV_MTCH6303_BufferEventHandlerSet_DRV_MTCH6303_BUFFER_EVENT_HANDLER_uintptr_t 0x00001E8F // DRV_MTCH6303_BufferEventHandlerSet@DRV_MTCH6303_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_MTCH6303_BUFFER_HANDLE_INVALID             0x00001E90 // DRV_MTCH6303_BUFFER_HANDLE_INVALID
#define IDH_DRV_MTCH6303_TOUCH_BUFFER_HANDLE_INVALID       0x00001E91 // DRV_MTCH6303_TOUCH_BUFFER_HANDLE_INVALID
#define IDH_DRV_MTCH6303_TOUCH_NUM_INPUTS                  0x00001E92 // DRV_MTCH6303_TOUCH_NUM_INPUTS
#define IDH_DRV_MTCH6303_BUFFER_EVENT                      0x00001E93 // DRV_MTCH6303_BUFFER_EVENT
#define IDH_DRV_MTCH6303_BUFFER_EVENT_HANDLER              0x00001E94 // DRV_MTCH6303_BUFFER_EVENT_HANDLER
#define IDH_DRV_MTCH6303_BUFFER_HANDLE                     0x00001E95 // DRV_MTCH6303_BUFFER_HANDLE
#define IDH_DRV_MTCH6303_CLIENT_STATUS                     0x00001E96 // DRV_MTCH6303_CLIENT_STATUS
#define IDH_DRV_MTCH6303_ERROR                             0x00001E97 // DRV_MTCH6303_ERROR
#define IDH_DRV_MTCH6303_TOUCH_BUFFER_EVENT                0x00001E98 // DRV_MTCH6303_TOUCH_BUFFER_EVENT
#define IDH_DRV_MTCH6303_TOUCH_BUFFER_EVENT_HANDLER        0x00001E99 // DRV_MTCH6303_TOUCH_BUFFER_EVENT_HANDLER
#define IDH_DRV_MTCH6303_TOUCH_BUFFER_HANDLE               0x00001E9A // DRV_MTCH6303_TOUCH_BUFFER_HANDLE
#define IDH_DRV_MTCH6303_TOUCH_DATA                        0x00001E9B // DRV_MTCH6303_TOUCH_DATA
#define IDH_DRV_MTCH6303_TOUCH_INPUT                       0x00001E9C // DRV_MTCH6303_TOUCH_INPUT
#define IDH_DRV_MTCH6303_TOUCH_MESSAGE                     0x00001E9D // DRV_MTCH6303_TOUCH_MESSAGE
#define IDH_DRV_MTCH6303_TOUCH_MESSAGE_HEADER              0x00001E9E // DRV_MTCH6303_TOUCH_MESSAGE_HEADER
#define IDH_DRV_MTCH6303_TOUCH_NIBBLE_0                    0x00001E9F // DRV_MTCH6303_TOUCH_NIBBLE_0
#define IDH_DRV_MTCH6303_TOUCH_STATUS                      0x00001EA0 // DRV_MTCH6303_TOUCH_STATUS
#define IDH_DRV_TOUCH_MTCH6303_MSG_ID                      0x00001EA1 // DRV_TOUCH_MTCH6303_MSG_ID
#define IDH_DRV_TOUCH_MTCH6303_I2C_REGISTER_MAP            0x00001EA2 // DRV_TOUCH_MTCH6303_I2C_REGISTER_MAP
#define IDH_DRV_MTCH6303_Files                             0x00001EA3 // DRV MTCH6303 Files
#define IDH_drv_mtch6303_h                                 0x00001EA4 // drv_mtch6303.h
#define IDH_MXT336T_Touch_Driver_Library                   0x00001EA5 // MXT336T Touch Driver Library
#define IDH_DRV_MXT336T_Intro                              0x00001EA6 // DRV MXT336T Intro
#define IDH_DRV_MXT336T_Using_the_Library                  0x00001EA7 // DRV MXT336T Using the Library
#define IDH_DRV_MXT336T_Abstraction_Model                  0x00001EA8 // DRV MXT336T Abstraction Model
#define IDH_DRV_MXT336T_Library_Overview                   0x00001EA9 // DRV MXT336T Library Overview
#define IDH_DRV_MXT336T_How_the_Library_Works              0x00001EAA // DRV MXT336T How the Library Works
#define IDH_DRV_MXT336T_Initializing_the_Driver            0x00001EAB // DRV MXT336T Initializing the Driver
#define IDH_DRV_MXT336T_Opening_the_Driver                 0x00001EAC // DRV MXT336T Opening the Driver
#define IDH_DRV_MXT336T_Touch_Input_Read_Request           0x00001EAD // DRV MXT336T Touch Input Read Request
#define IDH_DRV_MXT336T_Tasks_Routine                      0x00001EAE // DRV MXT336T Tasks Routine
#define IDH_DRV_MXT336T_Configuring_the_Library            0x00001EAF // DRV MXT336T Configuring the Library
#define IDH_DRV_MXT336T_CALIBRATION_DELAY                  0x00001EB0 // DRV_MXT336T_CALIBRATION_DELAY
#define IDH_DRV_MXT336T_CALIBRATION_INSET                  0x00001EB1 // DRV_MXT336T_CALIBRATION_INSET
#define IDH_DRV_MXT336T_CLIENTS_NUMBER                     0x00001EB2 // DRV_MXT336T_CLIENTS_NUMBER
#define IDH_DRV_MXT336T_INDEX                              0x00001EB3 // DRV_MXT336T_INDEX
#define IDH_DRV_MXT336T_INSTANCES_NUMBER                   0x00001EB4 // DRV_MXT336T_INSTANCES_NUMBER
#define IDH_DRV_MXT336T_INTERRUPT_MODE                     0x00001EB5 // DRV_MXT336T_INTERRUPT_MODE
#define IDH_DRV_MXT336T_SAMPLE_POINTS                      0x00001EB6 // DRV_MXT336T_SAMPLE_POINTS
#define IDH_DRV_MXT336T_TOUCH_DIAMETER                     0x00001EB7 // DRV_MXT336T_TOUCH_DIAMETER
#define IDH_DRV_MXT336T_Configuring_the_MHC                0x00001EB8 // DRV MXT336T Configuring the MHC
#define IDH_DRV_MXT336T_Building_the_Library               0x00001EB9 // DRV MXT336T Building the Library
#define IDH_DRV_MXT336T_Library_Interface                  0x00001EBA // DRV MXT336T Library Interface
#define IDH_DRV_MXT336T_Close_DRV_HANDLE                   0x00001EBB // DRV_MXT336T_Close@DRV_HANDLE
#define IDH_DRV_MXT336T_ReadRequest_SYS_MODULE_OBJ         0x00001EBC // DRV_MXT336T_ReadRequest@SYS_MODULE_OBJ
#define IDH_DRV_MXT336T_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x00001EBD // DRV_MXT336T_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_MXT336T_CloseObject_DRV_HANDLE             0x00001EBE // DRV_MXT336T_CloseObject@DRV_HANDLE
#define IDH_DRV_MXT336T_OpenObject_DRV_HANDLE_uint8_t_uint8_t 0x00001EBF // DRV_MXT336T_OpenObject@DRV_HANDLE@uint8_t@uint8_t
#define IDH_DRV_MXT336T_DEVICE_ClientObjectEventHandlerSet_DRV_HANDLE_DRV_MXT336T_CLIENT_CALLBACK_uin 0x00001EC0 // DRV_MXT336T_DEVICE_ClientObjectEventHandlerSet@DRV_HANDLE@DRV_MXT336T_CLIENT_CALLBACK@uintptr_t
#define IDH_DRV_MXT336T_Deinitialize_SYS_MODULE_OBJ        0x00001EC1 // DRV_MXT336T_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_MXT336T_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001EC2 // DRV_MXT336T_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_MXT336T_Status_SYS_MODULE_OBJ              0x00001EC3 // DRV_MXT336T_Status@SYS_MODULE_OBJ
#define IDH_DRV_MXT336T_Tasks_SYS_MODULE_OBJ               0x00001EC4 // DRV_MXT336T_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_MXT_Close_DRV_HANDLE                       0x00001EC5 // DRV_MXT_Close@DRV_HANDLE
#define IDH_DRV_MXT_MaxtouchEventCallback_DRV_HANDLE_DRV_MXT336T_OBJECT_CLIENT_EVENT_DATA___uintptr_t 0x00001EC6 // DRV_MXT_MaxtouchEventCallback@DRV_HANDLE@DRV_MXT336T_OBJECT_CLIENT_EVENT_DATA *@uintptr_t
#define IDH_DRV_MXT_Deinitialize_SYS_MODULE_OBJ            0x00001EC7 // DRV_MXT_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_MXT_Open_SYS_MODULE_INDEX_DRV_IO_INTENT    0x00001EC8 // DRV_MXT_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_MXT_TouchDataRead_SYS_MODULE_INDEX         0x00001EC9 // DRV_MXT_TouchDataRead@SYS_MODULE_INDEX
#define IDH_DRV_MXT_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001ECA // DRV_MXT_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_MXT_ReadRequest_SYS_MODULE_OBJ             0x00001ECB // DRV_MXT_ReadRequest@SYS_MODULE_OBJ
#define IDH_DRV_MXT_TouchGetX_uint8_t                      0x00001ECC // DRV_MXT_TouchGetX@uint8_t
#define IDH_DRV_MXT_TouchGetY_uint8_t                      0x00001ECD // DRV_MXT_TouchGetY@uint8_t
#define IDH_DRV_MXT_Status_SYS_MODULE_OBJ                  0x00001ECE // DRV_MXT_Status@SYS_MODULE_OBJ
#define IDH_DRV_MXT_Tasks_SYS_MODULE_OBJ                   0x00001ECF // DRV_MXT_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_MXT_TouchStatus_SYS_MODULE_INDEX           0x00001ED0 // DRV_MXT_TouchStatus@SYS_MODULE_INDEX
#define IDH_DRV_MXT_CLIENT_OBJECT                          0x00001ED1 // DRV_MXT_CLIENT_OBJECT
#define IDH_DRV_MXT_HANDLE                                 0x00001ED2 // DRV_MXT_HANDLE
#define IDH_DRV_MXT_INIT                                   0x00001ED3 // DRV_MXT_INIT
#define IDH_DRV_MXT_MODULE_ID                              0x00001ED4 // DRV_MXT_MODULE_ID
#define IDH_DRV_MXT_OBJECT                                 0x00001ED5 // DRV_MXT_OBJECT
#define IDH_DRV_MXT_TASK_QUEUE                             0x00001ED6 // DRV_MXT_TASK_QUEUE
#define IDH_DRV_MXT_TASK_STATE                             0x00001ED7 // DRV_MXT_TASK_STATE
#define IDH_DRV_MXT336T_CLIENT_CALLBACK                    0x00001ED8 // DRV_MXT336T_CLIENT_CALLBACK
#define IDH_DRV_MXT336T_HANDLE                             0x00001ED9 // DRV_MXT336T_HANDLE
#define IDH_DRV_MXT336T_INIT                               0x00001EDA // DRV_MXT336T_INIT
#define IDH_DRV_MXT336T_OBJECT_CLIENT_EVENT_DATA           0x00001EDB // DRV_MXT336T_OBJECT_CLIENT_EVENT_DATA
#define IDH_DRV_MXT336T_OBJECT_TYPE                        0x00001EDC // DRV_MXT336T_OBJECT_TYPE
#define IDH_DRV_MXT_HANDLE_INVALID                         0x00001EDD // DRV_MXT_HANDLE_INVALID
#define IDH__DRV_MXT336T_H                                 0x00001EDE // _DRV_MXT336T_H
#define IDH_DRV_MXT_I2C_MASTER_READ_ID                     0x00001EDF // DRV_MXT_I2C_MASTER_READ_ID
#define IDH_DRV_MXT_I2C_MASTER_WRITE_ID                    0x00001EE0 // DRV_MXT_I2C_MASTER_WRITE_ID
#define IDH_DRV_MXT_I2C_READ_FRAME_SIZE                    0x00001EE1 // DRV_MXT_I2C_READ_FRAME_SIZE
#define IDH_DRV_MXT_INDEX_0                                0x00001EE2 // DRV_MXT_INDEX_0
#define IDH_DRV_MXT_INDEX_1                                0x00001EE3 // DRV_MXT_INDEX_1
#define IDH_DRV_MXT_INDEX_COUNT                            0x00001EE4 // DRV_MXT_INDEX_COUNT
#define IDH_DRV_MXT336T_HANDLE_INVALID                     0x00001EE5 // DRV_MXT336T_HANDLE_INVALID
#define IDH_DRV_MXT336T_I2C_FRAME_SIZE                     0x00001EE6 // DRV_MXT336T_I2C_FRAME_SIZE
#define IDH_DRV_MXT336T_I2C_MASTER_READ_ID                 0x00001EE7 // DRV_MXT336T_I2C_MASTER_READ_ID
#define IDH_DRV_MXT336T_I2C_MASTER_WRITE_ID                0x00001EE8 // DRV_MXT336T_I2C_MASTER_WRITE_ID
#define IDH_DRV_MXT336T_I2C_READ_ID_FRAME_SIZE             0x00001EE9 // DRV_MXT336T_I2C_READ_ID_FRAME_SIZE
#define IDH_DRV_MXT336T_INDEX_0                            0x00001EEA // DRV_MXT336T_INDEX_0
#define IDH_DRV_MXT336T_INDEX_1                            0x00001EEB // DRV_MXT336T_INDEX_1
#define IDH_DRV_MXT336T_INDEX_COUNT                        0x00001EEC // DRV_MXT336T_INDEX_COUNT
#define IDH_t100_event                                     0x00001EED // t100_event
#define IDH_t100_type                                      0x00001EEE // t100_type
#define IDH_DRV_MXT336T_T100_XRANGE                        0x00001EEF // DRV_MXT336T_T100_XRANGE
#define IDH_DRV_MXT336T_T100_YRANGE                        0x00001EF0 // DRV_MXT336T_T100_YRANGE
#define IDH_DRV_MXT336T_Files                              0x00001EF1 // DRV MXT336T Files
#define IDH_drv_mxt_h                                      0x00001EF2 // drv_mxt.h
#define IDH_drv_mxt336t_h                                  0x00001EF3 // drv_mxt336t.h
#define IDH_VOLUME_IV__USB_Driver_Libraries                0x00001EF4 // VOLUME IV: USB Driver Libraries
#define IDH_DRV_USB_COMMON_Common_Interface                0x00001EF5 // DRV USB COMMON Common Interface
#define IDH_DRV_USB_COMMON_Driver_General_Client_Functions 0x00001EF6 // DRV USB COMMON Driver General Client Functions
#define IDH_DRV_USB_COMMON_Driver_Host_Mode_Client_Functions 0x00001EF7 // DRV USB COMMON Driver Host Mode Client Functions
#define IDH_DRV_USB_COMMON_Driver_Host_USB_Root_Hub_Port_Interface 0x00001EF8 // DRV USB COMMON Driver Host USB Root Hub Port Interface
#define IDH_DRV_USB_COMMON_Driver_Host_Root_Hub_Interface  0x00001EF9 // DRV USB COMMON Driver Host Root Hub Interface
#define IDH_DRV_USB_COMMON_Driver_Device_Mode_Client_Functions 0x00001EFA // DRV USB COMMON Driver Device Mode Client Functions
#define IDH_DRV_USB_COMMON_Opening_the_Driver              0x00001EFB // DRV USB COMMON Opening the Driver
#define IDH_DRV_USB_COMMON_USB_Driver_Host_Mode_Operation  0x00001EFC // DRV USB COMMON USB Driver Host Mode Operation
#define IDH_DRV_USB_COMMON_USB_Driver_Device_Mode_Operation 0x00001EFD // DRV USB COMMON USB Driver Device Mode Operation
#define IDH_DRV_USB_COMMON_General_Device_Mode_Operations  0x00001EFE // DRV USB COMMON General Device Mode Operations
#define IDH_DRV_USB_COMMON_Device_Endpoint_Operations      0x00001EFF // DRV USB COMMON Device Endpoint Operations
#define IDH_DRV_USB_COMMON_Transferring_Data_to_the_Host   0x00001F00 // DRV USB COMMON Transferring Data to the Host
#define IDH_DRV_USB_PIC32MX_USB_Driver                     0x00001F01 // DRV USB PIC32MX USB Driver
#define IDH_DRV_USB_PIC32MX_Using_the_Library              0x00001F02 // DRV USB PIC32MX Using the Library
#define IDH_DRV_USB_PIC32MX_Library_Overview               0x00001F03 // DRV USB PIC32MX Library Overview
#define IDH_DRV_USB_PIC32MX_Abstraction_Model              0x00001F04 // DRV USB PIC32MX Abstraction Model
#define IDH_DRV_USB_PIC32MX_How_the_Library_Works          0x00001F05 // DRV USB PIC32MX How the Library Works
#define IDH_DRV_USB_PIC32MX_Configuring_the_Library        0x00001F06 // DRV USB PIC32MX Configuring the Library
#define IDH_DRV_USBFS_DEVICE_SUPPORT                       0x00001F07 // DRV_USBFS_DEVICE_SUPPORT
#define IDH_DRV_USBFS_ENDPOINTS_NUMBER                     0x00001F08 // DRV_USBFS_ENDPOINTS_NUMBER
#define IDH_DRV_USBFS_HOST_ATTACH_DEBOUNCE_DURATION        0x00001F09 // DRV_USBFS_HOST_ATTACH_DEBOUNCE_DURATION
#define IDH_DRV_USBFS_HOST_NAK_LIMIT                       0x00001F0A // DRV_USBFS_HOST_NAK_LIMIT
#define IDH_DRV_USBFS_HOST_PIPES_NUMBER                    0x00001F0B // DRV_USBFS_HOST_PIPES_NUMBER
#define IDH_DRV_USBFS_HOST_RESET_DURATION                  0x00001F0C // DRV_USBFS_HOST_RESET_DURATION
#define IDH_DRV_USBFS_HOST_SUPPORT                         0x00001F0D // DRV_USBFS_HOST_SUPPORT
#define IDH_DRV_USBFS_INSTANCES_NUMBER                     0x00001F0E // DRV_USBFS_INSTANCES_NUMBER
#define IDH_DRV_USBFS_INTERRUPT_MODE                       0x00001F0F // DRV_USBFS_INTERRUPT_MODE
#define IDH_DRV_USB_PIC32MX_Building_the_Library           0x00001F10 // DRV USB PIC32MX Building the Library
#define IDH_DRV_USB_PIC32MX_Library_Interface              0x00001F11 // DRV USB PIC32MX Library Interface
#define IDH_DRV_USBFS_Status_SYS_MODULE_OBJ                0x00001F12 // DRV_USBFS_Status@SYS_MODULE_OBJ
#define IDH_DRV_USBFS_Tasks_SYS_MODULE_OBJ                 0x00001F13 // DRV_USBFS_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_USBFS_Tasks_ISR_SYS_MODULE_OBJ             0x00001F14 // DRV_USBFS_Tasks_ISR@SYS_MODULE_OBJ
#define IDH_DRV_USBFS_ClientEventCallBackSet_DRV_HANDLE_uintptr_t_DRV_USB_EVENT_CALLBACK 0x00001F15 // DRV_USBFS_ClientEventCallBackSet@DRV_HANDLE@uintptr_t@DRV_USB_EVENT_CALLBACK
#define IDH_DRV_USBFS_Close_DRV_HANDLE                     0x00001F16 // DRV_USBFS_Close@DRV_HANDLE
#define IDH_DRV_USBFS_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001F17 // DRV_USBFS_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_USBFS_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001F18 // DRV_USBFS_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_USBFS_DEVICE_AddressSet_DRV_HANDLE_uint8_t 0x00001F19 // DRV_USBFS_DEVICE_AddressSet@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_DEVICE_Attach_DRV_HANDLE             0x00001F1A // DRV_USBFS_DEVICE_Attach@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_CurrentSpeedGet_DRV_HANDLE    0x00001F1B // DRV_USBFS_DEVICE_CurrentSpeedGet@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_Detach_DRV_HANDLE             0x00001F1C // DRV_USBFS_DEVICE_Detach@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_EndpointDisable_DRV_HANDLE_USB_ENDPOINT 0x00001F1D // DRV_USBFS_DEVICE_EndpointDisable@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_EndpointDisableAll_DRV_HANDLE 0x00001F1E // DRV_USBFS_DEVICE_EndpointDisableAll@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_EndpointEnable_DRV_HANDLE_USB_ENDPOINT_USB_TRANSFER_TYPE_uint16_t 0x00001F1F // DRV_USBFS_DEVICE_EndpointEnable@DRV_HANDLE@USB_ENDPOINT@USB_TRANSFER_TYPE@uint16_t
#define IDH_DRV_USBFS_DEVICE_EndpointIsEnabled_DRV_HANDLE_USB_ENDPOINT 0x00001F20 // DRV_USBFS_DEVICE_EndpointIsEnabled@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_EndpointIsStalled_DRV_HANDLE_USB_ENDPOINT 0x00001F21 // DRV_USBFS_DEVICE_EndpointIsStalled@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_EndpointStall_DRV_HANDLE_USB_ENDPOINT 0x00001F22 // DRV_USBFS_DEVICE_EndpointStall@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_EndpointStallClear_DRV_HANDLE_USB_ENDPOINT 0x00001F23 // DRV_USBFS_DEVICE_EndpointStallClear@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_IRPCancel_DRV_HANDLE_USB_DEVICE_IRP__ 0x00001F24 // DRV_USBFS_DEVICE_IRPCancel@DRV_HANDLE@USB_DEVICE_IRP *
#define IDH_DRV_USBFS_DEVICE_IRPCancelAll_DRV_HANDLE_USB_ENDPOINT 0x00001F25 // DRV_USBFS_DEVICE_IRPCancelAll@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBFS_DEVICE_IRPSubmit_DRV_HANDLE_USB_ENDPOINT_USB_DEVICE_IRP__ 0x00001F26 // DRV_USBFS_DEVICE_IRPSubmit@DRV_HANDLE@USB_ENDPOINT@USB_DEVICE_IRP *
#define IDH_DRV_USBFS_DEVICE_RemoteWakeupStart_DRV_HANDLE  0x00001F27 // DRV_USBFS_DEVICE_RemoteWakeupStart@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_RemoteWakeupStop_DRV_HANDLE   0x00001F28 // DRV_USBFS_DEVICE_RemoteWakeupStop@DRV_HANDLE
#define IDH_DRV_USBFS_DEVICE_SOFNumberGet_DRV_HANDLE       0x00001F29 // DRV_USBFS_DEVICE_SOFNumberGet@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_EventsDisable_DRV_HANDLE        0x00001F2A // DRV_USBFS_HOST_EventsDisable@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_EventsEnable_DRV_HANDLE_bool    0x00001F2B // DRV_USBFS_HOST_EventsEnable@DRV_HANDLE@bool
#define IDH_DRV_USBFS_HOST_IRPCancel_USB_HOST_IRP__        0x00001F2C // DRV_USBFS_HOST_IRPCancel@USB_HOST_IRP *
#define IDH_DRV_USBFS_HOST_IRPSubmit_DRV_USBFS_HOST_PIPE_HANDLE_USB_HOST_IRP__ 0x00001F2D // DRV_USBFS_HOST_IRPSubmit@DRV_USBFS_HOST_PIPE_HANDLE@USB_HOST_IRP *
#define IDH_DRV_USBFS_HOST_PipeClose_DRV_USBFS_HOST_PIPE_HANDLE 0x00001F2E // DRV_USBFS_HOST_PipeClose@DRV_USBFS_HOST_PIPE_HANDLE
#define IDH_DRV_USBFS_HOST_PipeSetup_DRV_HANDLE_uint8_t_USB_ENDPOINT_uint8_t_uint8_t_USB_TRANSFER_TYP 0x00001F2F // DRV_USBFS_HOST_PipeSetup@DRV_HANDLE@uint8_t@USB_ENDPOINT@uint8_t@uint8_t@USB_TRANSFER_TYPE@uint8_t@uint16_t@USB_SPEED
#define IDH_DRV_USBFS_HOST_ROOT_HUB_BusSpeedGet_DRV_HANDLE 0x00001F30 // DRV_USBFS_HOST_ROOT_HUB_BusSpeedGet@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_ROOT_HUB_Initialize_DRV_HANDLE_USB_HOST_DEVICE_OBJ_HANDLE 0x00001F31 // DRV_USBFS_HOST_ROOT_HUB_Initialize@DRV_HANDLE@USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_DRV_USBFS_HOST_ROOT_HUB_MaximumCurrentGet_DRV_HANDLE 0x00001F32 // DRV_USBFS_HOST_ROOT_HUB_MaximumCurrentGet@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_ROOT_HUB_OperationEnable_DRV_HANDLE_bool 0x00001F33 // DRV_USBFS_HOST_ROOT_HUB_OperationEnable@DRV_HANDLE@bool
#define IDH_DRV_USBFS_HOST_ROOT_HUB_OperationIsEnabled_DRV_HANDLE 0x00001F34 // DRV_USBFS_HOST_ROOT_HUB_OperationIsEnabled@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortNumbersGet_DRV_HANDLE 0x00001F35 // DRV_USBFS_HOST_ROOT_HUB_PortNumbersGet@DRV_HANDLE
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortReset_DRV_HANDLE_uint8_t 0x00001F36 // DRV_USBFS_HOST_ROOT_HUB_PortReset@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortResetIsComplete_DRV_HANDLE_uint8_t 0x00001F37 // DRV_USBFS_HOST_ROOT_HUB_PortResetIsComplete@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortResume_DRV_HANDLE_uint8_t 0x00001F38 // DRV_USBFS_HOST_ROOT_HUB_PortResume@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortSpeedGet_DRV_HANDLE_uint8_t 0x00001F39 // DRV_USBFS_HOST_ROOT_HUB_PortSpeedGet@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_HOST_ROOT_HUB_PortSuspend_DRV_HANDLE_uint8_t 0x00001F3A // DRV_USBFS_HOST_ROOT_HUB_PortSuspend@DRV_HANDLE@uint8_t
#define IDH_DRV_USBFS_EVENT                                0x00001F3B // DRV_USBFS_EVENT
#define IDH_DRV_USBFS_EVENT_CALLBACK                       0x00001F3C // DRV_USBFS_EVENT_CALLBACK
#define IDH_DRV_USBFS_HOST_PIPE_HANDLE                     0x00001F3D // DRV_USBFS_HOST_PIPE_HANDLE
#define IDH_DRV_USBFS_INIT                                 0x00001F3E // DRV_USBFS_INIT
#define IDH_DRV_USBFS_OPMODES                              0x00001F3F // DRV_USBFS_OPMODES
#define IDH_DRV_USBFS_ROOT_HUB_PORT_INDICATION             0x00001F40 // DRV_USBFS_ROOT_HUB_PORT_INDICATION
#define IDH_DRV_USBFS_ROOT_HUB_PORT_OVER_CURRENT_DETECT    0x00001F41 // DRV_USBFS_ROOT_HUB_PORT_OVER_CURRENT_DETECT
#define IDH_DRV_USBFS_ROOT_HUB_PORT_POWER_ENABLE           0x00001F42 // DRV_USBFS_ROOT_HUB_PORT_POWER_ENABLE
#define IDH_DRV_USBFS_DEVICE_INTERFACE                     0x00001F43 // DRV_USBFS_DEVICE_INTERFACE
#define IDH_DRV_USBFS_ENDPOINT_TABLE_ENTRY_SIZE            0x00001F44 // DRV_USBFS_ENDPOINT_TABLE_ENTRY_SIZE
#define IDH_DRV_USBFS_HOST_INTERFACE                       0x00001F45 // DRV_USBFS_HOST_INTERFACE
#define IDH_DRV_USBFS_HOST_PIPE_HANDLE_INVALID             0x00001F46 // DRV_USBFS_HOST_PIPE_HANDLE_INVALID
#define IDH_DRV_USBFS_INDEX_0                              0x00001F47 // DRV_USBFS_INDEX_0
#define IDH_DRV_USBFS_INDEX_1                              0x00001F48 // DRV_USBFS_INDEX_1
#define IDH_DRV_USB_PIC32MX_Files                          0x00001F49 // DRV USB PIC32MX Files
#define IDH_drv_usbfs_h                                    0x00001F4A // drv_usbfs.h
#define IDH_drv_usbfs_config_template_h                    0x00001F4B // drv_usbfs_config_template.h
#define IDH_DRV_USB_PIC32MZ_USB_Driver                     0x00001F4C // DRV USB PIC32MZ USB Driver
#define IDH_DRV_USB_PIC32MZ_Using_the_Library              0x00001F4D // DRV USB PIC32MZ Using the Library
#define IDH_DRV_USB_PIC32MZ_Library_Overview               0x00001F4E // DRV USB PIC32MZ Library Overview
#define IDH_DRV_USB_PIC32MZ_Abstraction_Model              0x00001F4F // DRV USB PIC32MZ Abstraction Model
#define IDH_DRV_USB_PIC32MZ_How_the_Library_Works          0x00001F50 // DRV USB PIC32MZ How the Library Works
#define IDH_DRV_USB_PIC32MZ_Configuring_the_Library        0x00001F51 // DRV USB PIC32MZ Configuring the Library
#define IDH_DRV_USBHS_DEVICE_SUPPORT                       0x00001F52 // DRV_USBHS_DEVICE_SUPPORT
#define IDH_DRV_USBHS_ENDPOINTS_NUMBER                     0x00001F53 // DRV_USBHS_ENDPOINTS_NUMBER
#define IDH_DRV_USBHS_HOST_ATTACH_DEBOUNCE_DURATION        0x00001F54 // DRV_USBHS_HOST_ATTACH_DEBOUNCE_DURATION
#define IDH_DRV_USBHS_HOST_NAK_LIMIT                       0x00001F55 // DRV_USBHS_HOST_NAK_LIMIT
#define IDH_DRV_USBHS_HOST_PIPES_NUMBER                    0x00001F56 // DRV_USBHS_HOST_PIPES_NUMBER
#define IDH_DRV_USBHS_HOST_RESET_DURATION                  0x00001F57 // DRV_USBHS_HOST_RESET_DURATION
#define IDH_DRV_USBHS_HOST_SUPPORT                         0x00001F58 // DRV_USBHS_HOST_SUPPORT
#define IDH_DRV_USBHS_INSTANCES_NUMBER                     0x00001F59 // DRV_USBHS_INSTANCES_NUMBER
#define IDH_DRV_USBHS_INTERRUPT_MODE                       0x00001F5A // DRV_USBHS_INTERRUPT_MODE
#define IDH_DRV_USB_PIC32MZ_Building_the_Library           0x00001F5B // DRV USB PIC32MZ Building the Library
#define IDH_DRV_USB_PIC32MZ_Library_Interface              0x00001F5C // DRV USB PIC32MZ Library Interface
#define IDH_DRV_USBHS_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001F5D // DRV_USBHS_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_USBHS_Status_SYS_MODULE_OBJ                0x00001F5E // DRV_USBHS_Status@SYS_MODULE_OBJ
#define IDH_DRV_USBHS_Tasks_SYS_MODULE_OBJ                 0x00001F5F // DRV_USBHS_Tasks@SYS_MODULE_OBJ
#define IDH_DRV_USBHS_Tasks_ISR_SYS_MODULE_OBJ             0x00001F60 // DRV_USBHS_Tasks_ISR@SYS_MODULE_OBJ
#define IDH_DRV_USBHS_Tasks_ISR_USBDMA_SYS_MODULE_OBJ      0x00001F61 // DRV_USBHS_Tasks_ISR_USBDMA@SYS_MODULE_OBJ
#define IDH_DRV_USBHS_ClientEventCallBackSet_DRV_HANDLE_uintptr_t_DRV_USB_EVENT_CALLBACK 0x00001F62 // DRV_USBHS_ClientEventCallBackSet@DRV_HANDLE@uintptr_t@DRV_USB_EVENT_CALLBACK
#define IDH_DRV_USBHS_Close_DRV_HANDLE                     0x00001F63 // DRV_USBHS_Close@DRV_HANDLE
#define IDH_DRV_USBHS_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001F64 // DRV_USBHS_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_USBHS_DEVICE_AddressSet_DRV_HANDLE_uint8_t 0x00001F65 // DRV_USBHS_DEVICE_AddressSet@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_DEVICE_Attach_DRV_HANDLE             0x00001F66 // DRV_USBHS_DEVICE_Attach@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_CurrentSpeedGet_DRV_HANDLE    0x00001F67 // DRV_USBHS_DEVICE_CurrentSpeedGet@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_Detach_DRV_HANDLE             0x00001F68 // DRV_USBHS_DEVICE_Detach@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_EndpointDisable_DRV_HANDLE_USB_ENDPOINT 0x00001F69 // DRV_USBHS_DEVICE_EndpointDisable@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_EndpointDisableAll_DRV_HANDLE 0x00001F6A // DRV_USBHS_DEVICE_EndpointDisableAll@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_EndpointEnable_DRV_HANDLE_USB_ENDPOINT_USB_TRANSFER_TYPE_uint16_t 0x00001F6B // DRV_USBHS_DEVICE_EndpointEnable@DRV_HANDLE@USB_ENDPOINT@USB_TRANSFER_TYPE@uint16_t
#define IDH_DRV_USBHS_DEVICE_EndpointIsEnabled_DRV_HANDLE_USB_ENDPOINT 0x00001F6C // DRV_USBHS_DEVICE_EndpointIsEnabled@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_EndpointIsStalled_DRV_HANDLE_USB_ENDPOINT 0x00001F6D // DRV_USBHS_DEVICE_EndpointIsStalled@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_EndpointStall_DRV_HANDLE_USB_ENDPOINT 0x00001F6E // DRV_USBHS_DEVICE_EndpointStall@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_EndpointStallClear_DRV_HANDLE_USB_ENDPOINT 0x00001F6F // DRV_USBHS_DEVICE_EndpointStallClear@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_IRPCancel_DRV_HANDLE_USB_DEVICE_IRP__ 0x00001F70 // DRV_USBHS_DEVICE_IRPCancel@DRV_HANDLE@USB_DEVICE_IRP *
#define IDH_DRV_USBHS_DEVICE_IRPCancelAll_DRV_HANDLE_USB_ENDPOINT 0x00001F71 // DRV_USBHS_DEVICE_IRPCancelAll@DRV_HANDLE@USB_ENDPOINT
#define IDH_DRV_USBHS_DEVICE_IRPSubmit_DRV_HANDLE_USB_ENDPOINT_USB_DEVICE_IRP__ 0x00001F72 // DRV_USBHS_DEVICE_IRPSubmit@DRV_HANDLE@USB_ENDPOINT@USB_DEVICE_IRP *
#define IDH_DRV_USBHS_DEVICE_RemoteWakeupStart_DRV_HANDLE  0x00001F73 // DRV_USBHS_DEVICE_RemoteWakeupStart@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_RemoteWakeupStop_DRV_HANDLE   0x00001F74 // DRV_USBHS_DEVICE_RemoteWakeupStop@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_SOFNumberGet_DRV_HANDLE       0x00001F75 // DRV_USBHS_DEVICE_SOFNumberGet@DRV_HANDLE
#define IDH_DRV_USBHS_DEVICE_TestModeEnter_DRV_HANDLE_USB_TEST_MODE_SELECTORS 0x00001F76 // DRV_USBHS_DEVICE_TestModeEnter@DRV_HANDLE@USB_TEST_MODE_SELECTORS
#define IDH_DRV_USBHS_DEVICE_TestModeExit_DRV_HANDLE_USB_TEST_MODE_SELECTORS 0x00001F77 // DRV_USBHS_DEVICE_TestModeExit@DRV_HANDLE@USB_TEST_MODE_SELECTORS
#define IDH_DRV_USBHS_HOST_EventsDisable_DRV_HANDLE        0x00001F78 // DRV_USBHS_HOST_EventsDisable@DRV_HANDLE
#define IDH_DRV_USBHS_HOST_EventsEnable_DRV_HANDLE_bool    0x00001F79 // DRV_USBHS_HOST_EventsEnable@DRV_HANDLE@bool
#define IDH_DRV_USBHS_HOST_IRPCancel_USB_HOST_IRP__        0x00001F7A // DRV_USBHS_HOST_IRPCancel@USB_HOST_IRP *
#define IDH_DRV_USBHS_HOST_IRPSubmit_DRV_USBHS_HOST_PIPE_HANDLE_USB_HOST_IRP__ 0x00001F7B // DRV_USBHS_HOST_IRPSubmit@DRV_USBHS_HOST_PIPE_HANDLE@USB_HOST_IRP *
#define IDH_DRV_USBHS_HOST_PipeClose_DRV_USBHS_HOST_PIPE_HANDLE 0x00001F7C // DRV_USBHS_HOST_PipeClose@DRV_USBHS_HOST_PIPE_HANDLE
#define IDH_DRV_USBHS_HOST_PipeSetup_DRV_HANDLE_uint8_t_USB_ENDPOINT_uint8_t_uint8_t_USB_TRANSFER_TYP 0x00001F7D // DRV_USBHS_HOST_PipeSetup@DRV_HANDLE@uint8_t@USB_ENDPOINT@uint8_t@uint8_t@USB_TRANSFER_TYPE@uint8_t@uint16_t@USB_SPEED
#define IDH_DRV_USBHS_HOST_ROOT_HUB_BusSpeedGet_DRV_HANDLE 0x00001F7E // DRV_USBHS_HOST_ROOT_HUB_BusSpeedGet@DRV_HANDLE
#define IDH_DRV_USBHS_HOST_ROOT_HUB_Initialize_DRV_HANDLE_USB_HOST_DEVICE_OBJ_HANDLE 0x00001F7F // DRV_USBHS_HOST_ROOT_HUB_Initialize@DRV_HANDLE@USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_DRV_USBHS_HOST_ROOT_HUB_MaximumCurrentGet_DRV_HANDLE 0x00001F80 // DRV_USBHS_HOST_ROOT_HUB_MaximumCurrentGet@DRV_HANDLE
#define IDH_DRV_USBHS_HOST_ROOT_HUB_OperationEnable_DRV_HANDLE_bool 0x00001F81 // DRV_USBHS_HOST_ROOT_HUB_OperationEnable@DRV_HANDLE@bool
#define IDH_DRV_USBHS_HOST_ROOT_HUB_OperationIsEnabled_DRV_HANDLE 0x00001F82 // DRV_USBHS_HOST_ROOT_HUB_OperationIsEnabled@DRV_HANDLE
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortNumbersGet_DRV_HANDLE 0x00001F83 // DRV_USBHS_HOST_ROOT_HUB_PortNumbersGet@DRV_HANDLE
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortReset_DRV_HANDLE_uint8_t 0x00001F84 // DRV_USBHS_HOST_ROOT_HUB_PortReset@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortResetIsComplete_DRV_HANDLE_uint8_t 0x00001F85 // DRV_USBHS_HOST_ROOT_HUB_PortResetIsComplete@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortResume_DRV_HANDLE_uint8_t 0x00001F86 // DRV_USBHS_HOST_ROOT_HUB_PortResume@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortSpeedGet_DRV_HANDLE_uint8_t 0x00001F87 // DRV_USBHS_HOST_ROOT_HUB_PortSpeedGet@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_HOST_ROOT_HUB_PortSuspend_DRV_HANDLE_uint8_t 0x00001F88 // DRV_USBHS_HOST_ROOT_HUB_PortSuspend@DRV_HANDLE@uint8_t
#define IDH_DRV_USBHS_EVENT                                0x00001F89 // DRV_USBHS_EVENT
#define IDH_DRV_USBHS_EVENT_CALLBACK                       0x00001F8A // DRV_USBHS_EVENT_CALLBACK
#define IDH_DRV_USBHS_HOST_PIPE_HANDLE                     0x00001F8B // DRV_USBHS_HOST_PIPE_HANDLE
#define IDH_DRV_USBHS_INIT                                 0x00001F8C // DRV_USBHS_INIT
#define IDH_DRV_USBHS_OPMODES                              0x00001F8D // DRV_USBHS_OPMODES
#define IDH_DRV_USBHS_ROOT_HUB_PORT_INDICATION             0x00001F8E // DRV_USBHS_ROOT_HUB_PORT_INDICATION
#define IDH_DRV_USBHS_ROOT_HUB_PORT_OVER_CURRENT_DETECT    0x00001F8F // DRV_USBHS_ROOT_HUB_PORT_OVER_CURRENT_DETECT
#define IDH_DRV_USBHS_ROOT_HUB_PORT_POWER_ENABLE           0x00001F90 // DRV_USBHS_ROOT_HUB_PORT_POWER_ENABLE
#define IDH_DRV_USBHS_DEVICE_INTERFACE                     0x00001F91 // DRV_USBHS_DEVICE_INTERFACE
#define IDH_DRV_USBHS_HOST_INTERFACE                       0x00001F92 // DRV_USBHS_HOST_INTERFACE
#define IDH_DRV_USBHS_HOST_PIPE_HANDLE_INVALID             0x00001F93 // DRV_USBHS_HOST_PIPE_HANDLE_INVALID
#define IDH_DRV_USBHS_INDEX_0                              0x00001F94 // DRV_USBHS_INDEX_0
#define IDH_DRV_USB_PIC32MZ_Files                          0x00001F95 // DRV USB PIC32MZ Files
#define IDH_drv_usbhs_h                                    0x00001F96 // drv_usbhs.h
#define IDH_drv_usbhs_config_template_h                    0x00001F97 // drv_usbhs_config_template.h
#define IDH_USART_Driver_Library                           0x00001F98 // USART Driver Library
#define IDH_DRV_USART_Introduction                         0x00001F99 // DRV USART Introduction
#define IDH_DRV_USART_Using_the_Library                    0x00001F9A // DRV USART Using the Library
#define IDH_DRV_USART_Abstraction_Model                    0x00001F9B // DRV USART Abstraction Model
#define IDH_DRV_USART_Library_Overview                     0x00001F9C // DRV USART Library Overview
#define IDH_DRV_USART_How_the_Library_Works                0x00001F9D // DRV USART How the Library Works
#define IDH_DRV_USART_Initializing_the_USART_Driver        0x00001F9E // DRV USART Initializing the USART Driver
#define IDH_DRV_USART_Opening_the_USART_Driver             0x00001F9F // DRV USART Opening the USART Driver
#define IDH_DRV_USART_Byte_Data_Transfer_Model             0x00001FA0 // DRV USART Byte Data Transfer Model
#define IDH_DRV_USART_File_I_O_Type_Read_Write_Data_Transfer_Model 0x00001FA1 // DRV USART File I/O Type Read Write Data Transfer Model
#define IDH_DRV_USART_Buffer_Queue_Data_Transfer_Model     0x00001FA2 // DRV USART Buffer Queue Data Transfer Model
#define IDH_DRV_USART_Driver_Tasks_Routine                 0x00001FA3 // DRV USART Driver Tasks Routine
#define IDH_DRV_USART_Using_the_USART_Driver_with_DMA      0x00001FA4 // DRV USART Using the USART Driver with DMA
#define IDH_DRV_USART_Configuring_the_Library              0x00001FA5 // DRV USART Configuring the Library
#define IDH_DRV_USART_CLIENTS_NUMBER                       0x00001FA6 // DRV_USART_CLIENTS_NUMBER
#define IDH_DRV_USART_INDEX                                0x00001FA7 // DRV_USART_INDEX
#define IDH_DRV_USART_INTERRUPT_MODE                       0x00001FA8 // DRV_USART_INTERRUPT_MODE
#define IDH_DRV_USART_INTERRUPT_SOURCE_ERROR               0x00001FA9 // DRV_USART_INTERRUPT_SOURCE_ERROR
#define IDH_DRV_USART_PERIPHERAL_ID                        0x00001FAA // DRV_USART_PERIPHERAL_ID
#define IDH_DRV_USART_INSTANCES_NUMBER                     0x00001FAB // DRV_USART_INSTANCES_NUMBER
#define IDH_DRV_USART_BUFFER_QUEUE_SUPPORT                 0x00001FAC // DRV_USART_BUFFER_QUEUE_SUPPORT
#define IDH_DRV_USART_BYTE_MODEL_SUPPORT                   0x00001FAD // DRV_USART_BYTE_MODEL_SUPPORT
#define IDH_DRV_USART_INTERRUPT_SOURCE_RECEIVE             0x00001FAE // DRV_USART_INTERRUPT_SOURCE_RECEIVE
#define IDH_DRV_USART_INTERRUPT_SOURCE_RECEIVE_DMA         0x00001FAF // DRV_USART_INTERRUPT_SOURCE_RECEIVE_DMA
#define IDH_DRV_USART_INTERRUPT_SOURCE_TRANSMIT            0x00001FB0 // DRV_USART_INTERRUPT_SOURCE_TRANSMIT
#define IDH_DRV_USART_INTERRUPT_SOURCE_TRANSMIT_DMA        0x00001FB1 // DRV_USART_INTERRUPT_SOURCE_TRANSMIT_DMA
#define IDH_DRV_USART_QUEUE_DEPTH_COMBINED                 0x00001FB2 // DRV_USART_QUEUE_DEPTH_COMBINED
#define IDH_DRV_USART_READ_WRITE_MODEL_SUPPORT             0x00001FB3 // DRV_USART_READ_WRITE_MODEL_SUPPORT
#define IDH_DRV_USART_RECEIVE_DMA                          0x00001FB4 // DRV_USART_RECEIVE_DMA
#define IDH_DRV_USART_TRANSMIT_DMA                         0x00001FB5 // DRV_USART_TRANSMIT_DMA
#define IDH_DRV_USART_BAUD_RATE_IDXn                       0x00001FB6 // DRV_USART_BAUD_RATE_IDXn
#define IDH_DRV_USART_BYTE_MODEL_BLOCKING                  0x00001FB7 // DRV_USART_BYTE_MODEL_BLOCKING
#define IDH_DRV_USART_BYTE_MODEL_CALLBACK                  0x00001FB8 // DRV_USART_BYTE_MODEL_CALLBACK
#define IDH_DRV_USART_RCV_QUEUE_SIZE_IDXn                  0x00001FB9 // DRV_USART_RCV_QUEUE_SIZE_IDXn
#define IDH_DRV_USART_XMIT_QUEUE_SIZE_IDXn                 0x00001FBA // DRV_USART_XMIT_QUEUE_SIZE_IDXn
#define IDH_DRV_USART_Building_the_Library                 0x00001FBB // DRV USART Building the Library
#define IDH_DRV_USART_Library_Interface                    0x00001FBC // DRV USART Library Interface
#define IDH_DRV_USART_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00001FBD // DRV_USART_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_DRV_USART_Deinitialize_SYS_MODULE_OBJ          0x00001FBE // DRV_USART_Deinitialize@SYS_MODULE_OBJ
#define IDH_DRV_USART_Status_SYS_MODULE_OBJ                0x00001FBF // DRV_USART_Status@SYS_MODULE_OBJ
#define IDH_DRV_USART_TasksReceive_SYS_MODULE_OBJ          0x00001FC0 // DRV_USART_TasksReceive@SYS_MODULE_OBJ
#define IDH_DRV_USART_TasksTransmit_SYS_MODULE_OBJ         0x00001FC1 // DRV_USART_TasksTransmit@SYS_MODULE_OBJ
#define IDH_DRV_USART_TasksError_SYS_MODULE_OBJ            0x00001FC2 // DRV_USART_TasksError@SYS_MODULE_OBJ
#define IDH_DRV_USART_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00001FC3 // DRV_USART_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_DRV_USART_Close_DRV_HANDLE                     0x00001FC4 // DRV_USART_Close@DRV_HANDLE
#define IDH_DRV_USART_ClientStatus_DRV_HANDLE              0x00001FC5 // DRV_USART_ClientStatus@DRV_HANDLE
#define IDH_DRV_USART_ErrorGet_DRV_HANDLE                  0x00001FC6 // DRV_USART_ErrorGet@DRV_HANDLE
#define IDH_DRV_USART_BaudSet_DRV_HANDLE_uint32_t          0x00001FC7 // DRV_USART_BaudSet@DRV_HANDLE@uint32_t
#define IDH_DRV_USART_LineControlSet_DRV_HANDLE_DRV_USART_LINE_CONTROL 0x00001FC8 // DRV_USART_LineControlSet@DRV_HANDLE@DRV_USART_LINE_CONTROL
#define IDH_DRV_USART_BufferAddRead_DRV_HANDLE_DRV_USART_BUFFER_HANDLE___const_void___size_t 0x00001FC9 // DRV_USART_BufferAddRead@DRV_HANDLE@DRV_USART_BUFFER_HANDLE * const@void *@size_t
#define IDH_DRV_USART_BufferAddWrite_DRV_HANDLE_DRV_USART_BUFFER_HANDLE___void___size_t 0x00001FCA // DRV_USART_BufferAddWrite@DRV_HANDLE@DRV_USART_BUFFER_HANDLE *@void *@size_t
#define IDH_DRV_USART_BufferEventHandlerSet_DRV_HANDLE_DRV_USART_BUFFER_EVENT_HANDLER_uintptr_t 0x00001FCB // DRV_USART_BufferEventHandlerSet@DRV_HANDLE@DRV_USART_BUFFER_EVENT_HANDLER@uintptr_t
#define IDH_DRV_USART_BufferProcessedSizeGet_DRV_USART_BUFFER_HANDLE 0x00001FCC // DRV_USART_BufferProcessedSizeGet@DRV_USART_BUFFER_HANDLE
#define IDH_DRV_USART_AddressedBufferAddWrite_DRV_HANDLE_DRV_USART_BUFFER_HANDLE___uint8_t_void___siz 0x00001FCD // DRV_USART_AddressedBufferAddWrite@DRV_HANDLE@DRV_USART_BUFFER_HANDLE *@uint8_t@void *@size_t
#define IDH_DRV_USART_BufferCompletedBytesGet_DRV_USART_BUFFER_HANDLE 0x00001FCE // DRV_USART_BufferCompletedBytesGet@DRV_USART_BUFFER_HANDLE
#define IDH_DRV_USART_BufferRemove_DRV_USART_BUFFER_HANDLE 0x00001FCF // DRV_USART_BufferRemove@DRV_USART_BUFFER_HANDLE
#define IDH_DRV_USART_Read_DRV_HANDLE_void___size_t        0x00001FD0 // DRV_USART_Read@DRV_HANDLE@void *@size_t
#define IDH_DRV_USART_Write_DRV_HANDLE_void___size_t       0x00001FD1 // DRV_USART_Write@DRV_HANDLE@void *@size_t
#define IDH_DRV_USART_ReadByte_DRV_HANDLE                  0x00001FD2 // DRV_USART_ReadByte@DRV_HANDLE
#define IDH_DRV_USART_WriteByte_DRV_HANDLE_uint8_t         0x00001FD3 // DRV_USART_WriteByte@DRV_HANDLE@uint8_t
#define IDH_DRV_USART_TransmitBufferSizeGet_DRV_HANDLE     0x00001FD4 // DRV_USART_TransmitBufferSizeGet@DRV_HANDLE
#define IDH_DRV_USART_ReceiverBufferSizeGet_DRV_HANDLE     0x00001FD5 // DRV_USART_ReceiverBufferSizeGet@DRV_HANDLE
#define IDH_DRV_USART_TransferStatus_DRV_HANDLE            0x00001FD6 // DRV_USART_TransferStatus@DRV_HANDLE
#define IDH_DRV_USART_TransmitBufferIsFull_DRV_HANDLE      0x00001FD7 // DRV_USART_TransmitBufferIsFull@DRV_HANDLE
#define IDH_DRV_USART_ReceiverBufferIsEmpty_DRV_HANDLE     0x00001FD8 // DRV_USART_ReceiverBufferIsEmpty@DRV_HANDLE
#define IDH_DRV_USART_ByteErrorCallbackSet_SYS_MODULE_INDEX_DRV_USART_BYTE_EVENT_HANDLER 0x00001FD9 // DRV_USART_ByteErrorCallbackSet@SYS_MODULE_INDEX@DRV_USART_BYTE_EVENT_HANDLER
#define IDH_DRV_USART_ByteReceiveCallbackSet_SYS_MODULE_INDEX_DRV_USART_BYTE_EVENT_HANDLER 0x00001FDA // DRV_USART_ByteReceiveCallbackSet@SYS_MODULE_INDEX@DRV_USART_BYTE_EVENT_HANDLER
#define IDH_DRV_USART_ByteTransmitCallbackSet_SYS_MODULE_INDEX_DRV_USART_BYTE_EVENT_HANDLER 0x00001FDB // DRV_USART_ByteTransmitCallbackSet@SYS_MODULE_INDEX@DRV_USART_BYTE_EVENT_HANDLER
#define IDH_DRV_USART_Files                                0x00001FDC // DRV USART Files
#define IDH_drv_usart_h                                    0x00001FDD // drv_usart.h
#define IDH_drv_usart_config_template_h                    0x00001FDE // drv_usart_config_template.h
#define IDH_Wi_Fi_Driver_Libraries                         0x00001FDF // Wi-Fi Driver Libraries
#define IDH_MRF24WN_Wi_Fi_Driver_Library                   0x00001FE0 // MRF24WN Wi-Fi Driver Library
#define IDH_DRV_MRF24WN_WIFI_Introduction                  0x00001FE1 // DRV MRF24WN WIFI Introduction
#define IDH_DRV_MRF24WN_WIFI_Using_the_Library             0x00001FE2 // DRV MRF24WN WIFI Using the Library
#define IDH_DRV_WIFI_MRF24WN_Abstraction_Model             0x00001FE3 // DRV WIFI MRF24WN Abstraction Model
#define IDH_DRV_WIFI_MRF24WN_Library_Overview              0x00001FE4 // DRV WIFI MRF24WN Library Overview
#define IDH_DRV_WIFI_MRF24WN_How_the_Library_Works         0x00001FE5 // DRV WIFI MRF24WN How the Library Works
#define IDH_DRV_WIFI_MRF24WN_System_Initialization         0x00001FE6 // DRV WIFI MRF24WN System Initialization
#define IDH_DRV_WIFI_MRF24WN_Core_Functionality            0x00001FE7 // DRV WIFI MRF24WN Core Functionality
#define IDH_DRV_MRF24WN_WIFI_Configuring_the_Library       0x00001FE8 // DRV MRF24WN WIFI Configuring the Library
#define IDH_DRV_WIFI_MRF24WN_Sample_Functionality          0x00001FE9 // DRV WIFI MRF24WN Sample Functionality
#define IDH_DRV_MRF24WN_WIFI_Building_the_Library          0x00001FEA // DRV MRF24WN WIFI Building the Library
#define IDH_DRV_MRF24WN_WIFI_Console_Commands              0x00001FEB // DRV MRF24WN WIFI Console Commands
#define IDH_DRV_MRF24WN_WIFI_Library_Interface             0x00001FEC // DRV MRF24WN WIFI Library Interface
#define IDH_WDRV_SPI_In_uint8_t__const_uint16_t_uint8_t__const_uint16_t 0x00001FED // WDRV_SPI_In@uint8_t *const@uint16_t@uint8_t *const@uint16_t
#define IDH_WDRV_SPI_Out_uint8_t__const_uint16_t           0x00001FEE // WDRV_SPI_Out@uint8_t *const@uint16_t
#define IDH_WDRV_GPIO_Init                                 0x00001FEF // WDRV_GPIO_Init
#define IDH_WDRV_GPIO_PowerOff                             0x00001FF0 // WDRV_GPIO_PowerOff
#define IDH_WDRV_GPIO_PowerOn                              0x00001FF1 // WDRV_GPIO_PowerOn
#define IDH_WDRV_IsPowerOff                                0x00001FF2 // WDRV_IsPowerOff
#define IDH_WDRV_MRF24WN_ISR                               0x00001FF3 // WDRV_MRF24WN_ISR
#define IDH_WDRV_EXT_CmdConnectContextChannelGet_uint16_t__ 0x00001FF4 // WDRV_EXT_CmdConnectContextChannelGet@uint16_t *
#define IDH_WDRV_EXT_CmdPowerSaveGet_bool__                0x00001FF5 // WDRV_EXT_CmdPowerSaveGet@bool *
#define IDH_WDRV_EXT_ScanResultGet_uint16_t_WDRV_SCAN_RESULT__ 0x00001FF6 // WDRV_EXT_ScanResultGet@uint16_t@WDRV_SCAN_RESULT *
#define IDH_WDRV_EXT_CmdNetModeIBSSSet                     0x00001FF7 // WDRV_EXT_CmdNetModeIBSSSet
#define IDH_WDRV_EXT_CmdSecWPA2Set_uint8_t___uint16_t      0x00001FF8 // WDRV_EXT_CmdSecWPA2Set@uint8_t *@uint16_t
#define IDH_WDRV_EXT_Initialize_WDRV_CALLBACKS__const      0x00001FF9 // WDRV_EXT_Initialize@WDRV_CALLBACKS *const
#define IDH_WDRV_EXT_Initialize_WDRV_HOOKS__const_bool     0x00001FFA // WDRV_EXT_Initialize@WDRV_HOOKS *const@bool
#define IDH_WDRV_EXT_PrivConfig_uint32_t__                 0x00001FFB // WDRV_EXT_PrivConfig@uint32_t *
#define IDH_iwpriv_config_write_void__                     0x00001FFC // iwpriv_config_write@void *
#define IDH_iwpriv_connstatus_get                          0x00001FFD // iwpriv_connstatus_get
#define IDH_iwpriv_devinfo_get_void__                      0x00001FFE // iwpriv_devinfo_get@void *
#define IDH_iwpriv_initialconn_set_bool                    0x00001FFF // iwpriv_initialconn_set@bool
#define IDH_iwpriv_initstatus_get                          0x00002000 // iwpriv_initstatus_get
#define IDH_iwpriv_is_servermode                           0x00002001 // iwpriv_is_servermode
#define IDH_iwpriv_leftclient_get_bool___TCPIP_MAC_ADDR__  0x00002002 // iwpriv_leftclient_get@bool *@TCPIP_MAC_ADDR *
#define IDH_iwpriv_mcastfilter_set_uint8_t__               0x00002003 // iwpriv_mcastfilter_set@uint8_t *
#define IDH_iwpriv_nettype_get_uint8_t__                   0x00002004 // iwpriv_nettype_get@uint8_t *
#define IDH_iwpriv_nettype_set_uint8_t                     0x00002005 // iwpriv_nettype_set@uint8_t
#define IDH_iwpriv_numberofscanresults_get                 0x00002006 // iwpriv_numberofscanresults_get
#define IDH_iwpriv_powersave_config_bool                   0x00002007 // iwpriv_powersave_config@bool
#define IDH_iwpriv_prescan_start                           0x00002008 // iwpriv_prescan_start
#define IDH_iwpriv_scan_start                              0x00002009 // iwpriv_scan_start
#define IDH_iwpriv_scanstatus_get                          0x0000200A // iwpriv_scanstatus_get
#define IDH_iwpriv_ssid_get_uint8_t___uint8_t__            0x0000200B // iwpriv_ssid_get@uint8_t *@uint8_t *
#define IDH_iwpriv_ssid_set_uint8_t___uint8_t              0x0000200C // iwpriv_ssid_set@uint8_t *@uint8_t
#define IDH_iwpriv_execute_IWPRIV_CMD_IWPRIV_EXECUTE_PARAM__ 0x0000200D // iwpriv_execute@IWPRIV_CMD@IWPRIV_EXECUTE_PARAM *
#define IDH_iwpriv_get_IWPRIV_CMD_IWPRIV_GET_PARAM__       0x0000200E // iwpriv_get@IWPRIV_CMD@IWPRIV_GET_PARAM *
#define IDH_iwpriv_prescan_isfinished                      0x0000200F // iwpriv_prescan_isfinished
#define IDH_iwpriv_prescan_option_get                      0x00002010 // iwpriv_prescan_option_get
#define IDH_iwpriv_prescan_option_set_bool                 0x00002011 // iwpriv_prescan_option_set@bool
#define IDH_iwpriv_set_IWPRIV_CMD_IWPRIV_SET_PARAM__       0x00002012 // iwpriv_set@IWPRIV_CMD@IWPRIV_SET_PARAM *
#define IDH_iwpriv_adhocctx_set_void__                     0x00002013 // iwpriv_adhocctx_set@void *
#define IDH_iwpriv_config_read_void__                      0x00002014 // iwpriv_config_read@void *
#define IDH_IWPRIV_CONN_STATUS                             0x00002015 // IWPRIV_CONN_STATUS
#define IDH_IWPRIV_STATUS                                  0x00002016 // IWPRIV_STATUS
#define IDH_IWPRIV_CMD                                     0x00002017 // IWPRIV_CMD
#define IDH_IWPRIV_EXECUTE_PARAM                           0x00002018 // IWPRIV_EXECUTE_PARAM
#define IDH_IWPRIV_GET_PARAM                               0x00002019 // IWPRIV_GET_PARAM
#define IDH_IWPRIV_PARAM_CLIENTINFO                        0x0000201A // IWPRIV_PARAM_CLIENTINFO
#define IDH_IWPRIV_PARAM_CONTEXT                           0x0000201B // IWPRIV_PARAM_CONTEXT
#define IDH_IWPRIV_PARAM_DEVICEINFO                        0x0000201C // IWPRIV_PARAM_DEVICEINFO
#define IDH_IWPRIV_SCAN_STATUS                             0x0000201D // IWPRIV_SCAN_STATUS
#define IDH_IWPRIV_SET_PARAM                               0x0000201E // IWPRIV_SET_PARAM
#define IDH_IWPRIV_PARAM_CONFIG                            0x0000201F // IWPRIV_PARAM_CONFIG
#define IDH_IWPRIV_PARAM_CONNECT                           0x00002020 // IWPRIV_PARAM_CONNECT
#define IDH_IWPRIV_PARAM_DRIVERSTATUS                      0x00002021 // IWPRIV_PARAM_DRIVERSTATUS
#define IDH_IWPRIV_PARAM_FWUPGRADE                         0x00002022 // IWPRIV_PARAM_FWUPGRADE
#define IDH_IWPRIV_PARAM_MULTICASTFILTER                   0x00002023 // IWPRIV_PARAM_MULTICASTFILTER
#define IDH_IWPRIV_PARAM_NETWORKTYPE                       0x00002024 // IWPRIV_PARAM_NETWORKTYPE
#define IDH_IWPRIV_PARAM_OPERATIONMODE                     0x00002025 // IWPRIV_PARAM_OPERATIONMODE
#define IDH_IWPRIV_PARAM_POWERSAVE                         0x00002026 // IWPRIV_PARAM_POWERSAVE
#define IDH_IWPRIV_PARAM_SCAN                              0x00002027 // IWPRIV_PARAM_SCAN
#define IDH_IWPRIV_PARAM_SSID                              0x00002028 // IWPRIV_PARAM_SSID
#define IDH_DRV_MRF24WN_WIFI_Files                         0x00002029 // DRV MRF24WN WIFI Files
#define IDH_wdrv_mrf24wn_api_h                             0x0000202A // wdrv_mrf24wn_api.h
#define IDH_wdrv_mrf24wn_iwpriv_h                          0x0000202B // wdrv_mrf24wn_iwpriv.h
#define IDH_WILC1000_Wi_Fi_Driver_Ethernet_Mode_Library    0x0000202C // WILC1000 Wi-Fi Driver Ethernet Mode Library
#define IDH_DRV_WILC1000_WIFI_Introduction                 0x0000202D // DRV WILC1000 WIFI Introduction
#define IDH_DRV_WILC1000_WIFI_Using_the_Library            0x0000202E // DRV WILC1000 WIFI Using the Library
#define IDH_DRV_WILC1000_Abstraction_Model                 0x0000202F // DRV WILC1000 Abstraction Model
#define IDH_DRV_WILC1000_Library_Overview                  0x00002030 // DRV WILC1000 Library Overview
#define IDH_DRV_WILC1000_How_the_Library_Works             0x00002031 // DRV WILC1000 How the Library Works
#define IDH_DRV_WILC1000_WIFI_Configuring_the_Library      0x00002032 // DRV WILC1000 WIFI Configuring the Library
#define IDH_DRV_WILC1000_Sample_Functionality              0x00002033 // DRV WILC1000 Sample Functionality
#define IDH_DRV_WILC1000_WIFI_Building_the_Library         0x00002034 // DRV WILC1000 WIFI Building the Library
#define IDH_DRV_WILC1000_WIFI_Console_Commands             0x00002035 // DRV WILC1000 WIFI Console Commands
#define IDH_DRV_WILC1000_WIFI_Library_Interface            0x00002036 // DRV WILC1000 WIFI Library Interface
#define IDH_DRV_WILC1000_WIFI_Files                        0x00002037 // DRV WILC1000 WIFI Files
#define IDH_wdrv_wilc1000_api_h                            0x00002038 // wdrv_wilc1000_api.h
#define IDH_wdrv_wilc1000_stub_h                           0x00002039 // wdrv_wilc1000_stub.h
#define IDH_WINC1500_Wi_Fi_Driver_Ethernet_Mode_Library    0x0000203A // WINC1500 Wi-Fi Driver Ethernet Mode Library
#define IDH_DRV_WINC1500_WIFI_Introduction                 0x0000203B // DRV WINC1500 WIFI Introduction
#define IDH_DRV_WINC1500_WIFI_Using_the_Library            0x0000203C // DRV WINC1500 WIFI Using the Library
#define IDH_DRV_WINC1500_Abstraction_Model                 0x0000203D // DRV WINC1500 Abstraction Model
#define IDH_DRV_WINC1500_Library_Overview                  0x0000203E // DRV WINC1500 Library Overview
#define IDH_DRV_WINC1500_How_the_Library_Works             0x0000203F // DRV WINC1500 How the Library Works
#define IDH_DRV_WINC1500_WIFI_Configuring_the_Library      0x00002040 // DRV WINC1500 WIFI Configuring the Library
#define IDH_DRV_WINC1500_Sample_Functionality              0x00002041 // DRV WINC1500 Sample Functionality
#define IDH_DRV_WINC1500_WIFI_Building_the_Library         0x00002042 // DRV WINC1500 WIFI Building the Library
#define IDH_DRV_WINC1500_WIFI_Console_Commands             0x00002043 // DRV WINC1500 WIFI Console Commands
#define IDH_DRV_WINC1500_WIFI_Library_Interface            0x00002044 // DRV WINC1500 WIFI Library Interface
#define IDH_WDRV_CLI_Init                                  0x00002045 // WDRV_CLI_Init
#define IDH_WDRV_INTR_Deinit                               0x00002046 // WDRV_INTR_Deinit
#define IDH_WDRV_INTR_Init                                 0x00002047 // WDRV_INTR_Init
#define IDH_WDRV_SPI_Deinit                                0x00002048 // WDRV_SPI_Deinit
#define IDH_WDRV_SPI_Init                                  0x00002049 // WDRV_SPI_Init
#define IDH_WDRV_GPIO_DeInit                               0x0000204A // WDRV_GPIO_DeInit
#define IDH_WDRV_EXT_Deinitialize                          0x0000204B // WDRV_EXT_Deinitialize
#define IDH_WDRV_WINC1500_ISR                              0x0000204C // WDRV_WINC1500_ISR
#define IDH_WDRV_EXT_CmdFWVersionGet_uint32_t___uint32_t___uint32_t__ 0x0000204D // WDRV_EXT_CmdFWVersionGet@uint32_t *@uint32_t *@uint32_t *
#define IDH_WDRV_EXT_ScanResultGet_uint8_t_WDRV_SCAN_RESULT__ 0x0000204E // WDRV_EXT_ScanResultGet@uint8_t@WDRV_SCAN_RESULT *
#define IDH_WDRV_EXT_CmdMacAddressGet_uint8_t__            0x0000204F // WDRV_EXT_CmdMacAddressGet@uint8_t *
#define IDH_WDRV_EXT_CmdScanGet_uint16_t__                 0x00002050 // WDRV_EXT_CmdScanGet@uint16_t *
#define IDH_WDRV_EXT_CmdSSIDGet_uint8_t___uint8_t__        0x00002051 // WDRV_EXT_CmdSSIDGet@uint8_t *@uint8_t *
#define IDH_WDRV_EXT_CmdPowerSavePut_bool_uint8_t_uint16_t 0x00002052 // WDRV_EXT_CmdPowerSavePut@bool@uint8_t@uint16_t
#define IDH_WDRV_EXT_HWInterruptHandler                    0x00002053 // WDRV_EXT_HWInterruptHandler
#define IDH_WDRV_EXT_CmdScanOptionSet_uint8_t_uint8_t_uint8_t_uint8_t 0x00002054 // WDRV_EXT_CmdScanOptionSet@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_WDRV_EXT_ModuleUpDown_uint32_t                 0x00002055 // WDRV_EXT_ModuleUpDown@uint32_t
#define IDH_WDRV_EXT_MulticastFilterSet_uint8_t__          0x00002056 // WDRV_EXT_MulticastFilterSet@uint8_t *
#define IDH_WDRV_EXT_CmdConnect                            0x00002057 // WDRV_EXT_CmdConnect
#define IDH_WDRV_EXT_CmdDisconnect                         0x00002058 // WDRV_EXT_CmdDisconnect
#define IDH_WDRV_EXT_CmdNetModeAPSet                       0x00002059 // WDRV_EXT_CmdNetModeAPSet
#define IDH_WDRV_EXT_CmdNetModeBSSSet                      0x0000205A // WDRV_EXT_CmdNetModeBSSSet
#define IDH_WDRV_EXT_CmdScanStart                          0x0000205B // WDRV_EXT_CmdScanStart
#define IDH_WDRV_EXT_CmdSecNoneSet                         0x0000205C // WDRV_EXT_CmdSecNoneSet
#define IDH_WDRV_EXT_CmdSecWEPSet_uint8_t___uint16_t       0x0000205D // WDRV_EXT_CmdSecWEPSet@uint8_t *@uint16_t
#define IDH_WDRV_EXT_CmdSecWPASet_uint8_t___uint16_t       0x0000205E // WDRV_EXT_CmdSecWPASet@uint8_t *@uint16_t
#define IDH_WDRV_EXT_DataSend_uint16_t_uint8_t__           0x0000205F // WDRV_EXT_DataSend@uint16_t@uint8_t *
#define IDH_WDRV_EXT_ScanDoneSet                           0x00002060 // WDRV_EXT_ScanDoneSet
#define IDH_WDRV_EXT_CmdChannelSet_uint16_t                0x00002061 // WDRV_EXT_CmdChannelSet@uint16_t
#define IDH_WDRV_EXT_CmdSSIDSet_uint8_t___uint16_t         0x00002062 // WDRV_EXT_CmdSSIDSet@uint8_t *@uint16_t
#define IDH_WDRV_EXT_CmdFWUpdate                           0x00002063 // WDRV_EXT_CmdFWUpdate
#define IDH_WDRV_EXT_CmdSecWpsSet_bool_uint8_t___uint16_t  0x00002064 // WDRV_EXT_CmdSecWpsSet@bool@uint8_t *@uint16_t
#define IDH_WDRV_EXT_CmdTxPowerSet_uint32_t                0x00002065 // WDRV_EXT_CmdTxPowerSet@uint32_t
#define IDH_WDRV_EXT_CmdConnectContextBssidGet_uint8_t__   0x00002066 // WDRV_EXT_CmdConnectContextBssidGet@uint8_t *
#define IDH_WDRV_EXT_CmdScanOptionsSet_uint8_t_uint8_t_uint8_t_uint8_t 0x00002067 // WDRV_EXT_CmdScanOptionsSet@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_WDRV_EXT_CmdSSIDSet_uint8_t___uint8_t          0x00002068 // WDRV_EXT_CmdSSIDSet@uint8_t *@uint8_t
#define IDH_WDRV_EXT_ScanIsInProgress                      0x00002069 // WDRV_EXT_ScanIsInProgress
#define IDH_WDRV_INTR_SourceDisable                        0x0000206A // WDRV_INTR_SourceDisable
#define IDH_WDRV_INTR_SourceEnable                         0x0000206B // WDRV_INTR_SourceEnable
#define IDH_WDRV_EXT_Initialize_WDRV_HOOKS_const__const_bool 0x0000206C // WDRV_EXT_Initialize@WDRV_HOOKS const *const@bool
#define IDH_WDRV_EXT_RssiRead                              0x0000206D // WDRV_EXT_RssiRead
#define IDH_WDRV_EXT_WPSResultsRead_WDRV_CONFIG___uint32_t__ 0x0000206E // WDRV_EXT_WPSResultsRead@WDRV_CONFIG *@uint32_t *
#define IDH_WDRV_STUB_Assert_int_char___char___int         0x0000206F // WDRV_STUB_Assert@int@char *@char *@int
#define IDH_WDRV_STUB_GPIO_ChipDisable                     0x00002070 // WDRV_STUB_GPIO_ChipDisable
#define IDH_WDRV_STUB_GPIO_ChipEnable                      0x00002071 // WDRV_STUB_GPIO_ChipEnable
#define IDH_WDRV_STUB_GPIO_DeInitialize                    0x00002072 // WDRV_STUB_GPIO_DeInitialize
#define IDH_WDRV_STUB_GPIO_Initialize                      0x00002073 // WDRV_STUB_GPIO_Initialize
#define IDH_WDRV_STUB_GPIO_ModuleReset                     0x00002074 // WDRV_STUB_GPIO_ModuleReset
#define IDH_WDRV_STUB_GPIO_ModuleUnreset                   0x00002075 // WDRV_STUB_GPIO_ModuleUnreset
#define IDH_WDRV_STUB_HardDelay_uint16_t                   0x00002076 // WDRV_STUB_HardDelay@uint16_t
#define IDH_WDRV_STUB_INTR_Deinit                          0x00002077 // WDRV_STUB_INTR_Deinit
#define IDH_WDRV_STUB_INTR_Init_void__isrvoid              0x00002078 // WDRV_STUB_INTR_Init@void *isrvoid
#define IDH_WDRV_STUB_INTR_SourceDisable                   0x00002079 // WDRV_STUB_INTR_SourceDisable
#define IDH_WDRV_STUB_INTR_SourceEnable                    0x0000207A // WDRV_STUB_INTR_SourceEnable
#define IDH_WDRV_STUB_SPI_Deinitialize                     0x0000207B // WDRV_STUB_SPI_Deinitialize
#define IDH_WDRV_STUB_SPI_In_unsigned_char__const_uint32_t 0x0000207C // WDRV_STUB_SPI_In@unsigned char *const@uint32_t
#define IDH_WDRV_STUB_SPI_Initialize                       0x0000207D // WDRV_STUB_SPI_Initialize
#define IDH_WDRV_STUB_SPI_Out_unsigned_char__const_uint32_t 0x0000207E // WDRV_STUB_SPI_Out@unsigned char *const@uint32_t
#define IDH__WDRV_WINC1500_API_H                           0x0000207F // _WDRV_WINC1500_API_H
#define IDH_WDRV_STUB_Print                                0x00002080 // WDRV_STUB_Print
#define IDH_DRV_WINC1500_WIFI_Files                        0x00002081 // DRV WINC1500 WIFI Files
#define IDH_wdrv_winc1500_api_h                            0x00002082 // wdrv_winc1500_api.h
#define IDH_wdrv_winc1500_stub_h                           0x00002083 // wdrv_winc1500_stub.h
#define IDH_WINC1500_Socket_Mode_Driver_Library            0x00002084 // WINC1500 Socket Mode Driver Library
#define IDH_DRV_WINC1500_SOCKET_MODE_Introduction          0x00002085 // DRV WINC1500 SOCKET MODE Introduction
#define IDH_DRV_WINC1500_SOCKET_MODE_Using_the_Library     0x00002086 // DRV WINC1500 SOCKET MODE Using the Library
#define IDH_DRV_WINC1500_SOCKET_MODE_Abstraction_Model     0x00002087 // DRV WINC1500 SOCKET MODE Abstraction Model
#define IDH_DRV_WINC1500_SOCKET_MODE_Library_Overview      0x00002088 // DRV WINC1500 SOCKET MODE Library Overview
#define IDH_DRV_WINC1500_SOCKET_MODE_How_the_Library_Works 0x00002089 // DRV WINC1500 SOCKET MODE How the Library Works
#define IDH_DRV_WINC1500_SOCKET_MODE_Configuring_the_SPI_Driver 0x0000208A // DRV WINC1500 SOCKET MODE Configuring the SPI Driver
#define IDH_DRV_WINC1500_SOCKET_MODE_Firmware_Overview     0x0000208B // DRV WINC1500 SOCKET MODE Firmware Overview
#define IDH_DRV_WINC1500_SOCKET_MODE_Host_Interface_Driver_Wi_Fi_Events 0x0000208C // DRV WINC1500 SOCKET MODE Host Interface Driver Wi-Fi Events
#define IDH_DRV_WINC1500_SOCKET_MODE_Configuring_the_Library 0x0000208D // DRV WINC1500 SOCKET MODE Configuring the Library
#define IDH_DRV_WINC1500_SOCKET_MODE_Building_the_Library  0x0000208E // DRV WINC1500 SOCKET MODE Building the Library
#define IDH_DRV_WINC1500_SOCKET_MODE_Library_Interface     0x0000208F // DRV WINC1500 SOCKET MODE Library Interface
#define IDH_WINC1500_Firmware_Update_Utility               0x00002090 // WINC1500 Firmware Update Utility
#define IDH_Encoder_Libraries_Help                         0x00002091 // Encoder Libraries Help
#define IDH_Opus_Encoder_Library                           0x00002092 // Opus Encoder Library
#define IDH_ENCODER_OPUS_Introduction                      0x00002093 // ENCODER OPUS Introduction
#define IDH_ENCODER_OPUS_Using_the_Library                 0x00002094 // ENCODER OPUS Using the Library
#define IDH_ENCODER_OPUS_Library_Overview                  0x00002095 // ENCODER OPUS Library Overview
#define IDH_ENCODER_OPUS_Abstraction_Model                 0x00002096 // ENCODER OPUS Abstraction Model
#define IDH_ENCODER_OPUS_How_the_Library_Works             0x00002097 // ENCODER OPUS How the Library Works
#define IDH_ENCODER_OPUS_Library_Interface                 0x00002098 // ENCODER OPUS Library Interface
#define IDH_ENCODER_OPUS_Files                             0x00002099 // ENCODER OPUS Files
#define IDH_Speex_Encoder_Library                          0x0000209A // Speex Encoder Library
#define IDH_encoder_speex_Introduction                     0x0000209B // encoder_speex_Introduction
#define IDH_encoder_speex_Using_the_library                0x0000209C // encoder_speex_Using_the_library
#define IDH_encoder_speex_library_overview                 0x0000209D // encoder_speex_library overview
#define IDH_encoder_speex_abstraction_model                0x0000209E // encoder_speex_abstraction_model
#define IDH_encoder_speex_how_the_library_works            0x0000209F // encoder_speex_how_the_library_works
#define IDH_encoder_speex_Library_Interface                0x000020A0 // encoder_speex_Library_Interface
#define IDH_encoder_speex_library_files                    0x000020A1 // encoder_speex_library_files
#define IDH_GFXLIB_Graphics_Library_Help                   0x000020A2 // GFXLIB Graphics Library Help
#define IDH_GFXLIB_Graphics_Composer_Suite                 0x000020A3 // GFXLIB Graphics Composer Suite
#define IDH_GFXLIB_Graphics_Composer_Introduction          0x000020A4 // GFXLIB Graphics Composer Introduction
#define IDH_GFXLIB_Graphics_Stack_Architecture             0x000020A5 // GFXLIB Graphics Stack Architecture
#define IDH_GFXLIB_Graphics_Composer_Suite_Salient_Features 0x000020A6 // GFXLIB Graphics Composer Suite Salient Features
#define IDH_GFXLIB_Graphics_Composer_Suite_Goals           0x000020A7 // GFXLIB Graphics Composer Suite Goals
#define IDH_GFXLIB_Graphics_Composer_Porting               0x000020A8 // GFXLIB Graphics Composer Porting
#define IDH_GFXLIB_Graphics_Aria_User_Interface_Library    0x000020A9 // GFXLIB Graphics Aria User Interface Library
#define IDH_GFXLIB_ARIA_Introduction                       0x000020AA // GFXLIB ARIA Introduction
#define IDH_GFXLIB_Aria_User_Interface_Library_Interface   0x000020AB // GFXLIB Aria User Interface Library Interface
#define IDH_laContext_AddScreen_laScreen_                  0x000020AC // laContext_AddScreen@laScreen*
#define IDH_laContext_Create_GFX_Driver_GFX_Display_GFX_Processor_GFX_ColorMode_GFXU_MemoryIntf_ 0x000020AD // laContext_Create@GFX_Driver@GFX_Display@GFX_Processor@GFX_ColorMode@GFXU_MemoryIntf*
#define IDH_laContext_Destroy_laContext_                   0x000020AE // laContext_Destroy@laContext*
#define IDH_laContext_GetActive                            0x000020AF // laContext_GetActive
#define IDH_laContext_GetActiveScreen                      0x000020B0 // laContext_GetActiveScreen
#define IDH_laContext_GetActiveScreenIndex                 0x000020B1 // laContext_GetActiveScreenIndex
#define IDH_laContext_GetColorMode                         0x000020B2 // laContext_GetColorMode
#define IDH_laContext_GetDefaultScheme                     0x000020B3 // laContext_GetDefaultScheme
#define IDH_laContext_GetEditWidget                        0x000020B4 // laContext_GetEditWidget
#define IDH_laContext_GetFocusWidget                       0x000020B5 // laContext_GetFocusWidget
#define IDH_laContext_GetPremptionLevel                    0x000020B6 // laContext_GetPremptionLevel
#define IDH_laContext_GetScreenRect                        0x000020B7 // laContext_GetScreenRect
#define IDH_laContext_GetStringLanguage                    0x000020B8 // laContext_GetStringLanguage
#define IDH_laContext_GetStringTable                       0x000020B9 // laContext_GetStringTable
#define IDH_laContext_HideActiveScreen                     0x000020BA // laContext_HideActiveScreen
#define IDH_laContext_RedrawAll                            0x000020BB // laContext_RedrawAll
#define IDH_laContext_RemoveScreen_laScreen_               0x000020BC // laContext_RemoveScreen@laScreen*
#define IDH_laContext_SetActive_laContext_                 0x000020BD // laContext_SetActive@laContext*
#define IDH_laContext_SetActiveScreen_uint32_t             0x000020BE // laContext_SetActiveScreen@uint32_t
#define IDH_laContext_SetActiveScreenChangedCallback_laContext_ActiveScreenChangedCallback_FnPtr 0x000020BF // laContext_SetActiveScreenChangedCallback@laContext_ActiveScreenChangedCallback_FnPtr
#define IDH_laContext_SetEditWidget_laWidget_              0x000020C0 // laContext_SetEditWidget@laWidget*
#define IDH_laContext_SetFocusWidget_laWidget_             0x000020C1 // laContext_SetFocusWidget@laWidget*
#define IDH_laContext_SetLanguageChangedCallback_laContext_LanguageChangedCallback_FnPtr 0x000020C2 // laContext_SetLanguageChangedCallback@laContext_LanguageChangedCallback_FnPtr
#define IDH_laContext_SetStringLanguage_uint32_t           0x000020C3 // laContext_SetStringLanguage@uint32_t
#define IDH_laContext_SetStringTable_GFXU_StringTableAsset_ 0x000020C4 // laContext_SetStringTable@GFXU_StringTableAsset*
#define IDH_laContext_Update_uint32_t                      0x000020C5 // laContext_Update@uint32_t
#define IDH_laEditWidget_Accept                            0x000020C6 // laEditWidget_Accept
#define IDH_laEditWidget_Append_laString                   0x000020C7 // laEditWidget_Append@laString
#define IDH_laEditWidget_Backspace                         0x000020C8 // laEditWidget_Backspace
#define IDH_laEditWidget_Clear                             0x000020C9 // laEditWidget_Clear
#define IDH_laEditWidget_EndEdit                           0x000020CA // laEditWidget_EndEdit
#define IDH_laEditWidget_Set_laString                      0x000020CB // laEditWidget_Set@laString
#define IDH_laEditWidget_StartEdit                         0x000020CC // laEditWidget_StartEdit
#define IDH_laList_Assign_laList__size_t_void_             0x000020CD // laList_Assign@laList*@size_t@void*
#define IDH_laList_Clear_laList_                           0x000020CE // laList_Clear@laList*
#define IDH_laList_Copy_laList__laList_                    0x000020CF // laList_Copy@laList*@laList*
#define IDH_laList_Create_laList_                          0x000020D0 // laList_Create@laList*
#define IDH_laList_Destroy_laList_                         0x000020D1 // laList_Destroy@laList*
#define IDH_laList_Find_laList__void_                      0x000020D2 // laList_Find@laList*@void*
#define IDH_laList_Get_laList__uint32_t                    0x000020D3 // laList_Get@laList*@uint32_t
#define IDH_laList_InsertAt_laList__void__uint32_t         0x000020D4 // laList_InsertAt@laList*@void*@uint32_t
#define IDH_laList_PopBack_laList_                         0x000020D5 // laList_PopBack@laList*
#define IDH_laList_PopFront_laList_                        0x000020D6 // laList_PopFront@laList*
#define IDH_laList_PushBack_laList__void_                  0x000020D7 // laList_PushBack@laList*@void*
#define IDH_laList_PushFront_laList__void_                 0x000020D8 // laList_PushFront@laList*@void*
#define IDH_laList_Remove_laList__void_                    0x000020D9 // laList_Remove@laList*@void*
#define IDH_laList_RemoveAt_laList__uint32_t               0x000020DA // laList_RemoveAt@laList*@uint32_t
#define IDH_laString_Allocate_laString__uint32_t           0x000020DB // laString_Allocate@laString*@uint32_t
#define IDH_laString_Append_laString__laString_            0x000020DC // laString_Append@laString*@laString*
#define IDH_laString_Capacity_laString_                    0x000020DD // laString_Capacity@laString*
#define IDH_laString_CharAt_laString__uint32_t             0x000020DE // laString_CharAt@laString*@uint32_t
#define IDH_laString_Clear_laString_                       0x000020DF // laString_Clear@laString*
#define IDH_laString_Compare_laString__laString_           0x000020E0 // laString_Compare@laString*@laString*
#define IDH_laString_CompareBuffer_laString__GFXU_CHAR_    0x000020E1 // laString_CompareBuffer@laString*@GFXU_CHAR*
#define IDH_laString_Copy_laString__laString_              0x000020E2 // laString_Copy@laString*@laString*
#define IDH_laString_CreateFromBuffer_GFXU_CHAR__GFXU_FontAsset_ 0x000020E3 // laString_CreateFromBuffer@GFXU_CHAR*@GFXU_FontAsset*
#define IDH_laString_CreateFromCharBuffer_char__GFXU_FontAsset_ 0x000020E4 // laString_CreateFromCharBuffer@char*@GFXU_FontAsset*
#define IDH_laString_CreateFromID_uint32_t                 0x000020E5 // laString_CreateFromID@uint32_t
#define IDH_laString_Delete_laString__                     0x000020E6 // laString_Delete@laString**
#define IDH_laString_Destroy_laString_                     0x000020E7 // laString_Destroy@laString*
#define IDH_laString_Draw_laString__int32_t_int32_t_GFXU_ExternalAssetReader__ 0x000020E8 // laString_Draw@laString*@int32_t@int32_t@GFXU_ExternalAssetReader**
#define IDH_laString_ExtractFromTable_laString__uint32_t   0x000020E9 // laString_ExtractFromTable@laString*@uint32_t
#define IDH_laString_GetCharIndexAtPoint_laString__int32_t 0x000020EA // laString_GetCharIndexAtPoint@laString*@int32_t
#define IDH_laString_GetCharOffset_laString__uint32_t      0x000020EB // laString_GetCharOffset@laString*@uint32_t
#define IDH_laString_GetCharWidth_laString__uint32_t       0x000020EC // laString_GetCharWidth@laString*@uint32_t
#define IDH_laString_GetHeight_laString_                   0x000020ED // laString_GetHeight@laString*
#define IDH_laString_GetRect_laString__GFX_Rect_           0x000020EE // laString_GetRect@laString*@GFX_Rect*
#define IDH_laString_Initialize_laString_                  0x000020EF // laString_Initialize@laString*
#define IDH_laString_Insert_laString__laString__uint32_t   0x000020F0 // laString_Insert@laString*@laString*@uint32_t
#define IDH_laString_Length_laString_                      0x000020F1 // laString_Length@laString*
#define IDH_laString_New_laString_                         0x000020F2 // laString_New@laString*
#define IDH_laString_ReduceLength_laString__uint32_t       0x000020F3 // laString_ReduceLength@laString*@uint32_t
#define IDH_laString_Set_laString__GFXU_CHAR_              0x000020F4 // laString_Set@laString*@GFXU_CHAR*
#define IDH_laString_SetCapacity_laString__uint32_t        0x000020F5 // laString_SetCapacity@laString*@uint32_t
#define IDH_laString_ToCharBuffer_laString__GFXU_CHAR__uint32_t 0x000020F6 // laString_ToCharBuffer@laString*@GFXU_CHAR*@uint32_t
#define IDH_laButtonWidget_GetHAlignment_laButtonWidget_   0x000020F7 // laButtonWidget_GetHAlignment@laButtonWidget*
#define IDH_laButtonWidget_GetImageMargin_laButtonWidget_  0x000020F8 // laButtonWidget_GetImageMargin@laButtonWidget*
#define IDH_laButtonWidget_GetImagePosition_laButtonWidget_ 0x000020F9 // laButtonWidget_GetImagePosition@laButtonWidget*
#define IDH_laButtonWidget_GetPressed_laButtonWidget_      0x000020FA // laButtonWidget_GetPressed@laButtonWidget*
#define IDH_laButtonWidget_GetPressedEventCallback_laButtonWidget_ 0x000020FB // laButtonWidget_GetPressedEventCallback@laButtonWidget*
#define IDH_laButtonWidget_GetPressedImage_laButtonWidget_ 0x000020FC // laButtonWidget_GetPressedImage@laButtonWidget*
#define IDH_laButtonWidget_GetPressedOffset_laButtonWidget_ 0x000020FD // laButtonWidget_GetPressedOffset@laButtonWidget*
#define IDH_laButtonWidget_GetReleasedEventCallback_laButtonWidget_ 0x000020FE // laButtonWidget_GetReleasedEventCallback@laButtonWidget*
#define IDH_laButtonWidget_GetReleasedImage_laButtonWidget_ 0x000020FF // laButtonWidget_GetReleasedImage@laButtonWidget*
#define IDH_laButtonWidget_GetText_laButtonWidget__laString_ 0x00002100 // laButtonWidget_GetText@laButtonWidget*@laString*
#define IDH_laButtonWidget_GetToggleable_laButtonWidget_   0x00002101 // laButtonWidget_GetToggleable@laButtonWidget*
#define IDH_laButtonWidget_GetVAlignment_laButtonWidget_   0x00002102 // laButtonWidget_GetVAlignment@laButtonWidget*
#define IDH_laButtonWidget_New                             0x00002103 // laButtonWidget_New
#define IDH_laButtonWidget_SetHAlignment_laButtonWidget__laHAlignment 0x00002104 // laButtonWidget_SetHAlignment@laButtonWidget*@laHAlignment
#define IDH_laButtonWidget_SetImageMargin_laButtonWidget__uint32_t 0x00002105 // laButtonWidget_SetImageMargin@laButtonWidget*@uint32_t
#define IDH_laButtonWidget_SetImagePosition_laButtonWidget__laRelativePosition 0x00002106 // laButtonWidget_SetImagePosition@laButtonWidget*@laRelativePosition
#define IDH_laButtonWidget_SetPressed_laButtonWidget__laBool 0x00002107 // laButtonWidget_SetPressed@laButtonWidget*@laBool
#define IDH_laButtonWidget_SetPressedEventCallback_laButtonWidget__laButtonWidget_PressedEvent 0x00002108 // laButtonWidget_SetPressedEventCallback@laButtonWidget*@laButtonWidget_PressedEvent
#define IDH_laButtonWidget_SetPressedImage_laButtonWidget__GFXU_ImageAsset_ 0x00002109 // laButtonWidget_SetPressedImage@laButtonWidget*@GFXU_ImageAsset*
#define IDH_laButtonWidget_SetPressedOffset_laButtonWidget__int32_t 0x0000210A // laButtonWidget_SetPressedOffset@laButtonWidget*@int32_t
#define IDH_laButtonWidget_SetReleasedEventCallback_laButtonWidget__laButtonWidget_ReleasedEvent 0x0000210B // laButtonWidget_SetReleasedEventCallback@laButtonWidget*@laButtonWidget_ReleasedEvent
#define IDH_laButtonWidget_SetReleasedImage_laButtonWidget__GFXU_ImageAsset_ 0x0000210C // laButtonWidget_SetReleasedImage@laButtonWidget*@GFXU_ImageAsset*
#define IDH_laButtonWidget_SetText_laButtonWidget__laString 0x0000210D // laButtonWidget_SetText@laButtonWidget*@laString
#define IDH_laButtonWidget_SetToggleable_laButtonWidget__laBool 0x0000210E // laButtonWidget_SetToggleable@laButtonWidget*@laBool
#define IDH_laButtonWidget_SetVAlignment_laButtonWidget__laVAlignment 0x0000210F // laButtonWidget_SetVAlignment@laButtonWidget*@laVAlignment
#define IDH_laCheckBoxWidget_GetChecked_laCheckBoxWidget_  0x00002110 // laCheckBoxWidget_GetChecked@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetCheckedEventCallback_laCheckBoxWidget_ 0x00002111 // laCheckBoxWidget_GetCheckedEventCallback@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetCheckedImage_laCheckBoxWidget_ 0x00002112 // laCheckBoxWidget_GetCheckedImage@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetHAlignment_laCheckBoxWidget_ 0x00002113 // laCheckBoxWidget_GetHAlignment@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetImageMargin_laCheckBoxWidget_ 0x00002114 // laCheckBoxWidget_GetImageMargin@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetImagePosition_laCheckBoxWidget_ 0x00002115 // laCheckBoxWidget_GetImagePosition@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetText_laCheckBoxWidget__laString_ 0x00002116 // laCheckBoxWidget_GetText@laCheckBoxWidget*@laString*
#define IDH_laCheckBoxWidget_GetUncheckedEventCallback_laCheckBoxWidget_ 0x00002117 // laCheckBoxWidget_GetUncheckedEventCallback@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetUncheckedImage_laCheckBoxWidget_ 0x00002118 // laCheckBoxWidget_GetUncheckedImage@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_GetVAlignment_laCheckBoxWidget_ 0x00002119 // laCheckBoxWidget_GetVAlignment@laCheckBoxWidget*
#define IDH_laCheckBoxWidget_New                           0x0000211A // laCheckBoxWidget_New
#define IDH_laCheckBoxWidget_SetChecked_laCheckBoxWidget__laBool 0x0000211B // laCheckBoxWidget_SetChecked@laCheckBoxWidget*@laBool
#define IDH_laCheckBoxWidget_SetCheckedEventCallback_laCheckBoxWidget__laCheckBoxWidget_CheckedEvent 0x0000211C // laCheckBoxWidget_SetCheckedEventCallback@laCheckBoxWidget*@laCheckBoxWidget_CheckedEvent
#define IDH_laCheckBoxWidget_SetCheckedImage_laCheckBoxWidget__GFXU_ImageAsset_ 0x0000211D // laCheckBoxWidget_SetCheckedImage@laCheckBoxWidget*@GFXU_ImageAsset*
#define IDH_laCheckBoxWidget_SetHAlignment_laCheckBoxWidget__laHAlignment 0x0000211E // laCheckBoxWidget_SetHAlignment@laCheckBoxWidget*@laHAlignment
#define IDH_laCheckBoxWidget_SetImagePosition_laCheckBoxWidget__laRelativePosition 0x0000211F // laCheckBoxWidget_SetImagePosition@laCheckBoxWidget*@laRelativePosition
#define IDH_laCheckBoxWidget_SetText_laCheckBoxWidget__laString 0x00002120 // laCheckBoxWidget_SetText@laCheckBoxWidget*@laString
#define IDH_laCheckBoxWidget_SetUncheckedEventCallback_laCheckBoxWidget__laCheckBoxWidget_UncheckedEv 0x00002121 // laCheckBoxWidget_SetUncheckedEventCallback@laCheckBoxWidget*@laCheckBoxWidget_UncheckedEvent
#define IDH_laCheckBoxWidget_SetUncheckedImage_laCheckBoxWidget__GFXU_ImageAsset_ 0x00002122 // laCheckBoxWidget_SetUncheckedImage@laCheckBoxWidget*@GFXU_ImageAsset*
#define IDH_laCheckBoxWidget_SetVAlignment_laCheckBoxWidget__laVAlignment 0x00002123 // laCheckBoxWidget_SetVAlignment@laCheckBoxWidget*@laVAlignment
#define IDH_laCircleWidget_GetOrigin_laCircleWidget__int32_t__int32_t_ 0x00002124 // laCircleWidget_GetOrigin@laCircleWidget*@int32_t*@int32_t*
#define IDH_laCircleWidget_GetRadius_laCircleWidget_       0x00002125 // laCircleWidget_GetRadius@laCircleWidget*
#define IDH_laCircleWidget_New                             0x00002126 // laCircleWidget_New
#define IDH_laCircleWidget_SetOrigin_laCircleWidget__int32_t_int32_t 0x00002127 // laCircleWidget_SetOrigin@laCircleWidget*@int32_t@int32_t
#define IDH_laCircleWidget_SetRadius_laCircleWidget__uint32_t 0x00002128 // laCircleWidget_SetRadius@laCircleWidget*@uint32_t
#define IDH_laDraw_1x2BevelBorder_GFX_Rect__GFX_Color_GFX_Color_GFX_Color 0x00002129 // laDraw_1x2BevelBorder@GFX_Rect*@GFX_Color@GFX_Color@GFX_Color
#define IDH_laDraw_2x1BevelBorder_GFX_Rect__GFX_Color_GFX_Color_GFX_Color 0x0000212A // laDraw_2x1BevelBorder@GFX_Rect*@GFX_Color@GFX_Color@GFX_Color
#define IDH_laDraw_2x2BevelBorder_GFX_Rect__GFX_Color_GFX_Color_GFX_Color_GFX_Color 0x0000212B // laDraw_2x2BevelBorder@GFX_Rect*@GFX_Color@GFX_Color@GFX_Color@GFX_Color
#define IDH_laDraw_LineBorder_GFX_Rect__GFX_Color          0x0000212C // laDraw_LineBorder@GFX_Rect*@GFX_Color
#define IDH_laDrawSurfaceWidget_GetDrawCallback_laDrawSurfaceWidget_ 0x0000212D // laDrawSurfaceWidget_GetDrawCallback@laDrawSurfaceWidget*
#define IDH_laDrawSurfaceWidget_New                        0x0000212E // laDrawSurfaceWidget_New
#define IDH_laDrawSurfaceWidget_SetDrawCallback_laDrawSurfaceWidget__laDrawSurfaceWidget_DrawCallback 0x0000212F // laDrawSurfaceWidget_SetDrawCallback@laDrawSurfaceWidget*@laDrawSurfaceWidget_DrawCallback
#define IDH_laEvent_AddEvent_laEvent_                      0x00002130 // laEvent_AddEvent@laEvent*
#define IDH_laEvent_ClearList                              0x00002131 // laEvent_ClearList
#define IDH_laEvent_GetCount                               0x00002132 // laEvent_GetCount
#define IDH_laEvent_ProcessEvents                          0x00002133 // laEvent_ProcessEvents
#define IDH_laEvent_SetFilter_laEvent_FilterEvent          0x00002134 // laEvent_SetFilter@laEvent_FilterEvent
#define IDH_laGradientWidget_GetDirection_laGradientWidget_ 0x00002135 // laGradientWidget_GetDirection@laGradientWidget*
#define IDH_laGradientWidget_New                           0x00002136 // laGradientWidget_New
#define IDH_laGradientWidget_SetDirection_laGradientWidget__laGradientWidgetDirection 0x00002137 // laGradientWidget_SetDirection@laGradientWidget*@laGradientWidgetDirection
#define IDH_laGroupBoxWidget_GetAlignment_laGroupBoxWidget_ 0x00002138 // laGroupBoxWidget_GetAlignment@laGroupBoxWidget*
#define IDH_laGroupBoxWidget_GetText_laGroupBoxWidget__laString_ 0x00002139 // laGroupBoxWidget_GetText@laGroupBoxWidget*@laString*
#define IDH_laGroupBoxWidget_New                           0x0000213A // laGroupBoxWidget_New
#define IDH_laGroupBoxWidget_SetAlignment_laGroupBoxWidget__laHAlignment 0x0000213B // laGroupBoxWidget_SetAlignment@laGroupBoxWidget*@laHAlignment
#define IDH_laGroupBoxWidget_SetText_laGroupBoxWidget__laString 0x0000213C // laGroupBoxWidget_SetText@laGroupBoxWidget*@laString
#define IDH_laImageSequenceWidget_GetImage_laImageSequenceWidget__uint32_t 0x0000213D // laImageSequenceWidget_GetImage@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_GetImageChangedEventCallback_laImageSequenceWidget_ 0x0000213E // laImageSequenceWidget_GetImageChangedEventCallback@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_GetImageCount_laImageSequenceWidget_ 0x0000213F // laImageSequenceWidget_GetImageCount@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_GetImageDelay_laImageSequenceWidget__uint32_t 0x00002140 // laImageSequenceWidget_GetImageDelay@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_GetImageHAlignment_laImageSequenceWidget__uint32_t 0x00002141 // laImageSequenceWidget_GetImageHAlignment@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_GetImageVAlignment_laImageSequenceWidget__uint32_t 0x00002142 // laImageSequenceWidget_GetImageVAlignment@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_GetRepeat_laImageSequenceWidget_ 0x00002143 // laImageSequenceWidget_GetRepeat@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_IsPlaying_laImageSequenceWidget_ 0x00002144 // laImageSequenceWidget_IsPlaying@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_New                      0x00002145 // laImageSequenceWidget_New
#define IDH_laImageSequenceWidget_Play_laImageSequenceWidget_ 0x00002146 // laImageSequenceWidget_Play@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_Rewind_laImageSequenceWidget_ 0x00002147 // laImageSequenceWidget_Rewind@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_SetImage_laImageSequenceWidget__uint32_t_GFXU_ImageAsset_ 0x00002148 // laImageSequenceWidget_SetImage@laImageSequenceWidget*@uint32_t@GFXU_ImageAsset*
#define IDH_laImageSequenceWidget_SetImageChangedEventCallback_laImageSequenceWidget__laImageSequence 0x00002149 // laImageSequenceWidget_SetImageChangedEventCallback@laImageSequenceWidget*@laImageSequenceImageChangedEvent_FnPtr
#define IDH_laImageSequenceWidget_SetImageCount_laImageSequenceWidget__uint32_t 0x0000214A // laImageSequenceWidget_SetImageCount@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_SetImageDelay_laImageSequenceWidget__uint32_t_uint32_t 0x0000214B // laImageSequenceWidget_SetImageDelay@laImageSequenceWidget*@uint32_t@uint32_t
#define IDH_laImageSequenceWidget_SetImageHAlignment_laImageSequenceWidget__uint32_t_laHAlignment 0x0000214C // laImageSequenceWidget_SetImageHAlignment@laImageSequenceWidget*@uint32_t@laHAlignment
#define IDH_laImageSequenceWidget_SetImageVAlignment_laImageSequenceWidget__uint32_t_laVAlignment 0x0000214D // laImageSequenceWidget_SetImageVAlignment@laImageSequenceWidget*@uint32_t@laVAlignment
#define IDH_laImageSequenceWidget_SetRepeat_laImageSequenceWidget__laBool 0x0000214E // laImageSequenceWidget_SetRepeat@laImageSequenceWidget*@laBool
#define IDH_laImageSequenceWidget_ShowImage_laImageSequenceWidget__uint32_t 0x0000214F // laImageSequenceWidget_ShowImage@laImageSequenceWidget*@uint32_t
#define IDH_laImageSequenceWidget_ShowNextImage_laImageSequenceWidget_ 0x00002150 // laImageSequenceWidget_ShowNextImage@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_ShowPreviousImage_laImageSequenceWidget_ 0x00002151 // laImageSequenceWidget_ShowPreviousImage@laImageSequenceWidget*
#define IDH_laImageSequenceWidget_Stop_laImageSequenceWidget_ 0x00002152 // laImageSequenceWidget_Stop@laImageSequenceWidget*
#define IDH_laImageWidget_GetHAlignment_laImageWidget_     0x00002153 // laImageWidget_GetHAlignment@laImageWidget*
#define IDH_laImageWidget_GetImage_laImageWidget_          0x00002154 // laImageWidget_GetImage@laImageWidget*
#define IDH_laImageWidget_GetVAlignment_laImageWidget_     0x00002155 // laImageWidget_GetVAlignment@laImageWidget*
#define IDH_laImageWidget_New                              0x00002156 // laImageWidget_New
#define IDH_laImageWidget_SetHAlignment_laImageWidget__laHAlignment 0x00002157 // laImageWidget_SetHAlignment@laImageWidget*@laHAlignment
#define IDH_laImageWidget_SetImage_laImageWidget__GFXU_ImageAsset_ 0x00002158 // laImageWidget_SetImage@laImageWidget*@GFXU_ImageAsset*
#define IDH_laImageWidget_SetVAlignment_laImageWidget__laVAlignment 0x00002159 // laImageWidget_SetVAlignment@laImageWidget*@laVAlignment
#define IDH_laInput_GetEnabled                             0x0000215A // laInput_GetEnabled
#define IDH_laInput_InjectTouchDown_uint32_t_int32_t_int32_t 0x0000215B // laInput_InjectTouchDown@uint32_t@int32_t@int32_t
#define IDH_laInput_InjectTouchMoved_uint32_t_int32_t_int32_t 0x0000215C // laInput_InjectTouchMoved@uint32_t@int32_t@int32_t
#define IDH_laInput_InjectTouchUp_uint32_t_int32_t_int32_t 0x0000215D // laInput_InjectTouchUp@uint32_t@int32_t@int32_t
#define IDH_laInput_SetEnabled_laBool                      0x0000215E // laInput_SetEnabled@laBool
#define IDH_laKeyPadWidget_GetKeyAction_laKeyPadWidget__uint32_t_uint32_t 0x0000215F // laKeyPadWidget_GetKeyAction@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyClickEventCallback_laKeyPadWidget_ 0x00002160 // laKeyPadWidget_GetKeyClickEventCallback@laKeyPadWidget*
#define IDH_laKeyPadWidget_GetKeyDrawBackground_laKeyPadWidget__uint32_t_uint32_t 0x00002161 // laKeyPadWidget_GetKeyDrawBackground@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyEnabled_laKeyPadWidget__uint32_t_uint32_t 0x00002162 // laKeyPadWidget_GetKeyEnabled@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyImageMargin_laKeyPadWidget__uint32_t_uint32_t 0x00002163 // laKeyPadWidget_GetKeyImageMargin@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyImagePosition_laKeyPadWidget__uint32_t_uint32_t 0x00002164 // laKeyPadWidget_GetKeyImagePosition@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyPressedImage_laKeyPadWidget__uint32_t_uint32_t 0x00002165 // laKeyPadWidget_GetKeyPressedImage@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyReleasedImage_laKeyPadWidget__uint32_t_uint32_t 0x00002166 // laKeyPadWidget_GetKeyReleasedImage@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_GetKeyText_laKeyPadWidget__uint32_t_uint32_t_laString_ 0x00002167 // laKeyPadWidget_GetKeyText@laKeyPadWidget*@uint32_t@uint32_t@laString*
#define IDH_laKeyPadWidget_GetKeyValue_laKeyPadWidget__uint32_t_uint32_t 0x00002168 // laKeyPadWidget_GetKeyValue@laKeyPadWidget*@uint32_t@uint32_t
#define IDH_laKeyPadWidget_New_uint32_t_uint32_t           0x00002169 // laKeyPadWidget_New@uint32_t@uint32_t
#define IDH_laKeyPadWidget_SetKeyAction_laKeyPadWidget__uint32_t_uint32_t_laKeyPadCellAction 0x0000216A // laKeyPadWidget_SetKeyAction@laKeyPadWidget*@uint32_t@uint32_t@laKeyPadCellAction
#define IDH_laKeyPadWidget_SetKeyClickEventCallback_laKeyPadWidget__laKeyPadWidget_KeyClickEvent 0x0000216B // laKeyPadWidget_SetKeyClickEventCallback@laKeyPadWidget*@laKeyPadWidget_KeyClickEvent
#define IDH_laKeyPadWidget_SetKeyEnabled_laKeyPadWidget__uint32_t_uint32_t_laBool 0x0000216C // laKeyPadWidget_SetKeyEnabled@laKeyPadWidget*@uint32_t@uint32_t@laBool
#define IDH_laKeyPadWidget_SetKeyImageMargin_laKeyPadWidget__uint32_t_uint32_t_uint32_t 0x0000216D // laKeyPadWidget_SetKeyImageMargin@laKeyPadWidget*@uint32_t@uint32_t@uint32_t
#define IDH_laKeyPadWidget_SetKeyImagePosition_laKeyPadWidget__uint32_t_uint32_t_laRelativePosition 0x0000216E // laKeyPadWidget_SetKeyImagePosition@laKeyPadWidget*@uint32_t@uint32_t@laRelativePosition
#define IDH_laKeyPadWidget_SetKeyPressedImage_laKeyPadWidget__uint32_t_uint32_t_GFXU_ImageAsset_ 0x0000216F // laKeyPadWidget_SetKeyPressedImage@laKeyPadWidget*@uint32_t@uint32_t@GFXU_ImageAsset*
#define IDH_laKeyPadWidget_SetKeyReleasedImage_laKeyPadWidget__uint32_t_uint32_t_GFXU_ImageAsset_ 0x00002170 // laKeyPadWidget_SetKeyReleasedImage@laKeyPadWidget*@uint32_t@uint32_t@GFXU_ImageAsset*
#define IDH_laKeyPadWidget_SetKeyText_laKeyPadWidget__uint32_t_uint32_t_laString 0x00002171 // laKeyPadWidget_SetKeyText@laKeyPadWidget*@uint32_t@uint32_t@laString
#define IDH_laKeyPadWidget_SetKeyValue_laKeyPadWidget__uint32_t_uint32_t_laString 0x00002172 // laKeyPadWidget_SetKeyValue@laKeyPadWidget*@uint32_t@uint32_t@laString
#define IDH_laLabelWidget_GetHAlignment_laLabelWidget_     0x00002173 // laLabelWidget_GetHAlignment@laLabelWidget*
#define IDH_laLabelWidget_GetText_laLabelWidget__laString_ 0x00002174 // laLabelWidget_GetText@laLabelWidget*@laString*
#define IDH_laLabelWidget_GetVAlignment_laLabelWidget_     0x00002175 // laLabelWidget_GetVAlignment@laLabelWidget*
#define IDH_laLabelWidget_New                              0x00002176 // laLabelWidget_New
#define IDH_laLabelWidget_SetHAlignment_laLabelWidget__laHAlignment 0x00002177 // laLabelWidget_SetHAlignment@laLabelWidget*@laHAlignment
#define IDH_laLabelWidget_SetText_laLabelWidget__laString  0x00002178 // laLabelWidget_SetText@laLabelWidget*@laString
#define IDH_laLabelWidget_SetVAlignment_laLabelWidget__laVAlignment 0x00002179 // laLabelWidget_SetVAlignment@laLabelWidget*@laVAlignment
#define IDH_laLayer_Delete_laLayer_                        0x0000217A // laLayer_Delete@laLayer*
#define IDH_laLayer_GetAlphaAmount_laLayer_                0x0000217B // laLayer_GetAlphaAmount@laLayer*
#define IDH_laLayer_GetAlphaEnable_laLayer_                0x0000217C // laLayer_GetAlphaEnable@laLayer*
#define IDH_laLayer_GetBufferCount_laLayer_                0x0000217D // laLayer_GetBufferCount@laLayer*
#define IDH_laLayer_GetMaskColor_laLayer_                  0x0000217E // laLayer_GetMaskColor@laLayer*
#define IDH_laLayer_GetMaskEnable_laLayer_                 0x0000217F // laLayer_GetMaskEnable@laLayer*
#define IDH_laLayer_GetVSync_laLayer_                      0x00002180 // laLayer_GetVSync@laLayer*
#define IDH_laLayer_New                                    0x00002181 // laLayer_New
#define IDH_laLayer_SetAlphaAmount_laLayer__uint32_t       0x00002182 // laLayer_SetAlphaAmount@laLayer*@uint32_t
#define IDH_laLayer_SetAlphaEnable_laLayer__laBool         0x00002183 // laLayer_SetAlphaEnable@laLayer*@laBool
#define IDH_laLayer_SetBufferCount_laLayer__uint32_t       0x00002184 // laLayer_SetBufferCount@laLayer*@uint32_t
#define IDH_laLayer_SetMaskColor_laLayer__GFX_Color        0x00002185 // laLayer_SetMaskColor@laLayer*@GFX_Color
#define IDH_laLayer_SetMaskEnable_laLayer__laBool          0x00002186 // laLayer_SetMaskEnable@laLayer*@laBool
#define IDH_laLayer_SetVSync_laLayer__laBool               0x00002187 // laLayer_SetVSync@laLayer*@laBool
#define IDH_laLineWidget_GetEndPoint_laLineWidget__int32_t__int32_t_ 0x00002188 // laLineWidget_GetEndPoint@laLineWidget*@int32_t*@int32_t*
#define IDH_laLineWidget_GetStartPoint_laLineWidget__int32_t__int32_t_ 0x00002189 // laLineWidget_GetStartPoint@laLineWidget*@int32_t*@int32_t*
#define IDH_laLineWidget_New                               0x0000218A // laLineWidget_New
#define IDH_laLineWidget_SetEndPoint_laLineWidget__int32_t_int32_t 0x0000218B // laLineWidget_SetEndPoint@laLineWidget*@int32_t@int32_t
#define IDH_laLineWidget_SetStartPoint_laLineWidget__int32_t_int32_t 0x0000218C // laLineWidget_SetStartPoint@laLineWidget*@int32_t@int32_t
#define IDH_laListWheelWidget_AppendItem_laListWheelWidget_ 0x0000218D // laListWheelWidget_AppendItem@laListWheelWidget*
#define IDH_laListWheelWidget_GetAlignment_laListWheelWidget_ 0x0000218E // laListWheelWidget_GetAlignment@laListWheelWidget*
#define IDH_laListWheelWidget_GetIconMargin_laListWheelWidget_ 0x0000218F // laListWheelWidget_GetIconMargin@laListWheelWidget*
#define IDH_laListWheelWidget_GetIconPosition_laListWheelWidget_ 0x00002190 // laListWheelWidget_GetIconPosition@laListWheelWidget*
#define IDH_laListWheelWidget_GetItemCount_laListWheelWidget_ 0x00002191 // laListWheelWidget_GetItemCount@laListWheelWidget*
#define IDH_laListWheelWidget_GetItemIcon_laListWheelWidget__uint32_t 0x00002192 // laListWheelWidget_GetItemIcon@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_GetItemText_laListWheelWidget__uint32_t_laString_ 0x00002193 // laListWheelWidget_GetItemText@laListWheelWidget*@uint32_t@laString*
#define IDH_laListWheelWidget_GetSelectedItem_laListWheelWidget_ 0x00002194 // laListWheelWidget_GetSelectedItem@laListWheelWidget*
#define IDH_laListWheelWidget_GetSelectedItemChangedEventCallback_laListWheelWidget_ 0x00002195 // laListWheelWidget_GetSelectedItemChangedEventCallback@laListWheelWidget*
#define IDH_laListWheelWidget_InsertItem_laListWheelWidget__uint32_t 0x00002196 // laListWheelWidget_InsertItem@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_New                          0x00002197 // laListWheelWidget_New
#define IDH_laListWheelWidget_RemoveAllItems_laListWheelWidget_ 0x00002198 // laListWheelWidget_RemoveAllItems@laListWheelWidget*
#define IDH_laListWheelWidget_RemoveItem_laListWheelWidget__uint32_t 0x00002199 // laListWheelWidget_RemoveItem@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SelectNextItem_laListWheelWidget_ 0x0000219A // laListWheelWidget_SelectNextItem@laListWheelWidget*
#define IDH_laListWheelWidget_SelectPreviousItem_laListWheelWidget_ 0x0000219B // laListWheelWidget_SelectPreviousItem@laListWheelWidget*
#define IDH_laListWheelWidget_SetAlignment_laListWheelWidget__laHAlignment 0x0000219C // laListWheelWidget_SetAlignment@laListWheelWidget*@laHAlignment
#define IDH_laListWheelWidget_SetIconMargin_laListWheelWidget__uint32_t 0x0000219D // laListWheelWidget_SetIconMargin@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetIconPosition_laListWheelWidget__laRelativePosition 0x0000219E // laListWheelWidget_SetIconPosition@laListWheelWidget*@laRelativePosition
#define IDH_laListWheelWidget_SetItemIcon_laListWheelWidget__uint32_t_GFXU_ImageAsset_ 0x0000219F // laListWheelWidget_SetItemIcon@laListWheelWidget*@uint32_t@GFXU_ImageAsset*
#define IDH_laListWheelWidget_SetItemText_laListWheelWidget__uint32_t_laString 0x000021A0 // laListWheelWidget_SetItemText@laListWheelWidget*@uint32_t@laString
#define IDH_laListWheelWidget_SetSelectedItem_laListWheelWidget__uint32_t 0x000021A1 // laListWheelWidget_SetSelectedItem@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetSelectedItemChangedEventCallback_laListWheelWidget__laListWheelWidge 0x000021A2 // laListWheelWidget_SetSelectedItemChangedEventCallback@laListWheelWidget*@laListWheelWidget_SelectedItemChangedEvent
#define IDH_laListWidget_AppendItem_laListWidget_          0x000021A3 // laListWidget_AppendItem@laListWidget*
#define IDH_laListWidget_DeselectAll_laListWidget_         0x000021A4 // laListWidget_DeselectAll@laListWidget*
#define IDH_laListWidget_GetAlignment_laListWidget_        0x000021A5 // laListWidget_GetAlignment@laListWidget*
#define IDH_laListWidget_GetAllowEmptySelection_laListWidget_ 0x000021A6 // laListWidget_GetAllowEmptySelection@laListWidget*
#define IDH_laListWidget_GetFirstSelectedItem_laListWidget_ 0x000021A7 // laListWidget_GetFirstSelectedItem@laListWidget*
#define IDH_laListWidget_GetIconMargin_laListWidget_       0x000021A8 // laListWidget_GetIconMargin@laListWidget*
#define IDH_laListWidget_GetIconPosition_laListWidget_     0x000021A9 // laListWidget_GetIconPosition@laListWidget*
#define IDH_laListWidget_GetItemCount_laListWidget_        0x000021AA // laListWidget_GetItemCount@laListWidget*
#define IDH_laListWidget_GetItemIcon_laListWidget__uint32_t 0x000021AB // laListWidget_GetItemIcon@laListWidget*@uint32_t
#define IDH_laListWidget_GetItemSelected_laListWidget__uint32_t 0x000021AC // laListWidget_GetItemSelected@laListWidget*@uint32_t
#define IDH_laListWidget_GetItemText_laListWidget__uint32_t_laString_ 0x000021AD // laListWidget_GetItemText@laListWidget*@uint32_t@laString*
#define IDH_laListWidget_GetLastSelectedItem_laListWidget_ 0x000021AE // laListWidget_GetLastSelectedItem@laListWidget*
#define IDH_laListWidget_GetSelectedItemChangedEventCallback_laListWidget_ 0x000021AF // laListWidget_GetSelectedItemChangedEventCallback@laListWidget*
#define IDH_laListWidget_GetSelectionCount_laListWidget_   0x000021B0 // laListWidget_GetSelectionCount@laListWidget*
#define IDH_laListWidget_GetSelectionMode_laListWidget_    0x000021B1 // laListWidget_GetSelectionMode@laListWidget*
#define IDH_laListWidget_InsertItem_laListWidget__uint32_t 0x000021B2 // laListWidget_InsertItem@laListWidget*@uint32_t
#define IDH_laListWidget_New                               0x000021B3 // laListWidget_New
#define IDH_laListWidget_RemoveAllItems_laListWidget_      0x000021B4 // laListWidget_RemoveAllItems@laListWidget*
#define IDH_laListWidget_RemoveItem_laListWidget__uint32_t 0x000021B5 // laListWidget_RemoveItem@laListWidget*@uint32_t
#define IDH_laListWidget_SelectAll_laListWidget_           0x000021B6 // laListWidget_SelectAll@laListWidget*
#define IDH_laListWidget_SetAlignment_laListWidget__laHAlignment 0x000021B7 // laListWidget_SetAlignment@laListWidget*@laHAlignment
#define IDH_laListWidget_SetAllowEmptySelection_laListWidget__laBool 0x000021B8 // laListWidget_SetAllowEmptySelection@laListWidget*@laBool
#define IDH_laListWidget_SetIconMargin_laListWidget__uint32_t 0x000021B9 // laListWidget_SetIconMargin@laListWidget*@uint32_t
#define IDH_laListWidget_SetIconPosition_laListWidget__laRelativePosition 0x000021BA // laListWidget_SetIconPosition@laListWidget*@laRelativePosition
#define IDH_laListWidget_SetItemIcon_laListWidget__uint32_t_GFXU_ImageAsset_ 0x000021BB // laListWidget_SetItemIcon@laListWidget*@uint32_t@GFXU_ImageAsset*
#define IDH_laListWidget_SetItemSelected_laListWidget__uint32_t_laBool 0x000021BC // laListWidget_SetItemSelected@laListWidget*@uint32_t@laBool
#define IDH_laListWidget_SetItemText_laListWidget__uint32_t_laString 0x000021BD // laListWidget_SetItemText@laListWidget*@uint32_t@laString
#define IDH_laListWidget_SetItemVisible_laListWidget__uint32_t 0x000021BE // laListWidget_SetItemVisible@laListWidget*@uint32_t
#define IDH_laListWidget_SetSelectedItemChangedEventCallback_laListWidget__laListWidget_SelectedItemC 0x000021BF // laListWidget_SetSelectedItemChangedEventCallback@laListWidget*@laListWidget_SelectedItemChangedEvent
#define IDH_laListWidget_SetSelectionMode_laListWidget__laListWidget_SelectionMode 0x000021C0 // laListWidget_SetSelectionMode@laListWidget*@laListWidget_SelectionMode
#define IDH_laListWidget_ToggleItemSelected_laListWidget__uint32_t 0x000021C1 // laListWidget_ToggleItemSelected@laListWidget*@uint32_t
#define IDH_laProgressBarWidget_GetDirection_laProgressBarWidget_ 0x000021C2 // laProgressBarWidget_GetDirection@laProgressBarWidget*
#define IDH_laProgressBarWidget_GetValue_laProgressBarWidget_ 0x000021C3 // laProgressBarWidget_GetValue@laProgressBarWidget*
#define IDH_laProgressBarWidget_GetValueChangedEventCallback_laProgressBarWidget_ 0x000021C4 // laProgressBarWidget_GetValueChangedEventCallback@laProgressBarWidget*
#define IDH_laProgressBarWidget_New                        0x000021C5 // laProgressBarWidget_New
#define IDH_laProgressBarWidget_SetDirection_laProgressBarWidget__laProgressBarDirection 0x000021C6 // laProgressBarWidget_SetDirection@laProgressBarWidget*@laProgressBarDirection
#define IDH_laProgressBarWidget_SetValue_laProgressBarWidget__uint32_t 0x000021C7 // laProgressBarWidget_SetValue@laProgressBarWidget*@uint32_t
#define IDH_laProgressBarWidget_SetValueChangedCallback_laProgressBarWidget__laProgressBar_ValueChang 0x000021C8 // laProgressBarWidget_SetValueChangedCallback@laProgressBarWidget*@laProgressBar_ValueChangedEventCallback
#define IDH_laRadioButtonGroup_AddButton_laRadioButtonGroup__laRadioButtonWidget_ 0x000021C9 // laRadioButtonGroup_AddButton@laRadioButtonGroup*@laRadioButtonWidget*
#define IDH_laRadioButtonGroup_Create_laRadioButtonGroup__ 0x000021CA // laRadioButtonGroup_Create@laRadioButtonGroup**
#define IDH_laRadioButtonGroup_Destroy_laRadioButtonGroup_ 0x000021CB // laRadioButtonGroup_Destroy@laRadioButtonGroup*
#define IDH_laRadioButtonGroup_RemoveButton_laRadioButtonGroup__laRadioButtonWidget_ 0x000021CC // laRadioButtonGroup_RemoveButton@laRadioButtonGroup*@laRadioButtonWidget*
#define IDH_laRadioButtonGroup_SelectButton_laRadioButtonGroup__laRadioButtonWidget_ 0x000021CD // laRadioButtonGroup_SelectButton@laRadioButtonGroup*@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetDeselectedEventCallback_laRadioButtonWidget_ 0x000021CE // laRadioButtonWidget_GetDeselectedEventCallback@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetGroup_laRadioButtonWidget_ 0x000021CF // laRadioButtonWidget_GetGroup@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetHAlignment_laRadioButtonWidget_ 0x000021D0 // laRadioButtonWidget_GetHAlignment@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetImageMargin_laRadioButtonWidget_ 0x000021D1 // laRadioButtonWidget_GetImageMargin@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetImagePosition_laRadioButtonWidget_ 0x000021D2 // laRadioButtonWidget_GetImagePosition@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetSelected_laRadioButtonWidget_ 0x000021D3 // laRadioButtonWidget_GetSelected@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetSelectedEventCallback_laRadioButtonWidget_ 0x000021D4 // laRadioButtonWidget_GetSelectedEventCallback@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetSelectedImage_laRadioButtonWidget_ 0x000021D5 // laRadioButtonWidget_GetSelectedImage@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetText_laRadioButtonWidget__laString_ 0x000021D6 // laRadioButtonWidget_GetText@laRadioButtonWidget*@laString*
#define IDH_laRadioButtonWidget_GetUnselectedImage_laRadioButtonWidget_ 0x000021D7 // laRadioButtonWidget_GetUnselectedImage@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_GetVAlignment_laRadioButtonWidget_ 0x000021D8 // laRadioButtonWidget_GetVAlignment@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_New                        0x000021D9 // laRadioButtonWidget_New
#define IDH_laRadioButtonWidget_SetDeselectedEventCallback_laRadioButtonWidget__laRadioButtonWidget_D 0x000021DA // laRadioButtonWidget_SetDeselectedEventCallback@laRadioButtonWidget*@laRadioButtonWidget_DeselectedEvent
#define IDH_laRadioButtonWidget_SetHAlignment_laRadioButtonWidget__laHAlignment 0x000021DB // laRadioButtonWidget_SetHAlignment@laRadioButtonWidget*@laHAlignment
#define IDH_laRadioButtonWidget_SetImagePosition_laRadioButtonWidget__laRelativePosition 0x000021DC // laRadioButtonWidget_SetImagePosition@laRadioButtonWidget*@laRelativePosition
#define IDH_laRadioButtonWidget_SetSelected_laRadioButtonWidget_ 0x000021DD // laRadioButtonWidget_SetSelected@laRadioButtonWidget*
#define IDH_laRadioButtonWidget_SetSelectedEventCallback_laRadioButtonWidget__laRadioButtonWidget_Sel 0x000021DE // laRadioButtonWidget_SetSelectedEventCallback@laRadioButtonWidget*@laRadioButtonWidget_SelectedEvent
#define IDH_laRadioButtonWidget_SetSelectedImage_laRadioButtonWidget__GFXU_ImageAsset_ 0x000021DF // laRadioButtonWidget_SetSelectedImage@laRadioButtonWidget*@GFXU_ImageAsset*
#define IDH_laRadioButtonWidget_SetText_laRadioButtonWidget__laString 0x000021E0 // laRadioButtonWidget_SetText@laRadioButtonWidget*@laString
#define IDH_laRadioButtonWidget_SetUnselectedImage_laRadioButtonWidget__GFXU_ImageAsset_ 0x000021E1 // laRadioButtonWidget_SetUnselectedImage@laRadioButtonWidget*@GFXU_ImageAsset*
#define IDH_laRadioButtonWidget_SetVAlignment_laRadioButtonWidget__laVAlignment 0x000021E2 // laRadioButtonWidget_SetVAlignment@laRadioButtonWidget*@laVAlignment
#define IDH_laRectangleWidget_GetThickness_laRectangleWidget_ 0x000021E3 // laRectangleWidget_GetThickness@laRectangleWidget*
#define IDH_laRectangleWidget_New                          0x000021E4 // laRectangleWidget_New
#define IDH_laScheme_Initialize_laScheme__GFX_ColorMode    0x000021E5 // laScheme_Initialize@laScheme*@GFX_ColorMode
#define IDH_laScreen_Delete_laScreen_                      0x000021E6 // laScreen_Delete@laScreen*
#define IDH_laScreen_GetHideEventCallback_laScreen_        0x000021E7 // laScreen_GetHideEventCallback@laScreen*
#define IDH_laScreen_GetLayerIndex_laScreen__laLayer_      0x000021E8 // laScreen_GetLayerIndex@laScreen*@laLayer*
#define IDH_laScreen_GetOrientation_laScreen_              0x000021E9 // laScreen_GetOrientation@laScreen*
#define IDH_laScreen_GetShowEventCallback_laScreen_        0x000021EA // laScreen_GetShowEventCallback@laScreen*
#define IDH_laScreen_Hide_laScreen_                        0x000021EB // laScreen_Hide@laScreen*
#define IDH_laScreen_New_laBool_laBool_laScreen_CreateCallback_FnPtr 0x000021EC // laScreen_New@laBool@laBool@laScreen_CreateCallback_FnPtr
#define IDH_laScreen_SetHideEventCallback_laScreen__laScreen_ShowHideCallback_FnPtr 0x000021ED // laScreen_SetHideEventCallback@laScreen*@laScreen_ShowHideCallback_FnPtr
#define IDH_laScreen_SetLayer_laScreen__uint32_t_laLayer_  0x000021EE // laScreen_SetLayer@laScreen*@uint32_t@laLayer*
#define IDH_laScreen_SetOrientation_laScreen__laScreenOrientation 0x000021EF // laScreen_SetOrientation@laScreen*@laScreenOrientation
#define IDH_laScreen_SetShowEventCallback_laScreen__laScreen_ShowHideCallback_FnPtr 0x000021F0 // laScreen_SetShowEventCallback@laScreen*@laScreen_ShowHideCallback_FnPtr
#define IDH_laScreen_Show_laScreen_                        0x000021F1 // laScreen_Show@laScreen*
#define IDH_laScrollBarWidget_GetExtentValue_laScrollBarWidget_ 0x000021F2 // laScrollBarWidget_GetExtentValue@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetMaxinumValue_laScrollBarWidget_ 0x000021F3 // laScrollBarWidget_GetMaxinumValue@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetOrientation_laScrollBarWidget_ 0x000021F4 // laScrollBarWidget_GetOrientation@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetScrollPercentage_laScrollBarWidget_ 0x000021F5 // laScrollBarWidget_GetScrollPercentage@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetScrollValue_laScrollBarWidget_ 0x000021F6 // laScrollBarWidget_GetScrollValue@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetStepSize_laScrollBarWidget_ 0x000021F7 // laScrollBarWidget_GetStepSize@laScrollBarWidget*
#define IDH_laScrollBarWidget_GetValueChangedEventCallback_laScrollBarWidget_ 0x000021F8 // laScrollBarWidget_GetValueChangedEventCallback@laScrollBarWidget*
#define IDH_laScrollBarWidget_New                          0x000021F9 // laScrollBarWidget_New
#define IDH_laScrollBarWidget_SetExtentValue_laScrollBarWidget__uint32_t 0x000021FA // laScrollBarWidget_SetExtentValue@laScrollBarWidget*@uint32_t
#define IDH_laScrollBarWidget_SetMaximumValue_laScrollBarWidget__uint32_t 0x000021FB // laScrollBarWidget_SetMaximumValue@laScrollBarWidget*@uint32_t
#define IDH_laScrollBarWidget_SetOrientation_laScrollBarWidget__laScrollBarOrientation_laBool 0x000021FC // laScrollBarWidget_SetOrientation@laScrollBarWidget*@laScrollBarOrientation@laBool
#define IDH_laScrollBarWidget_SetScrollPercentage_laScrollBarWidget__uint32_t 0x000021FD // laScrollBarWidget_SetScrollPercentage@laScrollBarWidget*@uint32_t
#define IDH_laScrollBarWidget_SetScrollValue_laScrollBarWidget__uint32_t 0x000021FE // laScrollBarWidget_SetScrollValue@laScrollBarWidget*@uint32_t
#define IDH_laScrollBarWidget_SetStepSize_laScrollBarWidget__uint32_t 0x000021FF // laScrollBarWidget_SetStepSize@laScrollBarWidget*@uint32_t
#define IDH_laScrollBarWidget_SetValueChangedEventCallback_laScrollBarWidget__laScrollBarWidget_Value 0x00002200 // laScrollBarWidget_SetValueChangedEventCallback@laScrollBarWidget*@laScrollBarWidget_ValueChangedEvent
#define IDH_laScrollBarWidget_StepBackward_laScrollBarWidget_ 0x00002201 // laScrollBarWidget_StepBackward@laScrollBarWidget*
#define IDH_laScrollBarWidget_StepForward_laScrollBarWidget_ 0x00002202 // laScrollBarWidget_StepForward@laScrollBarWidget*
#define IDH_laSliderWidget_GetGripSize_laSliderWidget_     0x00002203 // laSliderWidget_GetGripSize@laSliderWidget*
#define IDH_laSliderWidget_GetMaxinumValue_laSliderWidget_ 0x00002204 // laSliderWidget_GetMaxinumValue@laSliderWidget*
#define IDH_laSliderWidget_GetMininumValue_laSliderWidget_ 0x00002205 // laSliderWidget_GetMininumValue@laSliderWidget*
#define IDH_laSliderWidget_GetOrientation_laSliderWidget_  0x00002206 // laSliderWidget_GetOrientation@laSliderWidget*
#define IDH_laSliderWidget_GetSliderPercentage_laSliderWidget_ 0x00002207 // laSliderWidget_GetSliderPercentage@laSliderWidget*
#define IDH_laSliderWidget_GetSliderValue_laSliderWidget_  0x00002208 // laSliderWidget_GetSliderValue@laSliderWidget*
#define IDH_laSliderWidget_GetValueChangedEventCallback_laSliderWidget_ 0x00002209 // laSliderWidget_GetValueChangedEventCallback@laSliderWidget*
#define IDH_laSliderWidget_New                             0x0000220A // laSliderWidget_New
#define IDH_laSliderWidget_SetGripSize_laSliderWidget__uint32_t 0x0000220B // laSliderWidget_SetGripSize@laSliderWidget*@uint32_t
#define IDH_laSliderWidget_SetMaximumValue_laSliderWidget__uint32_t 0x0000220C // laSliderWidget_SetMaximumValue@laSliderWidget*@uint32_t
#define IDH_laSliderWidget_SetMinimumValue_laSliderWidget__uint32_t 0x0000220D // laSliderWidget_SetMinimumValue@laSliderWidget*@uint32_t
#define IDH_laSliderWidget_SetOrientation_laSliderWidget__laSliderOrientation_laBool 0x0000220E // laSliderWidget_SetOrientation@laSliderWidget*@laSliderOrientation@laBool
#define IDH_laSliderWidget_SetSliderPercentage_laSliderWidget__uint32_t 0x0000220F // laSliderWidget_SetSliderPercentage@laSliderWidget*@uint32_t
#define IDH_laSliderWidget_SetSliderValue_laSliderWidget__int32_t 0x00002210 // laSliderWidget_SetSliderValue@laSliderWidget*@int32_t
#define IDH_laSliderWidget_SetValueChangedEventCallback_laSliderWidget__laSliderWidget_ValueChangedEv 0x00002211 // laSliderWidget_SetValueChangedEventCallback@laSliderWidget*@laSliderWidget_ValueChangedEvent
#define IDH_laSliderWidget_Step_laSliderWidget__int32_t    0x00002212 // laSliderWidget_Step@laSliderWidget*@int32_t
#define IDH_laTextFieldWidget_GetAlignment_laTextFieldWidget_ 0x00002213 // laTextFieldWidget_GetAlignment@laTextFieldWidget*
#define IDH_laTextFieldWidget_GetCursorDelay_laTextFieldWidget_ 0x00002214 // laTextFieldWidget_GetCursorDelay@laTextFieldWidget*
#define IDH_laTextFieldWidget_GetCursorEnabled_laTextFieldWidget_ 0x00002215 // laTextFieldWidget_GetCursorEnabled@laTextFieldWidget*
#define IDH_laTextFieldWidget_GetCursorPosition_laTextFieldWidget_ 0x00002216 // laTextFieldWidget_GetCursorPosition@laTextFieldWidget*
#define IDH_laTextFieldWidget_GetText_laTextFieldWidget__laString_ 0x00002217 // laTextFieldWidget_GetText@laTextFieldWidget*@laString*
#define IDH_laTextFieldWidget_GetTextChangedEventCallback_laTextFieldWidget_ 0x00002218 // laTextFieldWidget_GetTextChangedEventCallback@laTextFieldWidget*
#define IDH_laTextFieldWidget_New                          0x00002219 // laTextFieldWidget_New
#define IDH_laTextFieldWidget_SetAlignment_laTextFieldWidget__laHAlignment 0x0000221A // laTextFieldWidget_SetAlignment@laTextFieldWidget*@laHAlignment
#define IDH_laTextFieldWidget_SetCursorDelay_laTextFieldWidget__uint32_t 0x0000221B // laTextFieldWidget_SetCursorDelay@laTextFieldWidget*@uint32_t
#define IDH_laTextFieldWidget_SetCursorEnabled_laTextFieldWidget__laBool 0x0000221C // laTextFieldWidget_SetCursorEnabled@laTextFieldWidget*@laBool
#define IDH_laTextFieldWidget_SetCursorPosition_laTextFieldWidget__uint32_t 0x0000221D // laTextFieldWidget_SetCursorPosition@laTextFieldWidget*@uint32_t
#define IDH_laTextFieldWidget_SetText_laTextFieldWidget__laString 0x0000221E // laTextFieldWidget_SetText@laTextFieldWidget*@laString
#define IDH_laTextFieldWidget_SetTextChangedEventCallback_laTextFieldWidget__laTextFieldWidget_TextCh 0x0000221F // laTextFieldWidget_SetTextChangedEventCallback@laTextFieldWidget*@laTextFieldWidget_TextChangedCallback
#define IDH_laTouchTest_AddPoint_laTouchTestWidget__GFX_Point_ 0x00002220 // laTouchTest_AddPoint@laTouchTestWidget*@GFX_Point*
#define IDH_laTouchTest_ClearPoints_laTouchTestWidget_     0x00002221 // laTouchTest_ClearPoints@laTouchTestWidget*
#define IDH_laTouchTestWidget_GetPointAddedEventCallback_laTouchTestWidget_ 0x00002222 // laTouchTestWidget_GetPointAddedEventCallback@laTouchTestWidget*
#define IDH_laTouchTestWidget_New                          0x00002223 // laTouchTestWidget_New
#define IDH_laTouchTestWidget_SetPointAddedEventCallback_laTouchTestWidget__laTouchTestWidget_PointAd 0x00002224 // laTouchTestWidget_SetPointAddedEventCallback@laTouchTestWidget*@laTouchTestWidget_PointAddedEventCallback
#define IDH_laUtils_ArrangeRectangle_GFX_Rect__GFX_Rect_GFX_Rect_laHAlignment_laVAlignment_laRelative 0x00002225 // laUtils_ArrangeRectangle@GFX_Rect*@GFX_Rect@GFX_Rect@laHAlignment@laVAlignment@laRelativePosition@uint8_t@uint8_t@uint8_t@uint8_t@uint16_t
#define IDH_laUtils_ArrangeRectangleRelative_GFX_Rect__GFX_Rect_GFX_Rect_laHAlignment_laVAlignment_la 0x00002226 // laUtils_ArrangeRectangleRelative@GFX_Rect*@GFX_Rect@GFX_Rect@laHAlignment@laVAlignment@laRelativePosition@uint8_t@uint8_t@uint8_t@uint8_t@uint16_t
#define IDH_laUtils_ChildIntersectsParent_laWidget__laWidget_ 0x00002227 // laUtils_ChildIntersectsParent@laWidget*@laWidget*
#define IDH_laUtils_ClipRectToParent_laWidget__GFX_Rect_   0x00002228 // laUtils_ClipRectToParent@laWidget*@GFX_Rect*
#define IDH_laUtils_GetLayer_laWidget_                     0x00002229 // laUtils_GetLayer@laWidget*
#define IDH_laUtils_ListOcclusionCullTest_laList__GFX_Rect 0x0000222A // laUtils_ListOcclusionCullTest@laList*@GFX_Rect
#define IDH_laUtils_OcclusionCullTest_laWidget_            0x0000222B // laUtils_OcclusionCullTest@laWidget*
#define IDH_laUtils_Pick_int32_t_int32_t                   0x0000222C // laUtils_Pick@int32_t@int32_t
#define IDH_laUtils_PickRect_laLayer__GFX_Rect_laList_     0x0000222D // laUtils_PickRect@laLayer*@GFX_Rect@laList*
#define IDH_laUtils_PointScreenToLocalSpace_laWidget__GFX_Point_ 0x0000222E // laUtils_PointScreenToLocalSpace@laWidget*@GFX_Point*
#define IDH_laUtils_RectFromParentSpace_laWidget__GFX_Rect_ 0x0000222F // laUtils_RectFromParentSpace@laWidget*@GFX_Rect*
#define IDH_laUtils_RectToLayerSpace_laWidget__GFX_Rect_   0x00002230 // laUtils_RectToLayerSpace@laWidget*@GFX_Rect*
#define IDH_laUtils_RectToParentSpace_laWidget__GFX_Rect_  0x00002231 // laUtils_RectToParentSpace@laWidget*@GFX_Rect*
#define IDH_laUtils_RectToScreenSpace_laWidget__GFX_Rect_  0x00002232 // laUtils_RectToScreenSpace@laWidget*@GFX_Rect*
#define IDH_laWidget_AddChild_laWidget__laWidget_          0x00002233 // laWidget_AddChild@laWidget*@laWidget*
#define IDH_laWidget_Delete_laWidget_                      0x00002234 // laWidget_Delete@laWidget*
#define IDH_laWidget_GetAlphaAmount_laWidget_              0x00002235 // laWidget_GetAlphaAmount@laWidget*
#define IDH_laWidget_GetAlphaEnable_laWidget_              0x00002236 // laWidget_GetAlphaEnable@laWidget*
#define IDH_laWidget_GetBorderType_laWidget_               0x00002237 // laWidget_GetBorderType@laWidget*
#define IDH_laWidget_GetChildAtIndex_laWidget__uint32_t    0x00002238 // laWidget_GetChildAtIndex@laWidget*@uint32_t
#define IDH_laWidget_GetChildCount_laWidget_               0x00002239 // laWidget_GetChildCount@laWidget*
#define IDH_laWidget_GetCumulativeAlphaAmount_laWidget_    0x0000223A // laWidget_GetCumulativeAlphaAmount@laWidget*
#define IDH_laWidget_GetCumulativeAlphaEnable_laWidget_    0x0000223B // laWidget_GetCumulativeAlphaEnable@laWidget*
#define IDH_laWidget_GetEnabled_laWidget_                  0x0000223C // laWidget_GetEnabled@laWidget*
#define IDH_laWidget_GetHeight_laWidget_                   0x0000223D // laWidget_GetHeight@laWidget*
#define IDH_laWidget_GetIndexOfChild_laWidget__laWidget_   0x0000223E // laWidget_GetIndexOfChild@laWidget*@laWidget*
#define IDH_laWidget_GetMargin_laWidget__laMargin_         0x0000223F // laWidget_GetMargin@laWidget*@laMargin*
#define IDH_laWidget_GetScheme_laWidget_                   0x00002240 // laWidget_GetScheme@laWidget*
#define IDH_laWidget_GetVisible_laWidget_                  0x00002241 // laWidget_GetVisible@laWidget*
#define IDH_laWidget_GetWidth_laWidget_                    0x00002242 // laWidget_GetWidth@laWidget*
#define IDH_laWidget_GetX_laWidget_                        0x00002243 // laWidget_GetX@laWidget*
#define IDH_laWidget_GetY_laWidget_                        0x00002244 // laWidget_GetY@laWidget*
#define IDH_laWidget_HasFocus_laWidget_                    0x00002245 // laWidget_HasFocus@laWidget*
#define IDH_laWidget_Invalidate_laWidget_                  0x00002246 // laWidget_Invalidate@laWidget*
#define IDH_laWidget_isOpaque_laWidget_                    0x00002247 // laWidget_isOpaque@laWidget*
#define IDH_laWidget_New                                   0x00002248 // laWidget_New
#define IDH_laWidget_OverrideTouchDownEvent_laWidget__laWidget_TouchDownEvent_FnPtr 0x00002249 // laWidget_OverrideTouchDownEvent@laWidget*@laWidget_TouchDownEvent_FnPtr
#define IDH_laWidget_OverrideTouchMovedEvent_laWidget__laWidget_TouchMovedEvent_FnPtr 0x0000224A // laWidget_OverrideTouchMovedEvent@laWidget*@laWidget_TouchMovedEvent_FnPtr
#define IDH_laWidget_OverrideTouchUpEvent_laWidget__laWidget_TouchUpEvent_FnPtr 0x0000224B // laWidget_OverrideTouchUpEvent@laWidget*@laWidget_TouchUpEvent_FnPtr
#define IDH_laWidget_RectToLayerSpace_laWidget_            0x0000224C // laWidget_RectToLayerSpace@laWidget*
#define IDH_laWidget_RectToParentSpace_laWidget_           0x0000224D // laWidget_RectToParentSpace@laWidget*
#define IDH_laWidget_RectToScreenSpace_laWidget_           0x0000224E // laWidget_RectToScreenSpace@laWidget*
#define IDH_laWidget_RemoveChild_laWidget__laWidget_       0x0000224F // laWidget_RemoveChild@laWidget*@laWidget*
#define IDH_laWidget_Resize_laWidget__int32_t_int32_t      0x00002250 // laWidget_Resize@laWidget*@int32_t@int32_t
#define IDH_laWidget_SetAlphaAmount_laWidget__uint32_t     0x00002251 // laWidget_SetAlphaAmount@laWidget*@uint32_t
#define IDH_laWidget_SetAlphaEnable_laWidget__laBool       0x00002252 // laWidget_SetAlphaEnable@laWidget*@laBool
#define IDH_laWidget_SetBorderType_laWidget__laBorderType  0x00002253 // laWidget_SetBorderType@laWidget*@laBorderType
#define IDH_laWidget_SetEnabled_laWidget__laBool           0x00002254 // laWidget_SetEnabled@laWidget*@laBool
#define IDH_laWidget_SetFocus_laWidget_                    0x00002255 // laWidget_SetFocus@laWidget*
#define IDH_laWidget_SetHeight_laWidget__int32_t           0x00002256 // laWidget_SetHeight@laWidget*@int32_t
#define IDH_laWidget_SetMargins_laWidget__uint32_t_uint32_t_uint32_t_uint32_t 0x00002257 // laWidget_SetMargins@laWidget*@uint32_t@uint32_t@uint32_t@uint32_t
#define IDH_laWidget_SetParent_laWidget__laWidget_         0x00002258 // laWidget_SetParent@laWidget*@laWidget*
#define IDH_laWidget_SetPosition_laWidget__int32_t_int32_t 0x00002259 // laWidget_SetPosition@laWidget*@int32_t@int32_t
#define IDH_laWidget_SetScheme_laWidget__laScheme_         0x0000225A // laWidget_SetScheme@laWidget*@laScheme*
#define IDH_laWidget_SetSize_laWidget__uint32_t_uint32_t   0x0000225B // laWidget_SetSize@laWidget*@uint32_t@uint32_t
#define IDH_laWidget_SetVisible_laWidget__laBool           0x0000225C // laWidget_SetVisible@laWidget*@laBool
#define IDH_laWidget_SetWidth_laWidget__int32_t            0x0000225D // laWidget_SetWidth@laWidget*@int32_t
#define IDH_laWidget_SetX_laWidget__int32_t                0x0000225E // laWidget_SetX@laWidget*@int32_t
#define IDH_laWidget_SetY_laWidget__int32_t                0x0000225F // laWidget_SetY@laWidget*@int32_t
#define IDH_laWidget_Translate_laWidget__int32_t_int32_t   0x00002260 // laWidget_Translate@laWidget*@int32_t@int32_t
#define IDH_laWindowWidget_GetIcon_laWindowWidget_         0x00002261 // laWindowWidget_GetIcon@laWindowWidget*
#define IDH_laWindowWidget_GetIconMargin_laWindowWidget_   0x00002262 // laWindowWidget_GetIconMargin@laWindowWidget*
#define IDH_laWindowWidget_GetTitle_laWindowWidget__laString_ 0x00002263 // laWindowWidget_GetTitle@laWindowWidget*@laString*
#define IDH_laWindowWidget_New                             0x00002264 // laWindowWidget_New
#define IDH_laWindowWidget_SetIcon_laWindowWidget__GFXU_ImageAsset_ 0x00002265 // laWindowWidget_SetIcon@laWindowWidget*@GFXU_ImageAsset*
#define IDH_laWindowWidget_SetIconMargin_laWindowWidget__uint32_t 0x00002266 // laWindowWidget_SetIconMargin@laWindowWidget*@uint32_t
#define IDH_laWindowWidget_SetTitle_laWindowWidget__laString 0x00002267 // laWindowWidget_SetTitle@laWindowWidget*@laString
#define IDH_laCheckBoxWidget_SetImageMargin_laCheckBoxWidget__uint32_t 0x00002268 // laCheckBoxWidget_SetImageMargin@laCheckBoxWidget*@uint32_t
#define IDH_laContext_SetPreemptionLevel_laPreemptionLevel 0x00002269 // laContext_SetPreemptionLevel@laPreemptionLevel
#define IDH_laKeyPadWidget_SetKeyBackgroundType_laKeyPadWidget__uint32_t_uint32_t_laBackgroundType 0x0000226A // laKeyPadWidget_SetKeyBackgroundType@laKeyPadWidget*@uint32_t@uint32_t@laBackgroundType
#define IDH_laLayer_GetAllowInputPassThrough_laLayer_      0x0000226B // laLayer_GetAllowInputPassThrough@laLayer*
#define IDH_laLayer_GetEnabled_laLayer_                    0x0000226C // laLayer_GetEnabled@laLayer*
#define IDH_laLayer_SetAllowInputPassthrough_laLayer__laBool 0x0000226D // laLayer_SetAllowInputPassthrough@laLayer*@laBool
#define IDH_laLayer_SetEnabled_laLayer__laBool             0x0000226E // laLayer_SetEnabled@laLayer*@laBool
#define IDH_laListWheelWidget_GetFlickInitSpeed_laListWheelWidget_ 0x0000226F // laListWheelWidget_GetFlickInitSpeed@laListWheelWidget*
#define IDH_laListWheelWidget_GetIndicatorArea_laListWheelWidget_ 0x00002270 // laListWheelWidget_GetIndicatorArea@laListWheelWidget*
#define IDH_laListWheelWidget_GetMaxMomentum_laListWheelWidget_ 0x00002271 // laListWheelWidget_GetMaxMomentum@laListWheelWidget*
#define IDH_laListWheelWidget_GetMomentumFalloffRate_laListWheelWidget_ 0x00002272 // laListWheelWidget_GetMomentumFalloffRate@laListWheelWidget*
#define IDH_laListWheelWidget_GetRotationUpdateRate_laListWheelWidget_ 0x00002273 // laListWheelWidget_GetRotationUpdateRate@laListWheelWidget*
#define IDH_laListWheelWidget_GetShaded_laListWheelWidget_ 0x00002274 // laListWheelWidget_GetShaded@laListWheelWidget*
#define IDH_laListWheelWidget_GetShowIndicators_laListWheelWidget_ 0x00002275 // laListWheelWidget_GetShowIndicators@laListWheelWidget*
#define IDH_laListWheelWidget_GetVisibleItemCount_laListWheelWidget_ 0x00002276 // laListWheelWidget_GetVisibleItemCount@laListWheelWidget*
#define IDH_laListWheelWidget_SetFlickInitSpeed_laListWheelWidget__uint32_t 0x00002277 // laListWheelWidget_SetFlickInitSpeed@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetIndicatorArea_laListWheelWidget__uint32_t 0x00002278 // laListWheelWidget_SetIndicatorArea@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetMaxMomentum_laListWheelWidget__uint32_t 0x00002279 // laListWheelWidget_SetMaxMomentum@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetMomentumFalloffRate_laListWheelWidget__uint32_t 0x0000227A // laListWheelWidget_SetMomentumFalloffRate@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetRotationUpdateRate_laListWheelWidget__uint32_t 0x0000227B // laListWheelWidget_SetRotationUpdateRate@laListWheelWidget*@uint32_t
#define IDH_laListWheelWidget_SetShaded_laListWheelWidget__laBool 0x0000227C // laListWheelWidget_SetShaded@laListWheelWidget*@laBool
#define IDH_laListWheelWidget_SetShowIndicators_laListWheelWidget__laBool 0x0000227D // laListWheelWidget_SetShowIndicators@laListWheelWidget*@laBool
#define IDH_laListWheelWidget_SetVisibleItemCount_laListWheelWidget__uint32_t 0x0000227E // laListWheelWidget_SetVisibleItemCount@laListWheelWidget*@uint32_t
#define IDH_laRadioButtonWidget_SetImageMargin_laRadioButtonWidget__uint32_t 0x0000227F // laRadioButtonWidget_SetImageMargin@laRadioButtonWidget*@uint32_t
#define IDH_laScreen_GetMirrored_laScreen_                 0x00002280 // laScreen_GetMirrored@laScreen*
#define IDH_laScreen_SetMirrored_laScreen__laBool          0x00002281 // laScreen_SetMirrored@laScreen*@laBool
#define IDH_laString_Remove_laString__uint32_t_uint32_t    0x00002282 // laString_Remove@laString*@uint32_t@uint32_t
#define IDH_laTextFieldWidget_SetClearOnFirstEdit_laTextFieldWidget__laBool 0x00002283 // laTextFieldWidget_SetClearOnFirstEdit@laTextFieldWidget*@laBool
#define IDH_laUtils_PickFromLayer_laLayer__int32_t_int32_t 0x00002284 // laUtils_PickFromLayer@laLayer*@int32_t@int32_t
#define IDH_laUtils_PointToLayerSpace_laWidget__GFX_Point_ 0x00002285 // laUtils_PointToLayerSpace@laWidget*@GFX_Point*
#define IDH_laUtils_ScreenToMirroredSpace_GFX_Point__GFX_Rect__GFX_Orientation 0x00002286 // laUtils_ScreenToMirroredSpace@GFX_Point*@GFX_Rect*@GFX_Orientation
#define IDH_laUtils_ScreenToOrientedSpace_GFX_Point__GFX_Rect__GFX_Orientation 0x00002287 // laUtils_ScreenToOrientedSpace@GFX_Point*@GFX_Rect*@GFX_Orientation
#define IDH_laUtils_WidgetLocalRect_laWidget_              0x00002288 // laUtils_WidgetLocalRect@laWidget*
#define IDH_laWidget_GetBackgroundType_laWidget_           0x00002289 // laWidget_GetBackgroundType@laWidget*
#define IDH_laWidget_GetOptimizationFlags_laWidget_        0x0000228A // laWidget_GetOptimizationFlags@laWidget*
#define IDH_laWidget_SetBackgroundType_laWidget__laBackgroundType 0x0000228B // laWidget_SetBackgroundType@laWidget*@laBackgroundType
#define IDH_laWidget_SetOptimizationFlags_laWidget__uint32_t 0x0000228C // laWidget_SetOptimizationFlags@laWidget*@uint32_t
#define IDH_laRectangleWidget_SetThickness_laRectangleWidget__int32_t 0x0000228D // laRectangleWidget_SetThickness@laRectangleWidget*@int32_t
#define IDH_laString_DrawClipped_laString__int32_t_int32_t_int32_t_int32_t_int32_t_int32_t_GFXU_Exter 0x0000228E // laString_DrawClipped@laString*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_ExternalAssetReader**
#define IDH_laString_IsEmpty_laString_                     0x0000228F // laString_IsEmpty@laString*
#define IDH_laUtils_GetNextHighestWidget_laWidget_         0x00002290 // laUtils_GetNextHighestWidget@laWidget*
#define IDH_laUtils_RectFromLayerSpace_laWidget__GFX_Rect_ 0x00002291 // laUtils_RectFromLayerSpace@laWidget*@GFX_Rect*
#define IDH_laUtils_WidgetIsOccluded_laWidget__GFX_Rect_   0x00002292 // laUtils_WidgetIsOccluded@laWidget*@GFX_Rect*
#define IDH_laUtils_WidgetLayerRect_laWidget_              0x00002293 // laUtils_WidgetLayerRect@laWidget*
#define IDH_laWindowWidget_GetIconRect_laWindowWidget__GFX_Rect__GFX_Rect_ 0x00002294 // laWindowWidget_GetIconRect@laWindowWidget*@GFX_Rect*@GFX_Rect*
#define IDH_laWindowWidget_GetTextRect_laWindowWidget__GFX_Rect__GFX_Rect_ 0x00002295 // laWindowWidget_GetTextRect@laWindowWidget*@GFX_Rect*@GFX_Rect*
#define IDH_laWindowWidget_GetTitleBarRect_laWindowWidget__GFX_Rect_ 0x00002296 // laWindowWidget_GetTitleBarRect@laWindowWidget*@GFX_Rect*
#define IDH_laContext_IsDrawing                            0x00002297 // laContext_IsDrawing
#define IDH_laContext_IsLayerDrawing_uint32_t              0x00002298 // laContext_IsLayerDrawing@uint32_t
#define IDH_laLayer_IsDrawing_laLayer_                     0x00002299 // laLayer_IsDrawing@laLayer*
#define IDH_laLayer_GetInputRect_laLayer_                  0x0000229A // laLayer_GetInputRect@laLayer*
#define IDH_laLayer_GetInputRectLocked_laLayer_            0x0000229B // laLayer_GetInputRectLocked@laLayer*
#define IDH_laLayer_SetInputRect_laLayer__int32_t_int32_t_int32_t_int32_t 0x0000229C // laLayer_SetInputRect@laLayer*@int32_t@int32_t@int32_t@int32_t
#define IDH_laLayer_SetInputRectLocked_laLayer__laBool     0x0000229D // laLayer_SetInputRectLocked@laLayer*@laBool
#define IDH_laScreen_GetLayerSwapSync_laScreen_            0x0000229E // laScreen_GetLayerSwapSync@laScreen*
#define IDH_laScreen_SetLayerSwapSync_laScreen__laBool     0x0000229F // laScreen_SetLayerSwapSync@laScreen*@laBool
#define IDH_laWidget_DeleteAllDescendants_laWidget_        0x000022A0 // laWidget_DeleteAllDescendants@laWidget*
#define IDH_laImageWidget_SetCallBackEnd_laImageWidget__laImageWidget_DrawEventCallback 0x000022A1 // laImageWidget_SetCallBackEnd@laImageWidget*@laImageWidget_DrawEventCallback
#define IDH_laImageWidget_SetCallBackStart_laImageWidget__laImageWidget_DrawEventCallback 0x000022A2 // laImageWidget_SetCallBackStart@laImageWidget*@laImageWidget_DrawEventCallback
#define IDH_laString_DrawSubStringClipped_laString__uint32_t_uint32_t_int32_t_int32_t_int32_t_int32_t 0x000022A3 // laString_DrawSubStringClipped@laString*@uint32_t@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_ExternalAssetReader**
#define IDH_laString_GetLineRect_laString__uint32_t_GFX_Rect__uint32_t__ 0x000022A4 // laString_GetLineRect@laString*@uint32_t@GFX_Rect*@uint32_t *
#define IDH_laString_GetMultiLineRect_laString__GFX_Rect_  0x000022A5 // laString_GetMultiLineRect@laString*@GFX_Rect*
#define IDH_laContext_t                                    0x000022A6 // laContext_t
#define IDH_laList_t                                       0x000022A7 // laList_t
#define IDH_laPreemptionLevel                              0x000022A8 // laPreemptionLevel
#define IDH_laRelativePosition                             0x000022A9 // laRelativePosition
#define IDH_GFXU_StringTableAsset                          0x000022AA // GFXU_StringTableAsset
#define IDH_laBool                                         0x000022AB // laBool
#define IDH_laContext                                      0x000022AC // laContext
#define IDH_laContext_ActiveScreenChangedCallback_FnPtr    0x000022AD // laContext_ActiveScreenChangedCallback_FnPtr
#define IDH_laContext_LanguageChangedCallback_FnPtr        0x000022AE // laContext_LanguageChangedCallback_FnPtr
#define IDH_laEditWidget                                   0x000022AF // laEditWidget
#define IDH_laEditWidget_Accept_FnPtr                      0x000022B0 // laEditWidget_Accept_FnPtr
#define IDH_laEditWidget_Append_FnPtr                      0x000022B1 // laEditWidget_Append_FnPtr
#define IDH_laEditWidget_Backspace_FnPtr                   0x000022B2 // laEditWidget_Backspace_FnPtr
#define IDH_laEditWidget_Clear_FnPtr                       0x000022B3 // laEditWidget_Clear_FnPtr
#define IDH_laEditWidget_EndEdit_FnPtr                     0x000022B4 // laEditWidget_EndEdit_FnPtr
#define IDH_laEditWidget_Set_FnPtr                         0x000022B5 // laEditWidget_Set_FnPtr
#define IDH_laEditWidget_StartEdit_FnPtr                   0x000022B6 // laEditWidget_StartEdit_FnPtr
#define IDH_laHAlignment                                   0x000022B7 // laHAlignment
#define IDH_laList                                         0x000022B8 // laList
#define IDH_laListNode                                     0x000022B9 // laListNode
#define IDH_laMargin                                       0x000022BA // laMargin
#define IDH_laResult                                       0x000022BB // laResult
#define IDH_laScreen                                       0x000022BC // laScreen
#define IDH_laString                                       0x000022BD // laString
#define IDH_laVAlignment                                   0x000022BE // laVAlignment
#define IDH_laButtonWidget_t                               0x000022BF // laButtonWidget_t
#define IDH_laLayer_t                                      0x000022C0 // laLayer_t
#define IDH_laRadioButtonGroup_t                           0x000022C1 // laRadioButtonGroup_t
#define IDH_GFX_Point                                      0x000022C2 // GFX_Point
#define IDH_GFX_Rect                                       0x000022C3 // GFX_Rect
#define IDH_laBorderType                                   0x000022C4 // laBorderType
#define IDH_laButtonState                                  0x000022C5 // laButtonState
#define IDH_laButtonWidget                                 0x000022C6 // laButtonWidget
#define IDH_laButtonWidget_PressedEvent                    0x000022C7 // laButtonWidget_PressedEvent
#define IDH_laButtonWidget_ReleasedEvent                   0x000022C8 // laButtonWidget_ReleasedEvent
#define IDH_laCheckBoxWidget                               0x000022C9 // laCheckBoxWidget
#define IDH_laCheckBoxWidget_CheckedEvent                  0x000022CA // laCheckBoxWidget_CheckedEvent
#define IDH_laCheckBoxWidget_UncheckedEvent                0x000022CB // laCheckBoxWidget_UncheckedEvent
#define IDH_laCircleWidget                                 0x000022CC // laCircleWidget
#define IDH_laDrawSurfaceWidget                            0x000022CD // laDrawSurfaceWidget
#define IDH_laDrawSurfaceWidget_DrawCallback               0x000022CE // laDrawSurfaceWidget_DrawCallback
#define IDH_laEvent                                        0x000022CF // laEvent
#define IDH_laEvent_FilterEvent                            0x000022D0 // laEvent_FilterEvent
#define IDH_laEventID                                      0x000022D1 // laEventID
#define IDH_laEventState                                   0x000022D2 // laEventState
#define IDH_laGestureID                                    0x000022D3 // laGestureID
#define IDH_laGradientWidget                               0x000022D4 // laGradientWidget
#define IDH_laGradientWidgetDirection                      0x000022D5 // laGradientWidgetDirection
#define IDH_laGroupBoxWidget                               0x000022D6 // laGroupBoxWidget
#define IDH_laImageSequenceEntry                           0x000022D7 // laImageSequenceEntry
#define IDH_laImageSequenceImageChangedEvent_FnPtr         0x000022D8 // laImageSequenceImageChangedEvent_FnPtr
#define IDH_laImageSequenceWidget                          0x000022D9 // laImageSequenceWidget
#define IDH_laImageWidget                                  0x000022DA // laImageWidget
#define IDH_laInput_TouchDownEvent                         0x000022DB // laInput_TouchDownEvent
#define IDH_laInput_TouchMovedEvent                        0x000022DC // laInput_TouchMovedEvent
#define IDH_laInput_TouchUpEvent                           0x000022DD // laInput_TouchUpEvent
#define IDH_laInputState                                   0x000022DE // laInputState
#define IDH_laKey                                          0x000022DF // laKey
#define IDH_laKeyPadCell                                   0x000022E0 // laKeyPadCell
#define IDH_laKeyPadCellAction                             0x000022E1 // laKeyPadCellAction
#define IDH_laKeyPadWidget                                 0x000022E2 // laKeyPadWidget
#define IDH_laKeyPadWidget_KeyClickEvent                   0x000022E3 // laKeyPadWidget_KeyClickEvent
#define IDH_laLabelWidget                                  0x000022E4 // laLabelWidget
#define IDH_laLayer                                        0x000022E5 // laLayer
#define IDH_laLayerBuffer                                  0x000022E6 // laLayerBuffer
#define IDH_laLayerBufferType                              0x000022E7 // laLayerBufferType
#define IDH_laLineWidget                                   0x000022E8 // laLineWidget
#define IDH_laListItem                                     0x000022E9 // laListItem
#define IDH_laListWheelItem                                0x000022EA // laListWheelItem
#define IDH_laListWheelWidget                              0x000022EB // laListWheelWidget
#define IDH_laListWheelWidget_SelectedItemChangedEvent     0x000022EC // laListWheelWidget_SelectedItemChangedEvent
#define IDH_laListWidget                                   0x000022ED // laListWidget
#define IDH_laListWidget_ItemSelectedChangedEvent          0x000022EE // laListWidget_ItemSelectedChangedEvent
#define IDH_laListWidget_SelectedItemChangedEvent          0x000022EF // laListWidget_SelectedItemChangedEvent
#define IDH_laListWidget_SelectionMode                     0x000022F0 // laListWidget_SelectionMode
#define IDH_laMouseButton                                  0x000022F1 // laMouseButton
#define IDH_laProgressBar                                  0x000022F2 // laProgressBar
#define IDH_laProgressBar_ValueChangedEventCallback        0x000022F3 // laProgressBar_ValueChangedEventCallback
#define IDH_laProgressBarDirection                         0x000022F4 // laProgressBarDirection
#define IDH_laProgressBarWidget                            0x000022F5 // laProgressBarWidget
#define IDH_laRadioButtonGroup                             0x000022F6 // laRadioButtonGroup
#define IDH_laRadioButtonWidget                            0x000022F7 // laRadioButtonWidget
#define IDH_laRadioButtonWidget_DeselectedEvent            0x000022F8 // laRadioButtonWidget_DeselectedEvent
#define IDH_laRadioButtonWidget_SelectedEvent              0x000022F9 // laRadioButtonWidget_SelectedEvent
#define IDH_laRectangleWidget                              0x000022FA // laRectangleWidget
#define IDH_laScheme                                       0x000022FB // laScheme
#define IDH_laScreen_CreateCallback_FnPtr                  0x000022FC // laScreen_CreateCallback_FnPtr
#define IDH_laScreen_ShowHideCallback_FnPtr                0x000022FD // laScreen_ShowHideCallback_FnPtr
#define IDH_laScreenOrientation                            0x000022FE // laScreenOrientation
#define IDH_laScrollBarOrientation                         0x000022FF // laScrollBarOrientation
#define IDH_laScrollBarState                               0x00002300 // laScrollBarState
#define IDH_laScrollBarWidget                              0x00002301 // laScrollBarWidget
#define IDH_laScrollBarWidget_ValueChangedEvent            0x00002302 // laScrollBarWidget_ValueChangedEvent
#define IDH_laSliderOrientation                            0x00002303 // laSliderOrientation
#define IDH_laSliderState                                  0x00002304 // laSliderState
#define IDH_laSliderWidget                                 0x00002305 // laSliderWidget
#define IDH_laSliderWidget_ValueChangedEvent               0x00002306 // laSliderWidget_ValueChangedEvent
#define IDH_laTextFieldWidget                              0x00002307 // laTextFieldWidget
#define IDH_laTextFieldWidget_TextChangedCallback          0x00002308 // laTextFieldWidget_TextChangedCallback
#define IDH_laTouchState                                   0x00002309 // laTouchState
#define IDH_laTouchTestState                               0x0000230A // laTouchTestState
#define IDH_laTouchTestWidget                              0x0000230B // laTouchTestWidget
#define IDH_laTouchTestWidget_PointAddedEventCallback      0x0000230C // laTouchTestWidget_PointAddedEventCallback
#define IDH_laWidget                                       0x0000230D // laWidget
#define IDH_laWidget_Constructor_FnPtr                     0x0000230E // laWidget_Constructor_FnPtr
#define IDH_laWidget_Destructor_FnPtr                      0x0000230F // laWidget_Destructor_FnPtr
#define IDH_laWidget_DrawFunction_FnPtr                    0x00002310 // laWidget_DrawFunction_FnPtr
#define IDH_laWidget_Focus_FnPtr                           0x00002311 // laWidget_Focus_FnPtr
#define IDH_laWidget_Moved_FnPtr                           0x00002312 // laWidget_Moved_FnPtr
#define IDH_laWidget_Paint_FnPtr                           0x00002313 // laWidget_Paint_FnPtr
#define IDH_laWidget_Resized_FnPtr                         0x00002314 // laWidget_Resized_FnPtr
#define IDH_laWidget_TouchDownEvent_FnPtr                  0x00002315 // laWidget_TouchDownEvent_FnPtr
#define IDH_laWidget_TouchMovedEvent_FnPtr                 0x00002316 // laWidget_TouchMovedEvent_FnPtr
#define IDH_laWidget_TouchUpEvent_FnPtr                    0x00002317 // laWidget_TouchUpEvent_FnPtr
#define IDH_laWidget_Update_FnPtr                          0x00002318 // laWidget_Update_FnPtr
#define IDH_laWidgetDirtyState                             0x00002319 // laWidgetDirtyState
#define IDH_laWidgetDrawState                              0x0000231A // laWidgetDrawState
#define IDH_laWidgetEvent                                  0x0000231B // laWidgetEvent
#define IDH_laWidgetType                                   0x0000231C // laWidgetType
#define IDH_laWindowWidget                                 0x0000231D // laWindowWidget
#define IDH_laBackgroundType                               0x0000231E // laBackgroundType
#define IDH_laWidget_LanguageChangingEvent_FnPtr           0x0000231F // laWidget_LanguageChangingEvent_FnPtr
#define IDH_laWidgetOptimizationFlags                      0x00002320 // laWidgetOptimizationFlags
#define IDH_LA_DEFAULT_SCHEME_COLOR_MODE                   0x00002321 // LA_DEFAULT_SCHEME_COLOR_MODE
#define IDH_LA_STRING_NULLIDX                              0x00002322 // LA_STRING_NULLIDX
#define IDH_DEFAULT_BORDER_MARGIN                          0x00002323 // DEFAULT_BORDER_MARGIN
#define IDH_LA_IMAGESEQ_RESTART                            0x00002324 // LA_IMAGESEQ_RESTART
#define IDH_LA_INPUT_PRIMARY_ID                            0x00002325 // LA_INPUT_PRIMARY_ID
#define IDH_LA_MAX_TOUCH_STATES                            0x00002326 // LA_MAX_TOUCH_STATES
#define IDH_LA_TOUCHTEST_MEMORY_SIZE                       0x00002327 // LA_TOUCHTEST_MEMORY_SIZE
#define IDH_NUM_BUTTONS                                    0x00002328 // NUM_BUTTONS
#define IDH_NUM_KEYS                                       0x00002329 // NUM_KEYS
#define IDH_laLayer_AddDamageRect_laLayer__GFX_Rect__laBool 0x0000232A // laLayer_AddDamageRect@laLayer*@GFX_Rect*@laBool
#define IDH_laEventResult                                  0x0000232B // laEventResult
#define IDH_laLayerFrameState                              0x0000232C // laLayerFrameState
#define IDH_laRectArray                                    0x0000232D // laRectArray
#define IDH_laWidget_InvalidateBorderAreas_FnPtr           0x0000232E // laWidget_InvalidateBorderAreas_FnPtr
#define IDH_laContextFrameState                            0x0000232F // laContextFrameState
#define IDH_laImageWidget_DrawEventCallback                0x00002330 // laImageWidget_DrawEventCallback
#define IDH_laContextUpdateState                           0x00002331 // laContextUpdateState
#define IDH_laWidgetUpdateState                            0x00002332 // laWidgetUpdateState
#define IDH_GFXLIB_Graphics_Aria_User_Interface_Library_Files 0x00002333 // GFXLIB Graphics Aria User Interface Library Files
#define IDH_libaria_common_h                               0x00002334 // libaria_common.h
#define IDH_libaria_context_h                              0x00002335 // libaria_context.h
#define IDH_libaria_draw_h                                 0x00002336 // libaria_draw.h
#define IDH_libaria_editwidget_h                           0x00002337 // libaria_editwidget.h
#define IDH_libaria_event_h                                0x00002338 // libaria_event.h
#define IDH_libaria_global_h                               0x00002339 // libaria_global.h
#define IDH_libaria_input_h                                0x0000233A // libaria_input.h
#define IDH_libaria_layer_h                                0x0000233B // libaria_layer.h
#define IDH_libaria_list_h                                 0x0000233C // libaria_list.h
#define IDH_libaria_math_h                                 0x0000233D // libaria_math.h
#define IDH_libaria_radiobutton_group_h                    0x0000233E // libaria_radiobutton_group.h
#define IDH_libaria_scheme_h                               0x0000233F // libaria_scheme.h
#define IDH_libaria_screen_h                               0x00002340 // libaria_screen.h
#define IDH_libaria_string_h                               0x00002341 // libaria_string.h
#define IDH_libaria_utils_h                                0x00002342 // libaria_utils.h
#define IDH_libaria_widget_h                               0x00002343 // libaria_widget.h
#define IDH_libaria_widget_button_h                        0x00002344 // libaria_widget_button.h
#define IDH_libaria_widget_checkbox_h                      0x00002345 // libaria_widget_checkbox.h
#define IDH_libaria_widget_circle_h                        0x00002346 // libaria_widget_circle.h
#define IDH_libaria_widget_drawsurface_h                   0x00002347 // libaria_widget_drawsurface.h
#define IDH_libaria_widget_gradient_h                      0x00002348 // libaria_widget_gradient.h
#define IDH_libaria_widget_groupbox_h                      0x00002349 // libaria_widget_groupbox.h
#define IDH_libaria_widget_image_h                         0x0000234A // libaria_widget_image.h
#define IDH_libaria_widget_imagesequence_h                 0x0000234B // libaria_widget_imagesequence.h
#define IDH_libaria_widget_keypad_h                        0x0000234C // libaria_widget_keypad.h
#define IDH_libaria_widget_label_h                         0x0000234D // libaria_widget_label.h
#define IDH_libaria_widget_line_h                          0x0000234E // libaria_widget_line.h
#define IDH_libaria_widget_list_h                          0x0000234F // libaria_widget_list.h
#define IDH_libaria_widget_listwheel_h                     0x00002350 // libaria_widget_listwheel.h
#define IDH_libaria_widget_progressbar_h                   0x00002351 // libaria_widget_progressbar.h
#define IDH_libaria_widget_radiobutton_h                   0x00002352 // libaria_widget_radiobutton.h
#define IDH_libaria_widget_rectangle_h                     0x00002353 // libaria_widget_rectangle.h
#define IDH_libaria_widget_scrollbar_h                     0x00002354 // libaria_widget_scrollbar.h
#define IDH_libaria_widget_slider_h                        0x00002355 // libaria_widget_slider.h
#define IDH_libaria_widget_textfield_h                     0x00002356 // libaria_widget_textfield.h
#define IDH_libaria_widget_touchtest_h                     0x00002357 // libaria_widget_touchtest.h
#define IDH_libaria_widget_window_h                        0x00002358 // libaria_widget_window.h
#define IDH_GFXLIB_Graphics_Hardware_Abstraction_Layer     0x00002359 // GFXLIB Graphics Hardware Abstraction Layer
#define IDH_GFXLIB_HAL_Introduction                        0x0000235A // GFXLIB HAL Introduction
#define IDH_GFXLIB_HAL_Interface                           0x0000235B // GFXLIB HAL Interface
#define IDH_GFX_AbsoluteValue_int32_t                      0x0000235C // GFX_AbsoluteValue@int32_t
#define IDH_GFX_ActiveContext                              0x0000235D // GFX_ActiveContext
#define IDH_GFX_Clampf_float_float_float                   0x0000235E // GFX_Clampf@float@float@float
#define IDH_GFX_Clampi_int32_t_int32_t_int32_t             0x0000235F // GFX_Clampi@int32_t@int32_t@int32_t
#define IDH_GFX_ColorChannelAlpha_GFX_Color_GFX_ColorMode  0x00002360 // GFX_ColorChannelAlpha@GFX_Color@GFX_ColorMode
#define IDH_GFX_ColorChannelGreen_GFX_Color_GFX_ColorMode  0x00002361 // GFX_ColorChannelGreen@GFX_Color@GFX_ColorMode
#define IDH_GFX_ColorChannelRed_GFX_Color_GFX_ColorMode    0x00002362 // GFX_ColorChannelRed@GFX_Color@GFX_ColorMode
#define IDH_GFX_ColorConvert_GFX_ColorMode_GFX_ColorMode_GFX_Color 0x00002363 // GFX_ColorConvert@GFX_ColorMode@GFX_ColorMode@GFX_Color
#define IDH_GFX_ColorLerp_GFX_Color_GFX_Color_uint32_t_GFX_ColorMode 0x00002364 // GFX_ColorLerp@GFX_Color@GFX_Color@uint32_t@GFX_ColorMode
#define IDH_GFX_ColorModeInfoGet_GFX_ColorMode             0x00002365 // GFX_ColorModeInfoGet@GFX_ColorMode
#define IDH_GFX_ColorValue_GFX_ColorMode_GFX_ColorName     0x00002366 // GFX_ColorValue@GFX_ColorMode@GFX_ColorName
#define IDH_GFX_ContextActiveSet_GFX_Context__const        0x00002367 // GFX_ContextActiveSet@GFX_Context* const
#define IDH_GFX_LayerReadBuffer_GFX_Layer_                 0x00002368 // GFX_LayerReadBuffer@GFX_Layer*
#define IDH_GFX_LayerRotate_GFX_Layer_                     0x00002369 // GFX_LayerRotate@GFX_Layer*
#define IDH_GFX_LayerSwap_GFX_Layer_                       0x0000236A // GFX_LayerSwap@GFX_Layer*
#define IDH_GFX_LayerWriteBuffer_GFX_Layer_                0x0000236B // GFX_LayerWriteBuffer@GFX_Layer*
#define IDH_GFX_Lerp_int32_t_int32_t_uint32_t              0x0000236C // GFX_Lerp@int32_t@int32_t@uint32_t
#define IDH_GFX_Maxf_float_float                           0x0000236D // GFX_Maxf@float@float
#define IDH_GFX_Maxi_int32_t_int32_t                       0x0000236E // GFX_Maxi@int32_t@int32_t
#define IDH_GFX_Minf_float_float                           0x0000236F // GFX_Minf@float@float
#define IDH_GFX_Mini_int32_t_int32_t                       0x00002370 // GFX_Mini@int32_t@int32_t
#define IDH_GFX_Percent_uint32_t_uint32_t                  0x00002371 // GFX_Percent@uint32_t@uint32_t
#define IDH_GFX_PercentOf_uint32_t_uint32_t                0x00002372 // GFX_PercentOf@uint32_t@uint32_t
#define IDH_GFX_PercentWholeRounded_uint32_t_uint32_t      0x00002373 // GFX_PercentWholeRounded@uint32_t@uint32_t
#define IDH_GFX_PixelBufferAreaFill_GFX_PixelBuffer__const_GFX_Rect__const_GFX_Color 0x00002374 // GFX_PixelBufferAreaFill@GFX_PixelBuffer* const@GFX_Rect* const@GFX_Color
#define IDH_GFX_PixelBufferAreaFill_Unsafe_GFX_PixelBuffer__const_GFX_Rect__const_GFX_Color 0x00002375 // GFX_PixelBufferAreaFill_Unsafe@GFX_PixelBuffer* const@GFX_Rect* const@GFX_Color
#define IDH_GFX_PixelBufferAreaGet_GFX_PixelBuffer__const_GFX_Rect__const_GFX_MemoryIntf__GFX_PixelBu 0x00002376 // GFX_PixelBufferAreaGet@GFX_PixelBuffer* const@GFX_Rect* const@GFX_MemoryIntf*@GFX_PixelBuffer*
#define IDH_GFX_PixelBufferAreaGet_Unsafe_GFX_PixelBuffer__const_GFX_Rect__const_GFX_MemoryIntf__GFX_ 0x00002377 // GFX_PixelBufferAreaGet_Unsafe@GFX_PixelBuffer* const@GFX_Rect* const@GFX_MemoryIntf*@GFX_PixelBuffer*
#define IDH_GFX_PixelBufferAreaSet_GFX_PixelBuffer__const_GFX_Rect__const_GFX_PixelBuffer__const_GFX_ 0x00002378 // GFX_PixelBufferAreaSet@GFX_PixelBuffer* const@GFX_Rect* const@GFX_PixelBuffer* const@GFX_Point* const@GFX_MemoryIntf*
#define IDH_GFX_PixelBufferAreaSet_Unsafe_GFX_PixelBuffer__const_GFX_Rect__const_GFX_PixelBuffer__con 0x00002379 // GFX_PixelBufferAreaSet_Unsafe@GFX_PixelBuffer* const@GFX_Rect* const@GFX_PixelBuffer* const@GFX_Point* const@GFX_MemoryIntf*
#define IDH_GFX_PixelBufferClipRect_GFX_PixelBuffer__const_GFX_Rect__const_GFX_Rect_ 0x0000237A // GFX_PixelBufferClipRect@GFX_PixelBuffer* const@GFX_Rect* const@GFX_Rect*
#define IDH_GFX_PixelBufferConvert_GFX_PixelBuffer__const_GFX_ColorMode_GFX_MemoryIntf__GFX_PixelBuff 0x0000237B // GFX_PixelBufferConvert@GFX_PixelBuffer* const@GFX_ColorMode@GFX_MemoryIntf*@GFX_PixelBuffer*
#define IDH_GFX_PixelBufferCopy_GFX_PixelBuffer__const_GFX_MemoryIntf__GFX_PixelBuffer_ 0x0000237C // GFX_PixelBufferCopy@GFX_PixelBuffer* const@GFX_MemoryIntf*@GFX_PixelBuffer*
#define IDH_GFX_PixelBufferCreate_int32_t_int32_t_GFX_ColorMode_void__const_GFX_PixelBuffer_ 0x0000237D // GFX_PixelBufferCreate@int32_t@int32_t@GFX_ColorMode@void* const@GFX_PixelBuffer*
#define IDH_GFX_PixelBufferDestroy_GFX_PixelBuffer__const_GFX_MemoryIntf_ 0x0000237E // GFX_PixelBufferDestroy@GFX_PixelBuffer* const@GFX_MemoryIntf*
#define IDH_GFX_PixelBufferGet_GFX_PixelBuffer__const_GFX_Point__const 0x0000237F // GFX_PixelBufferGet@GFX_PixelBuffer* const@GFX_Point* const
#define IDH_GFX_PixelBufferGet_Unsafe_GFX_PixelBuffer__const_GFX_Point__const 0x00002380 // GFX_PixelBufferGet_Unsafe@GFX_PixelBuffer* const@GFX_Point* const
#define IDH_GFX_PixelBufferGetIndex_GFX_PixelBuffer__const_int32_t 0x00002381 // GFX_PixelBufferGetIndex@GFX_PixelBuffer* const@int32_t
#define IDH_GFX_PixelBufferOffsetGet_GFX_PixelBuffer__const_GFX_Point__const 0x00002382 // GFX_PixelBufferOffsetGet@GFX_PixelBuffer* const@GFX_Point* const
#define IDH_GFX_PixelBufferOffsetGet_Unsafe_GFX_PixelBuffer__const_GFX_Point__const 0x00002383 // GFX_PixelBufferOffsetGet_Unsafe@GFX_PixelBuffer* const@GFX_Point* const
#define IDH_GFX_PixelBufferSet_GFX_PixelBuffer__const_GFX_Point__const_GFX_Color 0x00002384 // GFX_PixelBufferSet@GFX_PixelBuffer* const@GFX_Point* const@GFX_Color
#define IDH_GFX_PixelBufferSet_Unsafe_GFX_PixelBuffer__const_GFX_Point__const_GFX_Color 0x00002385 // GFX_PixelBufferSet_Unsafe@GFX_PixelBuffer* const@GFX_Point* const@GFX_Color
#define IDH_GFX_RectClip_GFX_Rect__GFX_Rect__GFX_Rect_     0x00002386 // GFX_RectClip@GFX_Rect*@GFX_Rect*@GFX_Rect*
#define IDH_GFX_RectContainsPoint_GFX_Rect__GFX_Point_     0x00002387 // GFX_RectContainsPoint@GFX_Rect*@GFX_Point*
#define IDH_GFX_RectContainsRect_GFX_Rect__GFX_Rect_       0x00002388 // GFX_RectContainsRect@GFX_Rect*@GFX_Rect*
#define IDH_GFX_RectIntersects_GFX_Rect__GFX_Rect_         0x00002389 // GFX_RectIntersects@GFX_Rect*@GFX_Rect*
#define IDH_GFX_ScaleInteger_uint32_t_uint32_t_uint32_t    0x0000238A // GFX_ScaleInteger@uint32_t@uint32_t@uint32_t
#define IDH_createDefaultMemIntf_GFXU_MemoryIntf_          0x0000238B // createDefaultMemIntf@GFXU_MemoryIntf*
#define IDH_GFX_ColorBilerp_GFX_Color_GFX_Color_GFX_Color_GFX_Color_uint32_t_uint32_t_GFX_ColorMode 0x0000238C // GFX_ColorBilerp@GFX_Color@GFX_Color@GFX_Color@GFX_Color@uint32_t@uint32_t@GFX_ColorMode
#define IDH_GFX_ColorBlend_RGBA_8888_GFX_Color_GFX_Color   0x0000238D // GFX_ColorBlend_RGBA_8888@GFX_Color@GFX_Color
#define IDH_GFX_ColorChannelBlue_GFX_Color_GFX_ColorMode   0x0000238E // GFX_ColorChannelBlue@GFX_Color@GFX_ColorMode
#define IDH_GFX_DivideRounding_int32_t_int32_t             0x0000238F // GFX_DivideRounding@int32_t@int32_t
#define IDH_GFX_DrawBlit_GFX_PixelBuffer__int32_t_int32_t_int32_t_int32_t_int32_t_int32_t 0x00002390 // GFX_DrawBlit@GFX_PixelBuffer*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFX_DrawCircle_int32_t_int32_t_int32_t         0x00002391 // GFX_DrawCircle@int32_t@int32_t@int32_t
#define IDH_GFX_DrawLine_int32_t_int32_t_int32_t_int32_t   0x00002392 // GFX_DrawLine@int32_t@int32_t@int32_t@int32_t
#define IDH_GFX_DrawPixel_int32_t_int32_t                  0x00002393 // GFX_DrawPixel@int32_t@int32_t
#define IDH_GFX_DrawRect_int32_t_int32_t_int32_t_int32_t   0x00002394 // GFX_DrawRect@int32_t@int32_t@int32_t@int32_t
#define IDH_GFX_DrawStretchBlit_GFX_PixelBuffer__int32_t_int32_t_int32_t_int32_t_int32_t_int32_t_int3 0x00002395 // GFX_DrawStretchBlit@GFX_PixelBuffer*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFX_LayerFromOrientedSpace_GFX_Rect__GFX_Layer__GFX_Orientation_GFX_Bool 0x00002396 // GFX_LayerFromOrientedSpace@GFX_Rect*@GFX_Layer*@GFX_Orientation@GFX_Bool
#define IDH_GFX_LayerPointFromOrientedSpace_GFX_Layer__GFX_Point__GFX_Orientation_GFX_Bool 0x00002397 // GFX_LayerPointFromOrientedSpace@GFX_Layer*@GFX_Point*@GFX_Orientation@GFX_Bool
#define IDH_GFX_LayerPointToOrientedSpace_GFX_Layer__GFX_Point__GFX_Orientation_GFX_Bool 0x00002398 // GFX_LayerPointToOrientedSpace@GFX_Layer*@GFX_Point*@GFX_Orientation@GFX_Bool
#define IDH_GFX_LayerRectFromOrientedSpace_GFX_Layer__GFX_Rect__GFX_Orientation_GFX_Bool 0x00002399 // GFX_LayerRectFromOrientedSpace@GFX_Layer*@GFX_Rect*@GFX_Orientation@GFX_Bool
#define IDH_GFX_LayerRectToOrientedSpace_GFX_Layer__GFX_Rect__GFX_Orientation_GFX_Bool 0x0000239A // GFX_LayerRectToOrientedSpace@GFX_Layer*@GFX_Rect*@GFX_Orientation@GFX_Bool
#define IDH_GFX_LayerToOrientedSpace_GFX_Rect__GFX_Layer__GFX_Orientation_GFX_Bool 0x0000239B // GFX_LayerToOrientedSpace@GFX_Rect*@GFX_Layer*@GFX_Orientation@GFX_Bool
#define IDH_GFX_PercentOfDec_uint32_t_uint32_t_uint32_t__uint32_t_ 0x0000239C // GFX_PercentOfDec@uint32_t@uint32_t@uint32_t*@uint32_t*
#define IDH_GFX_RectClipAdj_GFX_Rect__GFX_Rect__GFX_Rect_  0x0000239D // GFX_RectClipAdj@GFX_Rect*@GFX_Rect*@GFX_Rect*
#define IDH_GFX_RectFromPoints_GFX_Point__GFX_Point_       0x0000239E // GFX_RectFromPoints@GFX_Point*@GFX_Point*
#define IDH_GFX_RectSplit_GFX_Rect__GFX_Rect__GFX_Rect     0x0000239F // GFX_RectSplit@GFX_Rect*@GFX_Rect*@GFX_Rect
#define IDH_GFX_RectToPoints_GFX_Rect__GFX_Point__GFX_Point_ 0x000023A0 // GFX_RectToPoints@GFX_Rect*@GFX_Point*@GFX_Point*
#define IDH_GFX_UtilMirrorPoint_GFX_Point__GFX_Rect__GFX_Orientation 0x000023A1 // GFX_UtilMirrorPoint@GFX_Point*@GFX_Rect*@GFX_Orientation
#define IDH_GFX_UtilOrientPoint_GFX_Point__GFX_Rect__GFX_Orientation 0x000023A2 // GFX_UtilOrientPoint@GFX_Point*@GFX_Rect*@GFX_Orientation
#define IDH_GFX_UtilPointFromOrientedSpace_GFX_Rect__GFX_Rect__GFX_Point__GFX_Orientation_GFX_Bool 0x000023A3 // GFX_UtilPointFromOrientedSpace@GFX_Rect*@GFX_Rect*@GFX_Point*@GFX_Orientation@GFX_Bool
#define IDH_GFX_UtilPointToOrientedSpace_GFX_Rect__GFX_Rect__GFX_Point__GFX_Orientation_GFX_Bool 0x000023A4 // GFX_UtilPointToOrientedSpace@GFX_Rect*@GFX_Rect*@GFX_Point*@GFX_Orientation@GFX_Bool
#define IDH_GFX_UtilSizeFromOrientedSpace_GFX_Size__GFX_Orientation 0x000023A5 // GFX_UtilSizeFromOrientedSpace@GFX_Size*@GFX_Orientation
#define IDH_GFX_UtilSizeToOrientedSpace_GFX_Size__GFX_Orientation 0x000023A6 // GFX_UtilSizeToOrientedSpace@GFX_Size*@GFX_Orientation
#define IDH_GFX_UtilSortPointsX_GFX_Point__GFX_Point_      0x000023A7 // GFX_UtilSortPointsX@GFX_Point*@GFX_Point*
#define IDH_GFX_UtilSortPointsY_GFX_Point__GFX_Point_      0x000023A8 // GFX_UtilSortPointsY@GFX_Point*@GFX_Point*
#define IDH_GFX_RectCombine_GFX_Rect__GFX_Rect_            0x000023A9 // GFX_RectCombine@GFX_Rect*@GFX_Rect*
#define IDH_GFX_DrawDirectBlit_GFX_PixelBuffer__int32_t_int32_t_int32_t_int32_t_int32_t_int32_t 0x000023AA // GFX_DrawDirectBlit@GFX_PixelBuffer*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFX_RectCompare_GFX_Rect__GFX_Rect_            0x000023AB // GFX_RectCompare@GFX_Rect*@GFX_Rect*
#define IDH_GFX_RectsAreSimilar_GFX_Rect__GFX_Rect_        0x000023AC // GFX_RectsAreSimilar@GFX_Rect*@GFX_Rect*
#define IDH_GFX_ScaleIntegerSigned_int32_t_int32_t_int32_t 0x000023AD // GFX_ScaleIntegerSigned@int32_t@int32_t@int32_t
#define IDH_GFX_ColorMode_t                                0x000023AE // GFX_ColorMode_t
#define IDH_GFX_DriverInfo_t                               0x000023AF // GFX_DriverInfo_t
#define IDH_GFX_Point_t                                    0x000023B0 // GFX_Point_t
#define IDH_GFX_Rect_t                                     0x000023B1 // GFX_Rect_t
#define IDH_begin_FnPtr                                    0x000023B2 // begin_FnPtr
#define IDH_boolGet_FnPtr                                  0x000023B3 // boolGet_FnPtr
#define IDH_boolSet_FnPtr                                  0x000023B4 // boolSet_FnPtr
#define IDH_brightnessGet_FnPtr                            0x000023B5 // brightnessGet_FnPtr
#define IDH_brightnessRangeGet_FnPtr                       0x000023B6 // brightnessRangeGet_FnPtr
#define IDH_brightnessSet_FnPtr                            0x000023B7 // brightnessSet_FnPtr
#define IDH_colorModeGet_FnPtr                             0x000023B8 // colorModeGet_FnPtr
#define IDH_colorModeSet_FnPtr                             0x000023B9 // colorModeSet_FnPtr
#define IDH_destroy_FnPtr                                  0x000023BA // destroy_FnPtr
#define IDH_drawAlphaValueGet_FnPtr                        0x000023BB // drawAlphaValueGet_FnPtr
#define IDH_drawAlphaValueSet_FnPtr                        0x000023BC // drawAlphaValueSet_FnPtr
#define IDH_drawBlendModeGet_FnPtr                         0x000023BD // drawBlendModeGet_FnPtr
#define IDH_drawBlendModeSet_FnPtr                         0x000023BE // drawBlendModeSet_FnPtr
#define IDH_drawBlit_FnPtr                                 0x000023BF // drawBlit_FnPtr
#define IDH_drawCircle_FnPtr                               0x000023C0 // drawCircle_FnPtr
#define IDH_drawClipRectGet_FnPtr                          0x000023C1 // drawClipRectGet_FnPtr
#define IDH_drawClipRectSet_FnPtr                          0x000023C2 // drawClipRectSet_FnPtr
#define IDH_drawColorGet_FnPtr                             0x000023C3 // drawColorGet_FnPtr
#define IDH_drawColorSet_FnPtr                             0x000023C4 // drawColorSet_FnPtr
#define IDH_drawGradientColorGet_FnPtr                     0x000023C5 // drawGradientColorGet_FnPtr
#define IDH_drawGradientColorSet_FnPtr                     0x000023C6 // drawGradientColorSet_FnPtr
#define IDH_drawLine_FnPtr                                 0x000023C7 // drawLine_FnPtr
#define IDH_drawLock_FnPtr                                 0x000023C8 // drawLock_FnPtr
#define IDH_drawMaskValueGet_FnPtr                         0x000023C9 // drawMaskValueGet_FnPtr
#define IDH_drawMaskValueSet_FnPtr                         0x000023CA // drawMaskValueSet_FnPtr
#define IDH_drawModeGet_FnPtr                              0x000023CB // drawModeGet_FnPtr
#define IDH_drawModeSet_FnPtr                              0x000023CC // drawModeSet_FnPtr
#define IDH_drawPaletteGet_FnPtr                           0x000023CD // drawPaletteGet_FnPtr
#define IDH_drawPaletteSet_FnPtr                           0x000023CE // drawPaletteSet_FnPtr
#define IDH_drawPixel_FnPtr                                0x000023CF // drawPixel_FnPtr
#define IDH_drawRect_FnPtr                                 0x000023D0 // drawRect_FnPtr
#define IDH_drawThicknessGet_FnPtr                         0x000023D1 // drawThicknessGet_FnPtr
#define IDH_drawThicknessSet_FnPtr                         0x000023D2 // drawThicknessSet_FnPtr
#define IDH_drawUnlock_FnPtr                               0x000023D3 // drawUnlock_FnPtr
#define IDH_GFX_AntialiasMode                              0x000023D4 // GFX_AntialiasMode
#define IDH_GFX_BitsPerPixel                               0x000023D5 // GFX_BitsPerPixel
#define IDH_GFX_BlendMode                                  0x000023D6 // GFX_BlendMode
#define IDH_GFX_Bool                                       0x000023D7 // GFX_Bool
#define IDH_GFX_Buffer                                     0x000023D8 // GFX_Buffer
#define IDH_GFX_BufferSelection                            0x000023D9 // GFX_BufferSelection
#define IDH_GFX_BufferState                                0x000023DA // GFX_BufferState
#define IDH_GFX_Calloc_FnPtr                               0x000023DB // GFX_Calloc_FnPtr
#define IDH_GFX_Color                                      0x000023DC // GFX_Color
#define IDH_GFX_ColorMask                                  0x000023DD // GFX_ColorMask
#define IDH_GFX_ColorMode                                  0x000023DE // GFX_ColorMode
#define IDH_GFX_ColorModeInfo                              0x000023DF // GFX_ColorModeInfo
#define IDH_GFX_ColorName                                  0x000023E0 // GFX_ColorName
#define IDH_GFX_Context                                    0x000023E1 // GFX_Context
#define IDH_GFX_Display                                    0x000023E2 // GFX_Display
#define IDH_GFX_DisplayInfo                                0x000023E3 // GFX_DisplayInfo
#define IDH_GFX_DrawMode                                   0x000023E4 // GFX_DrawMode
#define IDH_GFX_DrawState                                  0x000023E5 // GFX_DrawState
#define IDH_GFX_Driver                                     0x000023E6 // GFX_Driver
#define IDH_GFX_DriverInfo                                 0x000023E7 // GFX_DriverInfo
#define IDH_GFX_Flag                                       0x000023E8 // GFX_Flag
#define IDH_GFX_FrameBuffer                                0x000023E9 // GFX_FrameBuffer
#define IDH_GFX_Free_FnPtr                                 0x000023EA // GFX_Free_FnPtr
#define IDH_GFX_HAL                                        0x000023EB // GFX_HAL
#define IDH_GFX_Handle                                     0x000023EC // GFX_Handle
#define IDH_GFX_Layer                                      0x000023ED // GFX_Layer
#define IDH_GFX_Malloc_FnPtr                               0x000023EE // GFX_Malloc_FnPtr
#define IDH_GFX_Memcpy_FnPtr                               0x000023EF // GFX_Memcpy_FnPtr
#define IDH_GFX_MemoryIntf                                 0x000023F0 // GFX_MemoryIntf
#define IDH_GFX_Memset_FnPtr                               0x000023F1 // GFX_Memset_FnPtr
#define IDH_GFX_Orientation                                0x000023F2 // GFX_Orientation
#define IDH_GFX_PixelBuffer                                0x000023F3 // GFX_PixelBuffer
#define IDH_end_FnPtr                                      0x000023F4 // end_FnPtr
#define IDH_GFX_Processor                                  0x000023F5 // GFX_Processor
#define IDH_GFX_Realloc_FnPtr                              0x000023F6 // GFX_Realloc_FnPtr
#define IDH_GFX_Result                                     0x000023F7 // GFX_Result
#define IDH_GFX_Size                                       0x000023F8 // GFX_Size
#define IDH_GFX_SyncCallback_FnPtr                         0x000023F9 // GFX_SyncCallback_FnPtr
#define IDH_layerActiveGet_FnPtr                           0x000023FA // layerActiveGet_FnPtr
#define IDH_layerActiveSet_FnPtr                           0x000023FB // layerActiveSet_FnPtr
#define IDH_layerAlphaAmountGet_FnPtr                      0x000023FC // layerAlphaAmountGet_FnPtr
#define IDH_layerAlphaAmountSet_FnPtr                      0x000023FD // layerAlphaAmountSet_FnPtr
#define IDH_layerBufferAddressGet_FnPtr                    0x000023FE // layerBufferAddressGet_FnPtr
#define IDH_layerBufferAddressSet_FnPtr                    0x000023FF // layerBufferAddressSet_FnPtr
#define IDH_layerBufferAllocate_FnPtr                      0x00002400 // layerBufferAllocate_FnPtr
#define IDH_layerBufferCoherentGet_FnPtr                   0x00002401 // layerBufferCoherentGet_FnPtr
#define IDH_layerBufferCoherentSet_FnPtr                   0x00002402 // layerBufferCoherentSet_FnPtr
#define IDH_layerBufferCountGet_FnPtr                      0x00002403 // layerBufferCountGet_FnPtr
#define IDH_layerBufferCountSet_FnPtr                      0x00002404 // layerBufferCountSet_FnPtr
#define IDH_layerBufferFree_FnPtr                          0x00002405 // layerBufferFree_FnPtr
#define IDH_layerBufferIsAllocated_FnPtr                   0x00002406 // layerBufferIsAllocated_FnPtr
#define IDH_layerMaskColorGet_FnPtr                        0x00002407 // layerMaskColorGet_FnPtr
#define IDH_layerMaskColorSet_FnPtr                        0x00002408 // layerMaskColorSet_FnPtr
#define IDH_layerPositionGet_FnPtr                         0x00002409 // layerPositionGet_FnPtr
#define IDH_layerPositionSet_FnPtr                         0x0000240A // layerPositionSet_FnPtr
#define IDH_layerSizeGet_FnPtr                             0x0000240B // layerSizeGet_FnPtr
#define IDH_layerSizeSet_FnPtr                             0x0000240C // layerSizeSet_FnPtr
#define IDH_layerSwapped_FnPtr                             0x0000240D // layerSwapped_FnPtr
#define IDH_orientationGet_FnPtr                           0x0000240E // orientationGet_FnPtr
#define IDH_orientationSet_FnPtr                           0x0000240F // orientationSet_FnPtr
#define IDH_pixelGet_FnPtr                                 0x00002410 // pixelGet_FnPtr
#define IDH_pixelSet_FnPtr                                 0x00002411 // pixelSet_FnPtr
#define IDH_syncCallbackGet_FnPtr                          0x00002412 // syncCallbackGet_FnPtr
#define IDH_syncCallbackSet_FnPtr                          0x00002413 // syncCallbackSet_FnPtr
#define IDH_syncCallbackSt_FnPtr                           0x00002414 // syncCallbackSt_FnPtr
#define IDH_update_FnPtr                                   0x00002415 // update_FnPtr
#define IDH_GFX_ColorInfo                                  0x00002416 // GFX_ColorInfo
#define IDH_GFX_Rect_Zero                                  0x00002417 // GFX_Rect_Zero
#define IDH_AGBA_8888_ALPHA_MASK                           0x00002418 // AGBA_8888_ALPHA_MASK
#define IDH_AGBA_8888_BLUE_MASK                            0x00002419 // AGBA_8888_BLUE_MASK
#define IDH_AGBA_8888_GREEN_MASK                           0x0000241A // AGBA_8888_GREEN_MASK
#define IDH_AGBA_8888_RED_MASK                             0x0000241B // AGBA_8888_RED_MASK
#define IDH_GFX_ANTIALIAS_MODE_COUNT                       0x0000241C // GFX_ANTIALIAS_MODE_COUNT
#define IDH_GFX_COLOR_MAX_SIZE                             0x0000241D // GFX_COLOR_MAX_SIZE
#define IDH_GFX_COLOR_MODE_COUNT                           0x0000241E // GFX_COLOR_MODE_COUNT
#define IDH_GFX_COLOR_MODE_IS_ALPHA                        0x0000241F // GFX_COLOR_MODE_IS_ALPHA
#define IDH_GFX_COLOR_MODE_IS_INDEX                        0x00002420 // GFX_COLOR_MODE_IS_INDEX
#define IDH_GFX_COLOR_MODE_IS_PIXEL                        0x00002421 // GFX_COLOR_MODE_IS_PIXEL
#define IDH_GFX_COLOR_MODE_LAST_COLOR                      0x00002422 // GFX_COLOR_MODE_LAST_COLOR
#define IDH_GFX_DRAW_MODE_COUNT                            0x00002423 // GFX_DRAW_MODE_COUNT
#define IDH_GFX_FAILURE                                    0x00002424 // GFX_FAILURE
#define IDH_GFX_FALSE                                      0x00002425 // GFX_FALSE
#define IDH_GFX_MAX_BUFFER_COUNT                           0x00002426 // GFX_MAX_BUFFER_COUNT
#define IDH_GFX_NULL                                       0x00002427 // GFX_NULL
#define IDH_GFX_NUM_FLAGS                                  0x00002428 // GFX_NUM_FLAGS
#define IDH_GFX_SUCCESS                                    0x00002429 // GFX_SUCCESS
#define IDH_GFX_TRUE                                       0x0000242A // GFX_TRUE
#define IDH_GFX_UNSUPPORTED                                0x0000242B // GFX_UNSUPPORTED
#define IDH_RGB_2_BITS                                     0x0000242C // RGB_2_BITS
#define IDH_RGB_3_BITS                                     0x0000242D // RGB_3_BITS
#define IDH_RGB_332_BLUE_MASK                              0x0000242E // RGB_332_BLUE_MASK
#define IDH_RGB_332_GREEN_MASK                             0x0000242F // RGB_332_GREEN_MASK
#define IDH_RGB_332_RED_MASK                               0x00002430 // RGB_332_RED_MASK
#define IDH_RGB_5_BITS                                     0x00002431 // RGB_5_BITS
#define IDH_RGB_565_BLUE_MASK                              0x00002432 // RGB_565_BLUE_MASK
#define IDH_RGB_565_GREEN_MASK                             0x00002433 // RGB_565_GREEN_MASK
#define IDH_RGB_565_RED_MASK                               0x00002434 // RGB_565_RED_MASK
#define IDH_RGB_6_BITS                                     0x00002435 // RGB_6_BITS
#define IDH_RGB_8_BITS                                     0x00002436 // RGB_8_BITS
#define IDH_RGB_888_BLUE_MASK                              0x00002437 // RGB_888_BLUE_MASK
#define IDH_RGB_888_GREEN_MASK                             0x00002438 // RGB_888_GREEN_MASK
#define IDH_RGB_888_RED_MASK                               0x00002439 // RGB_888_RED_MASK
#define IDH_RGBA_5551_ALPHA_MASK                           0x0000243A // RGBA_5551_ALPHA_MASK
#define IDH_RGBA_5551_BLUE_MASK                            0x0000243B // RGBA_5551_BLUE_MASK
#define IDH_RGBA_5551_GREEN_MASK                           0x0000243C // RGBA_5551_GREEN_MASK
#define IDH_RGBA_5551_RED_MASK                             0x0000243D // RGBA_5551_RED_MASK
#define IDH_RGBA_8888_ALPHA_MASK                           0x0000243E // RGBA_8888_ALPHA_MASK
#define IDH_RGBA_8888_BLUE_MASK                            0x0000243F // RGBA_8888_BLUE_MASK
#define IDH_RGBA_8888_GREEN_MASK                           0x00002440 // RGBA_8888_GREEN_MASK
#define IDH_RGBA_8888_RED_MASK                             0x00002441 // RGBA_8888_RED_MASK
#define IDH_initialize_FnPtr                               0x00002442 // initialize_FnPtr
#define IDH_interrupt_FnPtr                                0x00002443 // interrupt_FnPtr
#define IDH_blendColor_FnPtr                               0x00002444 // blendColor_FnPtr
#define IDH_blendGetPoint_FnPtr                            0x00002445 // blendGetPoint_FnPtr
#define IDH_drawPipelineModeGet_FnPtr                      0x00002446 // drawPipelineModeGet_FnPtr
#define IDH_drawPipelineModeSet_FnPtr                      0x00002447 // drawPipelineModeSet_FnPtr
#define IDH_drawResizeModeGet_FnPtr                        0x00002448 // drawResizeModeGet_FnPtr
#define IDH_drawResizeModeSet_FnPtr                        0x00002449 // drawResizeModeSet_FnPtr
#define IDH_drawStretchBlit_FnPtr                          0x0000244A // drawStretchBlit_FnPtr
#define IDH_drawTargetGet_FnPtr                            0x0000244B // drawTargetGet_FnPtr
#define IDH_drawTargetSet_FnPtr                            0x0000244C // drawTargetSet_FnPtr
#define IDH_GFX_DrawPipeline                               0x0000244D // GFX_DrawPipeline
#define IDH_GFX_PipelineMode                               0x0000244E // GFX_PipelineMode
#define IDH_GFX_ResizeMode                                 0x0000244F // GFX_ResizeMode
#define IDH_GFXU_ImageFlags                                0x00002450 // GFXU_ImageFlags
#define IDH_layerSwapPending_FnPtr                         0x00002451 // layerSwapPending_FnPtr
#define IDH_maskColor_FnPtr                                0x00002452 // maskColor_FnPtr
#define IDH_mirrorPoint_FnPtr                              0x00002453 // mirrorPoint_FnPtr
#define IDH_orientPoint_FnPtr                              0x00002454 // orientPoint_FnPtr
#define IDH_pixelGetArray_FnPtr                            0x00002455 // pixelGetArray_FnPtr
#define IDH_GFX_PIPELINE_MODE_COUNT                        0x00002456 // GFX_PIPELINE_MODE_COUNT
#define IDH_GFX_RESIZE_MODE_COUNT                          0x00002457 // GFX_RESIZE_MODE_COUNT
#define IDH_GFX_ASSERT                                     0x00002458 // GFX_ASSERT
#define IDH_GFX_GLOBAL_PALETTE_SIZE                        0x00002459 // GFX_GLOBAL_PALETTE_SIZE
#define IDH_GFX_GlobalPalette                              0x0000245A // GFX_GlobalPalette
#define IDH_globalPaletteGet_FnPtr                         0x0000245B // globalPaletteGet_FnPtr
#define IDH_globalPaletteSet_FnPtr                         0x0000245C // globalPaletteSet_FnPtr
#define IDH_layerEffectSet_FnPtr                           0x0000245D // layerEffectSet_FnPtr
#define IDH_GFX_DEPRECATED                                 0x0000245E // GFX_DEPRECATED
#define IDH_GFXLIB_Graphics_Hardware_Abstraction_Layer_Files 0x0000245F // GFXLIB Graphics Hardware Abstraction Layer Files
#define IDH_gfx_common_h                                   0x00002460 // gfx_common.h
#define IDH_gfx_color_h                                    0x00002461 // gfx_color.h
#define IDH_gfx_context_h                                  0x00002462 // gfx_context.h
#define IDH_gfx_default_impl_h                             0x00002463 // gfx_default_impl.h
#define IDH_gfx_display_h                                  0x00002464 // gfx_display.h
#define IDH_gfx_draw_h                                     0x00002465 // gfx_draw.h
#define IDH_gfx_draw_blit_h                                0x00002466 // gfx_draw_blit.h
#define IDH_gfx_draw_circle_h                              0x00002467 // gfx_draw_circle.h
#define IDH_gfx_draw_line_h                                0x00002468 // gfx_draw_line.h
#define IDH_gfx_draw_pixel_h                               0x00002469 // gfx_draw_pixel.h
#define IDH_gfx_draw_rect_h                                0x0000246A // gfx_draw_rect.h
#define IDH_gfx_driver_interface_h                         0x0000246B // gfx_driver_interface.h
#define IDH_gfx_hal_h                                      0x0000246C // gfx_hal.h
#define IDH_gfx_interface_h                                0x0000246D // gfx_interface.h
#define IDH_gfx_layer_h                                    0x0000246E // gfx_layer.h
#define IDH_gfx_math_h                                     0x0000246F // gfx_math.h
#define IDH_gfx_pixel_buffer_h                             0x00002470 // gfx_pixel_buffer.h
#define IDH_gfx_rect_h                                     0x00002471 // gfx_rect.h
#define IDH_gfx_util_h                                     0x00002472 // gfx_util.h
#define IDH_GFXLIB_Aria_HAL_Driver_Examples                0x00002473 // GFXLIB Aria HAL Driver Examples
#define IDH_GFXLIB_ILI9488_Display_Controller_Driver_Library 0x00002474 // GFXLIB ILI9488 Display Controller Driver Library
#define IDH_GFXLIB_ILI9488_Introduction                    0x00002475 // GFXLIB ILI9488 Introduction
#define IDH_GFXLIB_ILI9488_Using_the_Library               0x00002476 // GFXLIB ILI9488 Using the Library
#define IDH_GFXLIB_ILI9488_Abstraction_Model               0x00002477 // GFXLIB ILI9488 Abstraction Model
#define IDH_GFXLIB_ILI9488_Library_Overview                0x00002478 // GFXLIB ILI9488 Library Overview
#define IDH_GFXLIB_ILI9488_How_the_Library_Works           0x00002479 // GFXLIB ILI9488 How the Library Works
#define IDH_GFXLIB_ILI9488_Library_Interface               0x0000247A // GFXLIB ILI9488 Library Interface
#define IDH_ILI9488_Intf_Close_ILI9488_DRV__               0x0000247B // ILI9488_Intf_Close@ILI9488_DRV *
#define IDH_ILI9488_Intf_Open_ILI9488_DRV___unsigned_int   0x0000247C // ILI9488_Intf_Open@ILI9488_DRV *@unsigned int
#define IDH_ILI9488_Intf_ReadCmd_struct_ILI9488_DRV___uint8_t_uint8_t___int 0x0000247D // ILI9488_Intf_ReadCmd@struct ILI9488_DRV *@uint8_t@uint8_t *@int
#define IDH_ILI9488_Intf_ReadPixels_struct_ILI9488_DRV___uint32_t_uint32_t_uint8_t___unsigned_int 0x0000247E // ILI9488_Intf_ReadPixels@struct ILI9488_DRV *@uint32_t@uint32_t@uint8_t *@unsigned int
#define IDH_ILI9488_Intf_WriteCmd_struct_ILI9488_DRV___uint8_t_uint8_t___int 0x0000247F // ILI9488_Intf_WriteCmd@struct ILI9488_DRV *@uint8_t@uint8_t *@int
#define IDH_ILI9488_Intf_WritePixels_struct_ILI9488_DRV___uint32_t_uint32_t_uint8_t___unsigned_int 0x00002480 // ILI9488_Intf_WritePixels@struct ILI9488_DRV *@uint32_t@uint32_t@uint8_t *@unsigned int
#define IDH_ILI9488_CMD_PARAM                              0x00002481 // ILI9488_CMD_PARAM
#define IDH_ILI9488_DRV_STATE                              0x00002482 // ILI9488_DRV_STATE
#define IDH_ILI9488_DRV                                    0x00002483 // ILI9488_DRV
#define IDH_ILI9488_Backlight_Off                          0x00002484 // ILI9488_Backlight_Off
#define IDH_ILI9488_Backlight_On                           0x00002485 // ILI9488_Backlight_On
#define IDH_ILI9488_Reset_Assert                           0x00002486 // ILI9488_Reset_Assert
#define IDH_ILI9488_Reset_Deassert                         0x00002487 // ILI9488_Reset_Deassert
#define IDH_ILI9488_SPI_DCX_Command                        0x00002488 // ILI9488_SPI_DCX_Command
#define IDH_ILI9488_SPI_DCX_Data                           0x00002489 // ILI9488_SPI_DCX_Data
#define IDH_ILI9488_SPI_SS_Assert                          0x0000248A // ILI9488_SPI_SS_Assert
#define IDH_ILI9488_SPI_SS_Deassert                        0x0000248B // ILI9488_SPI_SS_Deassert
#define IDH_GFXLIB_Nano2D_Driver_Library                   0x0000248C // GFXLIB Nano2D Driver Library
#define IDH_GFXLIB_Nano2D_Driver_Library___Intro           0x0000248D // GFXLIB Nano2D Driver Library - Intro
#define IDH_GFXLIB_Nano2D_Driver_Library___Use             0x0000248E // GFXLIB Nano2D Driver Library - Use
#define IDH_GFXLIB_Nano2D_Driver_Library_Abstraction_Model 0x0000248F // GFXLIB Nano2D Driver Library Abstraction Model
#define IDH_GFXLIB_Nano2D_Driver_Library_Library_Overiew   0x00002490 // GFXLIB Nano2D Driver Library Library Overiew
#define IDH_GFXLIB_Nano2D_Driver_Library_How_the_Library_Works 0x00002491 // GFXLIB Nano2D Driver Library How the Library Works
#define IDH_GFXLIB_Nano2D_Driver_Library___Configure       0x00002492 // GFXLIB Nano2D Driver Library - Configure
#define IDH_GFXLIB_Nano2D_Driver_Library___Build           0x00002493 // GFXLIB Nano2D Driver Library - Build
#define IDH_GFXLIB_Nano2D_Driver_Library___Interface       0x00002494 // GFXLIB Nano2D Driver Library - Interface
#define IDH_n2d_blit_n2d_buffer_t___n2d_rectangle_t___n2d_buffer_t___n2d_rectangle_t___n2d_blend_t 0x00002495 // n2d_blit@n2d_buffer_t *@n2d_rectangle_t *@n2d_buffer_t *@n2d_rectangle_t *@n2d_blend_t
#define IDH_n2d_draw_state_n2d_transparency_t_n2d_color_t_n2d_uint8_t_n2d_uint8_t 0x00002496 // n2d_draw_state@n2d_transparency_t@n2d_color_t@n2d_uint8_t@n2d_uint8_t
#define IDH_n2d_fill_n2d_buffer_t___n2d_rectangle_t___n2d_color_t_n2d_blend_t 0x00002497 // n2d_fill@n2d_buffer_t *@n2d_rectangle_t *@n2d_color_t@n2d_blend_t
#define IDH_n2d_init_hardware_n2d_module_parameters_t__    0x00002498 // n2d_init_hardware@n2d_module_parameters_t *
#define IDH_n2d_line_n2d_buffer_t___n2d_point_t_n2d_point_t_n2d_rectangle_t___n2d_color_t_n2d_blend_t 0x00002499 // n2d_line@n2d_buffer_t *@n2d_point_t@n2d_point_t@n2d_rectangle_t *@n2d_color_t@n2d_blend_t
#define IDH_n2d_open                                       0x0000249A // n2d_open
#define IDH_n2d_dither_n2d_bool_t                          0x0000249B // n2d_dither@n2d_bool_t
#define IDH_n2d_blend_t                                    0x0000249C // n2d_blend_t
#define IDH_n2d_buffer_format_t                            0x0000249D // n2d_buffer_format_t
#define IDH_n2d_buffer_t                                   0x0000249E // n2d_buffer_t
#define IDH_n2d_color_t                                    0x0000249F // n2d_color_t
#define IDH_n2d_error_t                                    0x000024A0 // n2d_error_t
#define IDH_n2d_module_parameters_t                        0x000024A1 // n2d_module_parameters_t
#define IDH_n2d_orientation_t                              0x000024A2 // n2d_orientation_t
#define IDH_n2d_point_t                                    0x000024A3 // n2d_point_t
#define IDH_n2d_rectangle_t                                0x000024A4 // n2d_rectangle_t
#define IDH_n2d_transparency_t                             0x000024A5 // n2d_transparency_t
#define IDH_n2d_bool_t                                     0x000024A6 // n2d_bool_t
#define IDH_n2d_float_t                                    0x000024A7 // n2d_float_t
#define IDH_n2d_int16_t                                    0x000024A8 // n2d_int16_t
#define IDH_n2d_int32_t                                    0x000024A9 // n2d_int32_t
#define IDH_n2d_size_t                                     0x000024AA // n2d_size_t
#define IDH_n2d_uint16_t                                   0x000024AB // n2d_uint16_t
#define IDH_n2d_uint32_t                                   0x000024AC // n2d_uint32_t
#define IDH_n2d_uint64_t                                   0x000024AD // n2d_uint64_t
#define IDH_n2d_uint8_t                                    0x000024AE // n2d_uint8_t
#define IDH___gcmALIGN                                     0x000024AF // __gcmALIGN
#define IDH___gcmEND                                       0x000024B0 // __gcmEND
#define IDH___gcmGETSIZE                                   0x000024B1 // __gcmGETSIZE
#define IDH___gcmMASK                                      0x000024B2 // __gcmMASK
#define IDH___gcmSTART                                     0x000024B3 // __gcmSTART
#define IDH__nano2D_types_h__                              0x000024B4 // _nano2D_types_h__
#define IDH_gcmALIGN                                       0x000024B5 // gcmALIGN
#define IDH_gcmCOUNTOF                                     0x000024B6 // gcmCOUNTOF
#define IDH_gcmGETFIELD                                    0x000024B7 // gcmGETFIELD
#define IDH_gcmINT2PTR                                     0x000024B8 // gcmINT2PTR
#define IDH_gcmMAX                                         0x000024B9 // gcmMAX
#define IDH_gcmMIN                                         0x000024BA // gcmMIN
#define IDH_gcmPTR2INT                                     0x000024BB // gcmPTR2INT
#define IDH_gcmSETFIELD                                    0x000024BC // gcmSETFIELD
#define IDH_gcmSETFIELDVALUE                               0x000024BD // gcmSETFIELDVALUE
#define IDH_gcmSETMASKEDFIELD                              0x000024BE // gcmSETMASKEDFIELD
#define IDH_gcmSETMASKEDFIELDVALUE                         0x000024BF // gcmSETMASKEDFIELDVALUE
#define IDH_gcmVERIFYFIELDVALUE                            0x000024C0 // gcmVERIFYFIELDVALUE
#define IDH_IN                                             0x000024C1 // IN
#define IDH_N2D_FALSE                                      0x000024C2 // N2D_FALSE
#define IDH_N2D_INFINITE                                   0x000024C3 // N2D_INFINITE
#define IDH_N2D_IS_ERROR                                   0x000024C4 // N2D_IS_ERROR
#define IDH_N2D_IS_SUCCESS                                 0x000024C5 // N2D_IS_SUCCESS
#define IDH_N2D_NULL                                       0x000024C6 // N2D_NULL
#define IDH_N2D_ON_ERROR                                   0x000024C7 // N2D_ON_ERROR
#define IDH_N2D_TRUE                                       0x000024C8 // N2D_TRUE
#define IDH_OUT                                            0x000024C9 // OUT
#define IDH_GFXLIB_Nano2D_Driver_Library___Files           0x000024CA // GFXLIB Nano2D Driver Library - Files
#define IDH_libnano2D_h                                    0x000024CB // libnano2D.h
#define IDH_libnano2D_types_h                              0x000024CC // libnano2D_types.h
#define IDH_GFXLIB_Graphics_Utilities_Library              0x000024CD // GFXLIB Graphics Utilities Library
#define IDH_GFXLIB_Graphics_Utilities_Interface            0x000024CE // GFXLIB Graphics Utilities Interface
#define IDH_convertColorAndSetDraw_uint32_t_GFX_ColorMode  0x000024CF // convertColorAndSetDraw@uint32_t@GFX_ColorMode
#define IDH_getDiscreteValueAtIndex_uint32_t_uint32_t_GFX_ColorMode 0x000024D0 // getDiscreteValueAtIndex@uint32_t@uint32_t@GFX_ColorMode
#define IDH_getOffsetFromIndexAndBPP_uint32_t_GFX_BitsPerPixel 0x000024D1 // getOffsetFromIndexAndBPP@uint32_t@GFX_BitsPerPixel
#define IDH_getRLEDataAtIndex_uint8_t__uint32_t_uint32_t_uint32_t__uint32_t_ 0x000024D2 // getRLEDataAtIndex@uint8_t*@uint32_t@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_CalculateCharStringWidth_GFXU_CHAR__GFXU_FontAsset_ 0x000024D3 // GFXU_CalculateCharStringWidth@GFXU_CHAR*@GFXU_FontAsset*
#define IDH_GFXU_CalculatePartialCharStringWidth_GFXU_CHAR__GFXU_FontAsset__uint32_t 0x000024D4 // GFXU_CalculatePartialCharStringWidth@GFXU_CHAR*@GFXU_FontAsset*@uint32_t
#define IDH_GFXU_CalculatePartialStringWidth_GFXU_StringTableAsset__uint32_t_uint32_t_uint32_t 0x000024D5 // GFXU_CalculatePartialStringWidth@GFXU_StringTableAsset*@uint32_t@uint32_t@uint32_t
#define IDH_GFXU_CalculateStringWidth_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024D6 // GFXU_CalculateStringWidth@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_CompareString_GFXU_StringTableAsset__uint32_t_uint32_t_GFXU_CHAR_ 0x000024D7 // GFXU_CompareString@GFXU_StringTableAsset*@uint32_t@uint32_t@GFXU_CHAR*
#define IDH_GFXU_DecodeCodePoint_uint32_t_uint8_t__uint32_t_uint32_t__uint32_t_ 0x000024D8 // GFXU_DecodeCodePoint@uint32_t@uint8_t*@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_DecodeUTF16_uint8_t__uint32_t_uint32_t__uint32_t_ 0x000024D9 // GFXU_DecodeUTF16@uint8_t*@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_DecodeUTF8_uint8_t__uint32_t_uint32_t__uint32_t_ 0x000024DA // GFXU_DecodeUTF8@uint8_t*@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_DrawCharString_GFXU_CHAR__GFXU_FontAsset__int32_t_int32_t_GFXU_MemoryIntf__GFXU_Exte 0x000024DB // GFXU_DrawCharString@GFXU_CHAR*@GFXU_FontAsset*@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_DrawImage_GFXU_ImageAsset__int32_t_int32_t_int32_t_int32_t_int32_t_int32_t_GFXU_Memo 0x000024DC // GFXU_DrawImage@GFXU_ImageAsset*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_DrawString_GFXU_StringTableAsset__uint32_t_uint32_t_int32_t_int32_t_GFXU_MemoryIntf_ 0x000024DD // GFXU_DrawString@GFXU_StringTableAsset*@uint32_t@uint32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_ExtractString_GFXU_StringTableAsset__uint32_t_uint32_t_GFXU_CHAR__uint32_t_uint32_t 0x000024DE // GFXU_ExtractString@GFXU_StringTableAsset*@uint32_t@uint32_t@GFXU_CHAR*@uint32_t@uint32_t
#define IDH_GFXU_FontGetGlyphInfo_GFXU_FontAsset__uint32_t_uint32_t__uint32_t_ 0x000024DF // GFXU_FontGetGlyphInfo@GFXU_FontAsset*@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_FontGetLookupTableEntry_uint8_t__uint32_t_uint32_t_uint32_t__uint32_t_ 0x000024E0 // GFXU_FontGetLookupTableEntry@uint8_t*@uint32_t@uint32_t@uint32_t*@uint32_t*
#define IDH_GFXU_GetCharAt_GFXU_StringTableAsset__uint32_t_uint32_t_uint32_t 0x000024E1 // GFXU_GetCharAt@GFXU_StringTableAsset*@uint32_t@uint32_t@uint32_t
#define IDH_GFXU_GetCharWidth_GFXU_CHAR_GFXU_FontAsset_    0x000024E2 // GFXU_GetCharWidth@GFXU_CHAR@GFXU_FontAsset*
#define IDH_GFXU_GetStringHeight_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024E3 // GFXU_GetStringHeight@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_GetStringLength_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024E4 // GFXU_GetStringLength@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_GetStringRect_GFXU_StringTableAsset__uint32_t_uint32_t_GFX_Rect_ 0x000024E5 // GFXU_GetStringRect@GFXU_StringTableAsset*@uint32_t@uint32_t@GFX_Rect*
#define IDH_GFXU_GetStringSizeInBytes_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024E6 // GFXU_GetStringSizeInBytes@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_PaletteGetColor_GFXU_PaletteAsset__uint32_t_GFXU_MemoryIntf__GFXU_ExternalAssetReade 0x000024E7 // GFXU_PaletteGetColor@GFXU_PaletteAsset*@uint32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_StringFontIndexLookup_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024E8 // GFXU_StringFontIndexLookup@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_StringIndexLookup_GFXU_StringTableAsset__uint32_t_uint32_t 0x000024E9 // GFXU_StringIndexLookup@GFXU_StringTableAsset*@uint32_t@uint32_t
#define IDH_GFXU_StringLookup_GFXU_StringTableAsset__uint32_t_uint8_t___uint32_t_ 0x000024EA // GFXU_StringLookup@GFXU_StringTableAsset*@uint32_t@uint8_t**@uint32_t*
#define IDH_GFXU_DecodeAndDrawString_uint8_t__uint32_t_GFXU_StringEncodingMode_GFXU_FontAsset__int32_ 0x000024EB // GFXU_DecodeAndDrawString@uint8_t*@uint32_t@GFXU_StringEncodingMode@GFXU_FontAsset*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFXU_DrawCharStringClipped_GFXU_CHAR__GFXU_FontAsset__int32_t_int32_t_int32_t_int32_t_int 0x000024EC // GFXU_DrawCharStringClipped@GFXU_CHAR*@GFXU_FontAsset*@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_DrawGlyph_GFXU_FontAsset__uint32_t_int32_t_int32_t_int32_t_int32_t_int32_t_int32_t 0x000024ED // GFXU_DrawGlyph@GFXU_FontAsset*@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFXU_DrawGlyphRow_GFXU_FontAssetBPP_uint8_t__int32_t_int32_t_int32_t_int32_t_int32_t 0x000024EE // GFXU_DrawGlyphRow@GFXU_FontAssetBPP@uint8_t*@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFXU_DrawStringClipped_GFXU_StringTableAsset__uint32_t_uint32_t_int32_t_int32_t_int32_t_i 0x000024EF // GFXU_DrawStringClipped@GFXU_StringTableAsset*@uint32_t@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_DrawUnknownGlyph_int32_t_int32_t_int32_t_int32_t_int32_t_int32_t_int32_t 0x000024F0 // GFXU_DrawUnknownGlyph@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFXU_GetGlyphRowDataSize_GFXU_FontAssetBPP_int32_t 0x000024F1 // GFXU_GetGlyphRowDataSize@GFXU_FontAssetBPP@int32_t
#define IDH_GFXU_PreprocessImage_GFXU_ImageAsset__uint32_t_GFX_ColorMode_GFX_Bool 0x000024F2 // GFXU_PreprocessImage@GFXU_ImageAsset*@uint32_t@GFX_ColorMode@GFX_Bool
#define IDH_GFXU_DecodeAndDrawSubString_uint8_t__uint32_t_GFXU_StringEncodingMode_GFXU_FontAsset__uin 0x000024F3 // GFXU_DecodeAndDrawSubString@uint8_t*@uint32_t@GFXU_StringEncodingMode@GFXU_FontAsset*@uint32_t@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t
#define IDH_GFXU_DrawCharSubStringClipped_GFXU_CHAR__GFXU_FontAsset__uint32_t_uint32_t_int32_t_int32_ 0x000024F4 // GFXU_DrawCharSubStringClipped@GFXU_CHAR*@GFXU_FontAsset*@uint32_t@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_DrawSubStringClipped_GFXU_StringTableAsset__uint32_t_uint32_t_uint32_t_uint32_t_int3 0x000024F5 // GFXU_DrawSubStringClipped@GFXU_StringTableAsset*@uint32_t@uint32_t@uint32_t@uint32_t@int32_t@int32_t@int32_t@int32_t@int32_t@int32_t@GFXU_MemoryIntf*@GFXU_ExternalAssetReader**
#define IDH_GFXU_GetCharStringLineRect_GFXU_CHAR__GFXU_FontAsset__uint32_t_GFX_Rect_ 0x000024F6 // GFXU_GetCharStringLineRect@GFXU_CHAR*@GFXU_FontAsset*@uint32_t@GFX_Rect*
#define IDH_GFXU_GetStringLineRect_GFXU_StringTableAsset__uint32_t_uint32_t_uint32_t_GFX_Rect_ 0x000024F7 // GFXU_GetStringLineRect@GFXU_StringTableAsset*@uint32_t@uint32_t@uint32_t@GFX_Rect*
#define IDH_GFXU_FontAsset_t                               0x000024F8 // GFXU_FontAsset_t
#define IDH_GFXU_FontAssetBPP                              0x000024F9 // GFXU_FontAssetBPP
#define IDH_GFXU_AssetHeader                               0x000024FA // GFXU_AssetHeader
#define IDH_GFXU_AssetType                                 0x000024FB // GFXU_AssetType
#define IDH_GFXU_BinaryAsset                               0x000024FC // GFXU_BinaryAsset
#define IDH_GFXU_CHAR                                      0x000024FD // GFXU_CHAR
#define IDH_GFXU_ExternalAssetReader                       0x000024FE // GFXU_ExternalAssetReader
#define IDH_GFXU_ExternalAssetReaderRun_FnPtr              0x000024FF // GFXU_ExternalAssetReaderRun_FnPtr
#define IDH_GFXU_ExternalAssetReaderStatus                 0x00002500 // GFXU_ExternalAssetReaderStatus
#define IDH_GFXU_FontAsset                                 0x00002501 // GFXU_FontAsset
#define IDH_GFXU_FontGlyphIndexTable                       0x00002502 // GFXU_FontGlyphIndexTable
#define IDH_GFXU_FontGlyphRange                            0x00002503 // GFXU_FontGlyphRange
#define IDH_GFXU_ImageAsset                                0x00002504 // GFXU_ImageAsset
#define IDH_GFXU_ImageCompressionType                      0x00002505 // GFXU_ImageCompressionType
#define IDH_GFXU_ImageFormat                               0x00002506 // GFXU_ImageFormat
#define IDH_GFXU_MemoryIntf                                0x00002507 // GFXU_MemoryIntf
#define IDH_GFXU_PaletteAsset                              0x00002508 // GFXU_PaletteAsset
#define IDH_GFXU_StringEncodingMode                        0x00002509 // GFXU_StringEncodingMode
#define IDH_GFXU_ASSET_LOCATION_INTERNAL                   0x0000250A // GFXU_ASSET_LOCATION_INTERNAL
#define IDH_GFXU_STRING_ARRAY_SIZE                         0x0000250B // GFXU_STRING_ARRAY_SIZE
#define IDH_GFXU_STRING_ENTRY_SIZE                         0x0000250C // GFXU_STRING_ENTRY_SIZE
#define IDH_GFXU_STRING_MAX_CHAR_WIDTH                     0x0000250D // GFXU_STRING_MAX_CHAR_WIDTH
#define IDH_GFXU_MediaCloseRequest_FnPtr                   0x0000250E // GFXU_MediaCloseRequest_FnPtr
#define IDH_GFXU_MediaOpenRequest_FnPtr                    0x0000250F // GFXU_MediaOpenRequest_FnPtr
#define IDH_GFXU_MediaReadRequest_FnPtr                    0x00002510 // GFXU_MediaReadRequest_FnPtr
#define IDH_GFXU_MediaReadRequestCallback_FnPtr            0x00002511 // GFXU_MediaReadRequestCallback_FnPtr
#define IDH_GFXLIB_Graphics_Utility_Library_Files          0x00002512 // GFXLIB Graphics Utility Library Files
#define IDH_gfxu_binary_h                                  0x00002513 // gfxu_binary.h
#define IDH_gfxu_font_h                                    0x00002514 // gfxu_font.h
#define IDH_gfxu_global_h                                  0x00002515 // gfxu_global.h
#define IDH_gfxu_image_h                                   0x00002516 // gfxu_image.h
#define IDH_gfxu_image_utils_h                             0x00002517 // gfxu_image_utils.h
#define IDH_gfxu_palette_h                                 0x00002518 // gfxu_palette.h
#define IDH_gfxu_string_h                                  0x00002519 // gfxu_string.h
#define IDH_gfxu_string_utils_h                            0x0000251A // gfxu_string_utils.h
#define IDH_GFXLIB_SEGGER_Graphics_Suite                   0x0000251B // GFXLIB SEGGER Graphics Suite
#define IDH_Math_Library_Help                              0x0000251C // Math Library Help
#define IDH_DSP_Fixed_Point_Library                        0x0000251D // DSP Fixed-Point Library
#define IDH_MATH_DSP_Introduction                          0x0000251E // MATH DSP Introduction
#define IDH_MATH_DSP_Using_the_Library                     0x0000251F // MATH DSP Using the Library
#define IDH_MATH_DSP_Library_Overview                      0x00002520 // MATH DSP Library Overview
#define IDH_MATH_DSP_Table_of_Library_Functions            0x00002521 // MATH DSP Table of Library Functions
#define IDH_MATH_DSP_Library_Interface                     0x00002522 // MATH DSP Library Interface
#define IDH_DSP_ComplexAdd32_int32c___int32c___int32c__    0x00002523 // DSP_ComplexAdd32@int32c *@int32c *@int32c *
#define IDH_DSP_ComplexConj16_int16c___int16c__            0x00002524 // DSP_ComplexConj16@int16c *@int16c *
#define IDH_DSP_ComplexConj32_int32c___int32c__            0x00002525 // DSP_ComplexConj32@int32c *@int32c *
#define IDH_DSP_ComplexDotProd32_int32c___int32c___int32c__ 0x00002526 // DSP_ComplexDotProd32@int32c *@int32c *@int32c *
#define IDH_DSP_ComplexMult32_int32c___int32c___int32c__   0x00002527 // DSP_ComplexMult32@int32c *@int32c *@int32c *
#define IDH_DSP_ComplexScalarMult32_int32c___int32_t_int32c__ 0x00002528 // DSP_ComplexScalarMult32@int32c *@int32_t@int32c *
#define IDH_DSP_ComplexSub32_int32c___int32c___int32c__    0x00002529 // DSP_ComplexSub32@int32c *@int32c *@int32c *
#define IDH_DSP_FilterFIR32_int32_t___int32_t___int32_t___int32_t___int_int_int 0x0000252A // DSP_FilterFIR32@int32_t *@int32_t *@int32_t *@int32_t *@int@int@int
#define IDH_DSP_FilterFIRDecim32_int32_t___int32_t___int32_t___int32_t___int_int_int_int 0x0000252B // DSP_FilterFIRDecim32@int32_t *@int32_t *@int32_t *@int32_t *@int@int@int@int
#define IDH_DSP_FilterFIRInterp32_int32_t___int32_t___int32_t___int32_t___int_int_int_int 0x0000252C // DSP_FilterFIRInterp32@int32_t *@int32_t *@int32_t *@int32_t *@int@int@int@int
#define IDH_DSP_FilterIIR16_int16_t_int16_t___int16_t___int_int 0x0000252D // DSP_FilterIIR16@int16_t@int16_t *@int16_t *@int@int
#define IDH_DSP_FilterIIRBQ16_int16_t_PARM_EQUAL_FILTER__  0x0000252E // DSP_FilterIIRBQ16@int16_t@PARM_EQUAL_FILTER *
#define IDH_DSP_FilterIIRBQ16_cascade8_int16_t_PARM_EQUAL_FILTER__ 0x0000252F // DSP_FilterIIRBQ16_cascade8@int16_t@PARM_EQUAL_FILTER *
#define IDH_DSP_FilterIIRBQ16_cascade8_fast_int16_t_PARM_EQUAL_FILTER_16__ 0x00002530 // DSP_FilterIIRBQ16_cascade8_fast@int16_t@PARM_EQUAL_FILTER_16 *
#define IDH_DSP_FilterIIRBQ16_fast_int16_t_PARM_EQUAL_FILTER_16__ 0x00002531 // DSP_FilterIIRBQ16_fast@int16_t@PARM_EQUAL_FILTER_16 *
#define IDH_DSP_FilterIIRBQ16_parallel8_int16_t_PARM_EQUAL_FILTER__ 0x00002532 // DSP_FilterIIRBQ16_parallel8@int16_t@PARM_EQUAL_FILTER *
#define IDH_DSP_FilterIIRBQ16_parallel8_fast_int16_t_PARM_EQUAL_FILTER_16__ 0x00002533 // DSP_FilterIIRBQ16_parallel8_fast@int16_t@PARM_EQUAL_FILTER_16 *
#define IDH_DSP_FilterIIRBQ32_int32_t_PARM_EQUAL_FILTER_32__ 0x00002534 // DSP_FilterIIRBQ32@int32_t@PARM_EQUAL_FILTER_32 *
#define IDH_DSP_FilterIIRSetup16_int16_t___biquad16___int  0x00002535 // DSP_FilterIIRSetup16@int16_t *@biquad16 *@int
#define IDH_DSP_FilterLMS16_int16_t_int16_t_int16_t___int16_t___int16_t___int_int16_t 0x00002536 // DSP_FilterLMS16@int16_t@int16_t@int16_t *@int16_t *@int16_t *@int@int16_t
#define IDH_DSP_MatrixAdd32_matrix32___matrix32___matrix32__ 0x00002537 // DSP_MatrixAdd32@matrix32 *@matrix32 *@matrix32 *
#define IDH_DSP_MatrixEqual32_matrix32___matrix32__        0x00002538 // DSP_MatrixEqual32@matrix32 *@matrix32 *
#define IDH_DSP_MatrixInit32_int32_t___int_int32_t         0x00002539 // DSP_MatrixInit32@int32_t *@int@int32_t
#define IDH_DSP_MatrixMul32_matrix32___matrix32___matrix32__ 0x0000253A // DSP_MatrixMul32@matrix32 *@matrix32 *@matrix32 *
#define IDH_DSP_MatrixScale32_int32_t___int_int32_t        0x0000253B // DSP_MatrixScale32@int32_t *@int@int32_t
#define IDH_DSP_MatrixSub32_matrix32___matrix32___matrix32__ 0x0000253C // DSP_MatrixSub32@matrix32 *@matrix32 *@matrix32 *
#define IDH_DSP_MatrixTranspose32_matrix32___matrix32__    0x0000253D // DSP_MatrixTranspose32@matrix32 *@matrix32 *
#define IDH_DSP_TransformFFT16_int16c___int16c___int16c___int16c___int 0x0000253E // DSP_TransformFFT16@int16c *@int16c *@int16c *@int16c *@int
#define IDH_DSP_TransformFFT16_setup_int16c___int          0x0000253F // DSP_TransformFFT16_setup@int16c *@int
#define IDH_DSP_TransformFFT32_int32c___int32c___int32c___int32c___int 0x00002540 // DSP_TransformFFT32@int32c *@int32c *@int32c *@int32c *@int
#define IDH_DSP_TransformFFT32_setup_int32c___int          0x00002541 // DSP_TransformFFT32_setup@int32c *@int
#define IDH_DSP_TransformIFFT16_int16c___int16c___int16c___int16c___int 0x00002542 // DSP_TransformIFFT16@int16c *@int16c *@int16c *@int16c *@int
#define IDH_DSP_TransformWindow_Bart16_int16_t___int16_t___int 0x00002543 // DSP_TransformWindow_Bart16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Bart32_int32_t___int32_t___int 0x00002544 // DSP_TransformWindow_Bart32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWindow_Black16_int16_t___int16_t___int 0x00002545 // DSP_TransformWindow_Black16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Black32_int32_t___int32_t___int 0x00002546 // DSP_TransformWindow_Black32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWindow_Cosine16_int16_t___int16_t___int 0x00002547 // DSP_TransformWindow_Cosine16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Cosine32_int32_t___int32_t___int 0x00002548 // DSP_TransformWindow_Cosine32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWindow_Hamm16_int16_t___int16_t___int 0x00002549 // DSP_TransformWindow_Hamm16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Hamm32_int32_t___int32_t___int 0x0000254A // DSP_TransformWindow_Hamm32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWindow_Hann16_int16_t___int16_t___int 0x0000254B // DSP_TransformWindow_Hann16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Hann32_int32_t___int32_t___int 0x0000254C // DSP_TransformWindow_Hann32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWindow_Kaiser16_int16_t___int16_t___int 0x0000254D // DSP_TransformWindow_Kaiser16@int16_t *@int16_t *@int
#define IDH_DSP_TransformWindow_Kaiser32_int32_t___int32_t___int 0x0000254E // DSP_TransformWindow_Kaiser32@int32_t *@int32_t *@int
#define IDH_DSP_TransformWinInit_Bart16_int16_t___int      0x0000254F // DSP_TransformWinInit_Bart16@int16_t *@int
#define IDH_DSP_TransformWinInit_Bart32_int32_t___int      0x00002550 // DSP_TransformWinInit_Bart32@int32_t *@int
#define IDH_DSP_TransformWinInit_Black16_int16_t___int     0x00002551 // DSP_TransformWinInit_Black16@int16_t *@int
#define IDH_DSP_TransformWinInit_Black32_int32_t___int     0x00002552 // DSP_TransformWinInit_Black32@int32_t *@int
#define IDH_DSP_TransformWinInit_Cosine16_int16_t___int    0x00002553 // DSP_TransformWinInit_Cosine16@int16_t *@int
#define IDH_DSP_TransformWinInit_Cosine32_int32_t___int    0x00002554 // DSP_TransformWinInit_Cosine32@int32_t *@int
#define IDH_DSP_TransformWinInit_Hamm16_int16_t___int      0x00002555 // DSP_TransformWinInit_Hamm16@int16_t *@int
#define IDH_DSP_TransformWinInit_Hamm32_int32_t___int      0x00002556 // DSP_TransformWinInit_Hamm32@int32_t *@int
#define IDH_DSP_TransformWinInit_Hann16_int16_t___int      0x00002557 // DSP_TransformWinInit_Hann16@int16_t *@int
#define IDH_DSP_TransformWinInit_Hann32_int32_t___int      0x00002558 // DSP_TransformWinInit_Hann32@int32_t *@int
#define IDH_DSP_TransformWinInit_Kaiser16_int16_t___int    0x00002559 // DSP_TransformWinInit_Kaiser16@int16_t *@int
#define IDH_DSP_TransformWinInit_Kaiser32_int32_t___int    0x0000255A // DSP_TransformWinInit_Kaiser32@int32_t *@int
#define IDH_DSP_VectorAbs16_int16_t___int16_t___int        0x0000255B // DSP_VectorAbs16@int16_t *@int16_t *@int
#define IDH_DSP_VectorAbs32_int32_t___int32_t___int        0x0000255C // DSP_VectorAbs32@int32_t *@int32_t *@int
#define IDH_DSP_VectorAdd16_int16_t___int16_t___int16_t___int 0x0000255D // DSP_VectorAdd16@int16_t *@int16_t *@int16_t *@int
#define IDH_DSP_VectorAdd32_int32_t___int32_t___int32_t___int 0x0000255E // DSP_VectorAdd32@int32_t *@int32_t *@int32_t *@int
#define IDH_DSP_VectorAddc16_int16_t___int16_t___int16_t_int 0x0000255F // DSP_VectorAddc16@int16_t *@int16_t *@int16_t@int
#define IDH_DSP_VectorAddc32_int32_t___int32_t___int32_t_int 0x00002560 // DSP_VectorAddc32@int32_t *@int32_t *@int32_t@int
#define IDH_DSP_VectorAutocorr16_int16_t___int16_t___int_int 0x00002561 // DSP_VectorAutocorr16@int16_t *@int16_t *@int@int
#define IDH_DSP_VectorBexp16_int16_t___int                 0x00002562 // DSP_VectorBexp16@int16_t *@int
#define IDH_DSP_VectorBexp32_int32_t___int                 0x00002563 // DSP_VectorBexp32@int32_t *@int
#define IDH_DSP_VectorChkEqu32_int32_t___int32_t___int     0x00002564 // DSP_VectorChkEqu32@int32_t *@int32_t *@int
#define IDH_DSP_VectorCopy_int32_t___int32_t___int         0x00002565 // DSP_VectorCopy@int32_t *@int32_t *@int
#define IDH_DSP_VectorCopyReverse32_int32_t___int32_t___int 0x00002566 // DSP_VectorCopyReverse32@int32_t *@int32_t *@int
#define IDH_DSP_VectorDivC__Q16____Q16____Q16_int          0x00002567 // DSP_VectorDivC@_Q16 *@_Q16 *@_Q16@int
#define IDH_DSP_VectorDotp16_int16_t___int16_t___int_int   0x00002568 // DSP_VectorDotp16@int16_t *@int16_t *@int@int
#define IDH_DSP_VectorDotp32_int32_t___int32_t___int_int   0x00002569 // DSP_VectorDotp32@int32_t *@int32_t *@int@int
#define IDH_DSP_VectorExp__Q16____Q16___int                0x0000256A // DSP_VectorExp@_Q16 *@_Q16 *@int
#define IDH_DSP_VectorFill_int32_t___int32_t_int           0x0000256B // DSP_VectorFill@int32_t *@int32_t@int
#define IDH_DSP_VectorLn__Q4_11____Q16___int               0x0000256C // DSP_VectorLn@_Q4_11 *@_Q16 *@int
#define IDH_DSP_VectorLog10__Q3_12____Q16___int            0x0000256D // DSP_VectorLog10@_Q3_12 *@_Q16 *@int
#define IDH_DSP_VectorLog2__Q5_10____Q16___int             0x0000256E // DSP_VectorLog2@_Q5_10 *@_Q16 *@int
#define IDH_DSP_VectorMax32_int32_t___int                  0x0000256F // DSP_VectorMax32@int32_t *@int
#define IDH_DSP_VectorMaxIndex32_int32_t___int             0x00002570 // DSP_VectorMaxIndex32@int32_t *@int
#define IDH_DSP_VectorMean32_int32_t___int                 0x00002571 // DSP_VectorMean32@int32_t *@int
#define IDH_DSP_VectorMin32_int32_t___int                  0x00002572 // DSP_VectorMin32@int32_t *@int
#define IDH_DSP_VectorMinIndex32_int32_t___int             0x00002573 // DSP_VectorMinIndex32@int32_t *@int
#define IDH_DSP_VectorMul16_int16_t___int16_t___int16_t___int 0x00002574 // DSP_VectorMul16@int16_t *@int16_t *@int16_t *@int
#define IDH_DSP_VectorMul32_int32_t___int32_t___int32_t___int 0x00002575 // DSP_VectorMul32@int32_t *@int32_t *@int32_t *@int
#define IDH_DSP_VectorMulc16_int16_t___int16_t___int16_t_int 0x00002576 // DSP_VectorMulc16@int16_t *@int16_t *@int16_t@int
#define IDH_DSP_VectorMulc32_int32_t___int32_t___int32_t_int 0x00002577 // DSP_VectorMulc32@int32_t *@int32_t *@int32_t@int
#define IDH_DSP_VectorNegate_int32_t___int32_t___int       0x00002578 // DSP_VectorNegate@int32_t *@int32_t *@int
#define IDH_DSP_VectorRecip__Q16____Q16___int              0x00002579 // DSP_VectorRecip@_Q16 *@_Q16 *@int
#define IDH_DSP_VectorRMS16_int16_t___int                  0x0000257A // DSP_VectorRMS16@int16_t *@int
#define IDH_DSP_VectorShift_int32_t___int32_t___int_int    0x0000257B // DSP_VectorShift@int32_t *@int32_t *@int@int
#define IDH_DSP_VectorSqrt__Q16____Q16___int               0x0000257C // DSP_VectorSqrt@_Q16 *@_Q16 *@int
#define IDH_DSP_VectorStdDev16_int16_t___int               0x0000257D // DSP_VectorStdDev16@int16_t *@int
#define IDH_DSP_VectorSub16_int16_t___int16_t___int16_t___int 0x0000257E // DSP_VectorSub16@int16_t *@int16_t *@int16_t *@int
#define IDH_DSP_VectorSub32_int32_t___int32_t___int32_t___int 0x0000257F // DSP_VectorSub32@int32_t *@int32_t *@int32_t *@int
#define IDH_DSP_VectorSumSquares16_int16_t___int_int       0x00002580 // DSP_VectorSumSquares16@int16_t *@int@int
#define IDH_DSP_VectorSumSquares32_int32_t___int_int       0x00002581 // DSP_VectorSumSquares32@int32_t *@int@int
#define IDH_DSP_VectorVari16_int16_t___int                 0x00002582 // DSP_VectorVari16@int16_t *@int
#define IDH_DSP_VectorVariance_int32_t___int               0x00002583 // DSP_VectorVariance@int32_t *@int
#define IDH_DSP_VectorZeroPad_int32_t___int                0x00002584 // DSP_VectorZeroPad@int32_t *@int
#define IDH_mul16_int16_t_int16_t                          0x00002585 // mul16@int16_t@int16_t
#define IDH_mul16r_int16_t_int16_t                         0x00002586 // mul16r@int16_t@int16_t
#define IDH_mul32_int32_t_int32_t                          0x00002587 // mul32@int32_t@int32_t
#define IDH_SAT16_int32_t                                  0x00002588 // SAT16@int32_t
#define IDH_SAT16N_int32_t                                 0x00002589 // SAT16N@int32_t
#define IDH_SAT16P_int32_t                                 0x0000258A // SAT16P@int32_t
#define IDH_biquad16                                       0x0000258B // biquad16
#define IDH_int16c                                         0x0000258C // int16c
#define IDH_int32c                                         0x0000258D // int32c
#define IDH_matrix32                                       0x0000258E // matrix32
#define IDH_PARM_EQUAL_FILTER                              0x0000258F // PARM_EQUAL_FILTER
#define IDH_PARM_EQUAL_FILTER_16                           0x00002590 // PARM_EQUAL_FILTER_16
#define IDH_PARM_EQUAL_FILTER_32                           0x00002591 // PARM_EQUAL_FILTER_32
#define IDH_PARM_FILTER_GAIN                               0x00002592 // PARM_FILTER_GAIN
#define IDH_MAX16                                          0x00002593 // MAX16
#define IDH_MAX32                                          0x00002594 // MAX32
#define IDH_MIN16                                          0x00002595 // MIN16
#define IDH_MIN32                                          0x00002596 // MIN32
#define IDH_MATH_DSP_Files                                 0x00002597 // MATH DSP Files
#define IDH_dsp_h                                          0x00002598 // dsp.h
#define IDH_LibQ_Fixed_Point_C_Library                     0x00002599 // LibQ Fixed-Point C Library
#define IDH_MATH_LIBQ_C_Introduction                       0x0000259A // MATH LIBQ_C Introduction
#define IDH_MATH_LIBQ_C_Using_the_Library                  0x0000259B // MATH LIBQ_C Using the Library
#define IDH_MATH_LIBQ_C_Library_Interface                  0x0000259C // MATH LIBQ_C Library Interface
#define IDH_libq_q15_Abs_q15_q15                           0x0000259D // libq_q15_Abs_q15@q15
#define IDH_libq_q15_Add_q15_q15_q15_q15                   0x0000259E // libq_q15_Add_q15_q15@q15@q15
#define IDH_libq_q15_DivisionWithSaturation_q15_q15_q15_q15 0x0000259F // libq_q15_DivisionWithSaturation_q15_q15@q15@q15
#define IDH_libq_q15_ExtractH_q31_q31                      0x000025A0 // libq_q15_ExtractH_q31@q31
#define IDH_libq_q15_ExtractL_q31_q31                      0x000025A1 // libq_q15_ExtractL_q31@q31
#define IDH_libq_q15_Negate_q15_q15                        0x000025A2 // libq_q15_Negate_q15@q15
#define IDH_libq_q15_MacR_q31_q15_q15_q31_q15_q15          0x000025A3 // libq_q15_MacR_q31_q15_q15@q31@q15@q15
#define IDH_libq_q15_RoundL_q31_q31                        0x000025A4 // libq_q15_RoundL_q31@q31
#define IDH_libq_q15_MsuR_q31_q15_q15_q31_q15_q15          0x000025A5 // libq_q15_MsuR_q31_q15_q15@q31@q15@q15
#define IDH_libq_q1d15_Sin_q10d6_q15                       0x000025A6 // libq_q1d15_Sin_q10d6@q15
#define IDH_libq_q31_Abs_q31_q31                           0x000025A7 // libq_q31_Abs_q31@q31
#define IDH_libq_q31_Add_q31_q31_q31_q31                   0x000025A8 // libq_q31_Add_q31_q31@q31@q31
#define IDH_libq_q31_DepositH_q15_q15                      0x000025A9 // libq_q31_DepositH_q15@q15
#define IDH_libq_q15_Sub_q15_q15_q15_q15                   0x000025AA // libq_q15_Sub_q15_q15@q15@q15
#define IDH_libq_q31_DepositL_q15_q15                      0x000025AB // libq_q31_DepositL_q15@q15
#define IDH_libq_q31_Multi_q15_q31_q15_q31                 0x000025AC // libq_q31_Multi_q15_q31@q15@q31
#define IDH_libq_q31_Negate_q31_q31                        0x000025AD // libq_q31_Negate_q31@q31
#define IDH_libq_q15_ExpAvg_q15_q15_q1d15_q15_q15_q15      0x000025AE // libq_q15_ExpAvg_q15_q15_q1d15@q15@q15@q15
#define IDH_libq_q31_Mac_q31_q15_q15_q31_q15_q15           0x000025AF // libq_q31_Mac_q31_q15_q15@q31@q15@q15
#define IDH_libq_q31_Msu_q31_q15_q15_q31_q15_q15           0x000025B0 // libq_q31_Msu_q31_q15_q15@q31@q15@q15
#define IDH_libq_q31_ShiftLeft_q31_i16_q31_i16             0x000025B1 // libq_q31_ShiftLeft_q31_i16@q31@i16
#define IDH_libq_q20d12_Sin_q20d12_q31                     0x000025B2 // libq_q20d12_Sin_q20d12@q31
#define IDH_Fx16Norm_q15                                   0x000025B3 // Fx16Norm@q15
#define IDH_Fx32Norm_q31                                   0x000025B4 // Fx32Norm@q31
#define IDH_libq_q15_ShiftLeft_q15_i16_q15_i16             0x000025B5 // libq_q15_ShiftLeft_q15_i16@q15@i16
#define IDH_libq_q15_ShiftRight_q15_i16_q15_i16            0x000025B6 // libq_q15_ShiftRight_q15_i16@q15@i16
#define IDH_libq_q15_ShiftRightRound_q15_i16_q15_i16       0x000025B7 // libq_q15_ShiftRightRound_q15_i16@q15@i16
#define IDH_libq_q31_Mult2_q15_q15_q15_q15                 0x000025B8 // libq_q31_Mult2_q15_q15@q15@q15
#define IDH_libq_q31_ShiftRight_q31_i16_q31_i16            0x000025B9 // libq_q31_ShiftRight_q31_i16@q31@i16
#define IDH_libq_q31_ShiftRightRound_q31_i16_q31_i16       0x000025BA // libq_q31_ShiftRightRound_q31_i16@q31@i16
#define IDH_libq_q31_Sub_q31_q31_q31_q31                   0x000025BB // libq_q31_Sub_q31_q31@q31@q31
#define IDH_q15                                            0x000025BC // q15
#define IDH_q31                                            0x000025BD // q31
#define IDH_q63                                            0x000025BE // q63
#define IDH__LIBQ_C_H_                                     0x000025BF // _LIBQ_C_H_
#define IDH_BITMASKFRACT16                                 0x000025C0 // BITMASKFRACT16
#define IDH_BITMASKFRACT32                                 0x000025C1 // BITMASKFRACT32
#define IDH_Fl2Fract16                                     0x000025C2 // Fl2Fract16
#define IDH_Fl2Fract32                                     0x000025C3 // Fl2Fract32
#define IDH_Fl2FxPnt                                       0x000025C4 // Fl2FxPnt
#define IDH_Fl2FxPnt16                                     0x000025C5 // Fl2FxPnt16
#define IDH_Fl2FxPnt32                                     0x000025C6 // Fl2FxPnt32
#define IDH_Fl2Int16                                       0x000025C7 // Fl2Int16
#define IDH_Fl2Int32                                       0x000025C8 // Fl2Int32
#define IDH_FrMax                                          0x000025C9 // FrMax
#define IDH_FrMin                                          0x000025CA // FrMin
#define IDH_LOG102Q5D11                                    0x000025CB // LOG102Q5D11
#define IDH_MAXFRACT16                                     0x000025CC // MAXFRACT16
#define IDH_MAXFRACT32                                     0x000025CD // MAXFRACT32
#define IDH_MAXINT16                                       0x000025CE // MAXINT16
#define IDH_MAXINT32                                       0x000025CF // MAXINT32
#define IDH_MAXPFLOAT32                                    0x000025D0 // MAXPFLOAT32
#define IDH_MINFRACT16                                     0x000025D1 // MINFRACT16
#define IDH_MINFRACT32                                     0x000025D2 // MINFRACT32
#define IDH_MININT16                                       0x000025D3 // MININT16
#define IDH_MININT32                                       0x000025D4 // MININT32
#define IDH_MINPFLOAT32                                    0x000025D5 // MINPFLOAT32
#define IDH_MSBBITFRACT16                                  0x000025D6 // MSBBITFRACT16
#define IDH_MSBBITFRACT32                                  0x000025D7 // MSBBITFRACT32
#define IDH_NINETYQ10D22                                   0x000025D8 // NINETYQ10D22
#define IDH_NINETYQ10D6                                    0x000025D9 // NINETYQ10D6
#define IDH_NORMNEGFRACT16                                 0x000025DA // NORMNEGFRACT16
#define IDH_NORMNEGFRACT32                                 0x000025DB // NORMNEGFRACT32
#define IDH_NORMPOSFRACT16                                 0x000025DC // NORMPOSFRACT16
#define IDH_NORMPOSFRACT32                                 0x000025DD // NORMPOSFRACT32
#define IDH_NUMBITSFRACT16                                 0x000025DE // NUMBITSFRACT16
#define IDH_NUMBITSFRACT32                                 0x000025DF // NUMBITSFRACT32
#define IDH_ONEEIGHTYQ10D22                                0x000025E0 // ONEEIGHTYQ10D22
#define IDH_ONEEIGHTYQ10D6                                 0x000025E1 // ONEEIGHTYQ10D6
#define IDH_ROUNDFRACT32                                   0x000025E2 // ROUNDFRACT32
#define IDH_THREESIXTYQ10D22                               0x000025E3 // THREESIXTYQ10D22
#define IDH_THREESIXTYQ10D6                                0x000025E4 // THREESIXTYQ10D6
#define IDH_TWOSEVENTYQ10D22                               0x000025E5 // TWOSEVENTYQ10D22
#define IDH_TWOSEVENTYQ10D6                                0x000025E6 // TWOSEVENTYQ10D6
#define IDH_UNITYFLOAT                                     0x000025E7 // UNITYFLOAT
#define IDH_FxQFloat32                                     0x000025E8 // FxQFloat32
#define IDH_Exponent16ToQFloat32                           0x000025E9 // Exponent16ToQFloat32
#define IDH_Fl2QFloat32                                    0x000025EA // Fl2QFloat32
#define IDH_i16                                            0x000025EB // i16
#define IDH_MATH_LIBQ_C_Files                              0x000025EC // MATH LIBQ_C Files
#define IDH_libq_C_h                                       0x000025ED // libq_C.h
#define IDH_DSP_LibQ_Fixed_Point_Library                   0x000025EE // DSP LibQ Fixed-Point Library
#define IDH_MATH_LIBQ_Introduction                         0x000025EF // MATH LIBQ Introduction
#define IDH_MATH_LIBQ_Using_the_Library                    0x000025F0 // MATH LIBQ Using the Library
#define IDH_MATH_LIBQ_Library_Overview                     0x000025F1 // MATH LIBQ Library Overview
#define IDH_MATH_LIBQ_Table_of_Library_Functions           0x000025F2 // MATH LIBQ Table of Library Functions
#define IDH_MATH_LIBQ_Library_Interface                    0x000025F3 // MATH LIBQ Library Interface
#define IDH__LIBQ_Q16Div__Q16__Q16                         0x000025F4 // _LIBQ_Q16Div@_Q16@_Q16
#define IDH__LIBQ_Q16Sqrt__Q16                             0x000025F5 // _LIBQ_Q16Sqrt@_Q16
#define IDH__LIBQ_Q3_12_log10_Q16__Q16                     0x000025F6 // _LIBQ_Q3_12_log10_Q16@_Q16
#define IDH__LIBQ_Q4_11_ln_Q16__Q16                        0x000025F7 // _LIBQ_Q4_11_ln_Q16@_Q16
#define IDH__LIBQ_Q5_10_log2_Q16__Q16                      0x000025F8 // _LIBQ_Q5_10_log2_Q16@_Q16
#define IDH__LIBQ_Q16Power__Q16__Q16                       0x000025F9 // _LIBQ_Q16Power@_Q16@_Q16
#define IDH__LIBQ_Q16Exp__Q16                              0x000025FA // _LIBQ_Q16Exp@_Q16
#define IDH__LIBQ_Q15_sin_Q2_13__Q2_13                     0x000025FB // _LIBQ_Q15_sin_Q2_13@_Q2_13
#define IDH__LIBQ_Q31_sin_Q2_29__Q2_29                     0x000025FC // _LIBQ_Q31_sin_Q2_29@_Q2_29
#define IDH__LIBQ_Q15_cos_Q2_13__Q2_13                     0x000025FD // _LIBQ_Q15_cos_Q2_13@_Q2_13
#define IDH__LIBQ_Q31_cos_Q2_29__Q2_29                     0x000025FE // _LIBQ_Q31_cos_Q2_29@_Q2_29
#define IDH__LIBQ_Q16_tan_Q2_29__Q2_29                     0x000025FF // _LIBQ_Q16_tan_Q2_29@_Q2_29
#define IDH__LIBQ_Q7_8_tan_Q2_13__Q2_13                    0x00002600 // _LIBQ_Q7_8_tan_Q2_13@_Q2_13
#define IDH__LIBQ_Q2_13_asin_Q15__Q15                      0x00002601 // _LIBQ_Q2_13_asin_Q15@_Q15
#define IDH__LIBQ_Q2_29_asin_Q31__Q31                      0x00002602 // _LIBQ_Q2_29_asin_Q31@_Q31
#define IDH__LIBQ_Q2_29_asin_Q31_Fast__Q31                 0x00002603 // _LIBQ_Q2_29_asin_Q31_Fast@_Q31
#define IDH__LIBQ_Q2_13_acos_Q15__Q15                      0x00002604 // _LIBQ_Q2_13_acos_Q15@_Q15
#define IDH__LIBQ_Q2_29_acos_Q31__Q31                      0x00002605 // _LIBQ_Q2_29_acos_Q31@_Q31
#define IDH__LIBQ_Q2_29_acos_Q31_Fast__Q31                 0x00002606 // _LIBQ_Q2_29_acos_Q31_Fast@_Q31
#define IDH__LIBQ_Q2_13_atan_Q7_8__Q7_8                    0x00002607 // _LIBQ_Q2_13_atan_Q7_8@_Q7_8
#define IDH__LIBQ_Q2_29_atan_Q16__Q16                      0x00002608 // _LIBQ_Q2_29_atan_Q16@_Q16
#define IDH__LIBQ_Q2_13_atan2_Q7_8__Q7_8__Q7_8             0x00002609 // _LIBQ_Q2_13_atan2_Q7_8@_Q7_8@_Q7_8
#define IDH__LIBQ_Q2_29_atan2_Q16__Q16__Q16                0x0000260A // _LIBQ_Q2_29_atan2_Q16@_Q16@_Q16
#define IDH__LIBQ_Q15Rand_int64_t__                        0x0000260B // _LIBQ_Q15Rand@int64_t *
#define IDH__LIBQ_Q31Rand_int64_t__                        0x0000260C // _LIBQ_Q31Rand@int64_t *
#define IDH__LIBQ_Q15FromFloat_float                       0x0000260D // _LIBQ_Q15FromFloat@float
#define IDH__LIBQ_Q31FromFloat_float                       0x0000260E // _LIBQ_Q31FromFloat@float
#define IDH__LIBQ_ToFloatQ15__Q15                          0x0000260F // _LIBQ_ToFloatQ15@_Q15
#define IDH__LIBQ_ToFloatQ31__Q31                          0x00002610 // _LIBQ_ToFloatQ31@_Q31
#define IDH__LIBQ_Q15FromString_char__                     0x00002611 // _LIBQ_Q15FromString@char *
#define IDH__LIBQ_ToStringQ15__Q15_char__                  0x00002612 // _LIBQ_ToStringQ15@_Q15@char *
#define IDH__Q15_MAX                                       0x00002613 // _Q15_MAX
#define IDH__Q15_MIN                                       0x00002614 // _Q15_MIN
#define IDH__Q16_MAX                                       0x00002615 // _Q16_MAX
#define IDH__Q16_MIN                                       0x00002616 // _Q16_MIN
#define IDH__Q2_13_MAX                                     0x00002617 // _Q2_13_MAX
#define IDH__Q2_13_MIN                                     0x00002618 // _Q2_13_MIN
#define IDH__Q2_29_MAX                                     0x00002619 // _Q2_29_MAX
#define IDH__Q2_29_MIN                                     0x0000261A // _Q2_29_MIN
#define IDH__Q3_12_MAX                                     0x0000261B // _Q3_12_MAX
#define IDH__Q3_12_MIN                                     0x0000261C // _Q3_12_MIN
#define IDH__Q31_MAX                                       0x0000261D // _Q31_MAX
#define IDH__Q31_MIN                                       0x0000261E // _Q31_MIN
#define IDH__Q4_11_MAX                                     0x0000261F // _Q4_11_MAX
#define IDH__Q4_11_MIN                                     0x00002620 // _Q4_11_MIN
#define IDH__Q5_10_MAX                                     0x00002621 // _Q5_10_MAX
#define IDH__Q5_10_MIN                                     0x00002622 // _Q5_10_MIN
#define IDH__Q7_8_MAX                                      0x00002623 // _Q7_8_MAX
#define IDH__Q7_8_MIN                                      0x00002624 // _Q7_8_MIN
#define IDH__Q0_15                                         0x00002625 // _Q0_15
#define IDH__Q0_31                                         0x00002626 // _Q0_31
#define IDH__Q15                                           0x00002627 // _Q15
#define IDH__Q15_16                                        0x00002628 // _Q15_16
#define IDH__Q16                                           0x00002629 // _Q16
#define IDH__Q2_13                                         0x0000262A // _Q2_13
#define IDH__Q2_29                                         0x0000262B // _Q2_29
#define IDH__Q3_12                                         0x0000262C // _Q3_12
#define IDH__Q31                                           0x0000262D // _Q31
#define IDH__Q4_11                                         0x0000262E // _Q4_11
#define IDH__Q5_10                                         0x0000262F // _Q5_10
#define IDH__Q7_8                                          0x00002630 // _Q7_8
#define IDH__LIBQ_H                                        0x00002631 // _LIBQ_H
#define IDH_MATH_LIBQ_Files                                0x00002632 // MATH LIBQ Files
#define IDH_libq_h                                         0x00002633 // libq.h
#define IDH_MPLAB_Harmony_Networking_Presentation_Layer    0x00002634 // MPLAB Harmony Networking Presentation Layer
#define IDH_NET_PRES_Introduction                          0x00002635 // NET PRES Introduction
#define IDH_NET_PRES_Using_the_Library                     0x00002636 // NET PRES Using the Library
#define IDH_NET_PRES_Abstraction_Model                     0x00002637 // NET PRES Abstraction Model
#define IDH_NET_PRES_Library_Overview                      0x00002638 // NET PRES Library Overview
#define IDH_NET_PRES_Configuring_the_Library               0x00002639 // NET PRES Configuring the Library
#define IDH_NET_PRES_Building_the_Library                  0x0000263A // NET PRES Building the Library
#define IDH_NET_PRES_Library_Interface                     0x0000263B // NET PRES Library Interface
#define IDH_NET_PRES_Deinitialize_SYS_MODULE_OBJ           0x0000263C // NET_PRES_Deinitialize@SYS_MODULE_OBJ
#define IDH_NET_PRES_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x0000263D // NET_PRES_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_NET_PRES_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x0000263E // NET_PRES_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_NET_PRES_Tasks_SYS_MODULE_OBJ                  0x0000263F // NET_PRES_Tasks@SYS_MODULE_OBJ
#define IDH_NET_PRES_Status_SYS_MODULE_OBJ                 0x00002640 // NET_PRES_Status@SYS_MODULE_OBJ
#define IDH_NET_PRES_EncProviderReadReady                  0x00002641 // NET_PRES_EncProviderReadReady
#define IDH_NET_PRES_SocketIsOpenModeSupported_NET_PRES_INDEX_NET_PRES_SKT_T 0x00002642 // NET_PRES_SocketIsOpenModeSupported@NET_PRES_INDEX@NET_PRES_SKT_T
#define IDH_NET_PRES_SocketOpen_NET_PRES_INDEX_NET_PRES_SKT_T_NET_PRES_SKT_ADDR_T_NET_PRES_SKT_PORT_T 0x00002643 // NET_PRES_SocketOpen@NET_PRES_INDEX@NET_PRES_SKT_T@NET_PRES_SKT_ADDR_T@NET_PRES_SKT_PORT_T@NET_PRES_ADDRESS *@NET_PRES_SKT_ERROR_T*
#define IDH_NET_PRES_SocketBind_NET_PRES_SKT_HANDLE_T_NET_PRES_SKT_ADDR_T_NET_PRES_SKT_PORT_T_NET_PRE 0x00002644 // NET_PRES_SocketBind@NET_PRES_SKT_HANDLE_T@NET_PRES_SKT_ADDR_T@NET_PRES_SKT_PORT_T@NET_PRES_ADDRESS *
#define IDH_NET_PRES_SocketClose_NET_PRES_SKT_HANDLE_T     0x00002645 // NET_PRES_SocketClose@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketConnect_NET_PRES_SKT_HANDLE_T   0x00002646 // NET_PRES_SocketConnect@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketDiscard_NET_PRES_SKT_HANDLE_T   0x00002647 // NET_PRES_SocketDiscard@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketDisconnect_NET_PRES_SKT_HANDLE_T 0x00002648 // NET_PRES_SocketDisconnect@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketEncryptSocket_NET_PRES_SKT_HANDLE_T 0x00002649 // NET_PRES_SocketEncryptSocket@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketFlush_NET_PRES_SKT_HANDLE_T     0x0000264A // NET_PRES_SocketFlush@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketInfoGet_NET_PRES_SKT_HANDLE_T_void__ 0x0000264B // NET_PRES_SocketInfoGet@NET_PRES_SKT_HANDLE_T@void *
#define IDH_NET_PRES_SocketIsConnected_NET_PRES_SKT_HANDLE_T 0x0000264C // NET_PRES_SocketIsConnected@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketIsNegotiatingEncryption_NET_PRES_SKT_HANDLE_T 0x0000264D // NET_PRES_SocketIsNegotiatingEncryption@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketIsSecure_NET_PRES_SKT_HANDLE_T  0x0000264E // NET_PRES_SocketIsSecure@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketLastError_NET_PRES_SKT_HANDLE_T 0x0000264F // NET_PRES_SocketLastError@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketOptionsGet_NET_PRES_SKT_HANDLE_T_NET_PRES_SKT_OPTION_TYPE_void_ 0x00002650 // NET_PRES_SocketOptionsGet@NET_PRES_SKT_HANDLE_T@NET_PRES_SKT_OPTION_TYPE@void*
#define IDH_NET_PRES_SocketOptionsSet_NET_PRES_SKT_HANDLE_T_NET_PRES_SKT_OPTION_TYPE_void_ 0x00002651 // NET_PRES_SocketOptionsSet@NET_PRES_SKT_HANDLE_T@NET_PRES_SKT_OPTION_TYPE@void*
#define IDH_NET_PRES_SocketPeek_NET_PRES_SKT_HANDLE_T_void___uint16_t 0x00002652 // NET_PRES_SocketPeek@NET_PRES_SKT_HANDLE_T@void *@uint16_t
#define IDH_NET_PRES_SocketRead_NET_PRES_SKT_HANDLE_T_void___uint16_t 0x00002653 // NET_PRES_SocketRead@NET_PRES_SKT_HANDLE_T@void *@uint16_t
#define IDH_NET_PRES_SocketReadIsReady_NET_PRES_SKT_HANDLE_T 0x00002654 // NET_PRES_SocketReadIsReady@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketRemoteBind_NET_PRES_SKT_HANDLE_T_NET_PRES_SKT_ADDR_T_NET_PRES_SKT_PORT_T_N 0x00002655 // NET_PRES_SocketRemoteBind@NET_PRES_SKT_HANDLE_T@NET_PRES_SKT_ADDR_T@NET_PRES_SKT_PORT_T@NET_PRES_ADDRESS *
#define IDH_NET_PRES_SocketSignalHandlerDeregister_NET_PRES_SKT_HANDLE_T_NET_PRES_SIGNAL_HANDLE 0x00002656 // NET_PRES_SocketSignalHandlerDeregister@NET_PRES_SKT_HANDLE_T@NET_PRES_SIGNAL_HANDLE
#define IDH_NET_PRES_SocketSignalHandlerRegister_NET_PRES_SKT_HANDLE_T_uint16_t_NET_PRES_SIGNAL_FUNCT 0x00002657 // NET_PRES_SocketSignalHandlerRegister@NET_PRES_SKT_HANDLE_T@uint16_t@NET_PRES_SIGNAL_FUNCTION@void*
#define IDH_NET_PRES_SocketWasReset_NET_PRES_SKT_HANDLE_T  0x00002658 // NET_PRES_SocketWasReset@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketWrite_NET_PRES_SKT_HANDLE_T_void___uint16_t 0x00002659 // NET_PRES_SocketWrite@NET_PRES_SKT_HANDLE_T@void *@uint16_t
#define IDH_NET_PRES_SocketGetTransportHandle_NET_PRES_SKT_HANDLE_T 0x0000265A // NET_PRES_SocketGetTransportHandle@NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SocketWriteIsReady_NET_PRES_SKT_HANDLE_T_uint16_t_uint16_t 0x0000265B // NET_PRES_SocketWriteIsReady@NET_PRES_SKT_HANDLE_T@uint16_t@uint16_t
#define IDH_NET_PRES_CertStoreGetCACerts_uint8_t____int32_t___uint8_t 0x0000265C // NET_PRES_CertStoreGetCACerts@uint8_t **@int32_t *@uint8_t
#define IDH_NET_PRES_CertStoreGetServerCert_uint8_t____int32_t___uint8_t____int32_t___uint8_t 0x0000265D // NET_PRES_CertStoreGetServerCert@uint8_t **@int32_t *@uint8_t **@int32_t *@uint8_t
#define IDH_NET_PRES_ADDRESS                               0x0000265E // NET_PRES_ADDRESS
#define IDH_NET_PRES_EncProviderConnect                    0x0000265F // NET_PRES_EncProviderConnect
#define IDH_NET_PRES_EncProviderConnectionClose            0x00002660 // NET_PRES_EncProviderConnectionClose
#define IDH_NET_PRES_EncProviderDeinit                     0x00002661 // NET_PRES_EncProviderDeinit
#define IDH_NET_PRES_EncProviderInit                       0x00002662 // NET_PRES_EncProviderInit
#define IDH_NET_PRES_EncProviderIsInitialized              0x00002663 // NET_PRES_EncProviderIsInitialized
#define IDH_NET_PRES_EncProviderObject                     0x00002664 // NET_PRES_EncProviderObject
#define IDH_NET_PRES_EncProviderOpen                       0x00002665 // NET_PRES_EncProviderOpen
#define IDH_NET_PRES_EncProviderRead                       0x00002666 // NET_PRES_EncProviderRead
#define IDH_NET_PRES_EncProviderWrite                      0x00002667 // NET_PRES_EncProviderWrite
#define IDH_NET_PRES_EncSessionStatus                      0x00002668 // NET_PRES_EncSessionStatus
#define IDH_NET_PRES_INDEX                                 0x00002669 // NET_PRES_INDEX
#define IDH_NET_PRES_INIT_DATA                             0x0000266A // NET_PRES_INIT_DATA
#define IDH_NET_PRES_INST_DATA                             0x0000266B // NET_PRES_INST_DATA
#define IDH_NET_PRES_SIGNAL_FUNCTION                       0x0000266C // NET_PRES_SIGNAL_FUNCTION
#define IDH_NET_PRES_SIGNAL_HANDLE                         0x0000266D // NET_PRES_SIGNAL_HANDLE
#define IDH_NET_PRES_SKT_ADDR_T                            0x0000266E // NET_PRES_SKT_ADDR_T
#define IDH_NET_PRES_SKT_ERROR_T                           0x0000266F // NET_PRES_SKT_ERROR_T
#define IDH_NET_PRES_SKT_HANDLE_T                          0x00002670 // NET_PRES_SKT_HANDLE_T
#define IDH_NET_PRES_SKT_OPTION_TYPE                       0x00002671 // NET_PRES_SKT_OPTION_TYPE
#define IDH_NET_PRES_SKT_T                                 0x00002672 // NET_PRES_SKT_T
#define IDH_NET_PRES_TRANS_ADDR_T                          0x00002673 // NET_PRES_TRANS_ADDR_T
#define IDH_NET_PRES_TRANS_ADDRESS_TYPE                    0x00002674 // NET_PRES_TRANS_ADDRESS_TYPE
#define IDH_NET_PRES_TRANS_OPTION_T                        0x00002675 // NET_PRES_TRANS_OPTION_T
#define IDH_NET_PRES_TransBind                             0x00002676 // NET_PRES_TransBind
#define IDH_NET_PRES_TransBool                             0x00002677 // NET_PRES_TransBool
#define IDH_NET_PRES_TransClose                            0x00002678 // NET_PRES_TransClose
#define IDH_NET_PRES_TransDiscard                          0x00002679 // NET_PRES_TransDiscard
#define IDH_NET_PRES_TransHandlerRegister                  0x0000267A // NET_PRES_TransHandlerRegister
#define IDH_NET_PRES_TransOpen                             0x0000267B // NET_PRES_TransOpen
#define IDH_NET_PRES_TransOption                           0x0000267C // NET_PRES_TransOption
#define IDH_NET_PRES_TransPeek                             0x0000267D // NET_PRES_TransPeek
#define IDH_NET_PRES_TransportObject                       0x0000267E // NET_PRES_TransportObject
#define IDH_NET_PRES_TransRead                             0x0000267F // NET_PRES_TransRead
#define IDH_NET_PRES_TransReady                            0x00002680 // NET_PRES_TransReady
#define IDH_NET_PRES_TransSignalHandlerDeregister          0x00002681 // NET_PRES_TransSignalHandlerDeregister
#define IDH_NET_PRES_TransSocketInfoGet                    0x00002682 // NET_PRES_TransSocketInfoGet
#define IDH_NET_PRES_TransWrite                            0x00002683 // NET_PRES_TransWrite
#define IDH_NET_PRES_INVALID_SOCKET                        0x00002684 // NET_PRES_INVALID_SOCKET
#define IDH_NET_PRES_SKT_PORT_T                            0x00002685 // NET_PRES_SKT_PORT_T
#define IDH_NET_PRES_TransIsPortDefaultSecured             0x00002686 // NET_PRES_TransIsPortDefaultSecured
#define IDH_NET_PRES_EncProviderWriteReady                 0x00002687 // NET_PRES_EncProviderWriteReady
#define IDH_NET_PRES_Files                                 0x00002688 // NET PRES Files
#define IDH_net_pres_h                                     0x00002689 // net_pres.h
#define IDH_net_pres_certstore_h                           0x0000268A // net_pres_certstore.h
#define IDH_net_pres_socketapi_h                           0x0000268B // net_pres_socketapi.h
#define IDH_net_pres_transportapi_h                        0x0000268C // net_pres_transportapi.h
#define IDH_net_pres_encryptionproviderapi_h               0x0000268D // net_pres_encryptionproviderapi.h
#define IDH_Operating_System_Abstraction_Layer__OSAL__Library 0x0000268E // Operating System Abstraction Layer (OSAL) Library
#define IDH_OSAL_Introduction                              0x0000268F // OSAL Introduction
#define IDH_OSAL_Using_the_Library                         0x00002690 // OSAL Using the Library
#define IDH_OSAL_Abstraction_Model                         0x00002691 // OSAL Abstraction Model
#define IDH_OSAL_Library_Overview                          0x00002692 // OSAL Library Overview
#define IDH_OSAL_How_the_Library_Works                     0x00002693 // OSAL How the Library Works
#define IDH_OSAL_Core_Functionality                        0x00002694 // OSAL Core Functionality
#define IDH_OSAL_Semaphores                                0x00002695 // OSAL Semaphores
#define IDH_OSAL_Mutex_Operation                           0x00002696 // OSAL Mutex Operation
#define IDH_OSAL_Critical_Section_Operation                0x00002697 // OSAL Critical Section Operation
#define IDH_OSAL_Memory_Operation                          0x00002698 // OSAL Memory Operation
#define IDH_OSAL_OSAL_Operation                            0x00002699 // OSAL OSAL Operation
#define IDH_OSAL_Configuring_the_Library                   0x0000269A // OSAL Configuring the Library
#define IDH_OSAL_Initialization_Overrides                  0x0000269B // OSAL Initialization Overrides
#define IDH_OSAL_Examples___Sample_Functionality           0x0000269C // OSAL Examples - Sample Functionality
#define IDH_OSAL_Building_the_Library                      0x0000269D // OSAL Building the Library
#define IDH_OSAL_Library_Interface                         0x0000269E // OSAL Library Interface
#define IDH_OSAL_SEM_Create_OSAL_SEM_HANDLE_TYPE__OSAL_SEM_TYPE_uint8_t_uint8_t 0x0000269F // OSAL_SEM_Create@OSAL_SEM_HANDLE_TYPE*@OSAL_SEM_TYPE@uint8_t@uint8_t
#define IDH_OSAL_SEM_Delete_OSAL_SEM_HANDLE_TYPE_          0x000026A0 // OSAL_SEM_Delete@OSAL_SEM_HANDLE_TYPE*
#define IDH_OSAL_SEM_GetCount_OSAL_SEM_HANDLE_TYPE_        0x000026A1 // OSAL_SEM_GetCount@OSAL_SEM_HANDLE_TYPE*
#define IDH_OSAL_SEM_Pend_OSAL_SEM_HANDLE_TYPE__uint16_t   0x000026A2 // OSAL_SEM_Pend@OSAL_SEM_HANDLE_TYPE*@uint16_t
#define IDH_OSAL_SEM_Post_OSAL_SEM_HANDLE_TYPE_            0x000026A3 // OSAL_SEM_Post@OSAL_SEM_HANDLE_TYPE*
#define IDH_OSAL_SEM_PostISR_OSAL_SEM_HANDLE_TYPE_         0x000026A4 // OSAL_SEM_PostISR@OSAL_SEM_HANDLE_TYPE*
#define IDH_OSAL_MUTEX_Create_OSAL_MUTEX_HANDLE_TYPE_      0x000026A5 // OSAL_MUTEX_Create@OSAL_MUTEX_HANDLE_TYPE*
#define IDH_OSAL_MUTEX_Delete_OSAL_MUTEX_HANDLE_TYPE_      0x000026A6 // OSAL_MUTEX_Delete@OSAL_MUTEX_HANDLE_TYPE*
#define IDH_OSAL_MUTEX_Lock_OSAL_MUTEX_HANDLE_TYPE__uint16_t 0x000026A7 // OSAL_MUTEX_Lock@OSAL_MUTEX_HANDLE_TYPE*@uint16_t
#define IDH_OSAL_MUTEX_Unlock_OSAL_MUTEX_HANDLE_TYPE_      0x000026A8 // OSAL_MUTEX_Unlock@OSAL_MUTEX_HANDLE_TYPE*
#define IDH_OSAL_CRIT_Enter_OSAL_CRIT_TYPE                 0x000026A9 // OSAL_CRIT_Enter@OSAL_CRIT_TYPE
#define IDH_OSAL_CRIT_Leave_OSAL_CRIT_TYPE_OSAL_CRITSECT_DATA_TYPE 0x000026AA // OSAL_CRIT_Leave@OSAL_CRIT_TYPE@OSAL_CRITSECT_DATA_TYPE
#define IDH_OSAL_Free_void_                                0x000026AB // OSAL_Free@void*
#define IDH_OSAL_Malloc_size_t                             0x000026AC // OSAL_Malloc@size_t
#define IDH_OSAL_Initialize                                0x000026AD // OSAL_Initialize
#define IDH_OSAL_Name                                      0x000026AE // OSAL_Name
#define IDH_OSAL_RESULT                                    0x000026AF // OSAL_RESULT
#define IDH_OSAL_SEM_TYPE                                  0x000026B0 // OSAL_SEM_TYPE
#define IDH_OSAL_CRIT_TYPE                                 0x000026B1 // OSAL_CRIT_TYPE
#define IDH_OSAL_MUTEX_DECLARE                             0x000026B2 // OSAL_MUTEX_DECLARE
#define IDH_OSAL_SEM_DECLARE                               0x000026B3 // OSAL_SEM_DECLARE
#define IDH_OSAL_Files                                     0x000026B4 // OSAL Files
#define IDH_osal_h                                         0x000026B5 // osal.h
#define IDH_Peripheral_Library_Help                        0x000026B6 // Peripheral Library Help
#define IDH_Peripheral_Library_Overview                    0x000026B7 // Peripheral Library Overview
#define IDH_PLIB_OVERVIEW_Introduction                     0x000026B8 // PLIB OVERVIEW Introduction
#define IDH_PLIB_OVERVIEW_Configuring_the_Library          0x000026B9 // PLIB OVERVIEW Configuring the Library
#define IDH_PLIB_PORTING_Peripheral_Library_Porting_Example_Help 0x000026BA // PLIB PORTING Peripheral Library Porting Example Help
#define IDH_PLIB_PORTING_USART_Introduction                0x000026BB // PLIB PORTING USART Introduction
#define IDH_PLIB_PORTING_USART_Porting_Setup               0x000026BC // PLIB PORTING USART Porting Setup
#define IDH_ADC_Peripheral_Library                         0x000026BD // ADC Peripheral Library
#define IDH_PLIB_ADC_Introduction                          0x000026BE // PLIB ADC Introduction
#define IDH_PLIB_ADC_Using_the_Library                     0x000026BF // PLIB ADC Using the Library
#define IDH_PLIB_ADC_Hardware_Abstraction_Model            0x000026C0 // PLIB ADC Hardware Abstraction Model
#define IDH_PLIB_ADC_Library_Usage_Model                   0x000026C1 // PLIB ADC Library Usage Model
#define IDH_PLIB_ADC_How_the_Library_Works                 0x000026C2 // PLIB ADC How the Library Works
#define IDH_PLIB_ADC_General                               0x000026C3 // PLIB ADC General
#define IDH_PLIB_ADC_Initialization                        0x000026C4 // PLIB ADC Initialization
#define IDH_PLIB_ADC_Controlling_the_Sampling_Process      0x000026C5 // PLIB ADC Controlling the Sampling Process
#define IDH_PLIB_ADC_Controlling_the_Conversion_Process    0x000026C6 // PLIB ADC Controlling the Conversion Process
#define IDH_PLIB_ADC_Accessing_the_Result_Buffers          0x000026C7 // PLIB ADC Accessing the Result Buffers
#define IDH_PLIB_ADC_Power_Saving_Modes                    0x000026C8 // PLIB ADC Power-Saving Modes
#define IDH_PLIB_ADC_Conversion_Sequence_Examples          0x000026C9 // PLIB ADC Conversion Sequence Examples
#define IDH_PLIB_ADC_Configuring_the_Library               0x000026CA // PLIB ADC Configuring the Library
#define IDH_PLIB_ADC_Library_Interface                     0x000026CB // PLIB ADC Library Interface
#define IDH_PLIB_ADC_Enable_ADC_MODULE_ID                  0x000026CC // PLIB_ADC_Enable@ADC_MODULE_ID
#define IDH_PLIB_ADC_Disable_ADC_MODULE_ID                 0x000026CD // PLIB_ADC_Disable@ADC_MODULE_ID
#define IDH_PLIB_ADC_StopInIdleDisable_ADC_MODULE_ID       0x000026CE // PLIB_ADC_StopInIdleDisable@ADC_MODULE_ID
#define IDH_PLIB_ADC_StopInIdleEnable_ADC_MODULE_ID        0x000026CF // PLIB_ADC_StopInIdleEnable@ADC_MODULE_ID
#define IDH_PLIB_ADC_VoltageReferenceSelect_ADC_MODULE_ID_ADC_VOLTAGE_REFERENCE 0x000026D0 // PLIB_ADC_VoltageReferenceSelect@ADC_MODULE_ID@ADC_VOLTAGE_REFERENCE
#define IDH_PLIB_ADC_CalibrationEnable_ADC_MODULE_ID       0x000026D1 // PLIB_ADC_CalibrationEnable@ADC_MODULE_ID
#define IDH_PLIB_ADC_CalibrationDisable_ADC_MODULE_ID      0x000026D2 // PLIB_ADC_CalibrationDisable@ADC_MODULE_ID
#define IDH_PLIB_ADC_InputScanMaskAdd_ADC_MODULE_ID_ADC_INPUTS_SCAN 0x000026D3 // PLIB_ADC_InputScanMaskAdd@ADC_MODULE_ID@ADC_INPUTS_SCAN
#define IDH_PLIB_ADC_InputScanMaskRemove_ADC_MODULE_ID_ADC_INPUTS_SCAN 0x000026D4 // PLIB_ADC_InputScanMaskRemove@ADC_MODULE_ID@ADC_INPUTS_SCAN
#define IDH_PLIB_ADC_InputScanMaskAddExtended_ADC_MODULE_ID_ADC_INPUTS_SCAN_EXTENDED 0x000026D5 // PLIB_ADC_InputScanMaskAddExtended@ADC_MODULE_ID@ADC_INPUTS_SCAN_EXTENDED
#define IDH_PLIB_ADC_InputScanMaskRemoveExtended_ADC_MODULE_ID_ADC_INPUTS_SCAN_EXTENDED 0x000026D6 // PLIB_ADC_InputScanMaskRemoveExtended@ADC_MODULE_ID@ADC_INPUTS_SCAN_EXTENDED
#define IDH_PLIB_ADC_ConversionStart_ADC_MODULE_ID         0x000026D7 // PLIB_ADC_ConversionStart@ADC_MODULE_ID
#define IDH_PLIB_ADC_ConversionHasCompleted_ADC_MODULE_ID  0x000026D8 // PLIB_ADC_ConversionHasCompleted@ADC_MODULE_ID
#define IDH_PLIB_ADC_ConversionTriggerSourceSelect_ADC_MODULE_ID_ADC_CONVERSION_TRIGGER_SOURCE 0x000026D9 // PLIB_ADC_ConversionTriggerSourceSelect@ADC_MODULE_ID@ADC_CONVERSION_TRIGGER_SOURCE
#define IDH_PLIB_ADC_ConversionStopSequenceEnable_ADC_MODULE_ID 0x000026DA // PLIB_ADC_ConversionStopSequenceEnable@ADC_MODULE_ID
#define IDH_PLIB_ADC_ConversionStopSequenceDisable_ADC_MODULE_ID 0x000026DB // PLIB_ADC_ConversionStopSequenceDisable@ADC_MODULE_ID
#define IDH_PLIB_ADC_ConversionClockSet_ADC_MODULE_ID_uint32_t_ADC_CONVERSION_CLOCK 0x000026DC // PLIB_ADC_ConversionClockSet@ADC_MODULE_ID@uint32_t@ADC_CONVERSION_CLOCK
#define IDH_PLIB_ADC_ConversionClockGet_ADC_MODULE_ID_uint32_t 0x000026DD // PLIB_ADC_ConversionClockGet@ADC_MODULE_ID@uint32_t
#define IDH_PLIB_ADC_ConversionClockSourceSelect_ADC_MODULE_ID_ADC_CLOCK_SOURCE 0x000026DE // PLIB_ADC_ConversionClockSourceSelect@ADC_MODULE_ID@ADC_CLOCK_SOURCE
#define IDH_PLIB_ADC_SampleAutoStartDisable_ADC_MODULE_ID  0x000026DF // PLIB_ADC_SampleAutoStartDisable@ADC_MODULE_ID
#define IDH_PLIB_ADC_SampleAutoStartEnable_ADC_MODULE_ID   0x000026E0 // PLIB_ADC_SampleAutoStartEnable@ADC_MODULE_ID
#define IDH_PLIB_ADC_SamplesPerInterruptSelect_ADC_MODULE_ID_ADC_SAMPLES_PER_INTERRUPT 0x000026E1 // PLIB_ADC_SamplesPerInterruptSelect@ADC_MODULE_ID@ADC_SAMPLES_PER_INTERRUPT
#define IDH_PLIB_ADC_SamplingIsActive_ADC_MODULE_ID        0x000026E2 // PLIB_ADC_SamplingIsActive@ADC_MODULE_ID
#define IDH_PLIB_ADC_SamplingModeSelect_ADC_MODULE_ID_ADC_SAMPLING_MODE 0x000026E3 // PLIB_ADC_SamplingModeSelect@ADC_MODULE_ID@ADC_SAMPLING_MODE
#define IDH_PLIB_ADC_SamplingStart_ADC_MODULE_ID           0x000026E4 // PLIB_ADC_SamplingStart@ADC_MODULE_ID
#define IDH_PLIB_ADC_SamplingStop_ADC_MODULE_ID            0x000026E5 // PLIB_ADC_SamplingStop@ADC_MODULE_ID
#define IDH_PLIB_ADC_SampleAcquisitionTimeSet_ADC_MODULE_ID_ADC_ACQUISITION_TIME 0x000026E6 // PLIB_ADC_SampleAcquisitionTimeSet@ADC_MODULE_ID@ADC_ACQUISITION_TIME
#define IDH_PLIB_ADC_ResultBufferModeSelect_ADC_MODULE_ID_ADC_BUFFER_MODE 0x000026E7 // PLIB_ADC_ResultBufferModeSelect@ADC_MODULE_ID@ADC_BUFFER_MODE
#define IDH_PLIB_ADC_ResultBufferStatusGet_ADC_MODULE_ID   0x000026E8 // PLIB_ADC_ResultBufferStatusGet@ADC_MODULE_ID
#define IDH_PLIB_ADC_ResultFormatSelect_ADC_MODULE_ID_ADC_RESULT_FORMAT 0x000026E9 // PLIB_ADC_ResultFormatSelect@ADC_MODULE_ID@ADC_RESULT_FORMAT
#define IDH_PLIB_ADC_ResultGetByIndex_ADC_MODULE_ID_uint8_t 0x000026EA // PLIB_ADC_ResultGetByIndex@ADC_MODULE_ID@uint8_t
#define IDH_PLIB_ADC_MuxAInputScanDisable_ADC_MODULE_ID    0x000026EB // PLIB_ADC_MuxAInputScanDisable@ADC_MODULE_ID
#define IDH_PLIB_ADC_MuxAInputScanEnable_ADC_MODULE_ID     0x000026EC // PLIB_ADC_MuxAInputScanEnable@ADC_MODULE_ID
#define IDH_PLIB_ADC_MuxChannel0InputNegativeSelect_ADC_MODULE_ID_ADC_MUX_ADC_INPUTS_NEGATIVE 0x000026ED // PLIB_ADC_MuxChannel0InputNegativeSelect@ADC_MODULE_ID@ADC_MUX@ADC_INPUTS_NEGATIVE
#define IDH_PLIB_ADC_MuxChannel0InputPositiveSelect_ADC_MODULE_ID_ADC_MUX_ADC_INPUTS_POSITIVE 0x000026EE // PLIB_ADC_MuxChannel0InputPositiveSelect@ADC_MODULE_ID@ADC_MUX@ADC_INPUTS_POSITIVE
#define IDH_PLIB_ADC_ExistsCalibrationControl_ADC_MODULE_ID 0x000026EF // PLIB_ADC_ExistsCalibrationControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionClock_ADC_MODULE_ID   0x000026F0 // PLIB_ADC_ExistsConversionClock@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionClockSource_ADC_MODULE_ID 0x000026F1 // PLIB_ADC_ExistsConversionClockSource@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionControl_ADC_MODULE_ID 0x000026F2 // PLIB_ADC_ExistsConversionControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionStatus_ADC_MODULE_ID  0x000026F3 // PLIB_ADC_ExistsConversionStatus@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionStopSequenceControl_ADC_MODULE_ID 0x000026F4 // PLIB_ADC_ExistsConversionStopSequenceControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsConversionTriggerSource_ADC_MODULE_ID 0x000026F5 // PLIB_ADC_ExistsConversionTriggerSource@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsEnableControl_ADC_MODULE_ID     0x000026F6 // PLIB_ADC_ExistsEnableControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsMuxChannel0NegativeInput_ADC_MODULE_ID 0x000026F7 // PLIB_ADC_ExistsMuxChannel0NegativeInput@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsMuxChannel0PositiveInput_ADC_MODULE_ID 0x000026F8 // PLIB_ADC_ExistsMuxChannel0PositiveInput@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsMuxInputScanControl_ADC_MODULE_ID 0x000026F9 // PLIB_ADC_ExistsMuxInputScanControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsMuxInputScanSelect_ADC_MODULE_ID 0x000026FA // PLIB_ADC_ExistsMuxInputScanSelect@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsResultBufferFillStatus_ADC_MODULE_ID 0x000026FB // PLIB_ADC_ExistsResultBufferFillStatus@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsResultBufferMode_ADC_MODULE_ID  0x000026FC // PLIB_ADC_ExistsResultBufferMode@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsResultFormat_ADC_MODULE_ID      0x000026FD // PLIB_ADC_ExistsResultFormat@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsResultGetByIndex_ADC_MODULE_ID  0x000026FE // PLIB_ADC_ExistsResultGetByIndex@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplesPerInterruptSelect_ADC_MODULE_ID 0x000026FF // PLIB_ADC_ExistsSamplesPerInterruptSelect@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplingAcquisitionTime_ADC_MODULE_ID 0x00002700 // PLIB_ADC_ExistsSamplingAcquisitionTime@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplingAutoStart_ADC_MODULE_ID 0x00002701 // PLIB_ADC_ExistsSamplingAutoStart@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplingControl_ADC_MODULE_ID   0x00002702 // PLIB_ADC_ExistsSamplingControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplingModeControl_ADC_MODULE_ID 0x00002703 // PLIB_ADC_ExistsSamplingModeControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsSamplingStatus_ADC_MODULE_ID    0x00002704 // PLIB_ADC_ExistsSamplingStatus@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsStopInIdleControl_ADC_MODULE_ID 0x00002705 // PLIB_ADC_ExistsStopInIdleControl@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsVoltageReference_ADC_MODULE_ID  0x00002706 // PLIB_ADC_ExistsVoltageReference@ADC_MODULE_ID
#define IDH_PLIB_ADC_ExistsMuxInputScanSelectExtended_ADC_MODULE_ID 0x00002707 // PLIB_ADC_ExistsMuxInputScanSelectExtended@ADC_MODULE_ID
#define IDH_ADC_MODULE_ID                                  0x00002708 // ADC_MODULE_ID
#define IDH_ADC_VOLTAGE_REFERENCE                          0x00002709 // ADC_VOLTAGE_REFERENCE
#define IDH_ADC_INPUTS_NEGATIVE                            0x0000270A // ADC_INPUTS_NEGATIVE
#define IDH_ADC_SAMPLES_PER_INTERRUPT                      0x0000270B // ADC_SAMPLES_PER_INTERRUPT
#define IDH_ADC_CLOCK_SOURCE                               0x0000270C // ADC_CLOCK_SOURCE
#define IDH_ADC_CONVERSION_TRIGGER_SOURCE                  0x0000270D // ADC_CONVERSION_TRIGGER_SOURCE
#define IDH_ADC_BUFFER_MODE                                0x0000270E // ADC_BUFFER_MODE
#define IDH_ADC_RESULT_BUF_STATUS                          0x0000270F // ADC_RESULT_BUF_STATUS
#define IDH_ADC_MUX                                        0x00002710 // ADC_MUX
#define IDH_ADC_SAMPLING_MODE                              0x00002711 // ADC_SAMPLING_MODE
#define IDH_ADC_INPUTS_SCAN                                0x00002712 // ADC_INPUTS_SCAN
#define IDH_ADC_RESULT_FORMAT                              0x00002713 // ADC_RESULT_FORMAT
#define IDH_ADC_INPUTS_POSITIVE                            0x00002714 // ADC_INPUTS_POSITIVE
#define IDH_ADC_ACQUISITION_TIME                           0x00002715 // ADC_ACQUISITION_TIME
#define IDH_ADC_CONVERSION_CLOCK                           0x00002716 // ADC_CONVERSION_CLOCK
#define IDH_ADC_SAMPLE                                     0x00002717 // ADC_SAMPLE
#define IDH_PLIB_ADC_Files                                 0x00002718 // PLIB ADC Files
#define IDH_plib_adc_h                                     0x00002719 // plib_adc.h
#define IDH_help_plib_adc_h                                0x0000271A // help_plib_adc.h
#define IDH_12_bit_ADCHS_Peripheral_Library                0x0000271B // 12-bit ADCHS Peripheral Library
#define IDH_PLIB_ADCHS_Introduction                        0x0000271C // PLIB ADCHS Introduction
#define IDH_PLIB_ADCHS_Using_the_Library                   0x0000271D // PLIB ADCHS Using the Library
#define IDH_PLIB_ADCHS_Hardware_Abstraction_Model          0x0000271E // PLIB ADCHS Hardware Abstraction Model
#define IDH_PLIB_ADCHS_Library_Overview                    0x0000271F // PLIB ADCHS Library Overview
#define IDH_PLIB_ADCHS_How_the_Library_Works               0x00002720 // PLIB ADCHS How the Library Works
#define IDH_PLIB_ADCHS_Core_Functionality                  0x00002721 // PLIB ADCHS Core Functionality
#define IDH_PLIB_ADCHS_Example___Simultaneous_Sampling_and_Conversion_of_Three_Class_1_Inputs 0x00002722 // PLIB ADCHS Example - Simultaneous Sampling and Conversion of Three Class 1 Inputs
#define IDH_PLIB_ADCHS_Example___Channel_Scanning          0x00002723 // PLIB ADCHS Example - Channel Scanning
#define IDH_PLIB_ADCHS_Example___Digital_Filter            0x00002724 // PLIB ADCHS Example - Digital Filter
#define IDH_PLIB_ADCHS_Example___Digital_Comparator        0x00002725 // PLIB ADCHS Example - Digital Comparator
#define IDH_PLIB_ADCHS_Example___CVD_Mode                  0x00002726 // PLIB ADCHS Example - CVD Mode
#define IDH_PLIB_ADCHS_Other_Functionality                 0x00002727 // PLIB ADCHS Other Functionality
#define IDH_PLIB_ADCHS_Configuring_the_Library             0x00002728 // PLIB ADCHS Configuring the Library
#define IDH_PLIB_ADCHS_Library_Interface                   0x00002729 // PLIB ADCHS Library Interface
#define IDH_PLIB_ADCHS_Disable_ADCHS_MODULE_ID             0x0000272A // PLIB_ADCHS_Disable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_Enable_ADCHS_MODULE_ID              0x0000272B // PLIB_ADCHS_Enable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_Setup_ADCHS_MODULE_ID_ADCHS_VREF_SOURCE_ADCHS_CHARGEPUMP_MODE_ADCHS_OUTPUT_DAT 0x0000272C // PLIB_ADCHS_Setup@ADCHS_MODULE_ID@ADCHS_VREF_SOURCE@ADCHS_CHARGEPUMP_MODE@ADCHS_OUTPUT_DATA_FORMAT@bool@ADCHS_FAST_SYNC_SYSTEM_CLOCK@ADCHS_FAST_SYNC_PERIPHERAL_CLOCK@ADCHS_INTERRUPT_BIT_SHIFT_LEFT@uint16_t@ADCHS_CLOCK_SOURCE@int8_t@ADCHS_WARMUP_CLOCK
#define IDH_PLIB_ADCHS_ControlRegistersCanBeUpdated_ADCHS_MODULE_ID 0x0000272D // PLIB_ADCHS_ControlRegistersCanBeUpdated@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ControlRegistersCanBeUpdatedInterruptDisable_ADCHS_MODULE_ID 0x0000272E // PLIB_ADCHS_ControlRegistersCanBeUpdatedInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ControlRegistersCanBeUpdatedInterruptEnable_ADCHS_MODULE_ID 0x0000272F // PLIB_ADCHS_ControlRegistersCanBeUpdatedInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExternalConversionRequestDisable_ADCHS_MODULE_ID 0x00002730 // PLIB_ADCHS_ExternalConversionRequestDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExternalConversionRequestEnable_ADCHS_MODULE_ID 0x00002731 // PLIB_ADCHS_ExternalConversionRequestEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_GlobalLevelSoftwareTriggerDisable_ADCHS_MODULE_ID 0x00002732 // PLIB_ADCHS_GlobalLevelSoftwareTriggerDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_GlobalLevelSoftwareTriggerEnable_ADCHS_MODULE_ID 0x00002733 // PLIB_ADCHS_GlobalLevelSoftwareTriggerEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_GlobalSoftwareTriggerEnable_ADCHS_MODULE_ID 0x00002734 // PLIB_ADCHS_GlobalSoftwareTriggerEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ScanCompleteInterruptDisable_ADCHS_MODULE_ID 0x00002735 // PLIB_ADCHS_ScanCompleteInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ScanCompleteInterruptEnable_ADCHS_MODULE_ID 0x00002736 // PLIB_ADCHS_ScanCompleteInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_SoftwareConversionInputSelect_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002737 // PLIB_ADCHS_SoftwareConversionInputSelect@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_SoftwareConversionStart_ADCHS_MODULE_ID 0x00002738 // PLIB_ADCHS_SoftwareConversionStart@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_SoftwareSamplingStart_ADCHS_MODULE_ID 0x00002739 // PLIB_ADCHS_SoftwareSamplingStart@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_SoftwareSamplingStop_ADCHS_MODULE_ID 0x0000273A // PLIB_ADCHS_SoftwareSamplingStop@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_TriggerSuspendDisable_ADCHS_MODULE_ID 0x0000273B // PLIB_ADCHS_TriggerSuspendDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_TriggerSuspendEnable_ADCHS_MODULE_ID 0x0000273C // PLIB_ADCHS_TriggerSuspendEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_CVDDisable_ADCHS_MODULE_ID          0x0000273D // PLIB_ADCHS_CVDDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_CVDEnable_ADCHS_MODULE_ID           0x0000273E // PLIB_ADCHS_CVDEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_CVDResultGet_ADCHS_MODULE_ID        0x0000273F // PLIB_ADCHS_CVDResultGet@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_CVDSetup_ADCHS_MODULE_ID_ADCHS_CVD_CAPACITOR_bool_bool_bool_bool_bool_ADCHS_AN 0x00002740 // PLIB_ADCHS_CVDSetup@ADCHS_MODULE_ID@ADCHS_CVD_CAPACITOR@bool@bool@bool@bool@bool@ADCHS_AN_INPUT_ID@int16_t@int16_t
#define IDH_PLIB_ADCHS_AnalogInputDataIsReady_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002741 // PLIB_ADCHS_AnalogInputDataIsReady@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputDataReadyInterruptDisable_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002742 // PLIB_ADCHS_AnalogInputDataReadyInterruptDisable@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputDataReadyInterruptEnable_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002743 // PLIB_ADCHS_AnalogInputDataReadyInterruptEnable@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputEarlyInterruptDisable_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002744 // PLIB_ADCHS_AnalogInputEarlyInterruptDisable@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputEarlyInterruptEnable_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002745 // PLIB_ADCHS_AnalogInputEarlyInterruptEnable@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputEarlyInterruptIsReady_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002746 // PLIB_ADCHS_AnalogInputEarlyInterruptIsReady@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputIsAvailable_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002747 // PLIB_ADCHS_AnalogInputIsAvailable@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputModeGet_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002748 // PLIB_ADCHS_AnalogInputModeGet@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputResultGet_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x00002749 // PLIB_ADCHS_AnalogInputResultGet@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputScanIsComplete_ADCHS_MODULE_ID 0x0000274A // PLIB_ADCHS_AnalogInputScanIsComplete@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_AnalogInputScanIsSelected_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x0000274B // PLIB_ADCHS_AnalogInputScanIsSelected@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputScanRemove_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x0000274C // PLIB_ADCHS_AnalogInputScanRemove@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputModeSelect_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID_ADCHS_INPUT_MODE 0x0000274D // PLIB_ADCHS_AnalogInputModeSelect@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID@ADCHS_INPUT_MODE
#define IDH_PLIB_ADCHS_AnalogInputScanSelect_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID 0x0000274E // PLIB_ADCHS_AnalogInputScanSelect@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_ChannelTriggerSampleSelect_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID_ADCHS_CHANNEL_TRIG 0x0000274F // PLIB_ADCHS_ChannelTriggerSampleSelect@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID@ADCHS_CHANNEL_TRIGGER_SAMPLING_SEL
#define IDH_PLIB_ADCHS_AnalogInputEdgeTriggerSet_ADCHS_MODULE_ID_ADCHS_CLASS12_AN_INPUT_ID 0x00002750 // PLIB_ADCHS_AnalogInputEdgeTriggerSet@ADCHS_MODULE_ID@ADCHS_CLASS12_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputLevelTriggerSet_ADCHS_MODULE_ID_ADCHS_CLASS12_AN_INPUT_ID 0x00002751 // PLIB_ADCHS_AnalogInputLevelTriggerSet@ADCHS_MODULE_ID@ADCHS_CLASS12_AN_INPUT_ID
#define IDH_PLIB_ADCHS_AnalogInputScanSetup_ADCHS_MODULE_ID_ADCHS_AN_INPUT_ID_ADCHS_SCAN_TRIGGER_SENS 0x00002752 // PLIB_ADCHS_AnalogInputScanSetup@ADCHS_MODULE_ID@ADCHS_AN_INPUT_ID@ADCHS_SCAN_TRIGGER_SENSITIVE@ADCHS_SCAN_TRIGGER_SOURCE
#define IDH_PLIB_ADCHS_AnalogInputTriggerSourceSelect_ADCHS_MODULE_ID_ADCHS_CLASS12_AN_INPUT_ID_ADCHS 0x00002753 // PLIB_ADCHS_AnalogInputTriggerSourceSelect@ADCHS_MODULE_ID@ADCHS_CLASS12_AN_INPUT_ID@ADCHS_TRIGGER_SOURCE
#define IDH_PLIB_ADCHS_DigitalComparatorAnalogInputGet_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002754 // PLIB_ADCHS_DigitalComparatorAnalogInputGet@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorAnalogInputSelect_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002755 // PLIB_ADCHS_DigitalComparatorAnalogInputSelect@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID@ADCHS_AN_INPUT_ID
#define IDH_PLIB_ADCHS_DigitalComparatorDisable_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002756 // PLIB_ADCHS_DigitalComparatorDisable@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorEnable_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002757 // PLIB_ADCHS_DigitalComparatorEnable@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorEventHasOccurred_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002758 // PLIB_ADCHS_DigitalComparatorEventHasOccurred@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorInterruptDisable_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x00002759 // PLIB_ADCHS_DigitalComparatorInterruptDisable@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorInterruptEnable_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID 0x0000275A // PLIB_ADCHS_DigitalComparatorInterruptEnable@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_PLIB_ADCHS_DigitalComparatorLimitSet_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID_int16_t_ 0x0000275B // PLIB_ADCHS_DigitalComparatorLimitSet@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID@int16_t@int16_t
#define IDH_PLIB_ADCHS_DigitalComparatorSetup_ADCHS_MODULE_ID_ADCHS_DIGITAL_COMPARATOR_ID_bool_bool_b 0x0000275C // PLIB_ADCHS_DigitalComparatorSetup@ADCHS_MODULE_ID@ADCHS_DIGITAL_COMPARATOR_ID@bool@bool@bool@bool@bool@bool@ADCHS_AN_INPUT_ID@int16_t@int16_t
#define IDH_PLIB_ADCHS_DigitalFilterAveragingModeSampleCountSelect_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILT 0x0000275D // PLIB_ADCHS_DigitalFilterAveragingModeSampleCountSelect@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID@ADCHS_DIGITAL_FILTER_AVERAGE_SAMPLE_COUNT
#define IDH_PLIB_ADCHS_DigitalFilterAveragingModeSetup_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID_ADCHS_ 0x0000275E // PLIB_ADCHS_DigitalFilterAveragingModeSetup@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID@ADCHS_AN_INPUT_ID@ADCHS_DIGITAL_FILTER_SIGNIFICANT_BITS@ADCHS_DIGITAL_FILTER_AVERAGE_SAMPLE_COUNT@bool
#define IDH_PLIB_ADCHS_DigitalFilterDataGet_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x0000275F // PLIB_ADCHS_DigitalFilterDataGet@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterDataIsReady_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x00002760 // PLIB_ADCHS_DigitalFilterDataIsReady@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterDataReadyInterruptDisable_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x00002761 // PLIB_ADCHS_DigitalFilterDataReadyInterruptDisable@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterDataReadyInterruptEnable_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x00002762 // PLIB_ADCHS_DigitalFilterDataReadyInterruptEnable@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterDisable_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x00002763 // PLIB_ADCHS_DigitalFilterDisable@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterEnable_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID 0x00002764 // PLIB_ADCHS_DigitalFilterEnable@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID
#define IDH_PLIB_ADCHS_DigitalFilterOversamplingModeRatioSelect_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ 0x00002765 // PLIB_ADCHS_DigitalFilterOversamplingModeRatioSelect@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID@ADCHS_DIGITAL_FILTER_OVERSAMPLE_RATIO
#define IDH_PLIB_ADCHS_DigitalFilterOversamplingModeSetup_ADCHS_MODULE_ID_ADCHS_DIGITAL_FILTER_ID_ADC 0x00002766 // PLIB_ADCHS_DigitalFilterOversamplingModeSetup@ADCHS_MODULE_ID@ADCHS_DIGITAL_FILTER_ID@ADCHS_AN_INPUT_ID@ADCHS_DIGITAL_FILTER_SIGNIFICANT_BITS@ADCHS_DIGITAL_FILTER_OVERSAMPLE_RATIO@bool
#define IDH_PLIB_ADCHS_DMABuffer_A_InterruptDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002767 // PLIB_ADCHS_DMABuffer_A_InterruptDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMABuffer_A_InterruptEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002768 // PLIB_ADCHS_DMABuffer_A_InterruptEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMABuffer_A_IsFull_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002769 // PLIB_ADCHS_DMABuffer_A_IsFull@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMABuffer_B_InterruptDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000276A // PLIB_ADCHS_DMABuffer_B_InterruptDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMABuffer_B_InterruptEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000276B // PLIB_ADCHS_DMABuffer_B_InterruptEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMABuffer_B_IsFull_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000276C // PLIB_ADCHS_DMABuffer_B_IsFull@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMADisable_ADCHS_MODULE_ID          0x0000276D // PLIB_ADCHS_DMADisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_DMAEnable_ADCHS_MODULE_ID           0x0000276E // PLIB_ADCHS_DMAEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_DMAOverflowErrorHasOccurred_ADCHS_MODULE_ID 0x0000276F // PLIB_ADCHS_DMAOverflowErrorHasOccurred@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_DMASetup_ADCHS_MODULE_ID_ADCHS_DMA_BUFFER_LENGTH_uint32_t_ADCHS_DMA_COUNT_uint 0x00002770 // PLIB_ADCHS_DMASetup@ADCHS_MODULE_ID@ADCHS_DMA_BUFFER_LENGTH@uint32_t@ADCHS_DMA_COUNT@uint32_t
#define IDH_PLIB_ADCHS_DMASourceDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002771 // PLIB_ADCHS_DMASourceDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_DMASourceEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002772 // PLIB_ADCHS_DMASourceEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelAnalogFeatureDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002773 // PLIB_ADCHS_ChannelAnalogFeatureDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelAnalogFeatureEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002774 // PLIB_ADCHS_ChannelAnalogFeatureEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelConfigurationGet_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002775 // PLIB_ADCHS_ChannelConfigurationGet@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelConfigurationSet_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID_uint32_t 0x00002776 // PLIB_ADCHS_ChannelConfigurationSet@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID@uint32_t
#define IDH_PLIB_ADCHS_ChannelDigitalFeatureDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002777 // PLIB_ADCHS_ChannelDigitalFeatureDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelDigitalFeatureEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002778 // PLIB_ADCHS_ChannelDigitalFeatureEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelIsReady_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x00002779 // PLIB_ADCHS_ChannelIsReady@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelIsReadyInterruptDisable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000277A // PLIB_ADCHS_ChannelIsReadyInterruptDisable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelIsReadyInterruptEnable_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000277B // PLIB_ADCHS_ChannelIsReadyInterruptEnable@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_ChannelSetup_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID_ADCHS_DATA_RESOLUTION_uint8_t_ui 0x0000277C // PLIB_ADCHS_ChannelSetup@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID@ADCHS_DATA_RESOLUTION@uint8_t@uint16_t@ADCHS_EARLY_INTERRUPT_PRIOR_CLOCK
#define IDH_PLIB_ADCHS_ChannelInputSelect_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID_ADCHS_CHANNEL_INP_SEL 0x0000277D // PLIB_ADCHS_ChannelInputSelect@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID@ADCHS_CHANNEL_INP_SEL
#define IDH_PLIB_ADCHS_ChannelScanAbort_ADCHS_MODULE_ID    0x0000277E // PLIB_ADCHS_ChannelScanAbort@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ChannelScanEnable_ADCHS_MODULE_ID   0x0000277F // PLIB_ADCHS_ChannelScanEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODataCountGet_ADCHS_MODULE_ID    0x00002780 // PLIB_ADCHS_FIFODataCountGet@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODataIsAvailable_ADCHS_MODULE_ID 0x00002781 // PLIB_ADCHS_FIFODataIsAvailable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODataIsNegative_ADCHS_MODULE_ID  0x00002782 // PLIB_ADCHS_FIFODataIsNegative@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODataReadyInterruptDisable_ADCHS_MODULE_ID 0x00002783 // PLIB_ADCHS_FIFODataReadyInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODataReadyInterruptEnable_ADCHS_MODULE_ID 0x00002784 // PLIB_ADCHS_FIFODataReadyInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFODisable_ADCHS_MODULE_ID         0x00002785 // PLIB_ADCHS_FIFODisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFOEnable_ADCHS_MODULE_ID          0x00002786 // PLIB_ADCHS_FIFOEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFOErrorHasOccurred_ADCHS_MODULE_ID 0x00002787 // PLIB_ADCHS_FIFOErrorHasOccurred@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFORead_ADCHS_MODULE_ID            0x00002788 // PLIB_ADCHS_FIFORead@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFOSourceGet_ADCHS_MODULE_ID       0x00002789 // PLIB_ADCHS_FIFOSourceGet@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_FIFOSourceSelect_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID 0x0000278A // PLIB_ADCHS_FIFOSourceSelect@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_EarlyInterruptDisable_ADCHS_MODULE_ID 0x0000278B // PLIB_ADCHS_EarlyInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_EarlyInterruptEnable_ADCHS_MODULE_ID 0x0000278C // PLIB_ADCHS_EarlyInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_TurboModeChannelSelect_ADCHS_MODULE_ID_ADCHS_CHANNEL_ID_ADCHS_CHANNEL_ID 0x0000278D // PLIB_ADCHS_TurboModeChannelSelect@ADCHS_MODULE_ID@ADCHS_CHANNEL_ID@ADCHS_CHANNEL_ID
#define IDH_PLIB_ADCHS_TurboModeDisable_ADCHS_MODULE_ID    0x0000278E // PLIB_ADCHS_TurboModeDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_TurboModeEnable_ADCHS_MODULE_ID     0x0000278F // PLIB_ADCHS_TurboModeEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_TurboModeErrorHasOccurred_ADCHS_MODULE_ID 0x00002790 // PLIB_ADCHS_TurboModeErrorHasOccurred@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFFaultHasOccurred_ADCHS_MODULE_ID 0x00002791 // PLIB_ADCHS_VREFFaultHasOccurred@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFFaultInterruptDisable_ADCHS_MODULE_ID 0x00002792 // PLIB_ADCHS_VREFFaultInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFFaultInterruptEnable_ADCHS_MODULE_ID 0x00002793 // PLIB_ADCHS_VREFFaultInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFIsReady_ADCHS_MODULE_ID         0x00002794 // PLIB_ADCHS_VREFIsReady@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFReadyInterruptDisable_ADCHS_MODULE_ID 0x00002795 // PLIB_ADCHS_VREFReadyInterruptDisable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_VREFReadyInterruptEnable_ADCHS_MODULE_ID 0x00002796 // PLIB_ADCHS_VREFReadyInterruptEnable@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsAnalogInputCheck_ADCHS_MODULE_ID 0x00002797 // PLIB_ADCHS_ExistsAnalogInputCheck@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsAnalogInputModeControl_ADCHS_MODULE_ID 0x00002798 // PLIB_ADCHS_ExistsAnalogInputModeControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsAnalogInputScan_ADCHS_MODULE_ID 0x00002799 // PLIB_ADCHS_ExistsAnalogInputScan@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsChannelAnalogControl_ADCHS_MODULE_ID 0x0000279A // PLIB_ADCHS_ExistsChannelAnalogControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsChannelConfiguration_ADCHS_MODULE_ID 0x0000279B // PLIB_ADCHS_ExistsChannelConfiguration@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsChannelDigitalControl_ADCHS_MODULE_ID 0x0000279C // PLIB_ADCHS_ExistsChannelDigitalControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsChannelInputSelectControl_ADCHS_MODULE_ID 0x0000279D // PLIB_ADCHS_ExistsChannelInputSelectControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsConfiguration_ADCHS_MODULE_ID 0x0000279E // PLIB_ADCHS_ExistsConfiguration@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsConversionResults_ADCHS_MODULE_ID 0x0000279F // PLIB_ADCHS_ExistsConversionResults@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsCVD_ADCHS_MODULE_ID           0x000027A0 // PLIB_ADCHS_ExistsCVD@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsDigitalComparator_ADCHS_MODULE_ID 0x000027A1 // PLIB_ADCHS_ExistsDigitalComparator@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsDigitalFilter_ADCHS_MODULE_ID 0x000027A2 // PLIB_ADCHS_ExistsDigitalFilter@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsDMA_ADCHS_MODULE_ID           0x000027A3 // PLIB_ADCHS_ExistsDMA@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsEarlyInterruptControl_ADCHS_MODULE_ID 0x000027A4 // PLIB_ADCHS_ExistsEarlyInterruptControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsEnableControl_ADCHS_MODULE_ID 0x000027A5 // PLIB_ADCHS_ExistsEnableControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsExternalConversionRequestControl_ADCHS_MODULE_ID 0x000027A6 // PLIB_ADCHS_ExistsExternalConversionRequestControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsFIFO_ADCHS_MODULE_ID          0x000027A7 // PLIB_ADCHS_ExistsFIFO@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsManualControl_ADCHS_MODULE_ID 0x000027A8 // PLIB_ADCHS_ExistsManualControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsTriggerControl_ADCHS_MODULE_ID 0x000027A9 // PLIB_ADCHS_ExistsTriggerControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsTriggerSampleControl_ADCHS_MODULE_ID 0x000027AA // PLIB_ADCHS_ExistsTriggerSampleControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsTurboMode_ADCHS_MODULE_ID     0x000027AB // PLIB_ADCHS_ExistsTurboMode@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsUpdateReadyControl_ADCHS_MODULE_ID 0x000027AC // PLIB_ADCHS_ExistsUpdateReadyControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsVREFControl_ADCHS_MODULE_ID   0x000027AD // PLIB_ADCHS_ExistsVREFControl@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsRegisters_ADCHS_MODULE_ID     0x000027AE // PLIB_ADCHS_ExistsRegisters@ADCHS_MODULE_ID
#define IDH_PLIB_ADCHS_ExistsScanEnable_ADCHS_MODULE_ID    0x000027AF // PLIB_ADCHS_ExistsScanEnable@ADCHS_MODULE_ID
#define IDH_ADCHS_AN_INPUT_ID                              0x000027B0 // ADCHS_AN_INPUT_ID
#define IDH_ADCHS_CHARGEPUMP_MODE                          0x000027B1 // ADCHS_CHARGEPUMP_MODE
#define IDH_ADCHS_CLOCK_SOURCE                             0x000027B2 // ADCHS_CLOCK_SOURCE
#define IDH_ADCHS_CVD_CAPACITOR                            0x000027B3 // ADCHS_CVD_CAPACITOR
#define IDH_ADCHS_DATA_RESOLUTION                          0x000027B4 // ADCHS_DATA_RESOLUTION
#define IDH_ADCHS_DIGITAL_COMPARATOR_ID                    0x000027B5 // ADCHS_DIGITAL_COMPARATOR_ID
#define IDH_ADCHS_DIGITAL_FILTER_AVERAGE_SAMPLE_COUNT      0x000027B6 // ADCHS_DIGITAL_FILTER_AVERAGE_SAMPLE_COUNT
#define IDH_ADCHS_DIGITAL_FILTER_ID                        0x000027B7 // ADCHS_DIGITAL_FILTER_ID
#define IDH_ADCHS_DIGITAL_FILTER_OVERSAMPLE_RATIO          0x000027B8 // ADCHS_DIGITAL_FILTER_OVERSAMPLE_RATIO
#define IDH_ADCHS_DIGITAL_FILTER_SIGNIFICANT_BITS          0x000027B9 // ADCHS_DIGITAL_FILTER_SIGNIFICANT_BITS
#define IDH_ADCHS_DMA_BUFFER_LENGTH                        0x000027BA // ADCHS_DMA_BUFFER_LENGTH
#define IDH_ADCHS_DMA_COUNT                                0x000027BB // ADCHS_DMA_COUNT
#define IDH_ADCHS_EARLY_INTERRUPT_PRIOR_CLOCK              0x000027BC // ADCHS_EARLY_INTERRUPT_PRIOR_CLOCK
#define IDH_ADCHS_FAST_SYNC_PERIPHERAL_CLOCK               0x000027BD // ADCHS_FAST_SYNC_PERIPHERAL_CLOCK
#define IDH_ADCHS_FAST_SYNC_SYSTEM_CLOCK                   0x000027BE // ADCHS_FAST_SYNC_SYSTEM_CLOCK
#define IDH_ADCHS_INPUT_MODE                               0x000027BF // ADCHS_INPUT_MODE
#define IDH_ADCHS_INTERRUPT_BIT_SHIFT_LEFT                 0x000027C0 // ADCHS_INTERRUPT_BIT_SHIFT_LEFT
#define IDH_ADCHS_OUTPUT_DATA_FORMAT                       0x000027C1 // ADCHS_OUTPUT_DATA_FORMAT
#define IDH_ADCHS_SCAN_TRIGGER_SENSITIVE                   0x000027C2 // ADCHS_SCAN_TRIGGER_SENSITIVE
#define IDH_ADCHS_SCAN_TRIGGER_SOURCE                      0x000027C3 // ADCHS_SCAN_TRIGGER_SOURCE
#define IDH_ADCHS_TRIGGER_SOURCE                           0x000027C4 // ADCHS_TRIGGER_SOURCE
#define IDH_ADCHS_VREF_SOURCE                              0x000027C5 // ADCHS_VREF_SOURCE
#define IDH_ADCHS_WARMUP_CLOCK                             0x000027C6 // ADCHS_WARMUP_CLOCK
#define IDH_ADCHS_MODULE_ID                                0x000027C7 // ADCHS_MODULE_ID
#define IDH_ADCHS_CHANNEL_INP_SEL                          0x000027C8 // ADCHS_CHANNEL_INP_SEL
#define IDH_ADCHS_CHANNEL_ID                               0x000027C9 // ADCHS_CHANNEL_ID
#define IDH_ADCHS_CHANNEL_TRIGGER_SAMPLING_SEL             0x000027CA // ADCHS_CHANNEL_TRIGGER_SAMPLING_SEL
#define IDH_ADCHS_CLASS12_AN_INPUT_ID                      0x000027CB // ADCHS_CLASS12_AN_INPUT_ID
#define IDH_PLIB_ADCHS_Files                               0x000027CC // PLIB ADCHS Files
#define IDH_help_plib_adchs_h                              0x000027CD // help_plib_adchs.h
#define IDH_plib_adchs_h                                   0x000027CE // plib_adchs.h
#define IDH_ADCP_Peripheral_Library                        0x000027CF // ADCP Peripheral Library
#define IDH_PLIB_ADCP_Introduction                         0x000027D0 // PLIB ADCP Introduction
#define IDH_PLIB_ADCP_Using_the_Library                    0x000027D1 // PLIB ADCP Using the Library
#define IDH_PLIB_ADCP_Hardware_Abstraction_Model           0x000027D2 // PLIB ADCP Hardware Abstraction Model
#define IDH_PLIB_ADCP_Library_Overview                     0x000027D3 // PLIB ADCP Library Overview
#define IDH_PLIB_ADCP_How_the_Library_Works                0x000027D4 // PLIB ADCP How the Library Works
#define IDH_PLIB_ADCP_Core_Functionality                   0x000027D5 // PLIB ADCP Core Functionality
#define IDH_PLIB_ADCP_Example___Simultaneous_Sampling_Three_Class1_Inputs 0x000027D6 // PLIB ADCP Example - Simultaneous Sampling Three Class1 Inputs
#define IDH_PLIB_ADCP_Example___Channel_Scanning           0x000027D7 // PLIB ADCP Example - Channel Scanning
#define IDH_PLIB_ADCP_Other_Functionality                  0x000027D8 // PLIB ADCP Other Functionality
#define IDH_PLIB_ADCP_Example___Digital_Oversampling_Filter 0x000027D9 // PLIB ADCP Example - Digital Oversampling Filter
#define IDH_PLIB_ADCP_Example___Digital_Comparator         0x000027DA // PLIB ADCP Example - Digital Comparator
#define IDH_PLIB_ADCP_Configuring_the_Library              0x000027DB // PLIB ADCP Configuring the Library
#define IDH_PLIB_ADCP_Library_Interface                    0x000027DC // PLIB ADCP Library Interface
#define IDH_PLIB_ADCP_Configure_ADCP_MODULE_ID_ADCP_VREF_SOURCE_bool_bool_bool_ADCP_CLOCK_SOURCE_int8 0x000027DD // PLIB_ADCP_Configure@ADCP_MODULE_ID@ADCP_VREF_SOURCE@bool@bool@bool@ADCP_CLOCK_SOURCE@int8_t@int8_t@int8_t@int8_t
#define IDH_PLIB_ADCP_Enable_ADCP_MODULE_ID                0x000027DE // PLIB_ADCP_Enable@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_Disable_ADCP_MODULE_ID               0x000027DF // PLIB_ADCP_Disable@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_CalibrationStart_ADCP_MODULE_ID      0x000027E0 // PLIB_ADCP_CalibrationStart@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_LowPowerStateEnter_ADCP_MODULE_ID    0x000027E1 // PLIB_ADCP_LowPowerStateEnter@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_LowPowerStateExit_ADCP_MODULE_ID     0x000027E2 // PLIB_ADCP_LowPowerStateExit@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_LowPowerStateGet_ADCP_MODULE_ID      0x000027E3 // PLIB_ADCP_LowPowerStateGet@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsCalibration_ADCP_MODULE_ID     0x000027E4 // PLIB_ADCP_ExistsCalibration@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsEnableControl_ADCP_MODULE_ID   0x000027E5 // PLIB_ADCP_ExistsEnableControl@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsLowPowerControl_ADCP_MODULE_ID 0x000027E6 // PLIB_ADCP_ExistsLowPowerControl@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsConfiguration_ADCP_MODULE_ID   0x000027E7 // PLIB_ADCP_ExistsConfiguration@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ModuleIsReady_ADCP_MODULE_ID         0x000027E8 // PLIB_ADCP_ModuleIsReady@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsReadyStatus_ADCP_MODULE_ID     0x000027E9 // PLIB_ADCP_ExistsReadyStatus@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_AlternateInputSelect_ADCP_MODULE_ID_ADCP_DSH_ID 0x000027EA // PLIB_ADCP_AlternateInputSelect@ADCP_MODULE_ID@ADCP_DSH_ID
#define IDH_PLIB_ADCP_DefaultInputSelect_ADCP_MODULE_ID_ADCP_DSH_ID 0x000027EB // PLIB_ADCP_DefaultInputSelect@ADCP_MODULE_ID@ADCP_DSH_ID
#define IDH_PLIB_ADCP_ExistsInputSelect_ADCP_MODULE_ID     0x000027EC // PLIB_ADCP_ExistsInputSelect@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ExistsModeSelect_ADCP_MODULE_ID      0x000027ED // PLIB_ADCP_ExistsModeSelect@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_SHModeSelect_ADCP_MODULE_ID_ADCP_DSH_ID_ADCP_SH_MODE 0x000027EE // PLIB_ADCP_SHModeSelect@ADCP_MODULE_ID@ADCP_DSH_ID@ADCP_SH_MODE
#define IDH_PLIB_ADCP_ChannelScanConfigure_ADCP_MODULE_ID_uint32_t_uint32_t_ADCP_SCAN_TRG_SRC 0x000027EF // PLIB_ADCP_ChannelScanConfigure@ADCP_MODULE_ID@uint32_t@uint32_t@ADCP_SCAN_TRG_SRC
#define IDH_PLIB_ADCP_ExistsChannelScan_ADCP_MODULE_ID     0x000027F0 // PLIB_ADCP_ExistsChannelScan@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_GlobalSoftwareTrigger_ADCP_MODULE_ID 0x000027F1 // PLIB_ADCP_GlobalSoftwareTrigger@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_IndividualTrigger_ADCP_MODULE_ID_ADCP_INPUT_ID 0x000027F2 // PLIB_ADCP_IndividualTrigger@ADCP_MODULE_ID@ADCP_INPUT_ID
#define IDH_PLIB_ADCP_Class12TriggerConfigure_ADCP_MODULE_ID_ADCP_CLASS12_INPUT_ID_ADCP_TRG_SRC 0x000027F3 // PLIB_ADCP_Class12TriggerConfigure@ADCP_MODULE_ID@ADCP_CLASS12_INPUT_ID@ADCP_TRG_SRC
#define IDH_PLIB_ADCP_ExistsTriggering_ADCP_MODULE_ID      0x000027F4 // PLIB_ADCP_ExistsTriggering@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ResultReady_ADCP_MODULE_ID           0x000027F5 // PLIB_ADCP_ResultReady@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_ResultGet_ADCP_MODULE_ID_ADCP_INPUT_ID 0x000027F6 // PLIB_ADCP_ResultGet@ADCP_MODULE_ID@ADCP_INPUT_ID
#define IDH_PLIB_ADCP_ResultReadyGrpIntConfigure_ADCP_MODULE_ID_uint32_t_uint32_t 0x000027F7 // PLIB_ADCP_ResultReadyGrpIntConfigure@ADCP_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_ADCP_ExistsConversionResults_ADCP_MODULE_ID 0x000027F8 // PLIB_ADCP_ExistsConversionResults@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_DigCmpEnable_ADCP_MODULE_ID_ADCP_DCMP_ID 0x000027F9 // PLIB_ADCP_DigCmpEnable@ADCP_MODULE_ID@ADCP_DCMP_ID
#define IDH_PLIB_ADCP_DigCmpDisable_ADCP_MODULE_ID_ADCP_DCMP_ID 0x000027FA // PLIB_ADCP_DigCmpDisable@ADCP_MODULE_ID@ADCP_DCMP_ID
#define IDH_PLIB_ADCP_DigCmpAIdGet_ADCP_MODULE_ID_ADCP_DCMP_ID 0x000027FB // PLIB_ADCP_DigCmpAIdGet@ADCP_MODULE_ID@ADCP_DCMP_ID
#define IDH_PLIB_ADCP_DigCmpConfig_ADCP_MODULE_ID_ADCP_DCMP_ID_bool_bool_bool_bool_bool_bool_uint32_t 0x000027FC // PLIB_ADCP_DigCmpConfig@ADCP_MODULE_ID@ADCP_DCMP_ID@bool@bool@bool@bool@bool@bool@uint32_t@int32_t@int32_t
#define IDH_PLIB_ADCP_ExistsDigCmp_ADCP_MODULE_ID          0x000027FD // PLIB_ADCP_ExistsDigCmp@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_OsampDigFilterEnable_ADCP_MODULE_ID_ADCP_ODFLTR_ID 0x000027FE // PLIB_ADCP_OsampDigFilterEnable@ADCP_MODULE_ID@ADCP_ODFLTR_ID
#define IDH_PLIB_ADCP_OsampDigFilterDisable_ADCP_MODULE_ID_ADCP_ODFLTR_ID 0x000027FF // PLIB_ADCP_OsampDigFilterDisable@ADCP_MODULE_ID@ADCP_ODFLTR_ID
#define IDH_PLIB_ADCP_OsampDigFilterDataRdy_ADCP_MODULE_ID_ADCP_ODFLTR_ID 0x00002800 // PLIB_ADCP_OsampDigFilterDataRdy@ADCP_MODULE_ID@ADCP_ODFLTR_ID
#define IDH_PLIB_ADCP_OsampDigFilterDataGet_ADCP_MODULE_ID_ADCP_ODFLTR_ID 0x00002801 // PLIB_ADCP_OsampDigFilterDataGet@ADCP_MODULE_ID@ADCP_ODFLTR_ID
#define IDH_PLIB_ADCP_ExistsOsampDigFilter_ADCP_MODULE_ID  0x00002802 // PLIB_ADCP_ExistsOsampDigFilter@ADCP_MODULE_ID
#define IDH_PLIB_ADCP_OsampDigFilterConfig_ADCP_MODULE_ID_ADCP_ODFLTR_ID_ADCP_INPUT_ID_ADCP_ODFLTR_SA 0x00002803 // PLIB_ADCP_OsampDigFilterConfig@ADCP_MODULE_ID@ADCP_ODFLTR_ID@ADCP_INPUT_ID@ADCP_ODFLTR_SAMPLE_RATIO@bool
#define IDH_ADCP_MODULE_ID                                 0x00002804 // ADCP_MODULE_ID
#define IDH_ADCP_VREF_SOURCE                               0x00002805 // ADCP_VREF_SOURCE
#define IDH_ADCP_CLOCK_SOURCE                              0x00002806 // ADCP_CLOCK_SOURCE
#define IDH_ADCP_CLASS12_INPUT_ID                          0x00002807 // ADCP_CLASS12_INPUT_ID
#define IDH_ADCP_SH_ID                                     0x00002808 // ADCP_SH_ID
#define IDH_ADCP_DSH_ID                                    0x00002809 // ADCP_DSH_ID
#define IDH_ADCP_SH_MODE                                   0x0000280A // ADCP_SH_MODE
#define IDH_ADCP_INPUT_ID                                  0x0000280B // ADCP_INPUT_ID
#define IDH_ADCP_DCMP_ID                                   0x0000280C // ADCP_DCMP_ID
#define IDH_ADCP_ODFLTR_ID                                 0x0000280D // ADCP_ODFLTR_ID
#define IDH_ADCP_ODFLTR_OSR                                0x0000280E // ADCP_ODFLTR_OSR
#define IDH_ADCP_SCAN_TRG_SRC                              0x0000280F // ADCP_SCAN_TRG_SRC
#define IDH_ADCP_TRG_SRC                                   0x00002810 // ADCP_TRG_SRC
#define IDH_AN_SELECT                                      0x00002811 // AN_SELECT
#define IDH_AN_READY                                       0x00002812 // AN_READY
#define IDH_PLIB_ADCP_Files                                0x00002813 // PLIB ADCP Files
#define IDH_plib_adcp_h                                    0x00002814 // plib_adcp.h
#define IDH_help_plib_adcp_h                               0x00002815 // help_plib_adcp.h
#define IDH_BMX_Peripheral_Library                         0x00002816 // BMX Peripheral Library
#define IDH_PLIB_BMX_Introduction                          0x00002817 // PLIB BMX Introduction
#define IDH_PLIB_BMX_Using_the_Library                     0x00002818 // PLIB BMX Using the Library
#define IDH_PLIB_BMX_Hardware_Abstraction_Model            0x00002819 // PLIB BMX Hardware Abstraction Model
#define IDH_PLIB_BMX_Library_Overview                      0x0000281A // PLIB BMX Library Overview
#define IDH_PLIB_BMX_How_the_Library_Works                 0x0000281B // PLIB BMX How the Library Works
#define IDH_PLIB_BMX_Exception_Generator                   0x0000281C // PLIB BMX Exception Generator
#define IDH_PLIB_BMX_Cache_Control                         0x0000281D // PLIB BMX Cache Control
#define IDH_PLIB_BMX_Bus_Arbiter                           0x0000281E // PLIB BMX Bus Arbiter
#define IDH_PLIB_BMX_Memory_Access_Control                 0x0000281F // PLIB BMX Memory Access Control
#define IDH_PLIB_BMX_Configuring_the_Library               0x00002820 // PLIB BMX Configuring the Library
#define IDH_PLIB_BMX_Library_API                           0x00002821 // PLIB BMX Library API
#define IDH_PLIB_BMX_BusExceptionDataDisable_BMX_MODULE_ID 0x00002822 // PLIB_BMX_BusExceptionDataDisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionDataEnable_BMX_MODULE_ID  0x00002823 // PLIB_BMX_BusExceptionDataEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionDMADisable_BMX_MODULE_ID  0x00002824 // PLIB_BMX_BusExceptionDMADisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionDMAEnable_BMX_MODULE_ID   0x00002825 // PLIB_BMX_BusExceptionDMAEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionICDDisable_BMX_MODULE_ID  0x00002826 // PLIB_BMX_BusExceptionICDDisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionICDEnable_BMX_MODULE_ID   0x00002827 // PLIB_BMX_BusExceptionICDEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionInstructionDisable_BMX_MODULE_ID 0x00002828 // PLIB_BMX_BusExceptionInstructionDisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionInstructionEnable_BMX_MODULE_ID 0x00002829 // PLIB_BMX_BusExceptionInstructionEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionIXIDisable_BMX_MODULE_ID  0x0000282A // PLIB_BMX_BusExceptionIXIDisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_BusExceptionIXIEnable_BMX_MODULE_ID   0x0000282B // PLIB_BMX_BusExceptionIXIEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_ProgramFlashMemoryCacheDmaDisable_BMX_MODULE_ID 0x0000282C // PLIB_BMX_ProgramFlashMemoryCacheDmaDisable@BMX_MODULE_ID
#define IDH_PLIB_BMX_ProgramFlashMemoryCacheDmaEnable_BMX_MODULE_ID 0x0000282D // PLIB_BMX_ProgramFlashMemoryCacheDmaEnable@BMX_MODULE_ID
#define IDH_PLIB_BMX_ArbitrationModeGet_BMX_MODULE_ID      0x0000282E // PLIB_BMX_ArbitrationModeGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_ArbitrationModeSet_BMX_MODULE_ID_PLIB_BMX_ARB_MODE 0x0000282F // PLIB_BMX_ArbitrationModeSet@BMX_MODULE_ID@PLIB_BMX_ARB_MODE
#define IDH_PLIB_BMX_DataRAMKernelProgramOffsetGet_BMX_MODULE_ID 0x00002830 // PLIB_BMX_DataRAMKernelProgramOffsetGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_DataRAMPartitionSet_BMX_MODULE_ID_size_t_size_t_size_t 0x00002831 // PLIB_BMX_DataRAMPartitionSet@BMX_MODULE_ID@size_t@size_t@size_t
#define IDH_PLIB_BMX_DataRAMSizeGet_BMX_MODULE_ID          0x00002832 // PLIB_BMX_DataRAMSizeGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_DataRAMUserDataOffsetGet_BMX_MODULE_ID 0x00002833 // PLIB_BMX_DataRAMUserDataOffsetGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_DataRAMUserProgramOffsetGet_BMX_MODULE_ID 0x00002834 // PLIB_BMX_DataRAMUserProgramOffsetGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_DataRamWaitStateGet_BMX_MODULE_ID     0x00002835 // PLIB_BMX_DataRamWaitStateGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_DataRamWaitStateSet_BMX_MODULE_ID_PLIB_BMX_DATA_RAM_WAIT_STATES 0x00002836 // PLIB_BMX_DataRamWaitStateSet@BMX_MODULE_ID@PLIB_BMX_DATA_RAM_WAIT_STATES
#define IDH_PLIB_BMX_ProgramFlashBootSizeGet_BMX_MODULE_ID 0x00002837 // PLIB_BMX_ProgramFlashBootSizeGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_ProgramFlashMemorySizeGet_BMX_MODULE_ID 0x00002838 // PLIB_BMX_ProgramFlashMemorySizeGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_ProgramFlashPartitionGet_BMX_MODULE_ID 0x00002839 // PLIB_BMX_ProgramFlashPartitionGet@BMX_MODULE_ID
#define IDH_PLIB_BMX_ProgramFlashPartitionSet_BMX_MODULE_ID_size_t 0x0000283A // PLIB_BMX_ProgramFlashPartitionSet@BMX_MODULE_ID@size_t
#define IDH_PLIB_BMX_ExistsArbitrationMode_BMX_MODULE_ID   0x0000283B // PLIB_BMX_ExistsArbitrationMode@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsBusExceptionData_BMX_MODULE_ID  0x0000283C // PLIB_BMX_ExistsBusExceptionData@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsBusExceptionDMA_BMX_MODULE_ID   0x0000283D // PLIB_BMX_ExistsBusExceptionDMA@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsBusExceptionICD_BMX_MODULE_ID   0x0000283E // PLIB_BMX_ExistsBusExceptionICD@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsBusExceptionInstruction_BMX_MODULE_ID 0x0000283F // PLIB_BMX_ExistsBusExceptionInstruction@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsBusExceptionIXI_BMX_MODULE_ID   0x00002840 // PLIB_BMX_ExistsBusExceptionIXI@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsDataRAMPartition_BMX_MODULE_ID  0x00002841 // PLIB_BMX_ExistsDataRAMPartition@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsDataRAMSize_BMX_MODULE_ID       0x00002842 // PLIB_BMX_ExistsDataRAMSize@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsDataRamWaitState_BMX_MODULE_ID  0x00002843 // PLIB_BMX_ExistsDataRamWaitState@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsProgramFlashBootSize_BMX_MODULE_ID 0x00002844 // PLIB_BMX_ExistsProgramFlashBootSize@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsProgramFlashMemoryCacheDma_BMX_MODULE_ID 0x00002845 // PLIB_BMX_ExistsProgramFlashMemoryCacheDma@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsProgramFlashMemorySize_BMX_MODULE_ID 0x00002846 // PLIB_BMX_ExistsProgramFlashMemorySize@BMX_MODULE_ID
#define IDH_PLIB_BMX_ExistsProgramFlashPartition_BMX_MODULE_ID 0x00002847 // PLIB_BMX_ExistsProgramFlashPartition@BMX_MODULE_ID
#define IDH_BMX_MODULE_ID                                  0x00002848 // BMX_MODULE_ID
#define IDH_PLIB_BMX_ARB_MODE                              0x00002849 // PLIB_BMX_ARB_MODE
#define IDH_PLIB_BMX_DATA_RAM_WAIT_STATES                  0x0000284A // PLIB_BMX_DATA_RAM_WAIT_STATES
#define IDH_PLIB_BMX_EXCEPTION_SRC                         0x0000284B // PLIB_BMX_EXCEPTION_SRC
#define IDH_PLIB_BMX_DRM_BLOCK_SIZE                        0x0000284C // PLIB_BMX_DRM_BLOCK_SIZE
#define IDH_PLIB_BMX_PFM_BLOCK_SIZE                        0x0000284D // PLIB_BMX_PFM_BLOCK_SIZE
#define IDH_PLIB_BMX_Files                                 0x0000284E // PLIB BMX Files
#define IDH_plib_bmx_h                                     0x0000284F // plib_bmx.h
#define IDH_help_plib_bmx_h                                0x00002850 // help_plib_bmx.h
#define IDH_CAN_Peripheral_Library                         0x00002851 // CAN Peripheral Library
#define IDH_PLIB_CAN_Introduction                          0x00002852 // PLIB CAN Introduction
#define IDH_PLIB_CAN_Using_the_Library                     0x00002853 // PLIB CAN Using the Library
#define IDH_PLIB_CAN_Hardware_Abstraction_Model            0x00002854 // PLIB CAN Hardware Abstraction Model
#define IDH_PLIB_CAN_Library_Overview                      0x00002855 // PLIB CAN Library Overview
#define IDH_PLIB_CAN_How_the_Library_Works                 0x00002856 // PLIB CAN How the Library Works
#define IDH_PLIB_CAN_About_CAN_Protocol                    0x00002857 // PLIB CAN About CAN Protocol
#define IDH_PLIB_CAN_Standard_ID_Message_Format            0x00002858 // PLIB CAN Standard ID Message Format
#define IDH_PLIB_CAN_Extended_ID_Message_Format            0x00002859 // PLIB CAN Extended ID Message Format
#define IDH_PLIB_CAN_CAN_Bit_Time_Quanta                   0x0000285A // PLIB CAN CAN Bit Time Quanta
#define IDH_PLIB_CAN_Initialization_of_CAN                 0x0000285B // PLIB CAN Initialization of CAN
#define IDH_PLIB_CAN_Mode_Configuration                    0x0000285C // PLIB CAN Mode Configuration
#define IDH_PLIB_CAN_Setting_Bus_Speed                     0x0000285D // PLIB CAN Setting Bus Speed
#define IDH_PLIB_CAN_Assigning_Buffer_Memory               0x0000285E // PLIB CAN Assigning Buffer Memory
#define IDH_PLIB_CAN_Channel_Configuraton                  0x0000285F // PLIB CAN Channel Configuraton
#define IDH_PLIB_CAN_Filters_and_Masks_Configuration       0x00002860 // PLIB CAN Filters and Masks Configuration
#define IDH_PLIB_CAN_Enabling_Events                       0x00002861 // PLIB CAN Enabling Events
#define IDH_PLIB_CAN_Transmitting_a_CAN_Message            0x00002862 // PLIB CAN Transmitting a CAN Message
#define IDH_PLIB_CAN_Receiving_a_CAN_Message               0x00002863 // PLIB CAN Receiving a CAN Message
#define IDH_PLIB_CAN_Handling_Events                       0x00002864 // PLIB CAN Handling Events
#define IDH_PLIB_CAN_Channel_Events                        0x00002865 // PLIB CAN Channel Events
#define IDH_PLIB_CAN_Module_Events                         0x00002866 // PLIB CAN Module Events
#define IDH_PLIB_CAN_Configuring_the_Library               0x00002867 // PLIB CAN Configuring the Library
#define IDH_PLIB_CAN_Library_Interface                     0x00002868 // PLIB CAN Library Interface
#define IDH_PLIB_CAN_BusActivityWakeupDisable_CAN_MODULE_ID 0x00002869 // PLIB_CAN_BusActivityWakeupDisable@CAN_MODULE_ID
#define IDH_PLIB_CAN_BusActivityWakeupEnable_CAN_MODULE_ID 0x0000286A // PLIB_CAN_BusActivityWakeupEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_Disable_CAN_MODULE_ID                 0x0000286B // PLIB_CAN_Disable@CAN_MODULE_ID
#define IDH_PLIB_CAN_Enable_CAN_MODULE_ID                  0x0000286C // PLIB_CAN_Enable@CAN_MODULE_ID
#define IDH_PLIB_CAN_IsActive_CAN_MODULE_ID                0x0000286D // PLIB_CAN_IsActive@CAN_MODULE_ID
#define IDH_PLIB_CAN_OperationModeGet_CAN_MODULE_ID        0x0000286E // PLIB_CAN_OperationModeGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_OperationModeSelect_CAN_MODULE_ID_CAN_OPERATION_MODES 0x0000286F // PLIB_CAN_OperationModeSelect@CAN_MODULE_ID@CAN_OPERATION_MODES
#define IDH_PLIB_CAN_StopInIdleDisable_CAN_MODULE_ID       0x00002870 // PLIB_CAN_StopInIdleDisable@CAN_MODULE_ID
#define IDH_PLIB_CAN_StopInIdleEnable_CAN_MODULE_ID        0x00002871 // PLIB_CAN_StopInIdleEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_TimeStampDisable_CAN_MODULE_ID        0x00002872 // PLIB_CAN_TimeStampDisable@CAN_MODULE_ID
#define IDH_PLIB_CAN_TimeStampEnable_CAN_MODULE_ID         0x00002873 // PLIB_CAN_TimeStampEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTimeStampPrescaler_CAN_MODULE_ID 0x00002874 // PLIB_CAN_ExistsTimeStampPrescaler@CAN_MODULE_ID
#define IDH_PLIB_CAN_TimeStampPrescalerSet_CAN_MODULE_ID_unsigned 0x00002875 // PLIB_CAN_TimeStampPrescalerSet@CAN_MODULE_ID@unsigned
#define IDH_PLIB_CAN_MemoryBufferAssign_CAN_MODULE_ID_void__ 0x00002876 // PLIB_CAN_MemoryBufferAssign@CAN_MODULE_ID@void *
#define IDH_PLIB_CAN_ChannelResetIsComplete_CAN_MODULE_ID_CAN_CHANNEL 0x00002877 // PLIB_CAN_ChannelResetIsComplete@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_DeviceNetConfigure_CAN_MODULE_ID_CAN_DNET_FILTER_SIZE 0x00002878 // PLIB_CAN_DeviceNetConfigure@CAN_MODULE_ID@CAN_DNET_FILTER_SIZE
#define IDH_PLIB_CAN_TimeStampValueGet_CAN_MODULE_ID       0x00002879 // PLIB_CAN_TimeStampValueGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_TimeStampValueSet_CAN_MODULE_ID_unsigned 0x0000287A // PLIB_CAN_TimeStampValueSet@CAN_MODULE_ID@unsigned
#define IDH_PLIB_CAN_BusLine3TimesSamplingDisable_CAN_MODULE_ID 0x0000287B // PLIB_CAN_BusLine3TimesSamplingDisable@CAN_MODULE_ID
#define IDH_PLIB_CAN_BusLine3TimesSamplingEnable_CAN_MODULE_ID 0x0000287C // PLIB_CAN_BusLine3TimesSamplingEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_BaudRateGet_CAN_MODULE_ID_uint32_t    0x0000287D // PLIB_CAN_BaudRateGet@CAN_MODULE_ID@uint32_t
#define IDH_PLIB_CAN_BaudRatePrescaleSetup_CAN_MODULE_ID_uint16_t 0x0000287E // PLIB_CAN_BaudRatePrescaleSetup@CAN_MODULE_ID@uint16_t
#define IDH_PLIB_CAN_PrecalculatedBitRateSetup_CAN_MODULE_ID_uint8_t_uint8_t_uint8_t_uint8_t_uint8_t 0x0000287F // PLIB_CAN_PrecalculatedBitRateSetup@CAN_MODULE_ID@uint8_t@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_CAN_BitSamplePhaseSet_CAN_MODULE_ID_uint8_t_uint8_t_uint8_t_uint8_t 0x00002880 // PLIB_CAN_BitSamplePhaseSet@CAN_MODULE_ID@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_CAN_ChannelForReceiveSet_CAN_MODULE_ID_CAN_CHANNEL_uint32_t_CAN_RX_DATA_MODE 0x00002881 // PLIB_CAN_ChannelForReceiveSet@CAN_MODULE_ID@CAN_CHANNEL@uint32_t@CAN_RX_DATA_MODE
#define IDH_PLIB_CAN_ChannelForTransmitSet_CAN_MODULE_ID_CAN_CHANNEL_uint8_t_CAN_TX_RTR_CAN_TXCHANNEL 0x00002882 // PLIB_CAN_ChannelForTransmitSet@CAN_MODULE_ID@CAN_CHANNEL@uint8_t@CAN_TX_RTR@CAN_TXCHANNEL_PRIORITY
#define IDH_PLIB_CAN_ChannelReset_CAN_MODULE_ID_CAN_CHANNEL 0x00002883 // PLIB_CAN_ChannelReset@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_ChannelUpdate_CAN_MODULE_ID_CAN_CHANNEL 0x00002884 // PLIB_CAN_ChannelUpdate@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_ChannelEventDisable_CAN_MODULE_ID_CAN_CHANNEL_CAN_CHANNEL_EVENT 0x00002885 // PLIB_CAN_ChannelEventDisable@CAN_MODULE_ID@CAN_CHANNEL@CAN_CHANNEL_EVENT
#define IDH_PLIB_CAN_ModuleEventClear_CAN_MODULE_ID_CAN_MODULE_EVENT 0x00002886 // PLIB_CAN_ModuleEventClear@CAN_MODULE_ID@CAN_MODULE_EVENT
#define IDH_PLIB_CAN_ModuleEventDisable_CAN_MODULE_ID_CAN_MODULE_EVENT 0x00002887 // PLIB_CAN_ModuleEventDisable@CAN_MODULE_ID@CAN_MODULE_EVENT
#define IDH_PLIB_CAN_ModuleEventEnable_CAN_MODULE_ID_CAN_MODULE_EVENT 0x00002888 // PLIB_CAN_ModuleEventEnable@CAN_MODULE_ID@CAN_MODULE_EVENT
#define IDH_PLIB_CAN_ModuleEventGet_CAN_MODULE_ID          0x00002889 // PLIB_CAN_ModuleEventGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_AllChannelEventsGet_CAN_MODULE_ID     0x0000288A // PLIB_CAN_AllChannelEventsGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_AllChannelOverflowStatusGet_CAN_MODULE_ID 0x0000288B // PLIB_CAN_AllChannelOverflowStatusGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ChannelEventClear_CAN_MODULE_ID_CAN_CHANNEL_CAN_CHANNEL_EVENT 0x0000288C // PLIB_CAN_ChannelEventClear@CAN_MODULE_ID@CAN_CHANNEL@CAN_CHANNEL_EVENT
#define IDH_PLIB_CAN_ChannelEventEnable_CAN_MODULE_ID_CAN_CHANNEL_CAN_CHANNEL_EVENT 0x0000288D // PLIB_CAN_ChannelEventEnable@CAN_MODULE_ID@CAN_CHANNEL@CAN_CHANNEL_EVENT
#define IDH_PLIB_CAN_ChannelEventGet_CAN_MODULE_ID_CAN_CHANNEL 0x0000288E // PLIB_CAN_ChannelEventGet@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_PendingEventsGet_CAN_MODULE_ID        0x0000288F // PLIB_CAN_PendingEventsGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_PendingTransmissionsAbort_CAN_MODULE_ID_CAN_CHANNEL 0x00002890 // PLIB_CAN_PendingTransmissionsAbort@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_TransmissionIsAborted_CAN_MODULE_ID_CAN_CHANNEL 0x00002891 // PLIB_CAN_TransmissionIsAborted@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_TransmitBufferGet_CAN_MODULE_ID_CAN_CHANNEL 0x00002892 // PLIB_CAN_TransmitBufferGet@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_TransmitChannelFlush_CAN_MODULE_ID_CAN_CHANNEL 0x00002893 // PLIB_CAN_TransmitChannelFlush@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_TransmitChannelStatusGet_CAN_MODULE_ID_CAN_CHANNEL 0x00002894 // PLIB_CAN_TransmitChannelStatusGet@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_TransmitErrorCountGet_CAN_MODULE_ID   0x00002895 // PLIB_CAN_TransmitErrorCountGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ReceivedMessageGet_CAN_MODULE_ID_CAN_CHANNEL 0x00002896 // PLIB_CAN_ReceivedMessageGet@CAN_MODULE_ID@CAN_CHANNEL
#define IDH_PLIB_CAN_FilterConfigure_CAN_MODULE_ID_CAN_FILTER_uint32_t_CAN_ID_TYPE 0x00002897 // PLIB_CAN_FilterConfigure@CAN_MODULE_ID@CAN_FILTER@uint32_t@CAN_ID_TYPE
#define IDH_PLIB_CAN_FilterDisable_CAN_MODULE_ID_CAN_FILTER 0x00002898 // PLIB_CAN_FilterDisable@CAN_MODULE_ID@CAN_FILTER
#define IDH_PLIB_CAN_FilterEnable_CAN_MODULE_ID_CAN_FILTER 0x00002899 // PLIB_CAN_FilterEnable@CAN_MODULE_ID@CAN_FILTER
#define IDH_PLIB_CAN_FilterIsDisabled_CAN_MODULE_ID_CAN_FILTER 0x0000289A // PLIB_CAN_FilterIsDisabled@CAN_MODULE_ID@CAN_FILTER
#define IDH_PLIB_CAN_FilterMaskConfigure_CAN_MODULE_ID_CAN_FILTER_MASK_uint32_t_CAN_ID_TYPE_CAN_FILTE 0x0000289B // PLIB_CAN_FilterMaskConfigure@CAN_MODULE_ID@CAN_FILTER_MASK@uint32_t@CAN_ID_TYPE@CAN_FILTER_MASK_TYPE
#define IDH_PLIB_CAN_FilterToChannelLink_CAN_MODULE_ID_CAN_FILTER_CAN_FILTER_MASK_CAN_CHANNEL 0x0000289C // PLIB_CAN_FilterToChannelLink@CAN_MODULE_ID@CAN_FILTER@CAN_FILTER_MASK@CAN_CHANNEL
#define IDH_PLIB_CAN_LatestFilterMatchGet_CAN_MODULE_ID    0x0000289D // PLIB_CAN_LatestFilterMatchGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ReceiveErrorCountGet_CAN_MODULE_ID    0x0000289E // PLIB_CAN_ReceiveErrorCountGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ErrorStateGet_CAN_MODULE_ID           0x0000289F // PLIB_CAN_ErrorStateGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_TotalChannelsGet_CAN_MODULE_ID        0x000028A0 // PLIB_CAN_TotalChannelsGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_TotalFiltersGet_CAN_MODULE_ID         0x000028A1 // PLIB_CAN_TotalFiltersGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_TotalMasksGet_CAN_MODULE_ID           0x000028A2 // PLIB_CAN_TotalMasksGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsActiveStatus_CAN_MODULE_ID      0x000028A3 // PLIB_CAN_ExistsActiveStatus@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsAllChannelEvents_CAN_MODULE_ID  0x000028A4 // PLIB_CAN_ExistsAllChannelEvents@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsAllChannelOverflow_CAN_MODULE_ID 0x000028A5 // PLIB_CAN_ExistsAllChannelOverflow@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsBusActivityWakeup_CAN_MODULE_ID 0x000028A6 // PLIB_CAN_ExistsBusActivityWakeup@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsBusLine3TimesSampling_CAN_MODULE_ID 0x000028A7 // PLIB_CAN_ExistsBusLine3TimesSampling@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelEvent_CAN_MODULE_ID      0x000028A8 // PLIB_CAN_ExistsChannelEvent@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelEventEnable_CAN_MODULE_ID 0x000028A9 // PLIB_CAN_ExistsChannelEventEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelForReceiveSet_CAN_MODULE_ID 0x000028AA // PLIB_CAN_ExistsChannelForReceiveSet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelForTransmitSet_CAN_MODULE_ID 0x000028AB // PLIB_CAN_ExistsChannelForTransmitSet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelReset_CAN_MODULE_ID      0x000028AC // PLIB_CAN_ExistsChannelReset@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsChannelUpdate_CAN_MODULE_ID     0x000028AD // PLIB_CAN_ExistsChannelUpdate@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsDeviceNet_CAN_MODULE_ID         0x000028AE // PLIB_CAN_ExistsDeviceNet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsEnableControl_CAN_MODULE_ID     0x000028AF // PLIB_CAN_ExistsEnableControl@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsErrorState_CAN_MODULE_ID        0x000028B0 // PLIB_CAN_ExistsErrorState@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsFilterConfigure_CAN_MODULE_ID   0x000028B1 // PLIB_CAN_ExistsFilterConfigure@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsFilterEnable_CAN_MODULE_ID      0x000028B2 // PLIB_CAN_ExistsFilterEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsFilterMaskConfigure_CAN_MODULE_ID 0x000028B3 // PLIB_CAN_ExistsFilterMaskConfigure@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsFilterToChannelLink_CAN_MODULE_ID 0x000028B4 // PLIB_CAN_ExistsFilterToChannelLink@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsLatestFilterMatchGet_CAN_MODULE_ID 0x000028B5 // PLIB_CAN_ExistsLatestFilterMatchGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsMemoryBufferAssign_CAN_MODULE_ID 0x000028B6 // PLIB_CAN_ExistsMemoryBufferAssign@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsModuleEventClear_CAN_MODULE_ID  0x000028B7 // PLIB_CAN_ExistsModuleEventClear@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsModuleEventEnable_CAN_MODULE_ID 0x000028B8 // PLIB_CAN_ExistsModuleEventEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsModuleInfo_CAN_MODULE_ID        0x000028B9 // PLIB_CAN_ExistsModuleInfo@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsOperationModeRead_CAN_MODULE_ID 0x000028BA // PLIB_CAN_ExistsOperationModeRead@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsOperationModeWrite_CAN_MODULE_ID 0x000028BB // PLIB_CAN_ExistsOperationModeWrite@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsPendingEventsGet_CAN_MODULE_ID  0x000028BC // PLIB_CAN_ExistsPendingEventsGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsPendingTransmissionsAbort_CAN_MODULE_ID 0x000028BD // PLIB_CAN_ExistsPendingTransmissionsAbort@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsReceivedMessageGet_CAN_MODULE_ID 0x000028BE // PLIB_CAN_ExistsReceivedMessageGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsReceiveErrorCount_CAN_MODULE_ID 0x000028BF // PLIB_CAN_ExistsReceiveErrorCount@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsStopInIdle_CAN_MODULE_ID        0x000028C0 // PLIB_CAN_ExistsStopInIdle@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTimeStampEnable_CAN_MODULE_ID   0x000028C1 // PLIB_CAN_ExistsTimeStampEnable@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTimeStampValue_CAN_MODULE_ID    0x000028C2 // PLIB_CAN_ExistsTimeStampValue@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTransmissionIsAborted_CAN_MODULE_ID 0x000028C3 // PLIB_CAN_ExistsTransmissionIsAborted@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTransmitBufferGet_CAN_MODULE_ID 0x000028C4 // PLIB_CAN_ExistsTransmitBufferGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTransmitChannelFlush_CAN_MODULE_ID 0x000028C5 // PLIB_CAN_ExistsTransmitChannelFlush@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTransmitChannelStatus_CAN_MODULE_ID 0x000028C6 // PLIB_CAN_ExistsTransmitChannelStatus@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsTransmitErrorCountGet_CAN_MODULE_ID 0x000028C7 // PLIB_CAN_ExistsTransmitErrorCountGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsBaudRateGet_CAN_MODULE_ID       0x000028C8 // PLIB_CAN_ExistsBaudRateGet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsBaudRatePrescaleSetup_CAN_MODULE_ID 0x000028C9 // PLIB_CAN_ExistsBaudRatePrescaleSetup@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsBitSamplePhaseSet_CAN_MODULE_ID 0x000028CA // PLIB_CAN_ExistsBitSamplePhaseSet@CAN_MODULE_ID
#define IDH_PLIB_CAN_ExistsPrecalculatedBitRateSetup_CAN_MODULE_ID 0x000028CB // PLIB_CAN_ExistsPrecalculatedBitRateSetup@CAN_MODULE_ID
#define IDH_CAN_CHANNEL                                    0x000028CC // CAN_CHANNEL
#define IDH_CAN_CHANNEL_EVENT                              0x000028CD // CAN_CHANNEL_EVENT
#define IDH_CAN_CHANNEL_MASK                               0x000028CE // CAN_CHANNEL_MASK
#define IDH_CAN_DNET_FILTER_SIZE                           0x000028CF // CAN_DNET_FILTER_SIZE
#define IDH_CAN_ERROR_STATE                                0x000028D0 // CAN_ERROR_STATE
#define IDH_CAN_FILTER                                     0x000028D1 // CAN_FILTER
#define IDH_CAN_FILTER_MASK                                0x000028D2 // CAN_FILTER_MASK
#define IDH_CAN_FILTER_MASK_TYPE                           0x000028D3 // CAN_FILTER_MASK_TYPE
#define IDH_CAN_ID_TYPE                                    0x000028D4 // CAN_ID_TYPE
#define IDH_CAN_MODULE_EVENT                               0x000028D5 // CAN_MODULE_EVENT
#define IDH_CAN_MODULE_ID                                  0x000028D6 // CAN_MODULE_ID
#define IDH_CAN_MSG_EID                                    0x000028D7 // CAN_MSG_EID
#define IDH_CAN_OPERATION_MODES                            0x000028D8 // CAN_OPERATION_MODES
#define IDH_CAN_RECEIVE_CHANNEL                            0x000028D9 // CAN_RECEIVE_CHANNEL
#define IDH_CAN_RECEIVE_MODES                              0x000028DA // CAN_RECEIVE_MODES
#define IDH_CAN_RX_DATA_MODE                               0x000028DB // CAN_RX_DATA_MODE
#define IDH_CAN_RX_MSG_BUFFER                              0x000028DC // CAN_RX_MSG_BUFFER
#define IDH_CAN_RX_MSG_SID                                 0x000028DD // CAN_RX_MSG_SID
#define IDH_CAN_TIME_SEGMENT_LENGTH                        0x000028DE // CAN_TIME_SEGMENT_LENGTH
#define IDH_CAN_TX_CHANNEL_STATUS                          0x000028DF // CAN_TX_CHANNEL_STATUS
#define IDH_CAN_TX_MSG_BUFFER                              0x000028E0 // CAN_TX_MSG_BUFFER
#define IDH_CAN_TX_MSG_SID                                 0x000028E1 // CAN_TX_MSG_SID
#define IDH_CAN_TX_RTR                                     0x000028E2 // CAN_TX_RTR
#define IDH_CAN_TXCHANNEL_PRIORITY                         0x000028E3 // CAN_TXCHANNEL_PRIORITY
#define IDH_CAN_RX_DATA_ONLY_SIZE_BYTES                    0x000028E4 // CAN_RX_DATA_ONLY_SIZE_BYTES
#define IDH_CAN_TX_RX_MESSAGE_SIZE_BYTES                   0x000028E5 // CAN_TX_RX_MESSAGE_SIZE_BYTES
#define IDH_PLIB_CAN_Files                                 0x000028E6 // PLIB CAN Files
#define IDH_plib_can_h                                     0x000028E7 // plib_can.h
#define IDH_plib_can_help_h                                0x000028E8 // plib_can_help.h
#define IDH_CDAC_Peripheral_Library                        0x000028E9 // CDAC Peripheral Library
#define IDH_PLIB_CDAC_Introduction                         0x000028EA // PLIB CDAC Introduction
#define IDH_PLIB_CDAC_Using_the_Library                    0x000028EB // PLIB CDAC Using the Library
#define IDH_PLIB_CDAC_Hardware_Abstraction_Model           0x000028EC // PLIB CDAC Hardware Abstraction Model
#define IDH_PLIB_CDAC_Library_Overview                     0x000028ED // PLIB CDAC Library Overview
#define IDH_PLIB_CDAC_How_the_Library_Works                0x000028EE // PLIB CDAC How the Library Works
#define IDH_PLIB_CDAC_Module_Operation                     0x000028EF // PLIB CDAC Module Operation
#define IDH_PLIB_CDAC_Reference_Selection                  0x000028F0 // PLIB CDAC Reference Selection
#define IDH_PLIB_CDAC_Configuring_the_Library              0x000028F1 // PLIB CDAC Configuring the Library
#define IDH_PLIB_CDAC_Library_API                          0x000028F2 // PLIB CDAC Library API
#define IDH_PLIB_CDAC_Disable_CDAC_MODULE_ID               0x000028F3 // PLIB_CDAC_Disable@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_Enable_CDAC_MODULE_ID                0x000028F4 // PLIB_CDAC_Enable@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_OutputDisable_CDAC_MODULE_ID_CDAC_OUTPUT_SELECTION 0x000028F5 // PLIB_CDAC_OutputDisable@CDAC_MODULE_ID@CDAC_OUTPUT_SELECTION
#define IDH_PLIB_CDAC_OutputEnable_CDAC_MODULE_ID_CDAC_OUTPUT_SELECTION 0x000028F6 // PLIB_CDAC_OutputEnable@CDAC_MODULE_ID@CDAC_OUTPUT_SELECTION
#define IDH_PLIB_CDAC_ReferenceVoltageSelect_CDAC_MODULE_ID_CDAC_REF_SEL 0x000028F7 // PLIB_CDAC_ReferenceVoltageSelect@CDAC_MODULE_ID@CDAC_REF_SEL
#define IDH_PLIB_CDAC_DataRead_CDAC_MODULE_ID              0x000028F8 // PLIB_CDAC_DataRead@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_DataWrite_CDAC_MODULE_ID_uint16_t    0x000028F9 // PLIB_CDAC_DataWrite@CDAC_MODULE_ID@uint16_t
#define IDH_PLIB_CDAC_ExistsDataControl_CDAC_MODULE_ID     0x000028FA // PLIB_CDAC_ExistsDataControl@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_ExistsEnableControl_CDAC_MODULE_ID   0x000028FB // PLIB_CDAC_ExistsEnableControl@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_ExistsOutputControl_CDAC_MODULE_ID   0x000028FC // PLIB_CDAC_ExistsOutputControl@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_ExistsReferenceVoltageSelect_CDAC_MODULE_ID 0x000028FD // PLIB_CDAC_ExistsReferenceVoltageSelect@CDAC_MODULE_ID
#define IDH_PLIB_CDAC_Files                                0x000028FE // PLIB CDAC Files
#define IDH_plib_cdac_h                                    0x000028FF // plib_cdac.h
#define IDH_Comparator_Peripheral_Library                  0x00002900 // Comparator Peripheral Library
#define IDH_PLIB_CMP_Introduction                          0x00002901 // PLIB CMP Introduction
#define IDH_PLIB_CMP_Using_the_Library                     0x00002902 // PLIB CMP Using the Library
#define IDH_PLIB_CMP_Hardware_Abstraction_Model            0x00002903 // PLIB CMP Hardware Abstraction Model
#define IDH_PLIB_CMP_Library_Usage_Model                   0x00002904 // PLIB CMP Library Usage Model
#define IDH_PLIB_CMP_How_the_Library_Works                 0x00002905 // PLIB CMP How the Library Works
#define IDH_PLIB_CMP_CVREF_Setup                           0x00002906 // PLIB CMP CVREF Setup
#define IDH_PLIB_CMP_Initialization                        0x00002907 // PLIB CMP Initialization
#define IDH_PLIB_CMP_Configuring_the_Comparator_Interrupts 0x00002908 // PLIB CMP Configuring the Comparator Interrupts
#define IDH_PLIB_CMP_Power_Saving_Modes                    0x00002909 // PLIB CMP Power-Saving Modes
#define IDH_PLIB_CMP_Configuring_the_Library               0x0000290A // PLIB CMP Configuring the Library
#define IDH_PLIB_CMP_Library_Interface                     0x0000290B // PLIB CMP Library Interface
#define IDH_PLIB_CMP_CVREF_BandGapReferenceSourceSelect_CMP_MODULE_ID_CMP_CVREF_BANDGAP_SELECT 0x0000290C // PLIB_CMP_CVREF_BandGapReferenceSourceSelect@CMP_MODULE_ID@CMP_CVREF_BANDGAP_SELECT
#define IDH_PLIB_CMP_CVREF_Enable_CMP_MODULE_ID            0x0000290D // PLIB_CMP_CVREF_Enable@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_OutputDisable_CMP_MODULE_ID     0x0000290E // PLIB_CMP_CVREF_OutputDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_OutputEnable_CMP_MODULE_ID      0x0000290F // PLIB_CMP_CVREF_OutputEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_ReferenceVoltageSelect_CMP_MODULE_ID_CMP_CVREF_REFERENCE_SELECT 0x00002910 // PLIB_CMP_CVREF_ReferenceVoltageSelect@CMP_MODULE_ID@CMP_CVREF_REFERENCE_SELECT
#define IDH_PLIB_CMP_CVREF_SourceNegativeInputSelect_CMP_MODULE_ID_CMP_CVREF_VOLTAGE_SOURCE_NEG_REFER 0x00002911 // PLIB_CMP_CVREF_SourceNegativeInputSelect@CMP_MODULE_ID@CMP_CVREF_VOLTAGE_SOURCE_NEG_REFERENCE
#define IDH_PLIB_CMP_CVREF_SourceVoltageSelect_CMP_MODULE_ID_CMP_CVREF_VOLTAGE_SOURCE 0x00002912 // PLIB_CMP_CVREF_SourceVoltageSelect@CMP_MODULE_ID@CMP_CVREF_VOLTAGE_SOURCE
#define IDH_PLIB_CMP_CVREF_ValueSelect_CMP_MODULE_ID_CMP_CVREF_VALUE 0x00002913 // PLIB_CMP_CVREF_ValueSelect@CMP_MODULE_ID@CMP_CVREF_VALUE
#define IDH_PLIB_CMP_CVREF_WideRangeDisable_CMP_MODULE_ID  0x00002914 // PLIB_CMP_CVREF_WideRangeDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_WideRangeEnable_CMP_MODULE_ID   0x00002915 // PLIB_CMP_CVREF_WideRangeEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_WideRangeIsEnabled_CMP_MODULE_ID 0x00002916 // PLIB_CMP_CVREF_WideRangeIsEnabled@CMP_MODULE_ID
#define IDH_PLIB_CMP_CVREF_Disable_CMP_MODULE_ID           0x00002917 // PLIB_CMP_CVREF_Disable@CMP_MODULE_ID
#define IDH_PLIB_CMP_Disable_CMP_MODULE_ID                 0x00002918 // PLIB_CMP_Disable@CMP_MODULE_ID
#define IDH_PLIB_CMP_Enable_CMP_MODULE_ID                  0x00002919 // PLIB_CMP_Enable@CMP_MODULE_ID
#define IDH_PLIB_CMP_InterruptEventSelect_CMP_MODULE_ID_CMP_INTERRUPT_EVENT 0x0000291A // PLIB_CMP_InterruptEventSelect@CMP_MODULE_ID@CMP_INTERRUPT_EVENT
#define IDH_PLIB_CMP_InvertingInputChannelSelect_CMP_MODULE_ID_CMP_INVERTING_INPUT 0x0000291B // PLIB_CMP_InvertingInputChannelSelect@CMP_MODULE_ID@CMP_INVERTING_INPUT
#define IDH_PLIB_CMP_NonInvertingInputChannelSelect_CMP_MODULE_ID_CMP_NON_INVERTING_INPUT 0x0000291C // PLIB_CMP_NonInvertingInputChannelSelect@CMP_MODULE_ID@CMP_NON_INVERTING_INPUT
#define IDH_PLIB_CMP_OutputDisable_CMP_MODULE_ID           0x0000291D // PLIB_CMP_OutputDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OutputEnable_CMP_MODULE_ID            0x0000291E // PLIB_CMP_OutputEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OutputStatusGet_CMP_MODULE_ID         0x0000291F // PLIB_CMP_OutputStatusGet@CMP_MODULE_ID
#define IDH_PLIB_CMP_OutputInvertDisable_CMP_MODULE_ID     0x00002920 // PLIB_CMP_OutputInvertDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OutputInvertEnable_CMP_MODULE_ID      0x00002921 // PLIB_CMP_OutputInvertEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_ComparatorOutputDigitalFilterClkSetup_CMP_MODULE_ID_CMP_OUTPUT_FILTER_CLK_SOURCE 0x00002922 // PLIB_CMP_ComparatorOutputDigitalFilterClkSetup@CMP_MODULE_ID@CMP_OUTPUT_FILTER_CLK_SOURCE@CMP_OUTPUT_FILTER_CLK_DIV
#define IDH_PLIB_CMP_ComparatorOutputDigitalFilterDisable_CMP_MODULE_ID 0x00002923 // PLIB_CMP_ComparatorOutputDigitalFilterDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_ComparatorOutputDigitalFilterEnable_CMP_MODULE_ID 0x00002924 // PLIB_CMP_ComparatorOutputDigitalFilterEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OpAmpOutputDisable_CMP_MODULE_ID      0x00002925 // PLIB_CMP_OpAmpOutputDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OpAmpOutputEnable_CMP_MODULE_ID       0x00002926 // PLIB_CMP_OpAmpOutputEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OpAmpDisable_CMP_MODULE_ID            0x00002927 // PLIB_CMP_OpAmpDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_OpAmpEnable_CMP_MODULE_ID             0x00002928 // PLIB_CMP_OpAmpEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_ComparatorEventStatusGet_CMP_MODULE_ID 0x00002929 // PLIB_CMP_ComparatorEventStatusGet@CMP_MODULE_ID
#define IDH_PLIB_CMP_ComparatorOutputMaskingSetup_CMP_MODULE_ID_CMP_OUTPUT_MASK_SOURCE_CMP_OUTPUT_MAS 0x0000292A // PLIB_CMP_ComparatorOutputMaskingSetup@CMP_MODULE_ID@CMP_OUTPUT_MASK_SOURCE@CMP_OUTPUT_MASK_SOURCE@CMP_OUTPUT_MASK_SOURCE@uint32_t@CMP_NON_INV_AND_GATE_OUTPUT_TO_OR_GATE_INPUT@CMP_INV_AND_GATE_OUTPUT_TO_OR_GATE_INPUT@CMP_OUTPUT_MASKING_LEVEL
#define IDH_PLIB_CMP_StopInIdleModeDisable_CMP_MODULE_ID   0x0000292B // PLIB_CMP_StopInIdleModeDisable@CMP_MODULE_ID
#define IDH_PLIB_CMP_StopInIdleModeEnable_CMP_MODULE_ID    0x0000292C // PLIB_CMP_StopInIdleModeEnable@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFBGRefVoltageRangeSelect_CMP_MODULE_ID 0x0000292D // PLIB_CMP_ExistsCVREFBGRefVoltageRangeSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFEnableControl_CMP_MODULE_ID 0x0000292E // PLIB_CMP_ExistsCVREFEnableControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFOutputEnableControl_CMP_MODULE_ID 0x0000292F // PLIB_CMP_ExistsCVREFOutputEnableControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFRefVoltageRangeSelect_CMP_MODULE_ID 0x00002930 // PLIB_CMP_ExistsCVREFRefVoltageRangeSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFValueSelect_CMP_MODULE_ID  0x00002931 // PLIB_CMP_ExistsCVREFValueSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFVoltageRangeSelect_CMP_MODULE_ID 0x00002932 // PLIB_CMP_ExistsCVREFVoltageRangeSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsCVREFWideRangeControl_CMP_MODULE_ID 0x00002933 // PLIB_CMP_ExistsCVREFWideRangeControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsEnableControl_CMP_MODULE_ID     0x00002934 // PLIB_CMP_ExistsEnableControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsInterruptEventSelect_CMP_MODULE_ID 0x00002935 // PLIB_CMP_ExistsInterruptEventSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsInvertingInputSelect_CMP_MODULE_ID 0x00002936 // PLIB_CMP_ExistsInvertingInputSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsInvertOutputControl_CMP_MODULE_ID 0x00002937 // PLIB_CMP_ExistsInvertOutputControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsNonInvertingInputSelect_CMP_MODULE_ID 0x00002938 // PLIB_CMP_ExistsNonInvertingInputSelect@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsOutputEnableControl_CMP_MODULE_ID 0x00002939 // PLIB_CMP_ExistsOutputEnableControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsStopInIdle_CMP_MODULE_ID        0x0000293A // PLIB_CMP_ExistsStopInIdle@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsOutputStatusGet_CMP_MODULE_ID   0x0000293B // PLIB_CMP_ExistsOutputStatusGet@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsComparatorEventStatusGet_CMP_MODULE_ID 0x0000293C // PLIB_CMP_ExistsComparatorEventStatusGet@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsComparatorOutputDigitalFilter_CMP_MODULE_ID 0x0000293D // PLIB_CMP_ExistsComparatorOutputDigitalFilter@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsOpAmpEnableControl_CMP_MODULE_ID 0x0000293E // PLIB_CMP_ExistsOpAmpEnableControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsOpAmpOutputControl_CMP_MODULE_ID 0x0000293F // PLIB_CMP_ExistsOpAmpOutputControl@CMP_MODULE_ID
#define IDH_PLIB_CMP_ExistsComparatorOutputMasking_CMP_MODULE_ID 0x00002940 // PLIB_CMP_ExistsComparatorOutputMasking@CMP_MODULE_ID
#define IDH_CMP_CLOCK_DIVIDE                               0x00002941 // CMP_CLOCK_DIVIDE
#define IDH_CMP_CVREF_BANDGAP_SELECT                       0x00002942 // CMP_CVREF_BANDGAP_SELECT
#define IDH_CMP_CVREF_REFERENCE_SELECT                     0x00002943 // CMP_CVREF_REFERENCE_SELECT
#define IDH_CMP_CVREF_VALUE                                0x00002944 // CMP_CVREF_VALUE
#define IDH_CMP_CVREF_VOLTAGE_SOURCE                       0x00002945 // CMP_CVREF_VOLTAGE_SOURCE
#define IDH_CMP_FILTER_CLOCK                               0x00002946 // CMP_FILTER_CLOCK
#define IDH_CMP_INTERRUPT_EVENT                            0x00002947 // CMP_INTERRUPT_EVENT
#define IDH_CMP_INVERTING_INPUT                            0x00002948 // CMP_INVERTING_INPUT
#define IDH_CMP_MASK_A                                     0x00002949 // CMP_MASK_A
#define IDH_CMP_MASK_B                                     0x0000294A // CMP_MASK_B
#define IDH_CMP_MASK_C                                     0x0000294B // CMP_MASK_C
#define IDH_CMP_MODULE_ID                                  0x0000294C // CMP_MODULE_ID
#define IDH_CMP_NON_INVERTING_INPUT                        0x0000294D // CMP_NON_INVERTING_INPUT
#define IDH_CMP_SPEED_POWER                                0x0000294E // CMP_SPEED_POWER
#define IDH_PLIB_CMP_Files                                 0x0000294F // PLIB CMP Files
#define IDH_plib_cmp_h                                     0x00002950 // plib_cmp.h
#define IDH_help_plib_cmp_h                                0x00002951 // help_plib_cmp.h
#define IDH_CTMU_Peripheral_Library                        0x00002952 // CTMU Peripheral Library
#define IDH_PLIB_CTMU_Introduction                         0x00002953 // PLIB CTMU Introduction
#define IDH_PLIB_CTMU_Using_the_Library                    0x00002954 // PLIB CTMU Using the Library
#define IDH_PLIB_CTMU_Hardware_Abstraction_Model           0x00002955 // PLIB CTMU Hardware Abstraction Model
#define IDH_PLIB_CTMU_Library_Overview                     0x00002956 // PLIB CTMU Library Overview
#define IDH_PLIB_CTMU_How_the_Library_Works                0x00002957 // PLIB CTMU How the Library Works
#define IDH_PLIB_CTMU_CTMU_Setup                           0x00002958 // PLIB CTMU CTMU Setup
#define IDH_PLIB_CTMU_PORDefaultsRestore_CTMU_MODULE_ID    0x00002959 // PLIB_CTMU_PORDefaultsRestore@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_Measuring_Time_Between_Pulses        0x0000295A // PLIB CTMU Measuring Time Between Pulses
#define IDH_PLIB_CTMU_Measuring_Pulse_Width                0x0000295B // PLIB CTMU Measuring Pulse Width
#define IDH_PLIB_CTMU_Capacitive_Touch_Measurement         0x0000295C // PLIB CTMU Capacitive Touch Measurement
#define IDH_PLIB_CTMU_Example_Applications                 0x0000295D // PLIB CTMU Example Applications
#define IDH_PLIB_CTMU_Configuring_the_Library              0x0000295E // PLIB CTMU Configuring the Library
#define IDH_PLIB_CTMU_Library_Interface                    0x0000295F // PLIB CTMU Library Interface
#define IDH_PLIB_CTMU_CurrentRangeSet_CTMU_MODULE_ID_CTMU_CURRENT_RANGE 0x00002960 // PLIB_CTMU_CurrentRangeSet@CTMU_MODULE_ID@CTMU_CURRENT_RANGE
#define IDH_PLIB_CTMU_Disable_CTMU_MODULE_ID               0x00002961 // PLIB_CTMU_Disable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_Enable_CTMU_MODULE_ID                0x00002962 // PLIB_CTMU_Enable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_StopInIdleDisable_CTMU_MODULE_ID     0x00002963 // PLIB_CTMU_StopInIdleDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_StopInIdleEnable_CTMU_MODULE_ID      0x00002964 // PLIB_CTMU_StopInIdleEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_AutomaticADCTriggerDisable_CTMU_MODULE_ID 0x00002965 // PLIB_CTMU_AutomaticADCTriggerDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_AutomaticADCTriggerEnable_CTMU_MODULE_ID 0x00002966 // PLIB_CTMU_AutomaticADCTriggerEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_CurrentDischargeDisable_CTMU_MODULE_ID 0x00002967 // PLIB_CTMU_CurrentDischargeDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_CurrentDischargeEnable_CTMU_MODULE_ID 0x00002968 // PLIB_CTMU_CurrentDischargeEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_CurrentTrimSet_CTMU_MODULE_ID_int16_t 0x00002969 // PLIB_CTMU_CurrentTrimSet@CTMU_MODULE_ID@int16_t
#define IDH_PLIB_CTMU_TimePulseGenerationDisable_CTMU_MODULE_ID 0x0000296A // PLIB_CTMU_TimePulseGenerationDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_TimePulseGenerationEnable_CTMU_MODULE_ID 0x0000296B // PLIB_CTMU_TimePulseGenerationEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_EdgeDisable_CTMU_MODULE_ID           0x0000296C // PLIB_CTMU_EdgeDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_EdgeEnable_CTMU_MODULE_ID            0x0000296D // PLIB_CTMU_EdgeEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_EdgeSequenceDisable_CTMU_MODULE_ID   0x0000296E // PLIB_CTMU_EdgeSequenceDisable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_EdgeSequenceEnable_CTMU_MODULE_ID    0x0000296F // PLIB_CTMU_EdgeSequenceEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_EdgeIsSet_CTMU_MODULE_ID_CTMU_EDGE_SELECT 0x00002970 // PLIB_CTMU_EdgeIsSet@CTMU_MODULE_ID@CTMU_EDGE_SELECT
#define IDH_PLIB_CTMU_EdgePolaritySet_CTMU_MODULE_ID_CTMU_EDGE_SELECT_CTMU_EDGE_POLARITY 0x00002971 // PLIB_CTMU_EdgePolaritySet@CTMU_MODULE_ID@CTMU_EDGE_SELECT@CTMU_EDGE_POLARITY
#define IDH_PLIB_CTMU_EdgeSensitivitySet_CTMU_MODULE_ID_CTMU_EDGE_SELECT_CTMU_EDGE_SENSITIVITY 0x00002972 // PLIB_CTMU_EdgeSensitivitySet@CTMU_MODULE_ID@CTMU_EDGE_SELECT@CTMU_EDGE_SENSITIVITY
#define IDH_PLIB_CTMU_EdgeSet_CTMU_MODULE_ID_CTMU_EDGE_SELECT 0x00002973 // PLIB_CTMU_EdgeSet@CTMU_MODULE_ID@CTMU_EDGE_SELECT
#define IDH_PLIB_CTMU_EdgeTriggerSourceSelect_CTMU_MODULE_ID_CTMU_EDGE_SELECT_CTMU_TRIGGER_SOURCES 0x00002974 // PLIB_CTMU_EdgeTriggerSourceSelect@CTMU_MODULE_ID@CTMU_EDGE_SELECT@CTMU_TRIGGER_SOURCES
#define IDH_PLIB_CTMU_ExistsAutomaticADCTrigger_CTMU_MODULE_ID 0x00002975 // PLIB_CTMU_ExistsAutomaticADCTrigger@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsCurrentDischarge_CTMU_MODULE_ID 0x00002976 // PLIB_CTMU_ExistsCurrentDischarge@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsCurrentRange_CTMU_MODULE_ID    0x00002977 // PLIB_CTMU_ExistsCurrentRange@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsCurrentTrim_CTMU_MODULE_ID     0x00002978 // PLIB_CTMU_ExistsCurrentTrim@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgeEnable_CTMU_MODULE_ID      0x00002979 // PLIB_CTMU_ExistsEdgeEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgePolarity_CTMU_MODULE_ID    0x0000297A // PLIB_CTMU_ExistsEdgePolarity@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgeSensitivity_CTMU_MODULE_ID 0x0000297B // PLIB_CTMU_ExistsEdgeSensitivity@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgeSequencing_CTMU_MODULE_ID  0x0000297C // PLIB_CTMU_ExistsEdgeSequencing@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgeStatus_CTMU_MODULE_ID      0x0000297D // PLIB_CTMU_ExistsEdgeStatus@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsEdgeTriggerSource_CTMU_MODULE_ID 0x0000297E // PLIB_CTMU_ExistsEdgeTriggerSource@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsModuleEnable_CTMU_MODULE_ID    0x0000297F // PLIB_CTMU_ExistsModuleEnable@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsStopInIdle_CTMU_MODULE_ID      0x00002980 // PLIB_CTMU_ExistsStopInIdle@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_ExistsTimePulseGeneration_CTMU_MODULE_ID 0x00002981 // PLIB_CTMU_ExistsTimePulseGeneration@CTMU_MODULE_ID
#define IDH_PLIB_CTMU_Files                                0x00002982 // PLIB CTMU Files
#define IDH_plib_ctmu_h                                    0x00002983 // plib_ctmu.h
#define IDH_CTR_Peripheral_Library                         0x00002984 // CTR Peripheral Library
#define IDH_PLIB_CTR_Introduction                          0x00002985 // PLIB CTR Introduction
#define IDH_PLIB_CTR_Using_the_Library                     0x00002986 // PLIB CTR Using the Library
#define IDH_PLIB_CTR_Hardware_Abstraction_Model            0x00002987 // PLIB CTR Hardware Abstraction Model
#define IDH_PLIB_CTR_Library_Overview                      0x00002988 // PLIB CTR Library Overview
#define IDH_PLIB_CTR_How_the_Library_Works                 0x00002989 // PLIB CTR How the Library Works
#define IDH_PLIB_CTR_Setup                                 0x0000298A // PLIB CTR Setup
#define IDH_PLIB_CTR_Configuring_the_Library               0x0000298B // PLIB CTR Configuring the Library
#define IDH_PLIB_CTR_Library_API                           0x0000298C // PLIB CTR Library API
#define IDH_PLIB_CTR_CTRDriftValueSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x0000298D // PLIB_CTR_CTRDriftValueSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_CTRLinearDriftSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x0000298E // PLIB_CTR_CTRLinearDriftSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_LatchDivSet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT_uint32_t 0x0000298F // PLIB_CTR_LatchDivSet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT@uint32_t
#define IDH_PLIB_CTR_LSBValueSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002990 // PLIB_CTR_LSBValueSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_MValueSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002991 // PLIB_CTR_MValueSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_NValueSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002992 // PLIB_CTR_NValueSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_SpareValueSet_CTR_MODULE_ID_uint32_t  0x00002993 // PLIB_CTR_SpareValueSet@CTR_MODULE_ID@uint32_t
#define IDH_PLIB_CTR_USMode10nsSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002994 // PLIB_CTR_USMode10nsSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_USModeSecondSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002995 // PLIB_CTR_USModeSecondSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_USModeValueSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x00002996 // PLIB_CTR_USModeValueSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_IntModeLatchSelect_CTR_MODULE_ID_CTR_LATCH_INT_MODE_CTR_LATCH_UNIT_SELECT 0x00002997 // PLIB_CTR_IntModeLatchSelect@CTR_MODULE_ID@CTR_LATCH_INT_MODE@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_TriggerSelect_CTR_MODULE_ID_CTR_LATCH_CTR_SELECT 0x00002998 // PLIB_CTR_TriggerSelect@CTR_MODULE_ID@CTR_LATCH_CTR_SELECT
#define IDH_PLIB_CTR_DisableCTR_CTR_MODULE_ID_CTR_SELECT   0x00002999 // PLIB_CTR_DisableCTR@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_EnableCTR_CTR_MODULE_ID_CTR_SELECT    0x0000299A // PLIB_CTR_EnableCTR@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_IntLatchSelect_CTR_MODULE_ID_CTR_ENABLE_LATCH_INT_GEN 0x0000299B // PLIB_CTR_IntLatchSelect@CTR_MODULE_ID@CTR_ENABLE_LATCH_INT_GEN
#define IDH_PLIB_CTR_CycleOffsetValueSet_CTR_MODULE_ID_uint32_t 0x0000299C // PLIB_CTR_CycleOffsetValueSet@CTR_MODULE_ID@uint32_t
#define IDH_PLIB_CTR_1394ModeCountGet_CTR_MODULE_ID_CTR_SELECT 0x0000299D // PLIB_CTR_1394ModeCountGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_1394ModeCountSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x0000299E // PLIB_CTR_1394ModeCountSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_1394ModeOffsetGet_CTR_MODULE_ID_CTR_SELECT 0x0000299F // PLIB_CTR_1394ModeOffsetGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_1394ModeOffsetSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x000029A0 // PLIB_CTR_1394ModeOffsetSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_1394ModeSecondGet_CTR_MODULE_ID_CTR_SELECT 0x000029A1 // PLIB_CTR_1394ModeSecondGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_1394ModeSecondSet_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x000029A2 // PLIB_CTR_1394ModeSecondSet@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_CTRAdjustValueInitialize_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x000029A3 // PLIB_CTR_CTRAdjustValueInitialize@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_CTRLinearAdjustInitialize_CTR_MODULE_ID_CTR_SELECT_uint32_t 0x000029A4 // PLIB_CTR_CTRLinearAdjustInitialize@CTR_MODULE_ID@CTR_SELECT@uint32_t
#define IDH_PLIB_CTR_LatchCTRSelect_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT_CTR_LATCH_CTR_SELECT 0x000029A5 // PLIB_CTR_LatchCTRSelect@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT@CTR_LATCH_CTR_SELECT
#define IDH_PLIB_CTR_LatchGetValue_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029A6 // PLIB_CTR_LatchGetValue@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchTriggerSelect_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT_CTR_LATCH_TRIGGER_SELECT 0x000029A7 // PLIB_CTR_LatchTriggerSelect@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT@CTR_LATCH_TRIGGER_SELECT
#define IDH_PLIB_CTR_TestBusSelect_CTR_MODULE_ID_CTR_TEST_BUS_SELECT 0x000029A8 // PLIB_CTR_TestBusSelect@CTR_MODULE_ID@CTR_TEST_BUS_SELECT
#define IDH_PLIB_CTR_BlockRevisionGet_CTR_MODULE_ID        0x000029A9 // PLIB_CTR_BlockRevisionGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_CTRAccuLinDriftValueGet_CTR_MODULE_ID_CTR_SELECT 0x000029AA // PLIB_CTR_CTRAccuLinDriftValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRAccuUSDriftValueGet_CTR_MODULE_ID_CTR_SELECT 0x000029AB // PLIB_CTR_CTRAccuUSDriftValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRAdjustValueGet_CTR_MODULE_ID_CTR_SELECT 0x000029AC // PLIB_CTR_CTRAdjustValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRDriftValueGet_CTR_MODULE_ID_CTR_SELECT 0x000029AD // PLIB_CTR_CTRDriftValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRLinearAdjustGet_CTR_MODULE_ID_CTR_SELECT 0x000029AE // PLIB_CTR_CTRLinearAdjustGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRLinearDriftGet_CTR_MODULE_ID_CTR_SELECT 0x000029AF // PLIB_CTR_CTRLinearDriftGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CTRModeSelect_CTR_MODULE_ID_CTR_SELECT_CTR_MODE_SELECT 0x000029B0 // PLIB_CTR_CTRModeSelect@CTR_MODULE_ID@CTR_SELECT@CTR_MODE_SELECT
#define IDH_PLIB_CTR_CTRModeStatus_CTR_MODULE_ID_CTR_SELECT 0x000029B1 // PLIB_CTR_CTRModeStatus@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_CycleOffsetValueGet_CTR_MODULE_ID     0x000029B2 // PLIB_CTR_CycleOffsetValueGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_IntLatchGet_CTR_MODULE_ID             0x000029B3 // PLIB_CTR_IntLatchGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_IntModeLatchGet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B4 // PLIB_CTR_IntModeLatchGet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchCTRGet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B5 // PLIB_CTR_LatchCTRGet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchDivGet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B6 // PLIB_CTR_LatchDivGet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchGetStatus_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B7 // PLIB_CTR_LatchGetStatus@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchTriggerCountGet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B8 // PLIB_CTR_LatchTriggerCountGet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LatchTriggerGet_CTR_MODULE_ID_CTR_LATCH_UNIT_SELECT 0x000029B9 // PLIB_CTR_LatchTriggerGet@CTR_MODULE_ID@CTR_LATCH_UNIT_SELECT
#define IDH_PLIB_CTR_LinearCTRGet_CTR_MODULE_ID_CTR_SELECT 0x000029BA // PLIB_CTR_LinearCTRGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_LSBValueGet_CTR_MODULE_ID_CTR_SELECT  0x000029BB // PLIB_CTR_LSBValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_ModuleStatus_CTR_MODULE_ID_CTR_SELECT 0x000029BC // PLIB_CTR_ModuleStatus@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_MValueGet_CTR_MODULE_ID_CTR_SELECT    0x000029BD // PLIB_CTR_MValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_NValueGet_CTR_MODULE_ID_CTR_SELECT    0x000029BE // PLIB_CTR_NValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_SpareValueGet_CTR_MODULE_ID           0x000029BF // PLIB_CTR_SpareValueGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_TestBusGet_CTR_MODULE_ID              0x000029C0 // PLIB_CTR_TestBusGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_TriggerGet_CTR_MODULE_ID              0x000029C1 // PLIB_CTR_TriggerGet@CTR_MODULE_ID
#define IDH_PLIB_CTR_USMode10nsGet_CTR_MODULE_ID_CTR_SELECT 0x000029C2 // PLIB_CTR_USMode10nsGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_USModeSecondGet_CTR_MODULE_ID_CTR_SELECT 0x000029C3 // PLIB_CTR_USModeSecondGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_USModeValueGet_CTR_MODULE_ID_CTR_SELECT 0x000029C4 // PLIB_CTR_USModeValueGet@CTR_MODULE_ID@CTR_SELECT
#define IDH_PLIB_CTR_Exists1394Mode_CTR_MODULE_ID          0x000029C5 // PLIB_CTR_Exists1394Mode@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsA5InterruptSelect_CTR_MODULE_ID 0x000029C6 // PLIB_CTR_ExistsA5InterruptSelect@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRAdjustLIN_CTR_MODULE_ID      0x000029C7 // PLIB_CTR_ExistsCTRAdjustLIN@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRAdjustUS_CTR_MODULE_ID       0x000029C8 // PLIB_CTR_ExistsCTRAdjustUS@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRDriftAccuLIN_CTR_MODULE_ID   0x000029C9 // PLIB_CTR_ExistsCTRDriftAccuLIN@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRDriftAccuUS_CTR_MODULE_ID    0x000029CA // PLIB_CTR_ExistsCTRDriftAccuUS@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRDriftLIN_CTR_MODULE_ID       0x000029CB // PLIB_CTR_ExistsCTRDriftLIN@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRDriftUS_CTR_MODULE_ID        0x000029CC // PLIB_CTR_ExistsCTRDriftUS@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsCTRFormatSel_CTR_MODULE_ID      0x000029CD // PLIB_CTR_ExistsCTRFormatSel@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsEnableCTR_CTR_MODULE_ID         0x000029CE // PLIB_CTR_ExistsEnableCTR@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsInterrupt_CTR_MODULE_ID         0x000029CF // PLIB_CTR_ExistsInterrupt@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLatchStatus_CTR_MODULE_ID       0x000029D0 // PLIB_CTR_ExistsLatchStatus@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLatchTriggerCountValue_CTR_MODULE_ID 0x000029D1 // PLIB_CTR_ExistsLatchTriggerCountValue@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLatchTriggerSelect_CTR_MODULE_ID 0x000029D2 // PLIB_CTR_ExistsLatchTriggerSelect@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLatchValue_CTR_MODULE_ID        0x000029D3 // PLIB_CTR_ExistsLatchValue@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLinearCTR_CTR_MODULE_ID         0x000029D4 // PLIB_CTR_ExistsLinearCTR@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsLSBValue_CTR_MODULE_ID          0x000029D5 // PLIB_CTR_ExistsLSBValue@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsMValue_CTR_MODULE_ID            0x000029D6 // PLIB_CTR_ExistsMValue@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsNValue_CTR_MODULE_ID            0x000029D7 // PLIB_CTR_ExistsNValue@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsRevision_CTR_MODULE_ID          0x000029D8 // PLIB_CTR_ExistsRevision@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsSpare_CTR_MODULE_ID             0x000029D9 // PLIB_CTR_ExistsSpare@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsTestBusSelect_CTR_MODULE_ID     0x000029DA // PLIB_CTR_ExistsTestBusSelect@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsTrigger_CTR_MODULE_ID           0x000029DB // PLIB_CTR_ExistsTrigger@CTR_MODULE_ID
#define IDH_PLIB_CTR_ExistsUSMode_CTR_MODULE_ID            0x000029DC // PLIB_CTR_ExistsUSMode@CTR_MODULE_ID
#define IDH_PLIB_CTR_Files                                 0x000029DD // PLIB CTR Files
#define IDH_plib_ctr_h                                     0x000029DE // plib_ctr.h
#define IDH_Deadman_Timer_Peripheral_Library               0x000029DF // Deadman Timer Peripheral Library
#define IDH_PLIB_DMT_Introduction                          0x000029E0 // PLIB DMT Introduction
#define IDH_PLIB_DMT_Using_the_Library                     0x000029E1 // PLIB DMT Using the Library
#define IDH_PLIB_DMT_Hardware_Abstraction_Model            0x000029E2 // PLIB DMT Hardware Abstraction Model
#define IDH_PLIB_DMT_Library_Overview                      0x000029E3 // PLIB DMT Library Overview
#define IDH_PLIB_DMT_How_the_Library_Works                 0x000029E4 // PLIB DMT How the Library Works
#define IDH_PLIB_DMT_Configuring_the_Library               0x000029E5 // PLIB DMT Configuring the Library
#define IDH_PLIB_DMT_Library_Interface                     0x000029E6 // PLIB DMT Library Interface
#define IDH_PLIB_DMT_ClearStep1_DMT_MODULE_ID              0x000029E7 // PLIB_DMT_ClearStep1@DMT_MODULE_ID
#define IDH_PLIB_DMT_ClearStep2_DMT_MODULE_ID              0x000029E8 // PLIB_DMT_ClearStep2@DMT_MODULE_ID
#define IDH_PLIB_DMT_Disable_DMT_MODULE_ID                 0x000029E9 // PLIB_DMT_Disable@DMT_MODULE_ID
#define IDH_PLIB_DMT_Enable_DMT_MODULE_ID                  0x000029EA // PLIB_DMT_Enable@DMT_MODULE_ID
#define IDH_PLIB_DMT_BAD1Get_DMT_MODULE_ID                 0x000029EB // PLIB_DMT_BAD1Get@DMT_MODULE_ID
#define IDH_PLIB_DMT_BAD2Get_DMT_MODULE_ID                 0x000029EC // PLIB_DMT_BAD2Get@DMT_MODULE_ID
#define IDH_PLIB_DMT_CounterGet_DMT_MODULE_ID              0x000029ED // PLIB_DMT_CounterGet@DMT_MODULE_ID
#define IDH_PLIB_DMT_IsEnabled_DMT_MODULE_ID               0x000029EE // PLIB_DMT_IsEnabled@DMT_MODULE_ID
#define IDH_PLIB_DMT_PostscalerIntervalGet_DMT_MODULE_ID   0x000029EF // PLIB_DMT_PostscalerIntervalGet@DMT_MODULE_ID
#define IDH_PLIB_DMT_PostscalerValueGet_DMT_MODULE_ID      0x000029F0 // PLIB_DMT_PostscalerValueGet@DMT_MODULE_ID
#define IDH_PLIB_DMT_WindowIsOpen_DMT_MODULE_ID            0x000029F1 // PLIB_DMT_WindowIsOpen@DMT_MODULE_ID
#define IDH_PLIB_DMT_EventOccurred_DMT_MODULE_ID           0x000029F2 // PLIB_DMT_EventOccurred@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsCounter_DMT_MODULE_ID           0x000029F3 // PLIB_DMT_ExistsCounter@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsEnableControl_DMT_MODULE_ID     0x000029F4 // PLIB_DMT_ExistsEnableControl@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsPostscalerInterval_DMT_MODULE_ID 0x000029F5 // PLIB_DMT_ExistsPostscalerInterval@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsPostscalerValue_DMT_MODULE_ID   0x000029F6 // PLIB_DMT_ExistsPostscalerValue@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsStatus_DMT_MODULE_ID            0x000029F7 // PLIB_DMT_ExistsStatus@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsStep1_DMT_MODULE_ID             0x000029F8 // PLIB_DMT_ExistsStep1@DMT_MODULE_ID
#define IDH_PLIB_DMT_ExistsStep2_DMT_MODULE_ID             0x000029F9 // PLIB_DMT_ExistsStep2@DMT_MODULE_ID
#define IDH_DMT_MODULE_ID                                  0x000029FA // DMT_MODULE_ID
#define IDH_PLIB_DMT_Files                                 0x000029FB // PLIB DMT Files
#define IDH_plib_dmt_h                                     0x000029FC // plib_dmt.h
#define IDH_plib_dmt_help_h                                0x000029FD // plib_dmt_help.h
#define IDH_Device_Control_Peripheral_Library              0x000029FE // Device Control Peripheral Library
#define IDH_PLIB_DEVCON_Introduction                       0x000029FF // PLIB DEVCON Introduction
#define IDH_PLIB_DEVCON_Using_the_Library                  0x00002A00 // PLIB DEVCON Using the Library
#define IDH_PLIB_DEVCON_Hardware_Abstraction_Model         0x00002A01 // PLIB DEVCON Hardware Abstraction Model
#define IDH_PLIB_DEVCON_Library_Overview                   0x00002A02 // PLIB DEVCON Library Overview
#define IDH_PLIB_DEVCON_How_the_Library_Works              0x00002A03 // PLIB DEVCON How the Library Works
#define IDH_PLIB_DEVCON_Configuring_the_Library            0x00002A04 // PLIB DEVCON Configuring the Library
#define IDH_PLIB_DEVCON_Library_Interface                  0x00002A05 // PLIB DEVCON Library Interface
#define IDH_PLIB_DEVCON_2WireJTAGDisableTDO_DEVCON_MODULE_ID 0x00002A06 // PLIB_DEVCON_2WireJTAGDisableTDO@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_2WireJTAGEnableTDO_DEVCON_MODULE_ID 0x00002A07 // PLIB_DEVCON_2WireJTAGEnableTDO@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_AlternateClockDisable_DEVCON_MODULE_ID_DEVCON_ALT_CLOCK_TARGET 0x00002A08 // PLIB_DEVCON_AlternateClockDisable@DEVCON_MODULE_ID@DEVCON_ALT_CLOCK_TARGET
#define IDH_PLIB_DEVCON_AlternateClockEnable_DEVCON_MODULE_ID_DEVCON_ALT_CLOCK_TARGET 0x00002A09 // PLIB_DEVCON_AlternateClockEnable@DEVCON_MODULE_ID@DEVCON_ALT_CLOCK_TARGET
#define IDH_PLIB_DEVCON_DeviceIdGet_DEVCON_MODULE_ID       0x00002A0A // PLIB_DEVCON_DeviceIdGet@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_DeviceRegistersLock_DEVCON_MODULE_ID_DEVCON_REGISTER_SET 0x00002A0B // PLIB_DEVCON_DeviceRegistersLock@DEVCON_MODULE_ID@DEVCON_REGISTER_SET
#define IDH_PLIB_DEVCON_DeviceRegistersUnlock_DEVCON_MODULE_ID_DEVCON_REGISTER_SET 0x00002A0C // PLIB_DEVCON_DeviceRegistersUnlock@DEVCON_MODULE_ID@DEVCON_REGISTER_SET
#define IDH_PLIB_DEVCON_DeviceVersionGet_DEVCON_MODULE_ID  0x00002A0D // PLIB_DEVCON_DeviceVersionGet@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_FlashErrCorrectionModeSet_DEVCON_MODULE_ID_DEVCON_ECC_CONFIG 0x00002A0E // PLIB_DEVCON_FlashErrCorrectionModeSet@DEVCON_MODULE_ID@DEVCON_ECC_CONFIG
#define IDH_PLIB_DEVCON_IgnoreDebugFreezeDisable_DEVCON_MODULE_ID_DEVCON_DEBUG_PERIPHERAL 0x00002A0F // PLIB_DEVCON_IgnoreDebugFreezeDisable@DEVCON_MODULE_ID@DEVCON_DEBUG_PERIPHERAL
#define IDH_PLIB_DEVCON_IgnoreDebugFreezeEnable_DEVCON_MODULE_ID_DEVCON_DEBUG_PERIPHERAL 0x00002A10 // PLIB_DEVCON_IgnoreDebugFreezeEnable@DEVCON_MODULE_ID@DEVCON_DEBUG_PERIPHERAL
#define IDH_PLIB_DEVCON_JTAGPortDisable_DEVCON_MODULE_ID   0x00002A11 // PLIB_DEVCON_JTAGPortDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_JTAGPortEnable_DEVCON_MODULE_ID    0x00002A12 // PLIB_DEVCON_JTAGPortEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_SystemLock_DEVCON_MODULE_ID        0x00002A13 // PLIB_DEVCON_SystemLock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_SystemUnlock_DEVCON_MODULE_ID      0x00002A14 // PLIB_DEVCON_SystemUnlock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_TraceOutputDisable_DEVCON_MODULE_ID 0x00002A15 // PLIB_DEVCON_TraceOutputDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_TraceOutputEnable_DEVCON_MODULE_ID 0x00002A16 // PLIB_DEVCON_TraceOutputEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_USBPHYSleepModeSet_DEVCON_MODULE_ID_DEVCON_USB_SLEEP_MODE 0x00002A17 // PLIB_DEVCON_USBPHYSleepModeSet@DEVCON_MODULE_ID@DEVCON_USB_SLEEP_MODE
#define IDH_PLIB_DEVCON_AnalogIOChargePumpDisable_DEVCON_MODULE_ID 0x00002A18 // PLIB_DEVCON_AnalogIOChargePumpDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_AnalogIOChargePumpEnable_DEVCON_MODULE_ID 0x00002A19 // PLIB_DEVCON_AnalogIOChargePumpEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsAnalogChargePumpControl_DEVCON_MODULE_ID 0x00002A1A // PLIB_DEVCON_ExistsAnalogChargePumpControl@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_BootExtSelect_DEVCON_MODULE_ID     0x00002A1B // PLIB_DEVCON_BootExtSelect@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_BootIPFSelect_DEVCON_MODULE_ID     0x00002A1C // PLIB_DEVCON_BootIPFSelect@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_HSUARTDisable_DEVCON_MODULE_ID     0x00002A1D // PLIB_DEVCON_HSUARTDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_HSUARTEnable_DEVCON_MODULE_ID      0x00002A1E // PLIB_DEVCON_HSUARTEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_OTPConfigLock_DEVCON_MODULE_ID_DEVCON_CFGLOCK 0x00002A1F // PLIB_DEVCON_OTPConfigLock@DEVCON_MODULE_ID@DEVCON_CFGLOCK
#define IDH_PLIB_DEVCON_OTPConfigUnlock_DEVCON_MODULE_ID   0x00002A20 // PLIB_DEVCON_OTPConfigUnlock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLDisable_DEVCON_MODULE_ID       0x00002A21 // PLIB_DEVCON_MPLLDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLEnable_DEVCON_MODULE_ID        0x00002A22 // PLIB_DEVCON_MPLLEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLInputDivSet_DEVCON_MODULE_ID_uint8_t 0x00002A23 // PLIB_DEVCON_MPLLInputDivSet@DEVCON_MODULE_ID@uint8_t
#define IDH_PLIB_DEVCON_MPLLIsReady_DEVCON_MODULE_ID       0x00002A24 // PLIB_DEVCON_MPLLIsReady@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLMultiplierSet_DEVCON_MODULE_ID_uint8_t 0x00002A25 // PLIB_DEVCON_MPLLMultiplierSet@DEVCON_MODULE_ID@uint8_t
#define IDH_PLIB_DEVCON_MPLLODiv1Set_DEVCON_MODULE_ID_DEVCON_MPLL_OUTPUT_DIVIDER 0x00002A26 // PLIB_DEVCON_MPLLODiv1Set@DEVCON_MODULE_ID@DEVCON_MPLL_OUTPUT_DIVIDER
#define IDH_PLIB_DEVCON_MPLLODiv2Set_DEVCON_MODULE_ID_DEVCON_MPLL_OUTPUT_DIVIDER 0x00002A27 // PLIB_DEVCON_MPLLODiv2Set@DEVCON_MODULE_ID@DEVCON_MPLL_OUTPUT_DIVIDER
#define IDH_PLIB_DEVCON_MPLLVrefSet_DEVCON_MODULE_ID_DEVCON_MPLL_VREF_CONTROL 0x00002A28 // PLIB_DEVCON_MPLLVrefSet@DEVCON_MODULE_ID@DEVCON_MPLL_VREF_CONTROL
#define IDH_PLIB_DEVCON_MPLLVregDisable_DEVCON_MODULE_ID   0x00002A29 // PLIB_DEVCON_MPLLVregDisable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLVregEnable_DEVCON_MODULE_ID    0x00002A2A // PLIB_DEVCON_MPLLVregEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_MPLLVregIsReady_DEVCON_MODULE_ID   0x00002A2B // PLIB_DEVCON_MPLLVregIsReady@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsAlternateClock_DEVCON_MODULE_ID 0x00002A2C // PLIB_DEVCON_ExistsAlternateClock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsDeviceRegsLockUnlock_DEVCON_MODULE_ID 0x00002A2D // PLIB_DEVCON_ExistsDeviceRegsLockUnlock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsDeviceVerAndId_DEVCON_MODULE_ID 0x00002A2E // PLIB_DEVCON_ExistsDeviceVerAndId@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsECCModes_DEVCON_MODULE_ID    0x00002A2F // PLIB_DEVCON_ExistsECCModes@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsIgnoreDebugFreeze_DEVCON_MODULE_ID 0x00002A30 // PLIB_DEVCON_ExistsIgnoreDebugFreeze@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsJTAGEnable_DEVCON_MODULE_ID  0x00002A31 // PLIB_DEVCON_ExistsJTAGEnable@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsJTAGUsesTDO_DEVCON_MODULE_ID 0x00002A32 // PLIB_DEVCON_ExistsJTAGUsesTDO@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsSystemLockUnlock_DEVCON_MODULE_ID 0x00002A33 // PLIB_DEVCON_ExistsSystemLockUnlock@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsTraceOutput_DEVCON_MODULE_ID 0x00002A34 // PLIB_DEVCON_ExistsTraceOutput@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsUSB_PHY_SleepModeSet_DEVCON_MODULE_ID 0x00002A35 // PLIB_DEVCON_ExistsUSB_PHY_SleepModeSet@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsMPLL_DEVCON_MODULE_ID        0x00002A36 // PLIB_DEVCON_ExistsMPLL@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsBootSelection_DEVCON_MODULE_ID 0x00002A37 // PLIB_DEVCON_ExistsBootSelection@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsHSUARTControl_DEVCON_MODULE_ID 0x00002A38 // PLIB_DEVCON_ExistsHSUARTControl@DEVCON_MODULE_ID
#define IDH_PLIB_DEVCON_ExistsOTPConfigLockUnlock_DEVCON_MODULE_ID 0x00002A39 // PLIB_DEVCON_ExistsOTPConfigLockUnlock@DEVCON_MODULE_ID
#define IDH_DEVCON_ALT_CLOCK_TARGET                        0x00002A3A // DEVCON_ALT_CLOCK_TARGET
#define IDH_DEVCON_DEBUG_PERIPHERAL                        0x00002A3B // DEVCON_DEBUG_PERIPHERAL
#define IDH_DEVCON_ECC_CONFIG                              0x00002A3C // DEVCON_ECC_CONFIG
#define IDH_DEVCON_REGISTER_SET                            0x00002A3D // DEVCON_REGISTER_SET
#define IDH_DEVCON_USB_SLEEP_MODE                          0x00002A3E // DEVCON_USB_SLEEP_MODE
#define IDH_DEVCON_MODULE_ID                               0x00002A3F // DEVCON_MODULE_ID
#define IDH_DEVCON_MPLL_OUTPUT_DIVIDER                     0x00002A40 // DEVCON_MPLL_OUTPUT_DIVIDER
#define IDH_DEVCON_MPLL_VREF_CONTROL                       0x00002A41 // DEVCON_MPLL_VREF_CONTROL
#define IDH_PLIB_DEVCON_Files                              0x00002A42 // PLIB DEVCON Files
#define IDH_plib_devcon_h                                  0x00002A43 // plib_devcon.h
#define IDH_help_plib_devcon_h                             0x00002A44 // help_plib_devcon.h
#define IDH_DMA_Peripheral_Library                         0x00002A45 // DMA Peripheral Library
#define IDH_PLIB_DMA_Introduction                          0x00002A46 // PLIB DMA Introduction
#define IDH_PLIB_DMA_Using_the_Library                     0x00002A47 // PLIB DMA Using the Library
#define IDH_PLIB_DMA_Hardware_Abstraction_Model            0x00002A48 // PLIB DMA Hardware Abstraction Model
#define IDH_PLIB_DMA_Library_Usage_Model                   0x00002A49 // PLIB DMA Library Usage Model
#define IDH_PLIB_DMA_How_the_Library_Works                 0x00002A4A // PLIB DMA How the Library Works
#define IDH_PLIB_DMA_General_Configuration                 0x00002A4B // PLIB DMA General Configuration
#define IDH_PLIB_DMA_Transfer_Abort__Synchronous_          0x00002A4C // PLIB DMA Transfer/Abort (Synchronous)
#define IDH_PLIB_DMA_Transfer_Abort__Asynchronous__Trigger_Management 0x00002A4D // PLIB DMA Transfer/Abort (Asynchronous) Trigger Management
#define IDH_PLIB_DMA_Interrupt_Control_and_Management      0x00002A4E // PLIB DMA Interrupt Control and Management
#define IDH_PLIB_DMA_Operating_Addressing_Mode_Management  0x00002A4F // PLIB DMA Operating/Addressing Mode Management
#define IDH_PLIB_DMA_Channel_Management                    0x00002A50 // PLIB DMA Channel Management
#define IDH_PLIB_DMA_Source_Destination_Peripheral_Address_Management 0x00002A51 // PLIB DMA Source/Destination/Peripheral Address Management
#define IDH_PLIB_DMA_Source_Destination_Peripheral_Data_Management 0x00002A52 // PLIB DMA Source/Destination/Peripheral Data Management
#define IDH_PLIB_DMA_Special_Function_Modules__CRC_        0x00002A53 // PLIB DMA Special Function Modules (CRC)
#define IDH_PLIB_DMA_Status__including_Channel_            0x00002A54 // PLIB DMA Status (including Channel)
#define IDH_PLIB_DMA_Configuring_the_Library               0x00002A55 // PLIB DMA Configuring the Library
#define IDH_PLIB_DMA_Library_Interface                     0x00002A56 // PLIB DMA Library Interface
#define IDH_PLIB_DMA_BusyActiveReset_DMA_MODULE_ID         0x00002A57 // PLIB_DMA_BusyActiveReset@DMA_MODULE_ID
#define IDH_PLIB_DMA_BusyActiveSet_DMA_MODULE_ID           0x00002A58 // PLIB_DMA_BusyActiveSet@DMA_MODULE_ID
#define IDH_PLIB_DMA_Disable_DMA_MODULE_ID                 0x00002A59 // PLIB_DMA_Disable@DMA_MODULE_ID
#define IDH_PLIB_DMA_Enable_DMA_MODULE_ID                  0x00002A5A // PLIB_DMA_Enable@DMA_MODULE_ID
#define IDH_PLIB_DMA_StopInIdleDisable_DMA_MODULE_ID       0x00002A5B // PLIB_DMA_StopInIdleDisable@DMA_MODULE_ID
#define IDH_PLIB_DMA_StopInIdleEnable_DMA_MODULE_ID        0x00002A5C // PLIB_DMA_StopInIdleEnable@DMA_MODULE_ID
#define IDH_PLIB_DMA_SuspendDisable_DMA_MODULE_ID          0x00002A5D // PLIB_DMA_SuspendDisable@DMA_MODULE_ID
#define IDH_PLIB_DMA_SuspendEnable_DMA_MODULE_ID           0x00002A5E // PLIB_DMA_SuspendEnable@DMA_MODULE_ID
#define IDH_PLIB_DMA_AbortTransferSet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A5F // PLIB_DMA_AbortTransferSet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_StartTransferSet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A60 // PLIB_DMA_StartTransferSet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXAbortIRQSet_DMA_MODULE_ID_DMA_CHANNEL_DMA_TRIGGER_SOURCE 0x00002A61 // PLIB_DMA_ChannelXAbortIRQSet@DMA_MODULE_ID@DMA_CHANNEL@DMA_TRIGGER_SOURCE
#define IDH_PLIB_DMA_ChannelXStartIRQSet_DMA_MODULE_ID_DMA_CHANNEL_DMA_TRIGGER_SOURCE 0x00002A62 // PLIB_DMA_ChannelXStartIRQSet@DMA_MODULE_ID@DMA_CHANNEL@DMA_TRIGGER_SOURCE
#define IDH_PLIB_DMA_ChannelXTriggerDisable_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_TRIGGER_TYPE 0x00002A63 // PLIB_DMA_ChannelXTriggerDisable@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_TRIGGER_TYPE
#define IDH_PLIB_DMA_ChannelXTriggerEnable_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_TRIGGER_TYPE 0x00002A64 // PLIB_DMA_ChannelXTriggerEnable@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_TRIGGER_TYPE
#define IDH_PLIB_DMA_ChannelXTriggerIsEnabled_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_TRIGGER_TYPE 0x00002A65 // PLIB_DMA_ChannelXTriggerIsEnabled@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_TRIGGER_TYPE
#define IDH_PLIB_DMA_ChannelXTriggerSourceNumberGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A66 // PLIB_DMA_ChannelXTriggerSourceNumberGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXINTSourceDisable_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A67 // PLIB_DMA_ChannelXINTSourceDisable@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXINTSourceEnable_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A68 // PLIB_DMA_ChannelXINTSourceEnable@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXINTSourceFlagClear_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A69 // PLIB_DMA_ChannelXINTSourceFlagClear@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXINTSourceFlagGet_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A6A // PLIB_DMA_ChannelXINTSourceFlagGet@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXINTSourceFlagSet_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A6B // PLIB_DMA_ChannelXINTSourceFlagSet@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXINTSourceIsEnabled_DMA_MODULE_ID_DMA_CHANNEL_DMA_INT_TYPE 0x00002A6C // PLIB_DMA_ChannelXINTSourceIsEnabled@DMA_MODULE_ID@DMA_CHANNEL@DMA_INT_TYPE
#define IDH_PLIB_DMA_ChannelXAddressModeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A6D // PLIB_DMA_ChannelXAddressModeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXAddressModeSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_ADDRESSING_MODE 0x00002A6E // PLIB_DMA_ChannelXAddressModeSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_ADDRESSING_MODE
#define IDH_PLIB_DMA_ChannelXDestinationAddressModeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A6F // PLIB_DMA_ChannelXDestinationAddressModeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDestinationAddressModeSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_DESTINATION_A 0x00002A70 // PLIB_DMA_ChannelXDestinationAddressModeSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_DESTINATION_ADDRESSING_MODE
#define IDH_PLIB_DMA_ChannelXNullWriteModeDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A71 // PLIB_DMA_ChannelXNullWriteModeDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXNullWriteModeEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A72 // PLIB_DMA_ChannelXNullWriteModeEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXOperatingTransferModeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A73 // PLIB_DMA_ChannelXOperatingTransferModeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXOperatingTransferModeSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_TRANSFER_MODE 0x00002A74 // PLIB_DMA_ChannelXOperatingTransferModeSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_TRANSFER_MODE
#define IDH_PLIB_DMA_ChannelXReloadDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A75 // PLIB_DMA_ChannelXReloadDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXReloadEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A76 // PLIB_DMA_ChannelXReloadEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXSourceAddressModeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A77 // PLIB_DMA_ChannelXSourceAddressModeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXSourceAddressModeSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_SOURCE_ADDRESSING_ 0x00002A78 // PLIB_DMA_ChannelXSourceAddressModeSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_SOURCE_ADDRESSING_MODE
#define IDH_PLIB_DMA_ChannelXReloadIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002A79 // PLIB_DMA_ChannelXReloadIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDestinationStartAddressGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A7A // PLIB_DMA_ChannelXDestinationStartAddressGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDestinationStartAddressSet_DMA_MODULE_ID_DMA_CHANNEL_uint32_t 0x00002A7B // PLIB_DMA_ChannelXDestinationStartAddressSet@DMA_MODULE_ID@DMA_CHANNEL@uint32_t
#define IDH_PLIB_DMA_ChannelXPeripheralAddressGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A7C // PLIB_DMA_ChannelXPeripheralAddressGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPeripheralAddressSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A7D // PLIB_DMA_ChannelXPeripheralAddressSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelXSourceStartAddressGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A7E // PLIB_DMA_ChannelXSourceStartAddressGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXSourceStartAddressSet_DMA_MODULE_ID_DMA_CHANNEL_uint32_t 0x00002A7F // PLIB_DMA_ChannelXSourceStartAddressSet@DMA_MODULE_ID@DMA_CHANNEL@uint32_t
#define IDH_PLIB_DMA_ChannelXStartAddressOffsetGet_DMA_MODULE_ID_DMA_CHANNEL_DMA_ADDRESS_OFFSET_TYPE 0x00002A80 // PLIB_DMA_ChannelXStartAddressOffsetGet@DMA_MODULE_ID@DMA_CHANNEL@DMA_ADDRESS_OFFSET_TYPE
#define IDH_PLIB_DMA_ChannelXStartAddressOffsetSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t_DMA_ADDRESS_OFF 0x00002A81 // PLIB_DMA_ChannelXStartAddressOffsetSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t@DMA_ADDRESS_OFFSET_TYPE
#define IDH_PLIB_DMA_ChannelXCellProgressPointerGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A82 // PLIB_DMA_ChannelXCellProgressPointerGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXCellSizeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A83 // PLIB_DMA_ChannelXCellSizeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXCellSizeSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A84 // PLIB_DMA_ChannelXCellSizeSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelXDataSizeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A85 // PLIB_DMA_ChannelXDataSizeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDataSizeSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_DATA_SIZE 0x00002A86 // PLIB_DMA_ChannelXDataSizeSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_DATA_SIZE
#define IDH_PLIB_DMA_ChannelXDestinationPointerGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A87 // PLIB_DMA_ChannelXDestinationPointerGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDestinationSizeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A88 // PLIB_DMA_ChannelXDestinationSizeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDestinationSizeSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A89 // PLIB_DMA_ChannelXDestinationSizeSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelXPatternDataGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A8A // PLIB_DMA_ChannelXPatternDataGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternDataSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A8B // PLIB_DMA_ChannelXPatternDataSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelXSourcePointerGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A8C // PLIB_DMA_ChannelXSourcePointerGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXSourceSizeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A8D // PLIB_DMA_ChannelXSourceSizeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXSourceSizeSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A8E // PLIB_DMA_ChannelXSourceSizeSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelXTransferCountGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A8F // PLIB_DMA_ChannelXTransferCountGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXTransferCountSet_DMA_MODULE_ID_DMA_CHANNEL_uint16_t 0x00002A90 // PLIB_DMA_ChannelXTransferCountSet@DMA_MODULE_ID@DMA_CHANNEL@uint16_t
#define IDH_PLIB_DMA_ChannelPrioritySelect_DMA_MODULE_ID_DMA_CHANNEL_PRIORITY 0x00002A91 // PLIB_DMA_ChannelPrioritySelect@DMA_MODULE_ID@DMA_CHANNEL_PRIORITY
#define IDH_PLIB_DMA_ChannelPriorityGet_DMA_MODULE_ID      0x00002A92 // PLIB_DMA_ChannelPriorityGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_ChannelXAutoDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A93 // PLIB_DMA_ChannelXAutoDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXAutoEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A94 // PLIB_DMA_ChannelXAutoEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXBusyActiveSet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A95 // PLIB_DMA_ChannelXBusyActiveSet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXBusyInActiveSet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A96 // PLIB_DMA_ChannelXBusyInActiveSet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXChainDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A97 // PLIB_DMA_ChannelXChainDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXChainEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A98 // PLIB_DMA_ChannelXChainEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXChainToHigher_DMA_MODULE_ID_DMA_CHANNEL 0x00002A99 // PLIB_DMA_ChannelXChainToHigher@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXChainToLower_DMA_MODULE_ID_DMA_CHANNEL 0x00002A9A // PLIB_DMA_ChannelXChainToLower@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A9B // PLIB_DMA_ChannelXDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002A9C // PLIB_DMA_ChannelXEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPriorityGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A9D // PLIB_DMA_ChannelXPriorityGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPrioritySelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_PRIORITY 0x00002A9E // PLIB_DMA_ChannelXPrioritySelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_PRIORITY
#define IDH_PLIB_DMA_ChannelXTransferDirectionGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002A9F // PLIB_DMA_ChannelXTransferDirectionGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXTransferDirectionSelect_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_TRANSFER_D 0x00002AA0 // PLIB_DMA_ChannelXTransferDirectionSelect@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_TRANSFER_DIRECTION
#define IDH_PLIB_DMA_ChannelXDisabledDisablesEvents_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA1 // PLIB_DMA_ChannelXDisabledDisablesEvents@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXDisabledEnablesEvents_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA2 // PLIB_DMA_ChannelXDisabledEnablesEvents@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternIgnoreByteDisable_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA3 // PLIB_DMA_ChannelXPatternIgnoreByteDisable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternIgnoreByteEnable_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA4 // PLIB_DMA_ChannelXPatternIgnoreByteEnable@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternIgnoreByteIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA5 // PLIB_DMA_ChannelXPatternIgnoreByteIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternIgnoreGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA6 // PLIB_DMA_ChannelXPatternIgnoreGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternIgnoreSet_DMA_MODULE_ID_DMA_CHANNEL_uint8_t 0x00002AA7 // PLIB_DMA_ChannelXPatternIgnoreSet@DMA_MODULE_ID@DMA_CHANNEL@uint8_t
#define IDH_PLIB_DMA_ChannelXPatternLengthGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002AA8 // PLIB_DMA_ChannelXPatternLengthGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPatternLengthSet_DMA_MODULE_ID_DMA_CHANNEL_DMA_PATTERN_LENGTH 0x00002AA9 // PLIB_DMA_ChannelXPatternLengthSet@DMA_MODULE_ID@DMA_CHANNEL@DMA_PATTERN_LENGTH
#define IDH_PLIB_DMA_CRCAppendModeDisable_DMA_MODULE_ID    0x00002AAA // PLIB_DMA_CRCAppendModeDisable@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCAppendModeEnable_DMA_MODULE_ID     0x00002AAB // PLIB_DMA_CRCAppendModeEnable@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCAppendModeIsEnabled_DMA_MODULE_ID  0x00002AAC // PLIB_DMA_CRCAppendModeIsEnabled@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCBitOrderSelect_DMA_MODULE_ID_DMA_CRC_BIT_ORDER 0x00002AAD // PLIB_DMA_CRCBitOrderSelect@DMA_MODULE_ID@DMA_CRC_BIT_ORDER
#define IDH_PLIB_DMA_CRCByteOrderGet_DMA_MODULE_ID         0x00002AAE // PLIB_DMA_CRCByteOrderGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCByteOrderSelect_DMA_MODULE_ID_DMA_CRC_BYTE_ORDER 0x00002AAF // PLIB_DMA_CRCByteOrderSelect@DMA_MODULE_ID@DMA_CRC_BYTE_ORDER
#define IDH_PLIB_DMA_CRCChannelGet_DMA_MODULE_ID           0x00002AB0 // PLIB_DMA_CRCChannelGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCChannelSelect_DMA_MODULE_ID_DMA_CHANNEL 0x00002AB1 // PLIB_DMA_CRCChannelSelect@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_CRCDataRead_DMA_MODULE_ID             0x00002AB2 // PLIB_DMA_CRCDataRead@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCDataWrite_DMA_MODULE_ID_uint32_t   0x00002AB3 // PLIB_DMA_CRCDataWrite@DMA_MODULE_ID@uint32_t
#define IDH_PLIB_DMA_CRCDisable_DMA_MODULE_ID              0x00002AB4 // PLIB_DMA_CRCDisable@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCEnable_DMA_MODULE_ID               0x00002AB5 // PLIB_DMA_CRCEnable@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCPolynomialLengthGet_DMA_MODULE_ID  0x00002AB6 // PLIB_DMA_CRCPolynomialLengthGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCPolynomialLengthSet_DMA_MODULE_ID_uint8_t 0x00002AB7 // PLIB_DMA_CRCPolynomialLengthSet@DMA_MODULE_ID@uint8_t
#define IDH_PLIB_DMA_CRCTypeGet_DMA_MODULE_ID              0x00002AB8 // PLIB_DMA_CRCTypeGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCTypeSet_DMA_MODULE_ID_DMA_CRC_TYPE 0x00002AB9 // PLIB_DMA_CRCTypeSet@DMA_MODULE_ID@DMA_CRC_TYPE
#define IDH_PLIB_DMA_CRCWriteByteOrderAlter_DMA_MODULE_ID  0x00002ABA // PLIB_DMA_CRCWriteByteOrderAlter@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCWriteByteOrderMaintain_DMA_MODULE_ID 0x00002ABB // PLIB_DMA_CRCWriteByteOrderMaintain@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCXOREnableGet_DMA_MODULE_ID         0x00002ABC // PLIB_DMA_CRCXOREnableGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_CRCXOREnableSet_DMA_MODULE_ID_uint32_t 0x00002ABD // PLIB_DMA_CRCXOREnableSet@DMA_MODULE_ID@uint32_t
#define IDH_PLIB_DMA_CRCIsEnabled_DMA_MODULE_ID            0x00002ABE // PLIB_DMA_CRCIsEnabled@DMA_MODULE_ID
#define IDH_PLIB_DMA_IsBusy_DMA_MODULE_ID                  0x00002ABF // PLIB_DMA_IsBusy@DMA_MODULE_ID
#define IDH_PLIB_DMA_IsEnabled_DMA_MODULE_ID               0x00002AC0 // PLIB_DMA_IsEnabled@DMA_MODULE_ID
#define IDH_PLIB_DMA_LastBusAccessIsRead_DMA_MODULE_ID     0x00002AC1 // PLIB_DMA_LastBusAccessIsRead@DMA_MODULE_ID
#define IDH_PLIB_DMA_LastBusAccessIsWrite_DMA_MODULE_ID    0x00002AC2 // PLIB_DMA_LastBusAccessIsWrite@DMA_MODULE_ID
#define IDH_PLIB_DMA_RecentAddressAccessed_DMA_MODULE_ID   0x00002AC3 // PLIB_DMA_RecentAddressAccessed@DMA_MODULE_ID
#define IDH_PLIB_DMA_SuspendIsEnabled_DMA_MODULE_ID        0x00002AC4 // PLIB_DMA_SuspendIsEnabled@DMA_MODULE_ID
#define IDH_PLIB_DMA_ChannelXAutoIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002AC5 // PLIB_DMA_ChannelXAutoIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXBufferedDataIsWritten_DMA_MODULE_ID_DMA_CHANNEL 0x00002AC6 // PLIB_DMA_ChannelXBufferedDataIsWritten@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXBusyIsBusy_DMA_MODULE_ID_DMA_CHANNEL 0x00002AC7 // PLIB_DMA_ChannelXBusyIsBusy@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXChainIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002AC8 // PLIB_DMA_ChannelXChainIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXCollisionStatus_DMA_MODULE_ID_DMA_CHANNEL_DMA_CHANNEL_COLLISION 0x00002AC9 // PLIB_DMA_ChannelXCollisionStatus@DMA_MODULE_ID@DMA_CHANNEL@DMA_CHANNEL_COLLISION
#define IDH_PLIB_DMA_ChannelXEventIsDetected_DMA_MODULE_ID_DMA_CHANNEL 0x00002ACA // PLIB_DMA_ChannelXEventIsDetected@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002ACB // PLIB_DMA_ChannelXIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXNullWriteModeIsEnabled_DMA_MODULE_ID_DMA_CHANNEL 0x00002ACC // PLIB_DMA_ChannelXNullWriteModeIsEnabled@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelXPingPongModeGet_DMA_MODULE_ID_DMA_CHANNEL 0x00002ACD // PLIB_DMA_ChannelXPingPongModeGet@DMA_MODULE_ID@DMA_CHANNEL
#define IDH_PLIB_DMA_ChannelBitsGet_DMA_MODULE_ID          0x00002ACE // PLIB_DMA_ChannelBitsGet@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsAbortTransfer_DMA_MODULE_ID     0x00002ACF // PLIB_DMA_ExistsAbortTransfer@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsBusy_DMA_MODULE_ID              0x00002AD0 // PLIB_DMA_ExistsBusy@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelBits_DMA_MODULE_ID       0x00002AD1 // PLIB_DMA_ExistsChannelBits@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelX_DMA_MODULE_ID          0x00002AD2 // PLIB_DMA_ExistsChannelX@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXAbortIRQ_DMA_MODULE_ID  0x00002AD3 // PLIB_DMA_ExistsChannelXAbortIRQ@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXAuto_DMA_MODULE_ID      0x00002AD4 // PLIB_DMA_ExistsChannelXAuto@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXBusy_DMA_MODULE_ID      0x00002AD5 // PLIB_DMA_ExistsChannelXBusy@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXCellProgressPointer_DMA_MODULE_ID 0x00002AD6 // PLIB_DMA_ExistsChannelXCellProgressPointer@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXCellSize_DMA_MODULE_ID  0x00002AD7 // PLIB_DMA_ExistsChannelXCellSize@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXChain_DMA_MODULE_ID     0x00002AD8 // PLIB_DMA_ExistsChannelXChain@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXChainEnbl_DMA_MODULE_ID 0x00002AD9 // PLIB_DMA_ExistsChannelXChainEnbl@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXDestinationPointer_DMA_MODULE_ID 0x00002ADA // PLIB_DMA_ExistsChannelXDestinationPointer@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXDestinationSize_DMA_MODULE_ID 0x00002ADB // PLIB_DMA_ExistsChannelXDestinationSize@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXDestinationStartAddress_DMA_MODULE_ID 0x00002ADC // PLIB_DMA_ExistsChannelXDestinationStartAddress@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXDisabled_DMA_MODULE_ID  0x00002ADD // PLIB_DMA_ExistsChannelXDisabled@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXEvent_DMA_MODULE_ID     0x00002ADE // PLIB_DMA_ExistsChannelXEvent@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXINTSource_DMA_MODULE_ID 0x00002ADF // PLIB_DMA_ExistsChannelXINTSource@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXINTSourceFlag_DMA_MODULE_ID 0x00002AE0 // PLIB_DMA_ExistsChannelXINTSourceFlag@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXPatternData_DMA_MODULE_ID 0x00002AE1 // PLIB_DMA_ExistsChannelXPatternData@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXPatternIgnore_DMA_MODULE_ID 0x00002AE2 // PLIB_DMA_ExistsChannelXPatternIgnore@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXPatternIgnoreByte_DMA_MODULE_ID 0x00002AE3 // PLIB_DMA_ExistsChannelXPatternIgnoreByte@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXPatternLength_DMA_MODULE_ID 0x00002AE4 // PLIB_DMA_ExistsChannelXPatternLength@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXPriority_DMA_MODULE_ID  0x00002AE5 // PLIB_DMA_ExistsChannelXPriority@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXSourcePointer_DMA_MODULE_ID 0x00002AE6 // PLIB_DMA_ExistsChannelXSourcePointer@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXSourceSize_DMA_MODULE_ID 0x00002AE7 // PLIB_DMA_ExistsChannelXSourceSize@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXSourceStartAddress_DMA_MODULE_ID 0x00002AE8 // PLIB_DMA_ExistsChannelXSourceStartAddress@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXStartIRQ_DMA_MODULE_ID  0x00002AE9 // PLIB_DMA_ExistsChannelXStartIRQ@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsChannelXTrigger_DMA_MODULE_ID   0x00002AEA // PLIB_DMA_ExistsChannelXTrigger@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRC_DMA_MODULE_ID               0x00002AEB // PLIB_DMA_ExistsCRC@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCAppendMode_DMA_MODULE_ID     0x00002AEC // PLIB_DMA_ExistsCRCAppendMode@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCBitOrder_DMA_MODULE_ID       0x00002AED // PLIB_DMA_ExistsCRCBitOrder@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCByteOrder_DMA_MODULE_ID      0x00002AEE // PLIB_DMA_ExistsCRCByteOrder@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCChannel_DMA_MODULE_ID        0x00002AEF // PLIB_DMA_ExistsCRCChannel@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCData_DMA_MODULE_ID           0x00002AF0 // PLIB_DMA_ExistsCRCData@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCPolynomialLength_DMA_MODULE_ID 0x00002AF1 // PLIB_DMA_ExistsCRCPolynomialLength@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCType_DMA_MODULE_ID           0x00002AF2 // PLIB_DMA_ExistsCRCType@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCWriteByteOrder_DMA_MODULE_ID 0x00002AF3 // PLIB_DMA_ExistsCRCWriteByteOrder@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsCRCXOREnable_DMA_MODULE_ID      0x00002AF4 // PLIB_DMA_ExistsCRCXOREnable@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsEnableControl_DMA_MODULE_ID     0x00002AF5 // PLIB_DMA_ExistsEnableControl@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsLastBusAccess_DMA_MODULE_ID     0x00002AF6 // PLIB_DMA_ExistsLastBusAccess@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsRecentAddress_DMA_MODULE_ID     0x00002AF7 // PLIB_DMA_ExistsRecentAddress@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsStartTransfer_DMA_MODULE_ID     0x00002AF8 // PLIB_DMA_ExistsStartTransfer@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsStopInIdle_DMA_MODULE_ID        0x00002AF9 // PLIB_DMA_ExistsStopInIdle@DMA_MODULE_ID
#define IDH_PLIB_DMA_ExistsSuspend_DMA_MODULE_ID           0x00002AFA // PLIB_DMA_ExistsSuspend@DMA_MODULE_ID
#define IDH_DMA_ADDRESS_OFFSET_TYPE                        0x00002AFB // DMA_ADDRESS_OFFSET_TYPE
#define IDH_DMA_CHANNEL                                    0x00002AFC // DMA_CHANNEL
#define IDH_DMA_CHANNEL_ADDRESSING_MODE                    0x00002AFD // DMA_CHANNEL_ADDRESSING_MODE
#define IDH_DMA_CHANNEL_COLLISION                          0x00002AFE // DMA_CHANNEL_COLLISION
#define IDH_DMA_CHANNEL_DATA_SIZE                          0x00002AFF // DMA_CHANNEL_DATA_SIZE
#define IDH_DMA_CHANNEL_PRIORITY                           0x00002B00 // DMA_CHANNEL_PRIORITY
#define IDH_DMA_CHANNEL_TRANSFER_DIRECTION                 0x00002B01 // DMA_CHANNEL_TRANSFER_DIRECTION
#define IDH_DMA_CHANNEL_TRIGGER_TYPE                       0x00002B02 // DMA_CHANNEL_TRIGGER_TYPE
#define IDH_DMA_CRC_BIT_ORDER                              0x00002B03 // DMA_CRC_BIT_ORDER
#define IDH_DMA_CRC_BYTE_ORDER                             0x00002B04 // DMA_CRC_BYTE_ORDER
#define IDH_DMA_CRC_TYPE                                   0x00002B05 // DMA_CRC_TYPE
#define IDH_DMA_DESTINATION_ADDRESSING_MODE                0x00002B06 // DMA_DESTINATION_ADDRESSING_MODE
#define IDH_DMA_INT_TYPE                                   0x00002B07 // DMA_INT_TYPE
#define IDH_DMA_MODULE_ID                                  0x00002B08 // DMA_MODULE_ID
#define IDH_DMA_PATTERN_LENGTH                             0x00002B09 // DMA_PATTERN_LENGTH
#define IDH_DMA_PING_PONG_MODE                             0x00002B0A // DMA_PING_PONG_MODE
#define IDH_DMA_SOURCE_ADDRESSING_MODE                     0x00002B0B // DMA_SOURCE_ADDRESSING_MODE
#define IDH_DMA_TRANSFER_MODE                              0x00002B0C // DMA_TRANSFER_MODE
#define IDH_DMA_TRIGGER_SOURCE                             0x00002B0D // DMA_TRIGGER_SOURCE
#define IDH_DMA_CHANNEL_INT_SOURCE                         0x00002B0E // DMA_CHANNEL_INT_SOURCE
#define IDH_PLIB_DMA_Files                                 0x00002B0F // PLIB DMA Files
#define IDH_plib_dma_h                                     0x00002B10 // plib_dma.h
#define IDH_help_plib_dma_h                                0x00002B11 // help_plib_dma.h
#define IDH_Dual_Data_Rate__DDR__SDRAM_Peripheral_Library  0x00002B12 // Dual Data Rate (DDR) SDRAM Peripheral Library
#define IDH_PLIB_DDR_Introduction                          0x00002B13 // PLIB DDR Introduction
#define IDH_PLIB_DDR_Using_the_Library                     0x00002B14 // PLIB DDR Using the Library
#define IDH_PLIB_DDR_Hardware_Abstraction_Model            0x00002B15 // PLIB DDR Hardware Abstraction Model
#define IDH_PLIB_DDR_Library_Overview                      0x00002B16 // PLIB DDR Library Overview
#define IDH_PLIB_DDR_How_the_Library_Works                 0x00002B17 // PLIB DDR How the Library Works
#define IDH_PLIB_DDR_Configuring_the_Library               0x00002B18 // PLIB DDR Configuring the Library
#define IDH_PLIB_DDR_Library_Interface                     0x00002B19 // PLIB DDR Library Interface
#define IDH_PLIB_DDR_BigEndianSet_DDR_MODULE_ID            0x00002B1A // PLIB_DDR_BigEndianSet@DDR_MODULE_ID
#define IDH_PLIB_DDR_FullRateSet_DDR_MODULE_ID             0x00002B1B // PLIB_DDR_FullRateSet@DDR_MODULE_ID
#define IDH_PLIB_DDR_HalfRateSet_DDR_MODULE_ID             0x00002B1C // PLIB_DDR_HalfRateSet@DDR_MODULE_ID
#define IDH_PLIB_DDR_LittleEndianSet_DDR_MODULE_ID         0x00002B1D // PLIB_DDR_LittleEndianSet@DDR_MODULE_ID
#define IDH_PLIB_DDR_MaxPendingRefSet_DDR_MODULE_ID_uint8_t 0x00002B1E // PLIB_DDR_MaxPendingRefSet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_OdtReadDisable_DDR_MODULE_ID_uint8_t  0x00002B1F // PLIB_DDR_OdtReadDisable@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_OdtReadEnable_DDR_MODULE_ID_uint8_t   0x00002B20 // PLIB_DDR_OdtReadEnable@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_OdtWriteDisable_DDR_MODULE_ID_uint8_t 0x00002B21 // PLIB_DDR_OdtWriteDisable@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_OdtWriteEnable_DDR_MODULE_ID_uint8_t  0x00002B22 // PLIB_DDR_OdtWriteEnable@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_AutoPchrgDisable_DDR_MODULE_ID        0x00002B23 // PLIB_DDR_AutoPchrgDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoPowerDownDisable_DDR_MODULE_ID    0x00002B24 // PLIB_DDR_AutoPowerDownDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoPchrgPowerDownDisable_DDR_MODULE_ID 0x00002B25 // PLIB_DDR_AutoPchrgPowerDownDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoSelfRefreshDisable_DDR_MODULE_ID  0x00002B26 // PLIB_DDR_AutoSelfRefreshDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoPchrgPowerDownEnable_DDR_MODULE_ID 0x00002B27 // PLIB_DDR_AutoPchrgPowerDownEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoPowerDownEnable_DDR_MODULE_ID     0x00002B28 // PLIB_DDR_AutoPowerDownEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoSelfRefreshEnable_DDR_MODULE_ID   0x00002B29 // PLIB_DDR_AutoSelfRefreshEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_AutoPchrgEnable_DDR_MODULE_ID         0x00002B2A // PLIB_DDR_AutoPchrgEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_TfawDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B2B // PLIB_DDR_TfawDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_MinCommand_DDR_MODULE_ID_uint8_t_DDR_TARGET 0x00002B2C // PLIB_DDR_MinCommand@DDR_MODULE_ID@uint8_t@DDR_TARGET
#define IDH_PLIB_DDR_MinLimit_DDR_MODULE_ID_uint8_t_DDR_TARGET 0x00002B2D // PLIB_DDR_MinLimit@DDR_MODULE_ID@uint8_t@DDR_TARGET
#define IDH_PLIB_DDR_ReqPeriod_DDR_MODULE_ID_uint8_t_DDR_TARGET 0x00002B2E // PLIB_DDR_ReqPeriod@DDR_MODULE_ID@uint8_t@DDR_TARGET
#define IDH_PLIB_DDR_CmdDataIsComplete_DDR_MODULE_ID       0x00002B2F // PLIB_DDR_CmdDataIsComplete@DDR_MODULE_ID
#define IDH_PLIB_DDR_CmdDataSend_DDR_MODULE_ID             0x00002B30 // PLIB_DDR_CmdDataSend@DDR_MODULE_ID
#define IDH_PLIB_DDR_CmdDataValid_DDR_MODULE_ID            0x00002B31 // PLIB_DDR_CmdDataValid@DDR_MODULE_ID
#define IDH_PLIB_DDR_ControllerEnable_DDR_MODULE_ID        0x00002B32 // PLIB_DDR_ControllerEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_MaxCmdBrstCntSet_DDR_MODULE_ID_int8_t 0x00002B33 // PLIB_DDR_MaxCmdBrstCntSet@DDR_MODULE_ID@int8_t
#define IDH_PLIB_DDR_NumHostCmdsSet_DDR_MODULE_ID_int8_t   0x00002B34 // PLIB_DDR_NumHostCmdsSet@DDR_MODULE_ID@int8_t
#define IDH_PLIB_DDR_CmdDataWrite_DDR_MODULE_ID_DDR_HOST_CMD_REG_uint32_t 0x00002B35 // PLIB_DDR_CmdDataWrite@DDR_MODULE_ID@DDR_HOST_CMD_REG@uint32_t
#define IDH_PLIB_DDR_BankAddressSet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B36 // PLIB_DDR_BankAddressSet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_ChipSelectAddressSet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B37 // PLIB_DDR_ChipSelectAddressSet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_ColumnAddressSet_DDR_MODULE_ID_uint32_t_uint32_t_uint32_t 0x00002B38 // PLIB_DDR_ColumnAddressSet@DDR_MODULE_ID@uint32_t@uint32_t@uint32_t
#define IDH_PLIB_DDR_RowAddressSet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B39 // PLIB_DDR_RowAddressSet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_OdtReadParamSet_DDR_MODULE_ID_uint8_t_uint8_t 0x00002B3A // PLIB_DDR_OdtReadParamSet@DDR_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_DDR_OdtWriteParamSet_DDR_MODULE_ID_uint8_t_uint8_t 0x00002B3B // PLIB_DDR_OdtWriteParamSet@DDR_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_DDR_DataDelaySet_DDR_MODULE_ID_uint8_t_uint8_t 0x00002B3C // PLIB_DDR_DataDelaySet@DDR_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_DDR_PowerDownDelaySet_DDR_MODULE_ID_uint32_t_uint32_t_uint32_t 0x00002B3D // PLIB_DDR_PowerDownDelaySet@DDR_MODULE_ID@uint32_t@uint32_t@uint32_t
#define IDH_PLIB_DDR_SelfRefreshDelaySet_DDR_MODULE_ID_uint32_t_uint32_t_uint32_t 0x00002B3E // PLIB_DDR_SelfRefreshDelaySet@DDR_MODULE_ID@uint32_t@uint32_t@uint32_t
#define IDH_PLIB_DDR_PrechargAllBanksSet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B3F // PLIB_DDR_PrechargAllBanksSet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_ReadWriteDelaySet_DDR_MODULE_ID_uint8_t_uint8_t_uint8_t 0x00002B40 // PLIB_DDR_ReadWriteDelaySet@DDR_MODULE_ID@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_DDR_RefreshTimingSet_DDR_MODULE_ID_uint32_t_uint32_t_uint32_t 0x00002B41 // PLIB_DDR_RefreshTimingSet@DDR_MODULE_ID@uint32_t@uint32_t@uint32_t
#define IDH_PLIB_DDR_WriteWriteDelaySet_DDR_MODULE_ID_uint8_t 0x00002B42 // PLIB_DDR_WriteWriteDelaySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PrechargeToRASDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B43 // PLIB_DDR_PrechargeToRASDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_RASToCASDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B44 // PLIB_DDR_RASToCASDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_RASToPrechargeDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B45 // PLIB_DDR_RASToPrechargeDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_RASToRASBankDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B46 // PLIB_DDR_RASToRASBankDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_RASToRASDelaySet_DDR_MODULE_ID_uint32_t_uint32_t 0x00002B47 // PLIB_DDR_RASToRASDelaySet@DDR_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_DDR_ReadToPrechargeDelaySet_DDR_MODULE_ID_uint32_t_uint8_t_uint32_t 0x00002B48 // PLIB_DDR_ReadToPrechargeDelaySet@DDR_MODULE_ID@uint32_t@uint8_t@uint32_t
#define IDH_PLIB_DDR_WriteToPrechargeDelaySet_DDR_MODULE_ID_uint32_t_uint8_t_uint8_t_uint32_t 0x00002B49 // PLIB_DDR_WriteToPrechargeDelaySet@DDR_MODULE_ID@uint32_t@uint8_t@uint8_t@uint32_t
#define IDH_PLIB_DDR_ReadReadDelaySet_DDR_MODULE_ID_uint8_t 0x00002B4A // PLIB_DDR_ReadReadDelaySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_WriteReadDelaySet_DDR_MODULE_ID_uint32_t_uint8_t_uint8_t_uint32_t 0x00002B4B // PLIB_DDR_WriteReadDelaySet@DDR_MODULE_ID@uint32_t@uint8_t@uint8_t@uint32_t
#define IDH_PLIB_DDR_PHY_DDRTypeSet_DDR_MODULE_ID_DDR_PHY_DDR_TYPE 0x00002B4C // PLIB_DDR_PHY_DDRTypeSet@DDR_MODULE_ID@DDR_PHY_DDR_TYPE
#define IDH_PLIB_DDR_PHY_DllMasterDelayStartSet_DDR_MODULE_ID_uint8_t 0x00002B4D // PLIB_DDR_PHY_DllMasterDelayStartSet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_DllRecalibDisable_DDR_MODULE_ID   0x00002B4E // PLIB_DDR_PHY_DllRecalibDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_DllRecalibEnable_DDR_MODULE_ID_uint32_t 0x00002B4F // PLIB_DDR_PHY_DllRecalibEnable@DDR_MODULE_ID@uint32_t
#define IDH_PLIB_DDR_PHY_DrvStrgthCal_DDR_MODULE_ID_uint8_t_uint8_t 0x00002B50 // PLIB_DDR_PHY_DrvStrgthCal@DDR_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_DDR_PHY_ExternalDllEnable_DDR_MODULE_ID   0x00002B51 // PLIB_DDR_PHY_ExternalDllEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_ExtraClockDisable_DDR_MODULE_ID   0x00002B52 // PLIB_DDR_PHY_ExtraClockDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_ExtraClockEnable_DDR_MODULE_ID    0x00002B53 // PLIB_DDR_PHY_ExtraClockEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_InternalDllEnable_DDR_MODULE_ID   0x00002B54 // PLIB_DDR_PHY_InternalDllEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_OdtCal_DDR_MODULE_ID_uint8_t_uint8_t 0x00002B55 // PLIB_DDR_PHY_OdtCal@DDR_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_DDR_PHY_OdtCSDisable_DDR_MODULE_ID        0x00002B56 // PLIB_DDR_PHY_OdtCSDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_OdtCSEnable_DDR_MODULE_ID         0x00002B57 // PLIB_DDR_PHY_OdtCSEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_OdtDisable_DDR_MODULE_ID          0x00002B58 // PLIB_DDR_PHY_OdtDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_OdtEnable_DDR_MODULE_ID_DDR_PHY_ODT 0x00002B59 // PLIB_DDR_PHY_OdtEnable@DDR_MODULE_ID@DDR_PHY_ODT
#define IDH_PLIB_DDR_PHY_PadReceiveEnable_DDR_MODULE_ID    0x00002B5A // PLIB_DDR_PHY_PadReceiveEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_PreambleDlySet_DDR_MODULE_ID_DDR_PHY_PREAMBLE_DLY 0x00002B5B // PLIB_DDR_PHY_PreambleDlySet@DDR_MODULE_ID@DDR_PHY_PREAMBLE_DLY
#define IDH_PLIB_DDR_PHY_ReadCASLatencySet_DDR_MODULE_ID_uint8_t 0x00002B5C // PLIB_DDR_PHY_ReadCASLatencySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_SCLDelay_DDR_MODULE_ID_DDR_PHY_SCL_DELAY 0x00002B5D // PLIB_DDR_PHY_SCLDelay@DDR_MODULE_ID@DDR_PHY_SCL_DELAY
#define IDH_PLIB_DDR_PHY_SCLEnable_DDR_MODULE_ID_uint8_t   0x00002B5E // PLIB_DDR_PHY_SCLEnable@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_SCLTestBurstModeSet_DDR_MODULE_ID_DDR_PHY_SCL_BURST_MODE 0x00002B5F // PLIB_DDR_PHY_SCLTestBurstModeSet@DDR_MODULE_ID@DDR_PHY_SCL_BURST_MODE
#define IDH_PLIB_DDR_PHY_WriteCASLatencySet_DDR_MODULE_ID_uint8_t 0x00002B60 // PLIB_DDR_PHY_WriteCASLatencySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_PadReceiveDisable_DDR_MODULE_ID   0x00002B61 // PLIB_DDR_PHY_PadReceiveDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_SCLCapClkDelaySet_DDR_MODULE_ID_uint8_t 0x00002B62 // PLIB_DDR_PHY_SCLCapClkDelaySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_SCLDDRClkDelaySet_DDR_MODULE_ID_uint8_t 0x00002B63 // PLIB_DDR_PHY_SCLDDRClkDelaySet@DDR_MODULE_ID@uint8_t
#define IDH_PLIB_DDR_PHY_HalfRateSet_DDR_MODULE_ID         0x00002B64 // PLIB_DDR_PHY_HalfRateSet@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_SCLStart_DDR_MODULE_ID            0x00002B65 // PLIB_DDR_PHY_SCLStart@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_SCLStatus_DDR_MODULE_ID           0x00002B66 // PLIB_DDR_PHY_SCLStatus@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_AddCtlDriveStrengthSet_DDR_MODULE_ID_DDR_PHY_DRIVE_STRENGTH 0x00002B67 // PLIB_DDR_PHY_AddCtlDriveStrengthSet@DDR_MODULE_ID@DDR_PHY_DRIVE_STRENGTH
#define IDH_PLIB_DDR_PHY_DataDriveStrengthSet_DDR_MODULE_ID_DDR_PHY_DRIVE_STRENGTH 0x00002B68 // PLIB_DDR_PHY_DataDriveStrengthSet@DDR_MODULE_ID@DDR_PHY_DRIVE_STRENGTH
#define IDH_PLIB_DDR_PHY_WriteCmdDelayDisable_DDR_MODULE_ID 0x00002B69 // PLIB_DDR_PHY_WriteCmdDelayDisable@DDR_MODULE_ID
#define IDH_PLIB_DDR_PHY_WriteCmdDelayEnable_DDR_MODULE_ID 0x00002B6A // PLIB_DDR_PHY_WriteCmdDelayEnable@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsAddressMapping_DDR_MODULE_ID    0x00002B6B // PLIB_DDR_ExistsAddressMapping@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsArbitrationControl_DDR_MODULE_ID 0x00002B6C // PLIB_DDR_ExistsArbitrationControl@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsAutoPowerDown_DDR_MODULE_ID     0x00002B6D // PLIB_DDR_ExistsAutoPowerDown@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsAutoPrecharge_DDR_MODULE_ID     0x00002B6E // PLIB_DDR_ExistsAutoPrecharge@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsAutoSelfRefresh_DDR_MODULE_ID   0x00002B6F // PLIB_DDR_ExistsAutoSelfRefresh@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsDDRCommands_DDR_MODULE_ID       0x00002B70 // PLIB_DDR_ExistsDDRCommands@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsDDRControllerConfig_DDR_MODULE_ID 0x00002B71 // PLIB_DDR_ExistsDDRControllerConfig@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsODTConfig_DDR_MODULE_ID         0x00002B72 // PLIB_DDR_ExistsODTConfig@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsPHY_DLLCalibration_DDR_MODULE_ID 0x00002B73 // PLIB_DDR_ExistsPHY_DLLCalibration@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsPHY_PadConfig_DDR_MODULE_ID     0x00002B74 // PLIB_DDR_ExistsPHY_PadConfig@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsPHY_SCLConfig_DDR_MODULE_ID     0x00002B75 // PLIB_DDR_ExistsPHY_SCLConfig@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsRefreshConfig_DDR_MODULE_ID     0x00002B76 // PLIB_DDR_ExistsRefreshConfig@DDR_MODULE_ID
#define IDH_PLIB_DDR_ExistsTimingDelays_DDR_MODULE_ID      0x00002B77 // PLIB_DDR_ExistsTimingDelays@DDR_MODULE_ID
#define IDH_DDR_CMD_IDLE_NOP                               0x00002B78 // DDR_CMD_IDLE_NOP
#define IDH_DDR_PHY_DDR_TYPE                               0x00002B79 // DDR_PHY_DDR_TYPE
#define IDH_DDR_CMD_LOAD_MODE                              0x00002B7A // DDR_CMD_LOAD_MODE
#define IDH_DDR_PHY_DRIVE_STRENGTH                         0x00002B7B // DDR_PHY_DRIVE_STRENGTH
#define IDH_DDR_CMD_PRECHARGE_ALL                          0x00002B7C // DDR_CMD_PRECHARGE_ALL
#define IDH_DDR_PHY_ODT                                    0x00002B7D // DDR_PHY_ODT
#define IDH_DDR_CMD_REFRESH                                0x00002B7E // DDR_CMD_REFRESH
#define IDH_DDR_PHY_PREAMBLE_DLY                           0x00002B7F // DDR_PHY_PREAMBLE_DLY
#define IDH_DDR_PHY_SCL_BURST_MODE                         0x00002B80 // DDR_PHY_SCL_BURST_MODE
#define IDH_DDR_PHY_SCL_DELAY                              0x00002B81 // DDR_PHY_SCL_DELAY
#define IDH_DDR_HOST_CMD_REG                               0x00002B82 // DDR_HOST_CMD_REG
#define IDH_DDR_MODULE_ID                                  0x00002B83 // DDR_MODULE_ID
#define IDH_DDR_TARGET                                     0x00002B84 // DDR_TARGET
#define IDH_PLIB_DDR_Files                                 0x00002B85 // PLIB DDR Files
#define IDH_plib_ddr_h                                     0x00002B86 // plib_ddr.h
#define IDH_EBI_Peripheral_Library                         0x00002B87 // EBI Peripheral Library
#define IDH_PLIB_EBI_Introduction                          0x00002B88 // PLIB EBI Introduction
#define IDH_PLIB_EBI_Using_the_Library                     0x00002B89 // PLIB EBI Using the Library
#define IDH_PLIB_EBI_Library_Overview                      0x00002B8A // PLIB EBI Library Overview
#define IDH_PLIB_EBI_How_the_Library_Works                 0x00002B8B // PLIB EBI How the Library Works
#define IDH_PLIB_EBI_Configuring_the_Library               0x00002B8C // PLIB EBI Configuring the Library
#define IDH_PLIB_EBI_Library_Interface                     0x00002B8D // PLIB EBI Library Interface
#define IDH_PLIB_EBI_AddressHoldTimeGet_EBI_MODULE_ID_int  0x00002B8E // PLIB_EBI_AddressHoldTimeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_AddressSetupTimeGet_EBI_MODULE_ID_int 0x00002B8F // PLIB_EBI_AddressSetupTimeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_BaseAddressGet_EBI_MODULE_ID_int      0x00002B90 // PLIB_EBI_BaseAddressGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_ControlEnableGet_EBI_MODULE_ID        0x00002B91 // PLIB_EBI_ControlEnableGet@EBI_MODULE_ID
#define IDH_PLIB_EBI_DataTurnAroundTimeGet_EBI_MODULE_ID_int 0x00002B92 // PLIB_EBI_DataTurnAroundTimeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_FlashPowerDownModeGet_EBI_MODULE_ID   0x00002B93 // PLIB_EBI_FlashPowerDownModeGet@EBI_MODULE_ID
#define IDH_PLIB_EBI_FlashResetPinGet_EBI_MODULE_ID        0x00002B94 // PLIB_EBI_FlashResetPinGet@EBI_MODULE_ID
#define IDH_PLIB_EBI_PageModeGet_EBI_MODULE_ID_int         0x00002B95 // PLIB_EBI_PageModeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_PageReadCycleTimeGet_EBI_MODULE_ID_int 0x00002B96 // PLIB_EBI_PageReadCycleTimeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_ReadCycleTimeGet_EBI_MODULE_ID_int    0x00002B97 // PLIB_EBI_ReadCycleTimeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_ReadyModeGet_EBI_MODULE_ID_int        0x00002B98 // PLIB_EBI_ReadyModeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_StaticMemoryWidthRegisterGet_EBI_MODULE_ID_int 0x00002B99 // PLIB_EBI_StaticMemoryWidthRegisterGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_WritePulseWidthGet_EBI_MODULE_ID_int  0x00002B9A // PLIB_EBI_WritePulseWidthGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_MemoryPageSizeGet_EBI_MODULE_ID_int   0x00002B9B // PLIB_EBI_MemoryPageSizeGet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_FlashTimingGet_EBI_MODULE_ID          0x00002B9C // PLIB_EBI_FlashTimingGet@EBI_MODULE_ID
#define IDH_PLIB_EBI_AddressPinEnableBitsSet_EBI_MODULE_ID_EBI_ADDRESS_PORT 0x00002B9D // PLIB_EBI_AddressPinEnableBitsSet@EBI_MODULE_ID@EBI_ADDRESS_PORT
#define IDH_PLIB_EBI_BaseAddressSet_EBI_MODULE_ID_int_uint32_t 0x00002B9E // PLIB_EBI_BaseAddressSet@EBI_MODULE_ID@int@uint32_t
#define IDH_PLIB_EBI_ByteSelectPinSet_EBI_MODULE_ID_bool_bool 0x00002B9F // PLIB_EBI_ByteSelectPinSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_ChipSelectEnableSet_EBI_MODULE_ID_bool_bool_bool_bool 0x00002BA0 // PLIB_EBI_ChipSelectEnableSet@EBI_MODULE_ID@bool@bool@bool@bool
#define IDH_PLIB_EBI_DataEnableSet_EBI_MODULE_ID_bool_bool 0x00002BA1 // PLIB_EBI_DataEnableSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_FlashPowerDownModeSet_EBI_MODULE_ID_bool 0x00002BA2 // PLIB_EBI_FlashPowerDownModeSet@EBI_MODULE_ID@bool
#define IDH_PLIB_EBI_FlashResetPinSet_EBI_MODULE_ID_bool   0x00002BA3 // PLIB_EBI_FlashResetPinSet@EBI_MODULE_ID@bool
#define IDH_PLIB_EBI_FlashTimingSet_EBI_MODULE_ID_int      0x00002BA4 // PLIB_EBI_FlashTimingSet@EBI_MODULE_ID@int
#define IDH_PLIB_EBI_MemoryCharacteristicsSet_EBI_MODULE_ID_int_EBI_MEMORY_TYPE_EBI_MEMORY_SIZE_EBI_C 0x00002BA5 // PLIB_EBI_MemoryCharacteristicsSet@EBI_MODULE_ID@int@EBI_MEMORY_TYPE@EBI_MEMORY_SIZE@EBI_CS_TIMING
#define IDH_PLIB_EBI_MemoryPagingSet_EBI_MODULE_ID_int_bool_EBI_PAGE_SIZE 0x00002BA6 // PLIB_EBI_MemoryPagingSet@EBI_MODULE_ID@int@bool@EBI_PAGE_SIZE
#define IDH_PLIB_EBI_MemoryTimingConfigSet_EBI_MODULE_ID_int_int_int_int_int_int_int 0x00002BA7 // PLIB_EBI_MemoryTimingConfigSet@EBI_MODULE_ID@int@int@int@int@int@int@int
#define IDH_PLIB_EBI_ReadyPin1ConfigSet_EBI_MODULE_ID_bool_bool 0x00002BA8 // PLIB_EBI_ReadyPin1ConfigSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_ReadyPin2ConfigSet_EBI_MODULE_ID_bool_bool 0x00002BA9 // PLIB_EBI_ReadyPin2ConfigSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_ReadyPin3ConfigSet_EBI_MODULE_ID_bool_bool 0x00002BAA // PLIB_EBI_ReadyPin3ConfigSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_ReadyPinSensSet_EBI_MODULE_ID_bool    0x00002BAB // PLIB_EBI_ReadyPinSensSet@EBI_MODULE_ID@bool
#define IDH_PLIB_EBI_StaticMemoryWidthRegisterSet_EBI_MODULE_ID_int_EBI_STATIC_MEMORY_WIDTH 0x00002BAC // PLIB_EBI_StaticMemoryWidthRegisterSet@EBI_MODULE_ID@int@EBI_STATIC_MEMORY_WIDTH
#define IDH_PLIB_EBI_WriteOutputControlSet_EBI_MODULE_ID_bool_bool 0x00002BAD // PLIB_EBI_WriteOutputControlSet@EBI_MODULE_ID@bool@bool
#define IDH_PLIB_EBI_ControlEnableSet_EBI_MODULE_ID_bool   0x00002BAE // PLIB_EBI_ControlEnableSet@EBI_MODULE_ID@bool
#define IDH_PLIB_EBI_ReadyModeSet_EBI_MODULE_ID_bool_bool_bool 0x00002BAF // PLIB_EBI_ReadyModeSet@EBI_MODULE_ID@bool@bool@bool
#define IDH_PLIB_EBI_ExistsAddressHoldTime_EBI_MODULE_ID   0x00002BB0 // PLIB_EBI_ExistsAddressHoldTime@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsAddressPinEnableBits_EBI_MODULE_ID 0x00002BB1 // PLIB_EBI_ExistsAddressPinEnableBits@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsAddressSetupTime_EBI_MODULE_ID  0x00002BB2 // PLIB_EBI_ExistsAddressSetupTime@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsBaseAddress_EBI_MODULE_ID       0x00002BB3 // PLIB_EBI_ExistsBaseAddress@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsByteSelectPin_EBI_MODULE_ID     0x00002BB4 // PLIB_EBI_ExistsByteSelectPin@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsChipSelectEnable_EBI_MODULE_ID  0x00002BB5 // PLIB_EBI_ExistsChipSelectEnable@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsControlEnable_EBI_MODULE_ID     0x00002BB6 // PLIB_EBI_ExistsControlEnable@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsDataEnable_EBI_MODULE_ID        0x00002BB7 // PLIB_EBI_ExistsDataEnable@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsDataTurnAroundTime_EBI_MODULE_ID 0x00002BB8 // PLIB_EBI_ExistsDataTurnAroundTime@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsFlashPowerDownMode_EBI_MODULE_ID 0x00002BB9 // PLIB_EBI_ExistsFlashPowerDownMode@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsFlashResetPin_EBI_MODULE_ID     0x00002BBA // PLIB_EBI_ExistsFlashResetPin@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsFlashTiming_EBI_MODULE_ID       0x00002BBB // PLIB_EBI_ExistsFlashTiming@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsMemoryCharacteristics_EBI_MODULE_ID 0x00002BBC // PLIB_EBI_ExistsMemoryCharacteristics@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsMemoryPaging_EBI_MODULE_ID      0x00002BBD // PLIB_EBI_ExistsMemoryPaging@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsMemoryTimingConfig_EBI_MODULE_ID 0x00002BBE // PLIB_EBI_ExistsMemoryTimingConfig@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsPageMode_EBI_MODULE_ID          0x00002BBF // PLIB_EBI_ExistsPageMode@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsPageReadTime_EBI_MODULE_ID      0x00002BC0 // PLIB_EBI_ExistsPageReadTime@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadCycleTime_EBI_MODULE_ID     0x00002BC1 // PLIB_EBI_ExistsReadCycleTime@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadyMode_EBI_MODULE_ID         0x00002BC2 // PLIB_EBI_ExistsReadyMode@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadyPin1Config_EBI_MODULE_ID   0x00002BC3 // PLIB_EBI_ExistsReadyPin1Config@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadyPin2Config_EBI_MODULE_ID   0x00002BC4 // PLIB_EBI_ExistsReadyPin2Config@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadyPin3Config_EBI_MODULE_ID   0x00002BC5 // PLIB_EBI_ExistsReadyPin3Config@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsReadyPinSens_EBI_MODULE_ID      0x00002BC6 // PLIB_EBI_ExistsReadyPinSens@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsStaticMemoryWidthRegister_EBI_MODULE_ID 0x00002BC7 // PLIB_EBI_ExistsStaticMemoryWidthRegister@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsWriteOutputControl_EBI_MODULE_ID 0x00002BC8 // PLIB_EBI_ExistsWriteOutputControl@EBI_MODULE_ID
#define IDH_PLIB_EBI_ExistsWritePulseWidth_EBI_MODULE_ID   0x00002BC9 // PLIB_EBI_ExistsWritePulseWidth@EBI_MODULE_ID
#define IDH_EBI_ADDRESS_PORT                               0x00002BCA // EBI_ADDRESS_PORT
#define IDH_EBI_CS_TIMING                                  0x00002BCB // EBI_CS_TIMING
#define IDH_EBI_MEMORY_SIZE                                0x00002BCC // EBI_MEMORY_SIZE
#define IDH_EBI_MEMORY_TYPE                                0x00002BCD // EBI_MEMORY_TYPE
#define IDH_EBI_MODULE_ID                                  0x00002BCE // EBI_MODULE_ID
#define IDH_EBI_PAGE_SIZE                                  0x00002BCF // EBI_PAGE_SIZE
#define IDH_EBI_STATIC_MEMORY_WIDTH                        0x00002BD0 // EBI_STATIC_MEMORY_WIDTH
#define IDH_PLIB_EBI_Files                                 0x00002BD1 // PLIB EBI Files
#define IDH_plib_ebi_h                                     0x00002BD2 // plib_ebi.h
#define IDH_plib_ebi_help_h                                0x00002BD3 // plib_ebi_help.h
#define IDH_Ethernet_Peripheral_Library                    0x00002BD4 // Ethernet Peripheral Library
#define IDH_PLIB_ETH_Introduction                          0x00002BD5 // PLIB ETH Introduction
#define IDH_PLIB_ETH_Using_the_Library                     0x00002BD6 // PLIB ETH Using the Library
#define IDH_PLIB_ETH_Hardware_Abstraction_Model            0x00002BD7 // PLIB ETH Hardware Abstraction Model
#define IDH_PLIB_ETH_Library_Overview                      0x00002BD8 // PLIB ETH Library Overview
#define IDH_PLIB_ETH_How_the_Library_Works                 0x00002BD9 // PLIB ETH How the Library Works
#define IDH_PLIB_ETH_Ethernet_Frame_Overview               0x00002BDA // PLIB ETH Ethernet Frame Overview
#define IDH_PLIB_ETH_Ethernet_Controller_Operation         0x00002BDB // PLIB ETH Ethernet Controller Operation
#define IDH_PLIB_ETH_Media_Independent_Interface__MII_     0x00002BDC // PLIB ETH Media Independent Interface (MII)
#define IDH_PLIB_ETH_Reduced_Media_Independent_Interface__RMII_ 0x00002BDD // PLIB ETH Reduced Media Independent Interface (RMII)
#define IDH_PLIB_ETH_Flow_Control_Overview                 0x00002BDE // PLIB ETH Flow Control Overview
#define IDH_PLIB_ETH_Receive_Filtering_Overview            0x00002BDF // PLIB ETH Receive Filtering Overview
#define IDH_PLIB_ETH_Ethernet_DMA_and_Buffer_Management_Engine 0x00002BE0 // PLIB ETH Ethernet DMA and Buffer Management Engine
#define IDH_PLIB_ETH_Sample_Code                           0x00002BE1 // PLIB ETH Sample Code
#define IDH_PLIB_ETH_Initialization                        0x00002BE2 // PLIB ETH Initialization
#define IDH_PLIB_ETH_Descriptor_Tables                     0x00002BE3 // PLIB ETH Descriptor Tables
#define IDH_PLIB_ETH_Transmit                              0x00002BE4 // PLIB ETH Transmit
#define IDH_PLIB_ETH_Receive                               0x00002BE5 // PLIB ETH Receive
#define IDH_PLIB_ETH_Support_for_Legacy__Ethernet_Controller_Library_ 0x00002BE6 // PLIB ETH Support for Legacy "Ethernet Controller Library"
#define IDH_PLIB_ETH_Configuring_the_Library               0x00002BE7 // PLIB ETH Configuring the Library
#define IDH_PLIB_ETH_Library_Interface                     0x00002BE8 // PLIB ETH Library Interface
#define IDH_PLIB_ETH_AutoDetectPadClear_ETH_MODULE_ID_ETH_AUTOPAD_OPTION 0x00002BE9 // PLIB_ETH_AutoDetectPadClear@ETH_MODULE_ID@ETH_AUTOPAD_OPTION
#define IDH_PLIB_ETH_AutoDetectPadGet_ETH_MODULE_ID        0x00002BEA // PLIB_ETH_AutoDetectPadGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_AutoDetectPadSet_ETH_MODULE_ID_ETH_AUTOPAD_OPTION 0x00002BEB // PLIB_ETH_AutoDetectPadSet@ETH_MODULE_ID@ETH_AUTOPAD_OPTION
#define IDH_PLIB_ETH_BackToBackIPGGet_ETH_MODULE_ID        0x00002BEC // PLIB_ETH_BackToBackIPGGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_BackToBackIPGSet_ETH_MODULE_ID_uint8_t 0x00002BED // PLIB_ETH_BackToBackIPGSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_CollisionWindowGet_ETH_MODULE_ID      0x00002BEE // PLIB_ETH_CollisionWindowGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_CollisionWindowSet_ETH_MODULE_ID_uint8_t 0x00002BEF // PLIB_ETH_CollisionWindowSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_DelayedCRCDisable_ETH_MODULE_ID       0x00002BF0 // PLIB_ETH_DelayedCRCDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_DelayedCRCEnable_ETH_MODULE_ID        0x00002BF1 // PLIB_ETH_DelayedCRCEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_DelayedCRCIsEnabled_ETH_MODULE_ID     0x00002BF2 // PLIB_ETH_DelayedCRCIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_Disable_ETH_MODULE_ID                 0x00002BF3 // PLIB_ETH_Disable@ETH_MODULE_ID
#define IDH_PLIB_ETH_Enable_ETH_MODULE_ID                  0x00002BF4 // PLIB_ETH_Enable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExcessDeferDisable_ETH_MODULE_ID      0x00002BF5 // PLIB_ETH_ExcessDeferDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExcessDeferEnable_ETH_MODULE_ID       0x00002BF6 // PLIB_ETH_ExcessDeferEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExcessDeferIsEnabled_ETH_MODULE_ID    0x00002BF7 // PLIB_ETH_ExcessDeferIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_FrameLengthCheckDisable_ETH_MODULE_ID 0x00002BF8 // PLIB_ETH_FrameLengthCheckDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_FrameLengthCheckEnable_ETH_MODULE_ID  0x00002BF9 // PLIB_ETH_FrameLengthCheckEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_FrameLengthCheckIsEnabled_ETH_MODULE_ID 0x00002BFA // PLIB_ETH_FrameLengthCheckIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_FullDuplexDisable_ETH_MODULE_ID       0x00002BFB // PLIB_ETH_FullDuplexDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_FullDuplexEnable_ETH_MODULE_ID        0x00002BFC // PLIB_ETH_FullDuplexEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_FullDuplexIsEnabled_ETH_MODULE_ID     0x00002BFD // PLIB_ETH_FullDuplexIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_HugeFrameDisable_ETH_MODULE_ID        0x00002BFE // PLIB_ETH_HugeFrameDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_HugeFrameEnable_ETH_MODULE_ID         0x00002BFF // PLIB_ETH_HugeFrameEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_HugeFrameIsEnabled_ETH_MODULE_ID      0x00002C00 // PLIB_ETH_HugeFrameIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_IsEnabled_ETH_MODULE_ID               0x00002C01 // PLIB_ETH_IsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_LongPreambleDisable_ETH_MODULE_ID     0x00002C02 // PLIB_ETH_LongPreambleDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_LongPreambleEnable_ETH_MODULE_ID      0x00002C03 // PLIB_ETH_LongPreambleEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_LongPreambleIsEnabled_ETH_MODULE_ID   0x00002C04 // PLIB_ETH_LongPreambleIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_LoopbackDisable_ETH_MODULE_ID         0x00002C05 // PLIB_ETH_LoopbackDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_LoopbackEnable_ETH_MODULE_ID          0x00002C06 // PLIB_ETH_LoopbackEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_LoopbackIsEnabled_ETH_MODULE_ID       0x00002C07 // PLIB_ETH_LoopbackIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MaxFrameLengthGet_ETH_MODULE_ID       0x00002C08 // PLIB_ETH_MaxFrameLengthGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_MaxFrameLengthSet_ETH_MODULE_ID_uint16_t 0x00002C09 // PLIB_ETH_MaxFrameLengthSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_MIIMClockGet_ETH_MODULE_ID            0x00002C0A // PLIB_ETH_MIIMClockGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMClockSet_ETH_MODULE_ID_ETH_MIIM_CLK 0x00002C0B // PLIB_ETH_MIIMClockSet@ETH_MODULE_ID@ETH_MIIM_CLK
#define IDH_PLIB_ETH_MIIMNoPreDisable_ETH_MODULE_ID        0x00002C0C // PLIB_ETH_MIIMNoPreDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMNoPreEnable_ETH_MODULE_ID         0x00002C0D // PLIB_ETH_MIIMNoPreEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMNoPreIsEnabled_ETH_MODULE_ID      0x00002C0E // PLIB_ETH_MIIMNoPreIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_NonBackToBackIPG1Get_ETH_MODULE_ID    0x00002C0F // PLIB_ETH_NonBackToBackIPG1Get@ETH_MODULE_ID
#define IDH_PLIB_ETH_NonBackToBackIPG1Set_ETH_MODULE_ID_uint8_t 0x00002C10 // PLIB_ETH_NonBackToBackIPG1Set@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_NonBackToBackIPG2Get_ETH_MODULE_ID    0x00002C11 // PLIB_ETH_NonBackToBackIPG2Get@ETH_MODULE_ID
#define IDH_PLIB_ETH_NonBackToBackIPG2Set_ETH_MODULE_ID_uint8_t 0x00002C12 // PLIB_ETH_NonBackToBackIPG2Set@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_PauseTimerGet_ETH_MODULE_ID           0x00002C13 // PLIB_ETH_PauseTimerGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PauseTimerSet_ETH_MODULE_ID_uint16_t  0x00002C14 // PLIB_ETH_PauseTimerSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_ReceiveBufferSizeGet_ETH_MODULE_ID    0x00002C15 // PLIB_ETH_ReceiveBufferSizeGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReceiveBufferSizeSet_ETH_MODULE_ID_uint8_t 0x00002C16 // PLIB_ETH_ReceiveBufferSizeSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_ReceiveDisable_ETH_MODULE_ID          0x00002C17 // PLIB_ETH_ReceiveDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReceiveEnable_ETH_MODULE_ID           0x00002C18 // PLIB_ETH_ReceiveEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReceiveIsEnabled_ETH_MODULE_ID        0x00002C19 // PLIB_ETH_ReceiveIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReTxMaxGet_ETH_MODULE_ID              0x00002C1A // PLIB_ETH_ReTxMaxGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReTxMaxSet_ETH_MODULE_ID_uint16_t     0x00002C1B // PLIB_ETH_ReTxMaxSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_RMIISpeedGet_ETH_MODULE_ID            0x00002C1C // PLIB_ETH_RMIISpeedGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RMIISpeedSet_ETH_MODULE_ID_ETH_RMII_SPEED 0x00002C1D // PLIB_ETH_RMIISpeedSet@ETH_MODULE_ID@ETH_RMII_SPEED
#define IDH_PLIB_ETH_StopInIdleDisable_ETH_MODULE_ID       0x00002C1E // PLIB_ETH_StopInIdleDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_StopInIdleEnable_ETH_MODULE_ID        0x00002C1F // PLIB_ETH_StopInIdleEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_StopInIdleIsEnabled_ETH_MODULE_ID     0x00002C20 // PLIB_ETH_StopInIdleIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_EventsClr_ETH_MODULE_ID_PLIB_ETH_EVENTS 0x00002C21 // PLIB_ETH_EventsClr@ETH_MODULE_ID@PLIB_ETH_EVENTS
#define IDH_PLIB_ETH_EventsEnableClr_ETH_MODULE_ID_PLIB_ETH_EVENTS 0x00002C22 // PLIB_ETH_EventsEnableClr@ETH_MODULE_ID@PLIB_ETH_EVENTS
#define IDH_PLIB_ETH_EventsEnableGet_ETH_MODULE_ID         0x00002C23 // PLIB_ETH_EventsEnableGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_EventsEnableSet_ETH_MODULE_ID_PLIB_ETH_EVENTS 0x00002C24 // PLIB_ETH_EventsEnableSet@ETH_MODULE_ID@PLIB_ETH_EVENTS
#define IDH_PLIB_ETH_EventsEnableWrite_ETH_MODULE_ID_PLIB_ETH_EVENTS 0x00002C25 // PLIB_ETH_EventsEnableWrite@ETH_MODULE_ID@PLIB_ETH_EVENTS
#define IDH_PLIB_ETH_EventsGet_ETH_MODULE_ID               0x00002C26 // PLIB_ETH_EventsGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_MACGetAddress_ETH_MODULE_ID_uint8_t__ 0x00002C27 // PLIB_ETH_MACGetAddress@ETH_MODULE_ID@uint8_t *
#define IDH_PLIB_ETH_MACSetAddress_ETH_MODULE_ID_uint8_t__ 0x00002C28 // PLIB_ETH_MACSetAddress@ETH_MODULE_ID@uint8_t *
#define IDH_PLIB_ETH_MACSetMaxFrame_ETH_MODULE_ID_uint16_t 0x00002C29 // PLIB_ETH_MACSetMaxFrame@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_MCSRxResetDisable_ETH_MODULE_ID       0x00002C2A // PLIB_ETH_MCSRxResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MCSRxResetEnable_ETH_MODULE_ID        0x00002C2B // PLIB_ETH_MCSRxResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MCSRxResetIsEnabled_ETH_MODULE_ID     0x00002C2C // PLIB_ETH_MCSRxResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MCSTxResetDisable_ETH_MODULE_ID       0x00002C2D // PLIB_ETH_MCSTxResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MCSTxResetEnable_ETH_MODULE_ID        0x00002C2E // PLIB_ETH_MCSTxResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MCSTxResetIsEnabled_ETH_MODULE_ID     0x00002C2F // PLIB_ETH_MCSTxResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMReadDataGet_ETH_MODULE_ID         0x00002C30 // PLIB_ETH_MIIMReadDataGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMReadStart_ETH_MODULE_ID           0x00002C31 // PLIB_ETH_MIIMReadStart@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMResetDisable_ETH_MODULE_ID        0x00002C32 // PLIB_ETH_MIIMResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMResetEnable_ETH_MODULE_ID         0x00002C33 // PLIB_ETH_MIIMResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMResetIsEnabled_ETH_MODULE_ID      0x00002C34 // PLIB_ETH_MIIMResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanIncrEnable_ETH_MODULE_ID      0x00002C35 // PLIB_ETH_MIIMScanIncrEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanIncrDisable_ETH_MODULE_ID     0x00002C36 // PLIB_ETH_MIIMScanIncrDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanIncrIsEnabled_ETH_MODULE_ID   0x00002C37 // PLIB_ETH_MIIMScanIncrIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanModeDisable_ETH_MODULE_ID     0x00002C38 // PLIB_ETH_MIIMScanModeDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanModeEnable_ETH_MODULE_ID      0x00002C39 // PLIB_ETH_MIIMScanModeEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMScanModeIsEnabled_ETH_MODULE_ID   0x00002C3A // PLIB_ETH_MIIMScanModeIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMWriteDataSet_ETH_MODULE_ID_uint16_t 0x00002C3B // PLIB_ETH_MIIMWriteDataSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_MIIMWriteStart_ETH_MODULE_ID          0x00002C3C // PLIB_ETH_MIIMWriteStart@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIResetDisable_ETH_MODULE_ID         0x00002C3D // PLIB_ETH_MIIResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIResetEnable_ETH_MODULE_ID          0x00002C3E // PLIB_ETH_MIIResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIResetIsEnabled_ETH_MODULE_ID       0x00002C3F // PLIB_ETH_MIIResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_PHYAddressGet_ETH_MODULE_ID           0x00002C40 // PLIB_ETH_PHYAddressGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PHYAddressSet_ETH_MODULE_ID_uint8_t   0x00002C41 // PLIB_ETH_PHYAddressSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_RegisterAddressGet_ETH_MODULE_ID      0x00002C42 // PLIB_ETH_RegisterAddressGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RegisterAddressSet_ETH_MODULE_ID_uint8_t 0x00002C43 // PLIB_ETH_RegisterAddressSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_RMIIResetDisable_ETH_MODULE_ID        0x00002C44 // PLIB_ETH_RMIIResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RMIIResetEnable_ETH_MODULE_ID         0x00002C45 // PLIB_ETH_RMIIResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RMIIResetIsEnabled_ETH_MODULE_ID      0x00002C46 // PLIB_ETH_RMIIResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxBufferCountDecrement_ETH_MODULE_ID  0x00002C47 // PLIB_ETH_RxBufferCountDecrement@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxDisable_ETH_MODULE_ID               0x00002C48 // PLIB_ETH_RxDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxEnable_ETH_MODULE_ID                0x00002C49 // PLIB_ETH_RxEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxFuncResetDisable_ETH_MODULE_ID      0x00002C4A // PLIB_ETH_RxFuncResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxFuncResetEnable_ETH_MODULE_ID       0x00002C4B // PLIB_ETH_RxFuncResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxFuncResetIsEnabled_ETH_MODULE_ID    0x00002C4C // PLIB_ETH_RxFuncResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxIsEnabled_ETH_MODULE_ID             0x00002C4D // PLIB_ETH_RxIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxPacketDescAddrGet_ETH_MODULE_ID     0x00002C4E // PLIB_ETH_RxPacketDescAddrGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxPacketDescAddrSet_ETH_MODULE_ID_uint8_t__ 0x00002C4F // PLIB_ETH_RxPacketDescAddrSet@ETH_MODULE_ID@uint8_t *
#define IDH_PLIB_ETH_TestPauseDisable_ETH_MODULE_ID        0x00002C50 // PLIB_ETH_TestPauseDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TestPauseEnable_ETH_MODULE_ID         0x00002C51 // PLIB_ETH_TestPauseEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TestPauseIsEnabled_ETH_MODULE_ID      0x00002C52 // PLIB_ETH_TestPauseIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxFuncResetDisable_ETH_MODULE_ID      0x00002C53 // PLIB_ETH_TxFuncResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxFuncResetEnable_ETH_MODULE_ID       0x00002C54 // PLIB_ETH_TxFuncResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxFuncResetIsEnabled_ETH_MODULE_ID    0x00002C55 // PLIB_ETH_TxFuncResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxPacketDescAddrGet_ETH_MODULE_ID     0x00002C56 // PLIB_ETH_TxPacketDescAddrGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxPacketDescAddrSet_ETH_MODULE_ID_uint8_t__ 0x00002C57 // PLIB_ETH_TxPacketDescAddrSet@ETH_MODULE_ID@uint8_t *
#define IDH_PLIB_ETH_TxRTSDisable_ETH_MODULE_ID            0x00002C58 // PLIB_ETH_TxRTSDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxRTSEnable_ETH_MODULE_ID             0x00002C59 // PLIB_ETH_TxRTSEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxRTSIsEnabled_ETH_MODULE_ID          0x00002C5A // PLIB_ETH_TxRTSIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_CRCDisable_ETH_MODULE_ID              0x00002C5B // PLIB_ETH_CRCDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_CRCEnable_ETH_MODULE_ID               0x00002C5C // PLIB_ETH_CRCEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_CRCIsEnabled_ETH_MODULE_ID            0x00002C5D // PLIB_ETH_CRCIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_DataNotValid_ETH_MODULE_ID            0x00002C5E // PLIB_ETH_DataNotValid@ETH_MODULE_ID
#define IDH_PLIB_ETH_EthernetIsBusy_ETH_MODULE_ID          0x00002C5F // PLIB_ETH_EthernetIsBusy@ETH_MODULE_ID
#define IDH_PLIB_ETH_LinkHasFailed_ETH_MODULE_ID           0x00002C60 // PLIB_ETH_LinkHasFailed@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMIsBusy_ETH_MODULE_ID              0x00002C61 // PLIB_ETH_MIIMIsBusy@ETH_MODULE_ID
#define IDH_PLIB_ETH_MIIMIsScanning_ETH_MODULE_ID          0x00002C62 // PLIB_ETH_MIIMIsScanning@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReceiveIsBusy_ETH_MODULE_ID           0x00002C63 // PLIB_ETH_ReceiveIsBusy@ETH_MODULE_ID
#define IDH_PLIB_ETH_TransmitIsBusy_ETH_MODULE_ID          0x00002C64 // PLIB_ETH_TransmitIsBusy@ETH_MODULE_ID
#define IDH_PLIB_ETH_ClearDataNotValid_ETH_MODULE_ID       0x00002C65 // PLIB_ETH_ClearDataNotValid@ETH_MODULE_ID
#define IDH_PLIB_ETH_HashTableGet_ETH_MODULE_ID            0x00002C66 // PLIB_ETH_HashTableGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_HashTableSet_ETH_MODULE_ID_uint64_t   0x00002C67 // PLIB_ETH_HashTableSet@ETH_MODULE_ID@uint64_t
#define IDH_PLIB_ETH_PassAllDisable_ETH_MODULE_ID          0x00002C68 // PLIB_ETH_PassAllDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_PassAllEnable_ETH_MODULE_ID           0x00002C69 // PLIB_ETH_PassAllEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_PassAllIsEnabled_ETH_MODULE_ID        0x00002C6A // PLIB_ETH_PassAllIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_PatternMatchChecksumGet_ETH_MODULE_ID 0x00002C6B // PLIB_ETH_PatternMatchChecksumGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PatternMatchChecksumSet_ETH_MODULE_ID_uint16_t 0x00002C6C // PLIB_ETH_PatternMatchChecksumSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_PatternMatchGet_ETH_MODULE_ID         0x00002C6D // PLIB_ETH_PatternMatchGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PatternMatchModeGet_ETH_MODULE_ID     0x00002C6E // PLIB_ETH_PatternMatchModeGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PatternMatchModeSet_ETH_MODULE_ID_ETH_PATTERN_MATCH_MODE 0x00002C6F // PLIB_ETH_PatternMatchModeSet@ETH_MODULE_ID@ETH_PATTERN_MATCH_MODE
#define IDH_PLIB_ETH_PatternMatchOffsetGet_ETH_MODULE_ID   0x00002C70 // PLIB_ETH_PatternMatchOffsetGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_PatternMatchOffsetSet_ETH_MODULE_ID_uint16_t 0x00002C71 // PLIB_ETH_PatternMatchOffsetSet@ETH_MODULE_ID@uint16_t
#define IDH_PLIB_ETH_PatternMatchSet_ETH_MODULE_ID_uint64_t 0x00002C72 // PLIB_ETH_PatternMatchSet@ETH_MODULE_ID@uint64_t
#define IDH_PLIB_ETH_PurePreambleDisable_ETH_MODULE_ID     0x00002C73 // PLIB_ETH_PurePreambleDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_PurePreambleEnable_ETH_MODULE_ID      0x00002C74 // PLIB_ETH_PurePreambleEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_PurePreambleIsEnabled_ETH_MODULE_ID   0x00002C75 // PLIB_ETH_PurePreambleIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_ReceiveFilterDisable_ETH_MODULE_ID_ETH_RECEIVE_FILTER 0x00002C76 // PLIB_ETH_ReceiveFilterDisable@ETH_MODULE_ID@ETH_RECEIVE_FILTER
#define IDH_PLIB_ETH_ReceiveFilterEnable_ETH_MODULE_ID_ETH_RECEIVE_FILTER 0x00002C77 // PLIB_ETH_ReceiveFilterEnable@ETH_MODULE_ID@ETH_RECEIVE_FILTER
#define IDH_PLIB_ETH_ReceiveFilterIsEnable_ETH_MODULE_ID_ETH_RECEIVE_FILTER 0x00002C78 // PLIB_ETH_ReceiveFilterIsEnable@ETH_MODULE_ID@ETH_RECEIVE_FILTER
#define IDH_PLIB_ETH_StationAddressGet_ETH_MODULE_ID_uint8_t 0x00002C79 // PLIB_ETH_StationAddressGet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_StationAddressSet_ETH_MODULE_ID_uint8_t_uint8_t 0x00002C7A // PLIB_ETH_StationAddressSet@ETH_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_ETH_RxFiltersClr_ETH_MODULE_ID_ETH_RX_FILTERS 0x00002C7B // PLIB_ETH_RxFiltersClr@ETH_MODULE_ID@ETH_RX_FILTERS
#define IDH_PLIB_ETH_RxFiltersHTSet_ETH_MODULE_ID_uint64_t 0x00002C7C // PLIB_ETH_RxFiltersHTSet@ETH_MODULE_ID@uint64_t
#define IDH_PLIB_ETH_RxFiltersPMClr_ETH_MODULE_ID          0x00002C7D // PLIB_ETH_RxFiltersPMClr@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxFiltersPMSet_ETH_MODULE_ID_ETH_PMATCH_MODE_uint64_t_uint32_t_uint32_t 0x00002C7E // PLIB_ETH_RxFiltersPMSet@ETH_MODULE_ID@ETH_PMATCH_MODE@uint64_t@uint32_t@uint32_t
#define IDH_PLIB_ETH_RxFiltersSet_ETH_MODULE_ID_ETH_RX_FILTERS 0x00002C7F // PLIB_ETH_RxFiltersSet@ETH_MODULE_ID@ETH_RX_FILTERS
#define IDH_PLIB_ETH_RxFiltersWrite_ETH_MODULE_ID_ETH_RX_FILTERS 0x00002C80 // PLIB_ETH_RxFiltersWrite@ETH_MODULE_ID@ETH_RX_FILTERS
#define IDH_PLIB_ETH_AutoFlowControlDisable_ETH_MODULE_ID  0x00002C81 // PLIB_ETH_AutoFlowControlDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_AutoFlowControlEnable_ETH_MODULE_ID   0x00002C82 // PLIB_ETH_AutoFlowControlEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_AutoFlowControlIsEnabled_ETH_MODULE_ID 0x00002C83 // PLIB_ETH_AutoFlowControlIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_BackPresNoBackoffDisable_ETH_MODULE_ID 0x00002C84 // PLIB_ETH_BackPresNoBackoffDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_BackPresNoBackoffEnable_ETH_MODULE_ID 0x00002C85 // PLIB_ETH_BackPresNoBackoffEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_BackPresNoBackoffIsEnabled_ETH_MODULE_ID 0x00002C86 // PLIB_ETH_BackPresNoBackoffIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_ManualFlowControlDisable_ETH_MODULE_ID 0x00002C87 // PLIB_ETH_ManualFlowControlDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ManualFlowControlEnable_ETH_MODULE_ID 0x00002C88 // PLIB_ETH_ManualFlowControlEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ManualFlowControlIsEnabled_ETH_MODULE_ID 0x00002C89 // PLIB_ETH_ManualFlowControlIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_NoBackoffDisable_ETH_MODULE_ID        0x00002C8A // PLIB_ETH_NoBackoffDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_NoBackoffEnable_ETH_MODULE_ID         0x00002C8B // PLIB_ETH_NoBackoffEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_NoBackoffIsEnabled_ETH_MODULE_ID      0x00002C8C // PLIB_ETH_NoBackoffIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxEmptyWmarkGet_ETH_MODULE_ID         0x00002C8D // PLIB_ETH_RxEmptyWmarkGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxEmptyWmarkSet_ETH_MODULE_ID_uint8_t 0x00002C8E // PLIB_ETH_RxEmptyWmarkSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_RxFullWmarkGet_ETH_MODULE_ID          0x00002C8F // PLIB_ETH_RxFullWmarkGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxFullWmarkSet_ETH_MODULE_ID_uint8_t  0x00002C90 // PLIB_ETH_RxFullWmarkSet@ETH_MODULE_ID@uint8_t
#define IDH_PLIB_ETH_RxPauseDisable_ETH_MODULE_ID          0x00002C91 // PLIB_ETH_RxPauseDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxPauseEnable_ETH_MODULE_ID           0x00002C92 // PLIB_ETH_RxPauseEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxPauseIsEnabled_ETH_MODULE_ID        0x00002C93 // PLIB_ETH_RxPauseIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxSetBufferSize_ETH_MODULE_ID_int     0x00002C94 // PLIB_ETH_RxSetBufferSize@ETH_MODULE_ID@int
#define IDH_PLIB_ETH_ShortcutQuantaDisable_ETH_MODULE_ID   0x00002C95 // PLIB_ETH_ShortcutQuantaDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ShortcutQuantaEnable_ETH_MODULE_ID    0x00002C96 // PLIB_ETH_ShortcutQuantaEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ShortcutQuantaIsEnabled_ETH_MODULE_ID 0x00002C97 // PLIB_ETH_ShortcutQuantaIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_SimResetDisable_ETH_MODULE_ID         0x00002C98 // PLIB_ETH_SimResetDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_SimResetEnable_ETH_MODULE_ID          0x00002C99 // PLIB_ETH_SimResetEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_SimResetIsEnabled_ETH_MODULE_ID       0x00002C9A // PLIB_ETH_SimResetIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_TestBackPressDisable_ETH_MODULE_ID    0x00002C9B // PLIB_ETH_TestBackPressDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TestBackPressEnable_ETH_MODULE_ID     0x00002C9C // PLIB_ETH_TestBackPressEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TestBackPressIsEnabled_ETH_MODULE_ID  0x00002C9D // PLIB_ETH_TestBackPressIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxPauseDisable_ETH_MODULE_ID          0x00002C9E // PLIB_ETH_TxPauseDisable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxPauseEnable_ETH_MODULE_ID           0x00002C9F // PLIB_ETH_TxPauseEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_TxPauseIsEnabled_ETH_MODULE_ID        0x00002CA0 // PLIB_ETH_TxPauseIsEnabled@ETH_MODULE_ID
#define IDH_PLIB_ETH_InterruptClear_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA1 // PLIB_ETH_InterruptClear@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_InterruptSet_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA2 // PLIB_ETH_InterruptSet@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_InterruptsGet_ETH_MODULE_ID           0x00002CA3 // PLIB_ETH_InterruptsGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_InterruptSourceDisable_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA4 // PLIB_ETH_InterruptSourceDisable@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_InterruptSourceEnable_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA5 // PLIB_ETH_InterruptSourceEnable@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_InterruptSourceIsEnabled_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA6 // PLIB_ETH_InterruptSourceIsEnabled@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_InterruptSourcesGet_ETH_MODULE_ID     0x00002CA7 // PLIB_ETH_InterruptSourcesGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_InterruptStatusGet_ETH_MODULE_ID_ETH_INTERRUPT_SOURCES 0x00002CA8 // PLIB_ETH_InterruptStatusGet@ETH_MODULE_ID@ETH_INTERRUPT_SOURCES
#define IDH_PLIB_ETH_AlignErrorCountClear_ETH_MODULE_ID    0x00002CA9 // PLIB_ETH_AlignErrorCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_AlignErrorCountGet_ETH_MODULE_ID      0x00002CAA // PLIB_ETH_AlignErrorCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_FCSErrorCountClear_ETH_MODULE_ID      0x00002CAB // PLIB_ETH_FCSErrorCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_FCSErrorCountGet_ETH_MODULE_ID        0x00002CAC // PLIB_ETH_FCSErrorCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_FramesRxdOkCountClear_ETH_MODULE_ID   0x00002CAD // PLIB_ETH_FramesRxdOkCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_FramesRxdOkCountGet_ETH_MODULE_ID     0x00002CAE // PLIB_ETH_FramesRxdOkCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_FramesTxdOkCountClear_ETH_MODULE_ID   0x00002CAF // PLIB_ETH_FramesTxdOkCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_FramesTxdOkCountGet_ETH_MODULE_ID     0x00002CB0 // PLIB_ETH_FramesTxdOkCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_MultipleCollisionCountClear_ETH_MODULE_ID 0x00002CB1 // PLIB_ETH_MultipleCollisionCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_MultipleCollisionCountGet_ETH_MODULE_ID 0x00002CB2 // PLIB_ETH_MultipleCollisionCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxOverflowCountClear_ETH_MODULE_ID    0x00002CB3 // PLIB_ETH_RxOverflowCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxOverflowCountGet_ETH_MODULE_ID      0x00002CB4 // PLIB_ETH_RxOverflowCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_RxPacketCountGet_ETH_MODULE_ID        0x00002CB5 // PLIB_ETH_RxPacketCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_SingleCollisionCountClear_ETH_MODULE_ID 0x00002CB6 // PLIB_ETH_SingleCollisionCountClear@ETH_MODULE_ID
#define IDH_PLIB_ETH_SingleCollisionCountGet_ETH_MODULE_ID 0x00002CB7 // PLIB_ETH_SingleCollisionCountGet@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatRxAlgnErrCnt_ETH_MODULE_ID        0x00002CB8 // PLIB_ETH_StatRxAlgnErrCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatRxFcsErrCnt_ETH_MODULE_ID         0x00002CB9 // PLIB_ETH_StatRxFcsErrCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatRxOkCnt_ETH_MODULE_ID             0x00002CBA // PLIB_ETH_StatRxOkCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatRxOvflCnt_ETH_MODULE_ID           0x00002CBB // PLIB_ETH_StatRxOvflCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatTxMColCnt_ETH_MODULE_ID           0x00002CBC // PLIB_ETH_StatTxMColCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatTxOkCnt_ETH_MODULE_ID             0x00002CBD // PLIB_ETH_StatTxOkCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_StatTxSColCnt_ETH_MODULE_ID           0x00002CBE // PLIB_ETH_StatTxSColCnt@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsAlignmentErrorCount_ETH_MODULE_ID 0x00002CBF // PLIB_ETH_ExistsAlignmentErrorCount@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsAutoFlowControl_ETH_MODULE_ID   0x00002CC0 // PLIB_ETH_ExistsAutoFlowControl@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsCollisionCounts_ETH_MODULE_ID   0x00002CC1 // PLIB_ETH_ExistsCollisionCounts@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsCollisionWindow_ETH_MODULE_ID   0x00002CC2 // PLIB_ETH_ExistsCollisionWindow@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsEnable_ETH_MODULE_ID            0x00002CC3 // PLIB_ETH_ExistsEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsEthernetControllerStatus_ETH_MODULE_ID 0x00002CC4 // PLIB_ETH_ExistsEthernetControllerStatus@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsFCSErrorCount_ETH_MODULE_ID     0x00002CC5 // PLIB_ETH_ExistsFCSErrorCount@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsFramesTransmittedOK_ETH_MODULE_ID 0x00002CC6 // PLIB_ETH_ExistsFramesTransmittedOK@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsFramexReceivedOK_ETH_MODULE_ID  0x00002CC7 // PLIB_ETH_ExistsFramexReceivedOK@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsHashTable_ETH_MODULE_ID         0x00002CC8 // PLIB_ETH_ExistsHashTable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsInterPacketGaps_ETH_MODULE_ID   0x00002CC9 // PLIB_ETH_ExistsInterPacketGaps@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsInterrupt_ETH_MODULE_ID         0x00002CCA // PLIB_ETH_ExistsInterrupt@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMAC_Configuration_ETH_MODULE_ID 0x00002CCB // PLIB_ETH_ExistsMAC_Configuration@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMAC_Resets_ETH_MODULE_ID        0x00002CCC // PLIB_ETH_ExistsMAC_Resets@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMAC_Testing_ETH_MODULE_ID       0x00002CCD // PLIB_ETH_ExistsMAC_Testing@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsManualFlowControl_ETH_MODULE_ID 0x00002CCE // PLIB_ETH_ExistsManualFlowControl@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMaxFrameLength_ETH_MODULE_ID    0x00002CCF // PLIB_ETH_ExistsMaxFrameLength@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIM_Config_ETH_MODULE_ID       0x00002CD0 // PLIB_ETH_ExistsMIIM_Config@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIM_Indicators_ETH_MODULE_ID   0x00002CD1 // PLIB_ETH_ExistsMIIM_Indicators@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIMAddresses_ETH_MODULE_ID     0x00002CD2 // PLIB_ETH_ExistsMIIMAddresses@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIMReadWrite_ETH_MODULE_ID     0x00002CD3 // PLIB_ETH_ExistsMIIMReadWrite@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIMScanMode_ETH_MODULE_ID      0x00002CD4 // PLIB_ETH_ExistsMIIMScanMode@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsMIIWriteReadData_ETH_MODULE_ID  0x00002CD5 // PLIB_ETH_ExistsMIIWriteReadData@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsPatternMatch_ETH_MODULE_ID      0x00002CD6 // PLIB_ETH_ExistsPatternMatch@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsPauseTimer_ETH_MODULE_ID        0x00002CD7 // PLIB_ETH_ExistsPauseTimer@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsReceiveBufferSize_ETH_MODULE_ID 0x00002CD8 // PLIB_ETH_ExistsReceiveBufferSize@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsReceiveFilters_ETH_MODULE_ID    0x00002CD9 // PLIB_ETH_ExistsReceiveFilters@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsReceiveOverflowCount_ETH_MODULE_ID 0x00002CDA // PLIB_ETH_ExistsReceiveOverflowCount@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsReceiveWmarks_ETH_MODULE_ID     0x00002CDB // PLIB_ETH_ExistsReceiveWmarks@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRetransmissionMaximum_ETH_MODULE_ID 0x00002CDC // PLIB_ETH_ExistsRetransmissionMaximum@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRMII_Support_ETH_MODULE_ID      0x00002CDD // PLIB_ETH_ExistsRMII_Support@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRxBufferCountDecrement_ETH_MODULE_ID 0x00002CDE // PLIB_ETH_ExistsRxBufferCountDecrement@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRxEnable_ETH_MODULE_ID          0x00002CDF // PLIB_ETH_ExistsRxEnable@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRxPacketDescriptorAddress_ETH_MODULE_ID 0x00002CE0 // PLIB_ETH_ExistsRxPacketDescriptorAddress@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsStationAddress_ETH_MODULE_ID    0x00002CE1 // PLIB_ETH_ExistsStationAddress@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsStopInIdle_ETH_MODULE_ID        0x00002CE2 // PLIB_ETH_ExistsStopInIdle@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsTransmitRTS_ETH_MODULE_ID       0x00002CE3 // PLIB_ETH_ExistsTransmitRTS@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsTxPacketDescriptorAddress_ETH_MODULE_ID 0x00002CE4 // PLIB_ETH_ExistsTxPacketDescriptorAddress@ETH_MODULE_ID
#define IDH_PLIB_ETH_ExistsRxFiltersPMSet_ETH_MODULE_ID    0x00002CE5 // PLIB_ETH_ExistsRxFiltersPMSet@ETH_MODULE_ID
#define IDH_ETH_AUTOPAD_OPTION                             0x00002CE6 // ETH_AUTOPAD_OPTION
#define IDH_ETH_INTERRUPT_SOURCES                          0x00002CE7 // ETH_INTERRUPT_SOURCES
#define IDH_ETH_MIIM_CLK                                   0x00002CE8 // ETH_MIIM_CLK
#define IDH_ETH_PATTERN_MATCH_MODE                         0x00002CE9 // ETH_PATTERN_MATCH_MODE
#define IDH_ETH_RECEIVE_FILTER                             0x00002CEA // ETH_RECEIVE_FILTER
#define IDH_ETH_RMII_SPEED                                 0x00002CEB // ETH_RMII_SPEED
#define IDH_ETH_PMATCH_MODE                                0x00002CEC // ETH_PMATCH_MODE
#define IDH_ETH_RX_FILTERS                                 0x00002CED // ETH_RX_FILTERS
#define IDH_PLIB_ETH_EVENTS                                0x00002CEE // PLIB_ETH_EVENTS
#define IDH_PLIB_ETH_Files                                 0x00002CEF // PLIB ETH Files
#define IDH_plib_eth_h                                     0x00002CF0 // plib_eth.h
#define IDH_GLCD_Controller_Peripheral_Library             0x00002CF1 // GLCD Controller Peripheral Library
#define IDH_PLIB_GLCD_Introduction                         0x00002CF2 // PLIB GLCD Introduction
#define IDH_PLIB_GLCD_Using_the_Library                    0x00002CF3 // PLIB GLCD Using the Library
#define IDH_PLIB_GLCD_Hardware_Abstraction_Model           0x00002CF4 // PLIB GLCD Hardware Abstraction Model
#define IDH_PLIB_GLCD_Library_Overview                     0x00002CF5 // PLIB GLCD Library Overview
#define IDH_PLIB_GLCD_How_the_Library_Works                0x00002CF6 // PLIB GLCD How the Library Works
#define IDH_PLIB_GLCD_General_Configuration                0x00002CF7 // PLIB GLCD General Configuration
#define IDH_PLIB_GLCD_Display_Signal_Polarity_and_Timing_Management 0x00002CF8 // PLIB GLCD Display Signal Polarity and Timing Management
#define IDH_PLIB_GLCD_Display_Background_Management        0x00002CF9 // PLIB GLCD Display Background Management
#define IDH_PLIB_GLCD_Layer_Management                     0x00002CFA // PLIB GLCD Layer Management
#define IDH_PLIB_GLCD_Hardware_Cursor_Control_and_Management 0x00002CFB // PLIB GLCD Hardware Cursor Control and Management
#define IDH_PLIB_GLCD_Palette_and_Gamma_Correction_Control 0x00002CFC // PLIB GLCD Palette and Gamma Correction Control
#define IDH_PLIB_GLCD_Interrupt_Control                    0x00002CFD // PLIB GLCD Interrupt Control
#define IDH_PLIB_GLCD_Miscellaneous_Control                0x00002CFE // PLIB GLCD Miscellaneous Control
#define IDH_PLIB_GLCD_Configuring_the_Library              0x00002CFF // PLIB GLCD Configuring the Library
#define IDH_PLIB_GLCD_Library_Interface                    0x00002D00 // PLIB GLCD Library Interface
#define IDH_PLIB_GLCD_Disable_GLCD_MODULE_ID               0x00002D01 // PLIB_GLCD_Disable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_Enable_GLCD_MODULE_ID                0x00002D02 // PLIB_GLCD_Enable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_RGBSequentialModeSet_GLCD_MODULE_ID_GLCD_RGB_MODE 0x00002D03 // PLIB_GLCD_RGBSequentialModeSet@GLCD_MODULE_ID@GLCD_RGB_MODE
#define IDH_PLIB_GLCD_SignalPolarityGet_GLCD_MODULE_ID     0x00002D04 // PLIB_GLCD_SignalPolarityGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_SignalPolaritySet_GLCD_MODULE_ID_GLCD_SIGNAL_POLARITY 0x00002D05 // PLIB_GLCD_SignalPolaritySet@GLCD_MODULE_ID@GLCD_SIGNAL_POLARITY
#define IDH_PLIB_GLCD_BackPorchXGet_GLCD_MODULE_ID         0x00002D06 // PLIB_GLCD_BackPorchXGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_BackPorchXYSet_GLCD_MODULE_ID_uint32_t_uint32_t 0x00002D07 // PLIB_GLCD_BackPorchXYSet@GLCD_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_BackPorchYGet_GLCD_MODULE_ID         0x00002D08 // PLIB_GLCD_BackPorchYGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_BlankingXYSet_GLCD_MODULE_ID_uint32_t_uint32_t 0x00002D09 // PLIB_GLCD_BlankingXYSet@GLCD_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_FormattingClockDivideDisable_GLCD_MODULE_ID 0x00002D0A // PLIB_GLCD_FormattingClockDivideDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_FormattingClockDivideEnable_GLCD_MODULE_ID 0x00002D0B // PLIB_GLCD_FormattingClockDivideEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_FormattingClockDivideIsEnabled_GLCD_MODULE_ID 0x00002D0C // PLIB_GLCD_FormattingClockDivideIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_FrontPorchXGet_GLCD_MODULE_ID        0x00002D0D // PLIB_GLCD_FrontPorchXGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_FrontPorchXYSet_GLCD_MODULE_ID_uint32_t_uint32_t 0x00002D0E // PLIB_GLCD_FrontPorchXYSet@GLCD_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_FrontPorchYGet_GLCD_MODULE_ID        0x00002D0F // PLIB_GLCD_FrontPorchYGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_LinesPrefetchGet_GLCD_MODULE_ID      0x00002D10 // PLIB_GLCD_LinesPrefetchGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ResolutionXGet_GLCD_MODULE_ID        0x00002D11 // PLIB_GLCD_ResolutionXGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ResolutionYGet_GLCD_MODULE_ID        0x00002D12 // PLIB_GLCD_ResolutionYGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_BlankingXGet_GLCD_MODULE_ID          0x00002D13 // PLIB_GLCD_BlankingXGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_BlankingYGet_GLCD_MODULE_ID          0x00002D14 // PLIB_GLCD_BlankingYGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_LinesPrefetchSet_GLCD_MODULE_ID_uint32_t 0x00002D15 // PLIB_GLCD_LinesPrefetchSet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_ClockDividerSet_GLCD_MODULE_ID_uint32_t 0x00002D16 // PLIB_GLCD_ClockDividerSet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_ClockDividerGet_GLCD_MODULE_ID       0x00002D17 // PLIB_GLCD_ClockDividerGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ResolutionXYSet_GLCD_MODULE_ID_uint32_t_uint32_t 0x00002D18 // PLIB_GLCD_ResolutionXYSet@GLCD_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_BackgroundColorGet_GLCD_MODULE_ID    0x00002D19 // PLIB_GLCD_BackgroundColorGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_BackgroundColorSet_GLCD_MODULE_ID_uint32_t 0x00002D1A // PLIB_GLCD_BackgroundColorSet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_LayerBaseAddressGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D1B // PLIB_GLCD_LayerBaseAddressGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerBaseAddressSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint32_t 0x00002D1C // PLIB_GLCD_LayerBaseAddressSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint32_t
#define IDH_PLIB_GLCD_LayerBilinearFilterDisable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D1D // PLIB_GLCD_LayerBilinearFilterDisable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerBilinearFilterEnable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D1E // PLIB_GLCD_LayerBilinearFilterEnable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerBilinearFilterIsEnabled_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D1F // PLIB_GLCD_LayerBilinearFilterIsEnabled@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerColorModeGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D20 // PLIB_GLCD_LayerColorModeGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerColorModeSet_GLCD_MODULE_ID_GLCD_LAYER_ID_GLCD_LAYER_COLOR_MODE 0x00002D21 // PLIB_GLCD_LayerColorModeSet@GLCD_MODULE_ID@GLCD_LAYER_ID@GLCD_LAYER_COLOR_MODE
#define IDH_PLIB_GLCD_LayerDestBlendFuncGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D22 // PLIB_GLCD_LayerDestBlendFuncGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerDestBlendFuncSet_GLCD_MODULE_ID_GLCD_LAYER_ID_GLCD_LAYER_DEST_BLEND_FUNC 0x00002D23 // PLIB_GLCD_LayerDestBlendFuncSet@GLCD_MODULE_ID@GLCD_LAYER_ID@GLCD_LAYER_DEST_BLEND_FUNC
#define IDH_PLIB_GLCD_LayerDisable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D24 // PLIB_GLCD_LayerDisable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerEnable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D25 // PLIB_GLCD_LayerEnable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerForceWithGlobalAlphaDisable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D26 // PLIB_GLCD_LayerForceWithGlobalAlphaDisable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerForceWithGlobalAlphaEnable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D27 // PLIB_GLCD_LayerForceWithGlobalAlphaEnable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerForceWithGlobalAlphaIsEnabled_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D28 // PLIB_GLCD_LayerForceWithGlobalAlphaIsEnabled@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerGlobalAlphaGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D29 // PLIB_GLCD_LayerGlobalAlphaGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerGlobalAlphaSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint8_t 0x00002D2A // PLIB_GLCD_LayerGlobalAlphaSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint8_t
#define IDH_PLIB_GLCD_LayerIsEnabled_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D2B // PLIB_GLCD_LayerIsEnabled@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerPreMultiplyImageAlphaDisable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D2C // PLIB_GLCD_LayerPreMultiplyImageAlphaDisable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerPreMultiplyImageAlphaEnable_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D2D // PLIB_GLCD_LayerPreMultiplyImageAlphaEnable@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerPreMultiplyImageAlphaIsEnabled_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D2E // PLIB_GLCD_LayerPreMultiplyImageAlphaIsEnabled@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerResXGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D2F // PLIB_GLCD_LayerResXGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerResXYSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint32_t_uint32_t 0x00002D30 // PLIB_GLCD_LayerResXYSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_LayerResYGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D31 // PLIB_GLCD_LayerResYGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerSizeXGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D32 // PLIB_GLCD_LayerSizeXGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerSizeXYSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint32_t_uint32_t 0x00002D33 // PLIB_GLCD_LayerSizeXYSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_LayerSizeYGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D34 // PLIB_GLCD_LayerSizeYGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerSrcBlendFuncGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D35 // PLIB_GLCD_LayerSrcBlendFuncGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerSrcBlendFuncSet_GLCD_MODULE_ID_GLCD_LAYER_ID_GLCD_LAYER_SRC_BLEND_FUNC 0x00002D36 // PLIB_GLCD_LayerSrcBlendFuncSet@GLCD_MODULE_ID@GLCD_LAYER_ID@GLCD_LAYER_SRC_BLEND_FUNC
#define IDH_PLIB_GLCD_LayerStartXGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D37 // PLIB_GLCD_LayerStartXGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerStartXYSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint32_t_uint32_t 0x00002D38 // PLIB_GLCD_LayerStartXYSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_LayerStartYGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D39 // PLIB_GLCD_LayerStartYGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerStrideGet_GLCD_MODULE_ID_GLCD_LAYER_ID 0x00002D3A // PLIB_GLCD_LayerStrideGet@GLCD_MODULE_ID@GLCD_LAYER_ID
#define IDH_PLIB_GLCD_LayerStrideSet_GLCD_MODULE_ID_GLCD_LAYER_ID_uint32_t 0x00002D3B // PLIB_GLCD_LayerStrideSet@GLCD_MODULE_ID@GLCD_LAYER_ID@uint32_t
#define IDH_PLIB_GLCD_CursorDataGet_GLCD_MODULE_ID_uint32_t 0x00002D3C // PLIB_GLCD_CursorDataGet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_CursorDataSet_GLCD_MODULE_ID_uint32_t__ 0x00002D3D // PLIB_GLCD_CursorDataSet@GLCD_MODULE_ID@uint32_t *
#define IDH_PLIB_GLCD_CursorDisable_GLCD_MODULE_ID         0x00002D3E // PLIB_GLCD_CursorDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_CursorEnable_GLCD_MODULE_ID          0x00002D3F // PLIB_GLCD_CursorEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_CursorIsEnabled_GLCD_MODULE_ID       0x00002D40 // PLIB_GLCD_CursorIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_CursorLUTGet_GLCD_MODULE_ID_uint32_t 0x00002D41 // PLIB_GLCD_CursorLUTGet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_CursorLUTSet_GLCD_MODULE_ID_uint32_t__ 0x00002D42 // PLIB_GLCD_CursorLUTSet@GLCD_MODULE_ID@uint32_t *
#define IDH_PLIB_GLCD_CursorXGet_GLCD_MODULE_ID            0x00002D43 // PLIB_GLCD_CursorXGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_CursorXYSet_GLCD_MODULE_ID_uint32_t_uint32_t 0x00002D44 // PLIB_GLCD_CursorXYSet@GLCD_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_GLCD_CursorYGet_GLCD_MODULE_ID            0x00002D45 // PLIB_GLCD_CursorYGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_GlobalColorLUTGet_GLCD_MODULE_ID_uint32_t 0x00002D46 // PLIB_GLCD_GlobalColorLUTGet@GLCD_MODULE_ID@uint32_t
#define IDH_PLIB_GLCD_GlobalColorLUTSet_GLCD_MODULE_ID_uint32_t__ 0x00002D47 // PLIB_GLCD_GlobalColorLUTSet@GLCD_MODULE_ID@uint32_t *
#define IDH_PLIB_GLCD_PaletteGammaRampDisable_GLCD_MODULE_ID 0x00002D48 // PLIB_GLCD_PaletteGammaRampDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_PaletteGammaRampEnable_GLCD_MODULE_ID 0x00002D49 // PLIB_GLCD_PaletteGammaRampEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_PaletteGammaRampIsEnabled_GLCD_MODULE_ID 0x00002D4A // PLIB_GLCD_PaletteGammaRampIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_HSyncInterruptDisable_GLCD_MODULE_ID 0x00002D4B // PLIB_GLCD_HSyncInterruptDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_HSyncInterruptEnable_GLCD_MODULE_ID  0x00002D4C // PLIB_GLCD_HSyncInterruptEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_HSyncInterruptIsEnabled_GLCD_MODULE_ID 0x00002D4D // PLIB_GLCD_HSyncInterruptIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_HSyncSignalLevelGet_GLCD_MODULE_ID   0x00002D4E // PLIB_GLCD_HSyncSignalLevelGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_IRQTriggerControlGet_GLCD_MODULE_ID  0x00002D4F // PLIB_GLCD_IRQTriggerControlGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_IRQTriggerControlSet_GLCD_MODULE_ID_GLCD_IRQ_TRIGGER_CONTROL 0x00002D50 // PLIB_GLCD_IRQTriggerControlSet@GLCD_MODULE_ID@GLCD_IRQ_TRIGGER_CONTROL
#define IDH_PLIB_GLCD_VSyncInterruptDisable_GLCD_MODULE_ID 0x00002D51 // PLIB_GLCD_VSyncInterruptDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_VSyncInterruptEnable_GLCD_MODULE_ID  0x00002D52 // PLIB_GLCD_VSyncInterruptEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_VSyncInterruptIsEnabled_GLCD_MODULE_ID 0x00002D53 // PLIB_GLCD_VSyncInterruptIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_VSyncSignalLevelGet_GLCD_MODULE_ID   0x00002D54 // PLIB_GLCD_VSyncSignalLevelGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_DitheringDisable_GLCD_MODULE_ID      0x00002D55 // PLIB_GLCD_DitheringDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_DitheringEnable_GLCD_MODULE_ID       0x00002D56 // PLIB_GLCD_DitheringEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ForceOutputBlankDisable_GLCD_MODULE_ID 0x00002D57 // PLIB_GLCD_ForceOutputBlankDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ForceOutputBlankEnable_GLCD_MODULE_ID 0x00002D58 // PLIB_GLCD_ForceOutputBlankEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_SingleCyclePerLineVsyncDisable_GLCD_MODULE_ID 0x00002D59 // PLIB_GLCD_SingleCyclePerLineVsyncDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_SingleCyclePerLineVsyncEnable_GLCD_MODULE_ID 0x00002D5A // PLIB_GLCD_SingleCyclePerLineVsyncEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_SingleCyclePerLineVsyncIsEnabled_GLCD_MODULE_ID 0x00002D5B // PLIB_GLCD_SingleCyclePerLineVsyncIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_YUVOutputDisable_GLCD_MODULE_ID      0x00002D5C // PLIB_GLCD_YUVOutputDisable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_YUVOutputEnable_GLCD_MODULE_ID       0x00002D5D // PLIB_GLCD_YUVOutputEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_DESignalLevelGet_GLCD_MODULE_ID      0x00002D5E // PLIB_GLCD_DESignalLevelGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_DitheringIsEnabled_GLCD_MODULE_ID    0x00002D5F // PLIB_GLCD_DitheringIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ForceOutputBlankIsEnabled_GLCD_MODULE_ID 0x00002D60 // PLIB_GLCD_ForceOutputBlankIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_IsEnabled_GLCD_MODULE_ID             0x00002D61 // PLIB_GLCD_IsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_IsLastRow_GLCD_MODULE_ID             0x00002D62 // PLIB_GLCD_IsLastRow@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_IsVerticalBlankingActive_GLCD_MODULE_ID 0x00002D63 // PLIB_GLCD_IsVerticalBlankingActive@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_RGBSequentialModeGet_GLCD_MODULE_ID  0x00002D64 // PLIB_GLCD_RGBSequentialModeGet@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_YUVOutputIsEnabled_GLCD_MODULE_ID    0x00002D65 // PLIB_GLCD_YUVOutputIsEnabled@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsBackgroundColor_GLCD_MODULE_ID 0x00002D66 // PLIB_GLCD_ExistsBackgroundColor@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsBackPorchXY_GLCD_MODULE_ID     0x00002D67 // PLIB_GLCD_ExistsBackPorchXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsBlankingXY_GLCD_MODULE_ID      0x00002D68 // PLIB_GLCD_ExistsBlankingXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsClockDivider_GLCD_MODULE_ID    0x00002D69 // PLIB_GLCD_ExistsClockDivider@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsCursor_GLCD_MODULE_ID          0x00002D6A // PLIB_GLCD_ExistsCursor@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsCursorData_GLCD_MODULE_ID      0x00002D6B // PLIB_GLCD_ExistsCursorData@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsCursorLUT_GLCD_MODULE_ID       0x00002D6C // PLIB_GLCD_ExistsCursorLUT@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsCursorXY_GLCD_MODULE_ID        0x00002D6D // PLIB_GLCD_ExistsCursorXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsDESignalLevel_GLCD_MODULE_ID   0x00002D6E // PLIB_GLCD_ExistsDESignalLevel@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsDithering_GLCD_MODULE_ID       0x00002D6F // PLIB_GLCD_ExistsDithering@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsEnable_GLCD_MODULE_ID          0x00002D70 // PLIB_GLCD_ExistsEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsForceOutputBlank_GLCD_MODULE_ID 0x00002D71 // PLIB_GLCD_ExistsForceOutputBlank@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsFormattingClockDivide_GLCD_MODULE_ID 0x00002D72 // PLIB_GLCD_ExistsFormattingClockDivide@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsFrontPorchXY_GLCD_MODULE_ID    0x00002D73 // PLIB_GLCD_ExistsFrontPorchXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsGlobalColorLUT_GLCD_MODULE_ID  0x00002D74 // PLIB_GLCD_ExistsGlobalColorLUT@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsHSyncInterruptEnable_GLCD_MODULE_ID 0x00002D75 // PLIB_GLCD_ExistsHSyncInterruptEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsHSyncSignalLevel_GLCD_MODULE_ID 0x00002D76 // PLIB_GLCD_ExistsHSyncSignalLevel@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsIRQTriggerControl_GLCD_MODULE_ID 0x00002D77 // PLIB_GLCD_ExistsIRQTriggerControl@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsIsLastRow_GLCD_MODULE_ID       0x00002D78 // PLIB_GLCD_ExistsIsLastRow@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsIsVerticalBlankingActive_GLCD_MODULE_ID 0x00002D79 // PLIB_GLCD_ExistsIsVerticalBlankingActive@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerBaseAddress_GLCD_MODULE_ID 0x00002D7A // PLIB_GLCD_ExistsLayerBaseAddress@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerBilinearFilterEnable_GLCD_MODULE_ID 0x00002D7B // PLIB_GLCD_ExistsLayerBilinearFilterEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerColorMode_GLCD_MODULE_ID  0x00002D7C // PLIB_GLCD_ExistsLayerColorMode@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerDestBlendFunc_GLCD_MODULE_ID 0x00002D7D // PLIB_GLCD_ExistsLayerDestBlendFunc@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerEnable_GLCD_MODULE_ID     0x00002D7E // PLIB_GLCD_ExistsLayerEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerForceWithGlobalAlpha_GLCD_MODULE_ID 0x00002D7F // PLIB_GLCD_ExistsLayerForceWithGlobalAlpha@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerGlobalAlpha_GLCD_MODULE_ID 0x00002D80 // PLIB_GLCD_ExistsLayerGlobalAlpha@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerPreMultiplyImageAlpha_GLCD_MODULE_ID 0x00002D81 // PLIB_GLCD_ExistsLayerPreMultiplyImageAlpha@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerResXY_GLCD_MODULE_ID      0x00002D82 // PLIB_GLCD_ExistsLayerResXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerSizeXY_GLCD_MODULE_ID     0x00002D83 // PLIB_GLCD_ExistsLayerSizeXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerSrcBlendFunc_GLCD_MODULE_ID 0x00002D84 // PLIB_GLCD_ExistsLayerSrcBlendFunc@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerStartXY_GLCD_MODULE_ID    0x00002D85 // PLIB_GLCD_ExistsLayerStartXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLayerStride_GLCD_MODULE_ID     0x00002D86 // PLIB_GLCD_ExistsLayerStride@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsLinesPrefetch_GLCD_MODULE_ID   0x00002D87 // PLIB_GLCD_ExistsLinesPrefetch@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsPaletteGammaRamp_GLCD_MODULE_ID 0x00002D88 // PLIB_GLCD_ExistsPaletteGammaRamp@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsResolutionXY_GLCD_MODULE_ID    0x00002D89 // PLIB_GLCD_ExistsResolutionXY@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsRGBSequentialMode_GLCD_MODULE_ID 0x00002D8A // PLIB_GLCD_ExistsRGBSequentialMode@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsSignalPolarity_GLCD_MODULE_ID  0x00002D8B // PLIB_GLCD_ExistsSignalPolarity@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsSingleCyclePerLineVsync_GLCD_MODULE_ID 0x00002D8C // PLIB_GLCD_ExistsSingleCyclePerLineVsync@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsVSyncInterruptEnable_GLCD_MODULE_ID 0x00002D8D // PLIB_GLCD_ExistsVSyncInterruptEnable@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsVSyncSignalLevel_GLCD_MODULE_ID 0x00002D8E // PLIB_GLCD_ExistsVSyncSignalLevel@GLCD_MODULE_ID
#define IDH_PLIB_GLCD_ExistsYUVOutput_GLCD_MODULE_ID       0x00002D8F // PLIB_GLCD_ExistsYUVOutput@GLCD_MODULE_ID
#define IDH_GLCD_IRQ_TRIGGER_CONTROL                       0x00002D90 // GLCD_IRQ_TRIGGER_CONTROL
#define IDH_GLCD_LAYER_COLOR_MODE                          0x00002D91 // GLCD_LAYER_COLOR_MODE
#define IDH_GLCD_LAYER_DEST_BLEND_FUNC                     0x00002D92 // GLCD_LAYER_DEST_BLEND_FUNC
#define IDH_GLCD_LAYER_ID                                  0x00002D93 // GLCD_LAYER_ID
#define IDH_GLCD_LAYER_SRC_BLEND_FUNC                      0x00002D94 // GLCD_LAYER_SRC_BLEND_FUNC
#define IDH_GLCD_MODULE_ID                                 0x00002D95 // GLCD_MODULE_ID
#define IDH_GLCD_RGB_MODE                                  0x00002D96 // GLCD_RGB_MODE
#define IDH_GLCD_SIGNAL_POLARITY                           0x00002D97 // GLCD_SIGNAL_POLARITY
#define IDH_PLIB_GLCD_Files                                0x00002D98 // PLIB GLCD Files
#define IDH_plib_glcd_h                                    0x00002D99 // plib_glcd.h
#define IDH_I2C_Peripheral_Library                         0x00002D9A // I2C Peripheral Library
#define IDH_PLIB_I2C_Introduction                          0x00002D9B // PLIB I2C Introduction
#define IDH_PLIB_I2C_Using_the_Library                     0x00002D9C // PLIB I2C Using the Library
#define IDH_PLIB_I2C_Hardware_Abstraction_Model            0x00002D9D // PLIB I2C Hardware Abstraction Model
#define IDH_PLIB_I2C_Library_Usage_Model                   0x00002D9E // PLIB I2C Library Usage Model
#define IDH_PLIB_I2C_How_the_Library_Works                 0x00002D9F // PLIB I2C How the Library Works
#define IDH_PLIB_I2C_Initializing_the_I2C                  0x00002DA0 // PLIB I2C Initializing the I2C
#define IDH_PLIB_I2C_Operating_as_a_Slave_Receiver         0x00002DA1 // PLIB I2C Operating as a Slave Receiver
#define IDH_PLIB_I2C_Operating_as_a_Slave_Transmitter      0x00002DA2 // PLIB I2C Operating as a Slave Transmitter
#define IDH_PLIB_I2C_Operating_as_a_Master_Transmitter     0x00002DA3 // PLIB I2C Operating as a Master Transmitter
#define IDH_PLIB_I2C_Operating_as_a_Master_Receiver        0x00002DA4 // PLIB I2C Operating as a Master Receiver
#define IDH_PLIB_I2C_Interrupt_State_Machine               0x00002DA5 // PLIB I2C Interrupt State Machine
#define IDH_PLIB_I2C_Managing_Slave_Addresses              0x00002DA6 // PLIB I2C Managing Slave Addresses
#define IDH_PLIB_I2C_Forming_Transfers                     0x00002DA7 // PLIB I2C Forming Transfers
#define IDH_PLIB_I2C_Handling_Errors                       0x00002DA8 // PLIB I2C Handling Errors
#define IDH_PLIB_I2C_Other_Features                        0x00002DA9 // PLIB I2C Other Features
#define IDH_PLIB_I2C_Configuring_the_Library               0x00002DAA // PLIB I2C Configuring the Library
#define IDH_PLIB_I2C_Library_Interface                     0x00002DAB // PLIB I2C Library Interface
#define IDH_PLIB_I2C_Disable_I2C_MODULE_ID                 0x00002DAC // PLIB_I2C_Disable@I2C_MODULE_ID
#define IDH_PLIB_I2C_Enable_I2C_MODULE_ID                  0x00002DAD // PLIB_I2C_Enable@I2C_MODULE_ID
#define IDH_PLIB_I2C_GeneralCallDisable_I2C_MODULE_ID      0x00002DAE // PLIB_I2C_GeneralCallDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_GeneralCallEnable_I2C_MODULE_ID       0x00002DAF // PLIB_I2C_GeneralCallEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_HighFrequencyDisable_I2C_MODULE_ID    0x00002DB0 // PLIB_I2C_HighFrequencyDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_HighFrequencyEnable_I2C_MODULE_ID     0x00002DB1 // PLIB_I2C_HighFrequencyEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_IPMIDisable_I2C_MODULE_ID             0x00002DB2 // PLIB_I2C_IPMIDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_IPMIEnable_I2C_MODULE_ID              0x00002DB3 // PLIB_I2C_IPMIEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReservedAddressProtectDisable_I2C_MODULE_ID 0x00002DB4 // PLIB_I2C_ReservedAddressProtectDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReservedAddressProtectEnable_I2C_MODULE_ID 0x00002DB5 // PLIB_I2C_ReservedAddressProtectEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveClockStretchingDisable_I2C_MODULE_ID 0x00002DB6 // PLIB_I2C_SlaveClockStretchingDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveClockStretchingEnable_I2C_MODULE_ID 0x00002DB7 // PLIB_I2C_SlaveClockStretchingEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SMBDisable_I2C_MODULE_ID              0x00002DB8 // PLIB_I2C_SMBDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SMBEnable_I2C_MODULE_ID               0x00002DB9 // PLIB_I2C_SMBEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_StopInIdleDisable_I2C_MODULE_ID       0x00002DBA // PLIB_I2C_StopInIdleDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_StopInIdleEnable_I2C_MODULE_ID        0x00002DBB // PLIB_I2C_StopInIdleEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ArbitrationLossClear_I2C_MODULE_ID    0x00002DBC // PLIB_I2C_ArbitrationLossClear@I2C_MODULE_ID
#define IDH_PLIB_I2C_ArbitrationLossHasOccurred_I2C_MODULE_ID 0x00002DBD // PLIB_I2C_ArbitrationLossHasOccurred@I2C_MODULE_ID
#define IDH_PLIB_I2C_BusIsIdle_I2C_MODULE_ID               0x00002DBE // PLIB_I2C_BusIsIdle@I2C_MODULE_ID
#define IDH_PLIB_I2C_StartClear_I2C_MODULE_ID              0x00002DBF // PLIB_I2C_StartClear@I2C_MODULE_ID
#define IDH_PLIB_I2C_StartWasDetected_I2C_MODULE_ID        0x00002DC0 // PLIB_I2C_StartWasDetected@I2C_MODULE_ID
#define IDH_PLIB_I2C_StopClear_I2C_MODULE_ID               0x00002DC1 // PLIB_I2C_StopClear@I2C_MODULE_ID
#define IDH_PLIB_I2C_StopWasDetected_I2C_MODULE_ID         0x00002DC2 // PLIB_I2C_StopWasDetected@I2C_MODULE_ID
#define IDH_PLIB_I2C_BaudRateGet_I2C_MODULE_ID_uint32_t    0x00002DC3 // PLIB_I2C_BaudRateGet@I2C_MODULE_ID@uint32_t
#define IDH_PLIB_I2C_BaudRateSet_I2C_MODULE_ID_uint32_t_I2C_BAUD_RATE 0x00002DC4 // PLIB_I2C_BaudRateSet@I2C_MODULE_ID@uint32_t@I2C_BAUD_RATE
#define IDH_PLIB_I2C_SlaveAddress10BitGet_I2C_MODULE_ID    0x00002DC5 // PLIB_I2C_SlaveAddress10BitGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddress10BitSet_I2C_MODULE_ID_uint16_t 0x00002DC6 // PLIB_I2C_SlaveAddress10BitSet@I2C_MODULE_ID@uint16_t
#define IDH_PLIB_I2C_SlaveAddress10BitWasDetected_I2C_MODULE_ID 0x00002DC7 // PLIB_I2C_SlaveAddress10BitWasDetected@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddress7BitGet_I2C_MODULE_ID     0x00002DC8 // PLIB_I2C_SlaveAddress7BitGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddress7BitSet_I2C_MODULE_ID_uint8_t 0x00002DC9 // PLIB_I2C_SlaveAddress7BitSet@I2C_MODULE_ID@uint8_t
#define IDH_PLIB_I2C_SlaveAddressHoldDisable_I2C_MODULE_ID 0x00002DCA // PLIB_I2C_SlaveAddressHoldDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddressHoldEnable_I2C_MODULE_ID  0x00002DCB // PLIB_I2C_SlaveAddressHoldEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddressIsDetected_I2C_MODULE_ID  0x00002DCC // PLIB_I2C_SlaveAddressIsDetected@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddressIsGeneralCall_I2C_MODULE_ID 0x00002DCD // PLIB_I2C_SlaveAddressIsGeneralCall@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveAddressModeIs10Bits_I2C_MODULE_ID 0x00002DCE // PLIB_I2C_SlaveAddressModeIs10Bits@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveDataIsDetected_I2C_MODULE_ID     0x00002DCF // PLIB_I2C_SlaveDataIsDetected@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveReadIsRequested_I2C_MODULE_ID    0x00002DD0 // PLIB_I2C_SlaveReadIsRequested@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveMask10BitGet_I2C_MODULE_ID       0x00002DD1 // PLIB_I2C_SlaveMask10BitGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveMask10BitSet_I2C_MODULE_ID_uint16_t 0x00002DD2 // PLIB_I2C_SlaveMask10BitSet@I2C_MODULE_ID@uint16_t
#define IDH_PLIB_I2C_SlaveMask7BitGet_I2C_MODULE_ID        0x00002DD3 // PLIB_I2C_SlaveMask7BitGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveMask7BitSet_I2C_MODULE_ID_uint8_t 0x00002DD4 // PLIB_I2C_SlaveMask7BitSet@I2C_MODULE_ID@uint8_t
#define IDH_PLIB_I2C_AcksequenceIsInProgress_I2C_MODULE_ID 0x00002DD5 // PLIB_I2C_AcksequenceIsInProgress@I2C_MODULE_ID
#define IDH_PLIB_I2C_DataLineHoldTimeSet_I2C_MODULE_ID_I2C_SDA_MIN_HOLD_TIME 0x00002DD6 // PLIB_I2C_DataLineHoldTimeSet@I2C_MODULE_ID@I2C_SDA_MIN_HOLD_TIME
#define IDH_PLIB_I2C_SlaveBufferOverwriteDisable_I2C_MODULE_ID 0x00002DD7 // PLIB_I2C_SlaveBufferOverwriteDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveBufferOverwriteEnable_I2C_MODULE_ID 0x00002DD8 // PLIB_I2C_SlaveBufferOverwriteEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveBusCollisionDetectDisable_I2C_MODULE_ID 0x00002DD9 // PLIB_I2C_SlaveBusCollisionDetectDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveBusCollisionDetectEnable_I2C_MODULE_ID 0x00002DDA // PLIB_I2C_SlaveBusCollisionDetectEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveClockHold_I2C_MODULE_ID          0x00002DDB // PLIB_I2C_SlaveClockHold@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveClockRelease_I2C_MODULE_ID       0x00002DDC // PLIB_I2C_SlaveClockRelease@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveDataHoldDisable_I2C_MODULE_ID    0x00002DDD // PLIB_I2C_SlaveDataHoldDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveDataHoldEnable_I2C_MODULE_ID     0x00002DDE // PLIB_I2C_SlaveDataHoldEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveInterruptOnStartDisable_I2C_MODULE_ID 0x00002DDF // PLIB_I2C_SlaveInterruptOnStartDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveInterruptOnStartEnable_I2C_MODULE_ID 0x00002DE0 // PLIB_I2C_SlaveInterruptOnStartEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveInterruptOnStopDisable_I2C_MODULE_ID 0x00002DE1 // PLIB_I2C_SlaveInterruptOnStopDisable@I2C_MODULE_ID
#define IDH_PLIB_I2C_SlaveInterruptOnStopEnable_I2C_MODULE_ID 0x00002DE2 // PLIB_I2C_SlaveInterruptOnStopEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_MasterReceiverClock1Byte_I2C_MODULE_ID 0x00002DE3 // PLIB_I2C_MasterReceiverClock1Byte@I2C_MODULE_ID
#define IDH_PLIB_I2C_MasterStart_I2C_MODULE_ID             0x00002DE4 // PLIB_I2C_MasterStart@I2C_MODULE_ID
#define IDH_PLIB_I2C_MasterStartRepeat_I2C_MODULE_ID       0x00002DE5 // PLIB_I2C_MasterStartRepeat@I2C_MODULE_ID
#define IDH_PLIB_I2C_MasterStop_I2C_MODULE_ID              0x00002DE6 // PLIB_I2C_MasterStop@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterByteHasCompleted_I2C_MODULE_ID 0x00002DE7 // PLIB_I2C_TransmitterByteHasCompleted@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterByteSend_I2C_MODULE_ID_uint8_t 0x00002DE8 // PLIB_I2C_TransmitterByteSend@I2C_MODULE_ID@uint8_t
#define IDH_PLIB_I2C_TransmitterByteWasAcknowledged_I2C_MODULE_ID 0x00002DE9 // PLIB_I2C_TransmitterByteWasAcknowledged@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterIsBusy_I2C_MODULE_ID       0x00002DEA // PLIB_I2C_TransmitterIsBusy@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterIsReady_I2C_MODULE_ID      0x00002DEB // PLIB_I2C_TransmitterIsReady@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterOverflowClear_I2C_MODULE_ID 0x00002DEC // PLIB_I2C_TransmitterOverflowClear@I2C_MODULE_ID
#define IDH_PLIB_I2C_TransmitterOverflowHasOccurred_I2C_MODULE_ID 0x00002DED // PLIB_I2C_TransmitterOverflowHasOccurred@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReceivedByteAcknowledge_I2C_MODULE_ID_bool 0x00002DEE // PLIB_I2C_ReceivedByteAcknowledge@I2C_MODULE_ID@bool
#define IDH_PLIB_I2C_ReceivedByteGet_I2C_MODULE_ID         0x00002DEF // PLIB_I2C_ReceivedByteGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReceivedByteIsAvailable_I2C_MODULE_ID 0x00002DF0 // PLIB_I2C_ReceivedByteIsAvailable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReceiverByteAcknowledgeHasCompleted_I2C_MODULE_ID 0x00002DF1 // PLIB_I2C_ReceiverByteAcknowledgeHasCompleted@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReceiverOverflowClear_I2C_MODULE_ID   0x00002DF2 // PLIB_I2C_ReceiverOverflowClear@I2C_MODULE_ID
#define IDH_PLIB_I2C_ReceiverOverflowHasOccurred_I2C_MODULE_ID 0x00002DF3 // PLIB_I2C_ReceiverOverflowHasOccurred@I2C_MODULE_ID
#define IDH_PLIB_I2C_MasterReceiverReadyToAcknowledge_I2C_MODULE_ID 0x00002DF4 // PLIB_I2C_MasterReceiverReadyToAcknowledge@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsAcksequenceProgress_I2C_MODULE_ID 0x00002DF5 // PLIB_I2C_ExistsAcksequenceProgress@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsArbitrationLoss_I2C_MODULE_ID   0x00002DF6 // PLIB_I2C_ExistsArbitrationLoss@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsBaudRate_I2C_MODULE_ID          0x00002DF7 // PLIB_I2C_ExistsBaudRate@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsBusIsIdle_I2C_MODULE_ID         0x00002DF8 // PLIB_I2C_ExistsBusIsIdle@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsClockStretching_I2C_MODULE_ID   0x00002DF9 // PLIB_I2C_ExistsClockStretching@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsDataLineHoldTime_I2C_MODULE_ID  0x00002DFA // PLIB_I2C_ExistsDataLineHoldTime@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsGeneralCall_I2C_MODULE_ID       0x00002DFB // PLIB_I2C_ExistsGeneralCall@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsGeneralCallAddressDetect_I2C_MODULE_ID 0x00002DFC // PLIB_I2C_ExistsGeneralCallAddressDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsHighFrequency_I2C_MODULE_ID     0x00002DFD // PLIB_I2C_ExistsHighFrequency@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsIPMI_I2C_MODULE_ID              0x00002DFE // PLIB_I2C_ExistsIPMI@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsMasterReceiverClock1Byte_I2C_MODULE_ID 0x00002DFF // PLIB_I2C_ExistsMasterReceiverClock1Byte@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsMasterStart_I2C_MODULE_ID       0x00002E00 // PLIB_I2C_ExistsMasterStart@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsMasterStartRepeat_I2C_MODULE_ID 0x00002E01 // PLIB_I2C_ExistsMasterStartRepeat@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsMasterStop_I2C_MODULE_ID        0x00002E02 // PLIB_I2C_ExistsMasterStop@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsModuleEnable_I2C_MODULE_ID      0x00002E03 // PLIB_I2C_ExistsModuleEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsReceivedByteAcknowledge_I2C_MODULE_ID 0x00002E04 // PLIB_I2C_ExistsReceivedByteAcknowledge@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsReceivedByteAvailable_I2C_MODULE_ID 0x00002E05 // PLIB_I2C_ExistsReceivedByteAvailable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsReceivedByteGet_I2C_MODULE_ID   0x00002E06 // PLIB_I2C_ExistsReceivedByteGet@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsReceiverOverflow_I2C_MODULE_ID  0x00002E07 // PLIB_I2C_ExistsReceiverOverflow@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsReservedAddressProtect_I2C_MODULE_ID 0x00002E08 // PLIB_I2C_ExistsReservedAddressProtect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveAddress10Bit_I2C_MODULE_ID 0x00002E09 // PLIB_I2C_ExistsSlaveAddress10Bit@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveAddress7Bit_I2C_MODULE_ID  0x00002E0A // PLIB_I2C_ExistsSlaveAddress7Bit@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveAddressDetect_I2C_MODULE_ID 0x00002E0B // PLIB_I2C_ExistsSlaveAddressDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveAddressHoldEnable_I2C_MODULE_ID 0x00002E0C // PLIB_I2C_ExistsSlaveAddressHoldEnable@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveBufferOverwrite_I2C_MODULE_ID 0x00002E0D // PLIB_I2C_ExistsSlaveBufferOverwrite@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveBusCollisionDetect_I2C_MODULE_ID 0x00002E0E // PLIB_I2C_ExistsSlaveBusCollisionDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveClockHold_I2C_MODULE_ID    0x00002E0F // PLIB_I2C_ExistsSlaveClockHold@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveDataDetect_I2C_MODULE_ID   0x00002E10 // PLIB_I2C_ExistsSlaveDataDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveInterruptOnStart_I2C_MODULE_ID 0x00002E11 // PLIB_I2C_ExistsSlaveInterruptOnStart@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveInterruptOnStop_I2C_MODULE_ID 0x00002E12 // PLIB_I2C_ExistsSlaveInterruptOnStop@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveMask_I2C_MODULE_ID         0x00002E13 // PLIB_I2C_ExistsSlaveMask@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveReadRequest_I2C_MODULE_ID  0x00002E14 // PLIB_I2C_ExistsSlaveReadRequest@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSMBus_I2C_MODULE_ID             0x00002E15 // PLIB_I2C_ExistsSMBus@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsStartDetect_I2C_MODULE_ID       0x00002E16 // PLIB_I2C_ExistsStartDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsStopDetect_I2C_MODULE_ID        0x00002E17 // PLIB_I2C_ExistsStopDetect@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsStopInIdle_I2C_MODULE_ID        0x00002E18 // PLIB_I2C_ExistsStopInIdle@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsTransmitterByteAcknowledge_I2C_MODULE_ID 0x00002E19 // PLIB_I2C_ExistsTransmitterByteAcknowledge@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsTransmitterByteComplete_I2C_MODULE_ID 0x00002E1A // PLIB_I2C_ExistsTransmitterByteComplete@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsTransmitterByteSend_I2C_MODULE_ID 0x00002E1B // PLIB_I2C_ExistsTransmitterByteSend@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsTransmitterIsBusy_I2C_MODULE_ID 0x00002E1C // PLIB_I2C_ExistsTransmitterIsBusy@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsTransmitterOverflow_I2C_MODULE_ID 0x00002E1D // PLIB_I2C_ExistsTransmitterOverflow@I2C_MODULE_ID
#define IDH_PLIB_I2C_ExistsSlaveDataHoldEnable_I2C_MODULE_ID 0x00002E1E // PLIB_I2C_ExistsSlaveDataHoldEnable@I2C_MODULE_ID
#define IDH_I2C_MODULE_ID                                  0x00002E1F // I2C_MODULE_ID
#define IDH_PLIB_I2C_Files                                 0x00002E20 // PLIB I2C Files
#define IDH_plib_i2c_h                                     0x00002E21 // plib_i2c.h
#define IDH_plib_i2c_help_h                                0x00002E22 // plib_i2c_help.h
#define IDH_Input_Capture_Peripheral_Library               0x00002E23 // Input Capture Peripheral Library
#define IDH_PLIB_IC_Introduction                           0x00002E24 // PLIB IC Introduction
#define IDH_PLIB_IC_Using_the_Library                      0x00002E25 // PLIB IC Using the Library
#define IDH_PLIB_IC_Hardware_Abstraction_Model             0x00002E26 // PLIB IC Hardware Abstraction Model
#define IDH_PLIB_IC_Library_Overview                       0x00002E27 // PLIB IC Library Overview
#define IDH_PLIB_IC_How_the_Library_Works                  0x00002E28 // PLIB IC How the Library Works
#define IDH_PLIB_IC_Input_Capture_Module_Setup             0x00002E29 // PLIB IC Input Capture Module Setup
#define IDH_PLIB_IC_Reading_a_Capture_Value                0x00002E2A // PLIB IC Reading a Capture Value
#define IDH_PLIB_IC_Configuring_the_Library                0x00002E2B // PLIB IC Configuring the Library
#define IDH_PLIB_IC_Library_Interface                      0x00002E2C // PLIB IC Library Interface
#define IDH_PLIB_IC_Disable_IC_MODULE_ID                   0x00002E2D // PLIB_IC_Disable@IC_MODULE_ID
#define IDH_PLIB_IC_Enable_IC_MODULE_ID                    0x00002E2E // PLIB_IC_Enable@IC_MODULE_ID
#define IDH_PLIB_IC_EventsPerInterruptSelect_IC_MODULE_ID_IC_EVENTS_PER_INTERRUPT 0x00002E2F // PLIB_IC_EventsPerInterruptSelect@IC_MODULE_ID@IC_EVENTS_PER_INTERRUPT
#define IDH_PLIB_IC_FirstCaptureEdgeSelect_IC_MODULE_ID_IC_EDGE_TYPES 0x00002E30 // PLIB_IC_FirstCaptureEdgeSelect@IC_MODULE_ID@IC_EDGE_TYPES
#define IDH_PLIB_IC_TimerSelect_IC_MODULE_ID_IC_TIMERS     0x00002E31 // PLIB_IC_TimerSelect@IC_MODULE_ID@IC_TIMERS
#define IDH_PLIB_IC_AlternateClockDisable_IC_MODULE_ID     0x00002E32 // PLIB_IC_AlternateClockDisable@IC_MODULE_ID
#define IDH_PLIB_IC_AlternateClockEnable_IC_MODULE_ID      0x00002E33 // PLIB_IC_AlternateClockEnable@IC_MODULE_ID
#define IDH_PLIB_IC_AlternateTimerSelect_IC_MODULE_ID_IC_ALT_TIMERS 0x00002E34 // PLIB_IC_AlternateTimerSelect@IC_MODULE_ID@IC_ALT_TIMERS
#define IDH_PLIB_IC_ExistsAlternateTimerSelect_IC_MODULE_ID 0x00002E35 // PLIB_IC_ExistsAlternateTimerSelect@IC_MODULE_ID
#define IDH_PLIB_IC_Buffer16BitGet_IC_MODULE_ID            0x00002E36 // PLIB_IC_Buffer16BitGet@IC_MODULE_ID
#define IDH_PLIB_IC_Buffer32BitGet_IC_MODULE_ID            0x00002E37 // PLIB_IC_Buffer32BitGet@IC_MODULE_ID
#define IDH_PLIB_IC_BufferIsEmpty_IC_MODULE_ID             0x00002E38 // PLIB_IC_BufferIsEmpty@IC_MODULE_ID
#define IDH_PLIB_IC_BufferOverflowHasOccurred_IC_MODULE_ID 0x00002E39 // PLIB_IC_BufferOverflowHasOccurred@IC_MODULE_ID
#define IDH_PLIB_IC_BufferSizeSelect_IC_MODULE_ID_IC_BUFFER_SIZE 0x00002E3A // PLIB_IC_BufferSizeSelect@IC_MODULE_ID@IC_BUFFER_SIZE
#define IDH_PLIB_IC_ModeSelect_IC_MODULE_ID_IC_INPUT_CAPTURE_MODES 0x00002E3B // PLIB_IC_ModeSelect@IC_MODULE_ID@IC_INPUT_CAPTURE_MODES
#define IDH_PLIB_IC_StopInIdleDisable_IC_MODULE_ID         0x00002E3C // PLIB_IC_StopInIdleDisable@IC_MODULE_ID
#define IDH_PLIB_IC_StopInIdleEnable_IC_MODULE_ID          0x00002E3D // PLIB_IC_StopInIdleEnable@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsAlternateClock_IC_MODULE_ID      0x00002E3E // PLIB_IC_ExistsAlternateClock@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsBufferIsEmptyStatus_IC_MODULE_ID 0x00002E3F // PLIB_IC_ExistsBufferIsEmptyStatus@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsBufferOverflowStatus_IC_MODULE_ID 0x00002E40 // PLIB_IC_ExistsBufferOverflowStatus@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsBufferSize_IC_MODULE_ID          0x00002E41 // PLIB_IC_ExistsBufferSize@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsBufferValue_IC_MODULE_ID         0x00002E42 // PLIB_IC_ExistsBufferValue@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsCaptureMode_IC_MODULE_ID         0x00002E43 // PLIB_IC_ExistsCaptureMode@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsEdgeCapture_IC_MODULE_ID         0x00002E44 // PLIB_IC_ExistsEdgeCapture@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsEnable_IC_MODULE_ID              0x00002E45 // PLIB_IC_ExistsEnable@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsEventsPerInterruptSelect_IC_MODULE_ID 0x00002E46 // PLIB_IC_ExistsEventsPerInterruptSelect@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsStopInIdle_IC_MODULE_ID          0x00002E47 // PLIB_IC_ExistsStopInIdle@IC_MODULE_ID
#define IDH_PLIB_IC_ExistsTimerSelect_IC_MODULE_ID         0x00002E48 // PLIB_IC_ExistsTimerSelect@IC_MODULE_ID
#define IDH_IC_BUFFER_SIZE                                 0x00002E49 // IC_BUFFER_SIZE
#define IDH_IC_EDGE_TYPES                                  0x00002E4A // IC_EDGE_TYPES
#define IDH_IC_EVENTS_PER_INTERRUPT                        0x00002E4B // IC_EVENTS_PER_INTERRUPT
#define IDH_IC_INPUT_CAPTURE_MODES                         0x00002E4C // IC_INPUT_CAPTURE_MODES
#define IDH_IC_MODULE_ID                                   0x00002E4D // IC_MODULE_ID
#define IDH_IC_TIMERS                                      0x00002E4E // IC_TIMERS
#define IDH_IC_ALT_TIMERS                                  0x00002E4F // IC_ALT_TIMERS
#define IDH_PLIB_IC_Files                                  0x00002E50 // PLIB IC Files
#define IDH_plib_ic_h                                      0x00002E51 // plib_ic.h
#define IDH_plib_ic_help_h                                 0x00002E52 // plib_ic_help.h
#define IDH_Interrupt_Peripheral_Library                   0x00002E53 // Interrupt Peripheral Library
#define IDH_PLIB_INT_Introduction                          0x00002E54 // PLIB INT Introduction
#define IDH_PLIB_INT_Using_the_Library                     0x00002E55 // PLIB INT Using the Library
#define IDH_PLIB_INT_Hardware_Abstraction_Model            0x00002E56 // PLIB INT Hardware Abstraction Model
#define IDH_PLIB_INT_Library_Usage_Model                   0x00002E57 // PLIB INT Library Usage Model
#define IDH_PLIB_INT_How_the_Library_Works                 0x00002E58 // PLIB INT How the Library Works
#define IDH_PLIB_INT_Configuring_the_Library               0x00002E59 // PLIB INT Configuring the Library
#define IDH_PLIB_INT_Library_Interface                     0x00002E5A // PLIB INT Library Interface
#define IDH_PLIB_INT_Disable_INT_MODULE_ID                 0x00002E5B // PLIB_INT_Disable@INT_MODULE_ID
#define IDH_PLIB_INT_Enable_INT_MODULE_ID                  0x00002E5C // PLIB_INT_Enable@INT_MODULE_ID
#define IDH_PLIB_INT_ExternalFallingEdgeSelect_INT_MODULE_ID_INT_EXTERNAL_SOURCES 0x00002E5D // PLIB_INT_ExternalFallingEdgeSelect@INT_MODULE_ID@INT_EXTERNAL_SOURCES
#define IDH_PLIB_INT_ExternalRisingEdgeSelect_INT_MODULE_ID_INT_EXTERNAL_SOURCES 0x00002E5E // PLIB_INT_ExternalRisingEdgeSelect@INT_MODULE_ID@INT_EXTERNAL_SOURCES
#define IDH_PLIB_INT_IsEnabled_INT_MODULE_ID               0x00002E5F // PLIB_INT_IsEnabled@INT_MODULE_ID
#define IDH_PLIB_INT_MultiVectorSelect_INT_MODULE_ID       0x00002E60 // PLIB_INT_MultiVectorSelect@INT_MODULE_ID
#define IDH_PLIB_INT_PriorityGet_INT_MODULE_ID             0x00002E61 // PLIB_INT_PriorityGet@INT_MODULE_ID
#define IDH_PLIB_INT_ProximityTimerDisable_INT_MODULE_ID   0x00002E62 // PLIB_INT_ProximityTimerDisable@INT_MODULE_ID
#define IDH_PLIB_INT_ProximityTimerEnable_INT_MODULE_ID_INT_PRIORITY_LEVEL 0x00002E63 // PLIB_INT_ProximityTimerEnable@INT_MODULE_ID@INT_PRIORITY_LEVEL
#define IDH_PLIB_INT_SingleVectorSelect_INT_MODULE_ID      0x00002E64 // PLIB_INT_SingleVectorSelect@INT_MODULE_ID
#define IDH_PLIB_INT_SingleVectorShadowSetDisable_INT_MODULE_ID 0x00002E65 // PLIB_INT_SingleVectorShadowSetDisable@INT_MODULE_ID
#define IDH_PLIB_INT_SingleVectorShadowSetEnable_INT_MODULE_ID 0x00002E66 // PLIB_INT_SingleVectorShadowSetEnable@INT_MODULE_ID
#define IDH_PLIB_INT_SetState_INT_MODULE_ID_INT_STATE_GLOBAL 0x00002E67 // PLIB_INT_SetState@INT_MODULE_ID@INT_STATE_GLOBAL
#define IDH_PLIB_INT_ShadowRegisterAssign_INT_MODULE_ID_INT_PRIORITY_LEVEL_INT_SHADOW_REGISTER 0x00002E68 // PLIB_INT_ShadowRegisterAssign@INT_MODULE_ID@INT_PRIORITY_LEVEL@INT_SHADOW_REGISTER
#define IDH_PLIB_INT_VariableVectorOffsetSet_INT_MODULE_ID_INT_VECTOR_uint32_t 0x00002E69 // PLIB_INT_VariableVectorOffsetSet@INT_MODULE_ID@INT_VECTOR@uint32_t
#define IDH_PLIB_INT_SoftwareNMITrigger_INT_MODULE_ID      0x00002E6A // PLIB_INT_SoftwareNMITrigger@INT_MODULE_ID
#define IDH_PLIB_INT_SourceDisable_INT_MODULE_ID_INT_SOURCE 0x00002E6B // PLIB_INT_SourceDisable@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_SourceEnable_INT_MODULE_ID_INT_SOURCE 0x00002E6C // PLIB_INT_SourceEnable@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_SourceFlagClear_INT_MODULE_ID_INT_SOURCE 0x00002E6D // PLIB_INT_SourceFlagClear@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_SourceFlagGet_INT_MODULE_ID_INT_SOURCE 0x00002E6E // PLIB_INT_SourceFlagGet@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_SourceFlagSet_INT_MODULE_ID_INT_SOURCE 0x00002E6F // PLIB_INT_SourceFlagSet@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_SourceIsEnabled_INT_MODULE_ID_INT_SOURCE 0x00002E70 // PLIB_INT_SourceIsEnabled@INT_MODULE_ID@INT_SOURCE
#define IDH_PLIB_INT_VectorPriorityGet_INT_MODULE_ID_INT_VECTOR 0x00002E71 // PLIB_INT_VectorPriorityGet@INT_MODULE_ID@INT_VECTOR
#define IDH_PLIB_INT_VectorPrioritySet_INT_MODULE_ID_INT_VECTOR_INT_PRIORITY_LEVEL 0x00002E72 // PLIB_INT_VectorPrioritySet@INT_MODULE_ID@INT_VECTOR@INT_PRIORITY_LEVEL
#define IDH_PLIB_INT_VectorSubPriorityGet_INT_MODULE_ID_INT_VECTOR 0x00002E73 // PLIB_INT_VectorSubPriorityGet@INT_MODULE_ID@INT_VECTOR
#define IDH_PLIB_INT_VectorSubPrioritySet_INT_MODULE_ID_INT_VECTOR_INT_SUBPRIORITY_LEVEL 0x00002E74 // PLIB_INT_VectorSubPrioritySet@INT_MODULE_ID@INT_VECTOR@INT_SUBPRIORITY_LEVEL
#define IDH_PLIB_INT_CPUCurrentPriorityLevelGet_INT_MODULE_ID 0x00002E75 // PLIB_INT_CPUCurrentPriorityLevelGet@INT_MODULE_ID
#define IDH_PLIB_INT_ProximityTimerGet_INT_MODULE_ID       0x00002E76 // PLIB_INT_ProximityTimerGet@INT_MODULE_ID
#define IDH_PLIB_INT_ProximityTimerSet_INT_MODULE_ID_uint32_t 0x00002E77 // PLIB_INT_ProximityTimerSet@INT_MODULE_ID@uint32_t
#define IDH_PLIB_INT_VectorGet_INT_MODULE_ID               0x00002E78 // PLIB_INT_VectorGet@INT_MODULE_ID
#define IDH_PLIB_INT_GetStateAndDisable_INT_MODULE_ID      0x00002E79 // PLIB_INT_GetStateAndDisable@INT_MODULE_ID
#define IDH_PLIB_INT_ShadowRegisterGet_INT_MODULE_ID_INT_PRIORITY_LEVEL 0x00002E7A // PLIB_INT_ShadowRegisterGet@INT_MODULE_ID@INT_PRIORITY_LEVEL
#define IDH_PLIB_INT_VariableVectorOffsetGet_INT_MODULE_ID_INT_VECTOR 0x00002E7B // PLIB_INT_VariableVectorOffsetGet@INT_MODULE_ID@INT_VECTOR
#define IDH_PLIB_INT_ExistsCPUCurrentPriorityLevel_INT_MODULE_ID 0x00002E7C // PLIB_INT_ExistsCPUCurrentPriorityLevel@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsEnableControl_INT_MODULE_ID     0x00002E7D // PLIB_INT_ExistsEnableControl@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsExternalINTEdgeSelect_INT_MODULE_ID 0x00002E7E // PLIB_INT_ExistsExternalINTEdgeSelect@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsINTCPUPriority_INT_MODULE_ID    0x00002E7F // PLIB_INT_ExistsINTCPUPriority@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsINTCPUVector_INT_MODULE_ID      0x00002E80 // PLIB_INT_ExistsINTCPUVector@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsProximityTimerControl_INT_MODULE_ID 0x00002E81 // PLIB_INT_ExistsProximityTimerControl@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsProximityTimerEnable_INT_MODULE_ID 0x00002E82 // PLIB_INT_ExistsProximityTimerEnable@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsSingleVectorShadowSet_INT_MODULE_ID 0x00002E83 // PLIB_INT_ExistsSingleVectorShadowSet@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsSourceControl_INT_MODULE_ID     0x00002E84 // PLIB_INT_ExistsSourceControl@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsSourceFlag_INT_MODULE_ID        0x00002E85 // PLIB_INT_ExistsSourceFlag@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsVectorPriority_INT_MODULE_ID    0x00002E86 // PLIB_INT_ExistsVectorPriority@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsVectorSelect_INT_MODULE_ID      0x00002E87 // PLIB_INT_ExistsVectorSelect@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsShadowRegisterAssign_INT_MODULE_ID 0x00002E88 // PLIB_INT_ExistsShadowRegisterAssign@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsVariableOffset_INT_MODULE_ID    0x00002E89 // PLIB_INT_ExistsVariableOffset@INT_MODULE_ID
#define IDH_PLIB_INT_ExistsSoftwareNMI_INT_MODULE_ID       0x00002E8A // PLIB_INT_ExistsSoftwareNMI@INT_MODULE_ID
#define IDH_INT_EXTERNAL_SOURCES                           0x00002E8B // INT_EXTERNAL_SOURCES
#define IDH_INT_PRIORITY_LEVEL                             0x00002E8C // INT_PRIORITY_LEVEL
#define IDH_INT_SOURCE                                     0x00002E8D // INT_SOURCE
#define IDH_INT_SUBPRIORITY_LEVEL                          0x00002E8E // INT_SUBPRIORITY_LEVEL
#define IDH_INT_VECTOR                                     0x00002E8F // INT_VECTOR
#define IDH_INT_STATE_GLOBAL                               0x00002E90 // INT_STATE_GLOBAL
#define IDH_INT_SHADOW_REGISTER                            0x00002E91 // INT_SHADOW_REGISTER
#define IDH_INT_VECTOR_SPACING                             0x00002E92 // INT_VECTOR_SPACING
#define IDH_PLIB_INT_Files                                 0x00002E93 // PLIB INT Files
#define IDH_plib_int_h                                     0x00002E94 // plib_int.h
#define IDH_plib_int_help_h                                0x00002E95 // plib_int_help.h
#define IDH_Motor_Control_PWM_Peripheral_Library           0x00002E96 // Motor Control PWM Peripheral Library
#define IDH_PLIB_MCPWM_Introduction                        0x00002E97 // PLIB MCPWM Introduction
#define IDH_PLIB_MCPWM_Using_the_Library                   0x00002E98 // PLIB MCPWM Using the Library
#define IDH_PLIB_MCPWM_Hardware_Abstraction_Model          0x00002E99 // PLIB MCPWM Hardware Abstraction Model
#define IDH_PLIB_MCPWM_Library_Usage_Model                 0x00002E9A // PLIB MCPWM Library Usage Model
#define IDH_PLIB_MCPWM_How_the_Library_Works               0x00002E9B // PLIB MCPWM How the Library Works
#define IDH_PLIB_MCPWM_PWM_Generation                      0x00002E9C // PLIB MCPWM PWM Generation
#define IDH_PLIB_MCPWM_ADC_Trigger_Generation              0x00002E9D // PLIB MCPWM ADC Trigger Generation
#define IDH_PLIB_MCPWM_Fault_and_Current_Limit_Management  0x00002E9E // PLIB MCPWM Fault and Current-Limit Management
#define IDH_PLIB_MCPWM_Interrupt_Generation                0x00002E9F // PLIB MCPWM Interrupt Generation
#define IDH_PLIB_MCPWM_Configuring_the_Library             0x00002EA0 // PLIB MCPWM Configuring the Library
#define IDH_PLIB_MCPWM_Library_Interface                   0x00002EA1 // PLIB MCPWM Library Interface
#define IDH_PLIB_MCPWM_Enable_MCPWM_MODULE_ID              0x00002EA2 // PLIB_MCPWM_Enable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_Disable_MCPWM_MODULE_ID             0x00002EA3 // PLIB_MCPWM_Disable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_IOCONxUnlock_MCPWM_MODULE_ID        0x00002EA4 // PLIB_MCPWM_IOCONxUnlock@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ModuleIsReady_MCPWM_MODULE_ID       0x00002EA5 // PLIB_MCPWM_ModuleIsReady@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_StopInIdleDisable_MCPWM_MODULE_ID   0x00002EA6 // PLIB_MCPWM_StopInIdleDisable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_StopInIdleEnable_MCPWM_MODULE_ID    0x00002EA7 // PLIB_MCPWM_StopInIdleEnable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_PrimaryTimerSetup_MCPWM_MODULE_ID_MCPWM_CLOCK_DIVIDER_uint16_t 0x00002EA8 // PLIB_MCPWM_PrimaryTimerSetup@MCPWM_MODULE_ID@MCPWM_CLOCK_DIVIDER@uint16_t
#define IDH_PLIB_MCPWM_SecondaryTimerSetup_MCPWM_MODULE_ID_MCPWM_CLOCK_DIVIDER_uint16_t 0x00002EA9 // PLIB_MCPWM_SecondaryTimerSetup@MCPWM_MODULE_ID@MCPWM_CLOCK_DIVIDER@uint16_t
#define IDH_PLIB_MCPWM_PrimaryTimerCountRead_MCPWM_MODULE_ID 0x00002EAA // PLIB_MCPWM_PrimaryTimerCountRead@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_SecondaryTimerCountRead_MCPWM_MODULE_ID 0x00002EAB // PLIB_MCPWM_SecondaryTimerCountRead@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_PrimarySpecialEventTriggerInterruptDisable_MCPWM_MODULE_ID 0x00002EAC // PLIB_MCPWM_PrimarySpecialEventTriggerInterruptDisable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_PrimarySpecialEventTriggerInterruptEnable_MCPWM_MODULE_ID 0x00002EAD // PLIB_MCPWM_PrimarySpecialEventTriggerInterruptEnable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_PrimarySpecialEventTriggerInterruptIsPending_MCPWM_MODULE_ID 0x00002EAE // PLIB_MCPWM_PrimarySpecialEventTriggerInterruptIsPending@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_PrimarySpecialEventTriggerSetup_MCPWM_MODULE_ID_uint16_t_MCPWM_TRIGGER_DIVIDER 0x00002EAF // PLIB_MCPWM_PrimarySpecialEventTriggerSetup@MCPWM_MODULE_ID@uint16_t@MCPWM_TRIGGER_DIVIDER
#define IDH_PLIB_MCPWM_SecondarySpecialEventTriggerInterruptDisable_MCPWM_MODULE_ID 0x00002EB0 // PLIB_MCPWM_SecondarySpecialEventTriggerInterruptDisable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_SecondarySpecialEventTriggerInterruptEnable_MCPWM_MODULE_ID 0x00002EB1 // PLIB_MCPWM_SecondarySpecialEventTriggerInterruptEnable@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_SecondarySpecialEventTriggerInterruptIsPending_MCPWM_MODULE_ID 0x00002EB2 // PLIB_MCPWM_SecondarySpecialEventTriggerInterruptIsPending@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_SecondarySpecialEventTriggerSetup_MCPWM_MODULE_ID_uint16_t_MCPWM_TRIGGER_DIVID 0x00002EB3 // PLIB_MCPWM_SecondarySpecialEventTriggerSetup@MCPWM_MODULE_ID@uint16_t@MCPWM_TRIGGER_DIVIDER
#define IDH_PLIB_MCPWM_ChannelChopSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_CHOP_CLOCK_SOURCE_MCPW 0x00002EB4 // PLIB_MCPWM_ChannelChopSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_CHOP_CLOCK_SOURCE@MCPWM_PWMxH_CHOP_CONTROL@MCPWM_PWMxL_CHOP_CONTROL
#define IDH_PLIB_MCPWM_ChopClockSetup_MCPWM_MODULE_ID_uint16_t_MCPWM_CHOP_CLOCK_CONTROL 0x00002EB5 // PLIB_MCPWM_ChopClockSetup@MCPWM_MODULE_ID@uint16_t@MCPWM_CHOP_CLOCK_CONTROL
#define IDH_PLIB_MCPWM_ChannelPWMxHDeadtimeSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EB6 // PLIB_MCPWM_ChannelPWMxHDeadtimeSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelDeadtimeCompSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EB7 // PLIB_MCPWM_ChannelDeadtimeCompSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelLocalPWMTimerCountRead_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EB8 // PLIB_MCPWM_ChannelLocalPWMTimerCountRead@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPhaseSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EB9 // PLIB_MCPWM_ChannelPhaseSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelPrimaryDutyCycleSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EBA // PLIB_MCPWM_ChannelPrimaryDutyCycleSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelPWMxLDeadtimeSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EBB // PLIB_MCPWM_ChannelPWMxLDeadtimeSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelSecondaryDutyCycleSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002EBC // PLIB_MCPWM_ChannelSecondaryDutyCycleSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_TIME_BASE_SOURCE_MCPWM_TIM 0x00002EBD // PLIB_MCPWM_ChannelSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_TIME_BASE_SOURCE@MCPWM_TIME_BASE_MODE@MCPWM_ALIGNMENT_MODE@MCPWM_OUTPUT_MODE@MCPWM_PWMxH_OUTPUT_POLARITY@MCPWM_PWMxL_OUTPUT_POLARITY@MCPWM_DEADTIME_MODE@MCPWM_DEADTIME_COMPENSATION_POLARITY
#define IDH_PLIB_MCPWM_ChannelTimerDirectionGet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EBE // PLIB_MCPWM_ChannelTimerDirectionGet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxHDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EBF // PLIB_MCPWM_ChannelPWMxHDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxHEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC0 // PLIB_MCPWM_ChannelPWMxHEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxLDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC1 // PLIB_MCPWM_ChannelPWMxLDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxLEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC2 // PLIB_MCPWM_ChannelPWMxLEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelSwapHighLowDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC3 // PLIB_MCPWM_ChannelSwapHighLowDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelSwapHighLowEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC4 // PLIB_MCPWM_ChannelSwapHighLowEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerInterruptDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC5 // PLIB_MCPWM_ChannelTriggerInterruptDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerInterruptEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC6 // PLIB_MCPWM_ChannelTriggerInterruptEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerInterruptFlagClear_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC7 // PLIB_MCPWM_ChannelTriggerInterruptFlagClear@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerInterruptIsEnabled_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC8 // PLIB_MCPWM_ChannelTriggerInterruptIsEnabled@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerInterruptIsPending_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EC9 // PLIB_MCPWM_ChannelTriggerInterruptIsPending@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelTriggerSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_TRIGGER_DIVIDER_MCP 0x00002ECA // PLIB_MCPWM_ChannelTriggerSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_TRIGGER_DIVIDER@MCPWM_PRIMARY_TRIGGER_CYCLE_SELECT@MCPWM_SECONDARY_TRIGGER_CYCLE_SELECT@MCPWM_ADC_TRIGGER_SOURCE@MCPWM_TRIGGER_INTERRUPT_SOURCE@uint16_t@uint16_t
#define IDH_PLIB_MCPWM_ChannelPrimaryTriggerCompareSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002ECB // PLIB_MCPWM_ChannelPrimaryTriggerCompareSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelSecondaryTriggerCompareSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_uint16_t 0x00002ECC // PLIB_MCPWM_ChannelSecondaryTriggerCompareSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@uint16_t
#define IDH_PLIB_MCPWM_ChannelPeriodMatchInterruptDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ECD // PLIB_MCPWM_ChannelPeriodMatchInterruptDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodMatchInterruptEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ECE // PLIB_MCPWM_ChannelPeriodMatchInterruptEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodMatchInterruptFlagClear_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ECF // PLIB_MCPWM_ChannelPeriodMatchInterruptFlagClear@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodMatchInterruptIsEnabled_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED0 // PLIB_MCPWM_ChannelPeriodMatchInterruptIsEnabled@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodMatchInterruptIsPending_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED1 // PLIB_MCPWM_ChannelPeriodMatchInterruptIsPending@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodResetInterruptDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED2 // PLIB_MCPWM_ChannelPeriodResetInterruptDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodResetInterruptEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED3 // PLIB_MCPWM_ChannelPeriodResetInterruptEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodResetInterruptFlagClear_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED4 // PLIB_MCPWM_ChannelPeriodResetInterruptFlagClear@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodResetInterruptIsEnabled_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED5 // PLIB_MCPWM_ChannelPeriodResetInterruptIsEnabled@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPeriodResetInterruptIsPending_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED6 // PLIB_MCPWM_ChannelPeriodResetInterruptIsPending@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelOverrideOutputSet_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_OVERRIDE_PWMxH 0x00002ED7 // PLIB_MCPWM_ChannelOverrideOutputSet@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_OVERRIDE_PWMxH_VALUE@MCPWM_OVERRIDE_PWMxL_VALUE
#define IDH_PLIB_MCPWM_ChannelPWMxHOverrideDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED8 // PLIB_MCPWM_ChannelPWMxHOverrideDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxHOverrideEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002ED9 // PLIB_MCPWM_ChannelPWMxHOverrideEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxLOverrideDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDA // PLIB_MCPWM_ChannelPWMxLOverrideDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelPWMxLOverrideEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDB // PLIB_MCPWM_ChannelPWMxLOverrideEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelSyncOverrideAtCPUClockBoundary_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDC // PLIB_MCPWM_ChannelSyncOverrideAtCPUClockBoundary@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelSyncOverrideAtPeriodBoundary_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDD // PLIB_MCPWM_ChannelSyncOverrideAtPeriodBoundary@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultInterruptDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDE // PLIB_MCPWM_ChannelFaultInterruptDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultInterruptEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EDF // PLIB_MCPWM_ChannelFaultInterruptEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultInterruptFlagClear_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE0 // PLIB_MCPWM_ChannelFaultInterruptFlagClear@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultInterruptIsEnabled_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE1 // PLIB_MCPWM_ChannelFaultInterruptIsEnabled@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultInterruptIsPending_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE2 // PLIB_MCPWM_ChannelFaultInterruptIsPending@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultIsAsserted_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE3 // PLIB_MCPWM_ChannelFaultIsAsserted@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelFaultSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_FAULT_SOURCE_MCPWM_FA 0x00002EE4 // PLIB_MCPWM_ChannelFaultSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_FAULT_SOURCE@MCPWM_FAULT_INPUT_POLARITY@MCPWM_FAULT_OVERRIDE_PWMxH_VALUE@MCPWM_FAULT_OVERRIDE_PWMxL_VALUE@MCPWM_FAULT_MODE
#define IDH_PLIB_MCPWM_ChannelCurrentLimitCaptureRead_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE5 // PLIB_MCPWM_ChannelCurrentLimitCaptureRead@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitInterruptDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE6 // PLIB_MCPWM_ChannelCurrentLimitInterruptDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitInterruptEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE7 // PLIB_MCPWM_ChannelCurrentLimitInterruptEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitInterruptFlagClear_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE8 // PLIB_MCPWM_ChannelCurrentLimitInterruptFlagClear@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitInterruptIsEnabled_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EE9 // PLIB_MCPWM_ChannelCurrentLimitInterruptIsEnabled@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitInterruptIsPending_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EEA // PLIB_MCPWM_ChannelCurrentLimitInterruptIsPending@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitIsAsserted_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EEB // PLIB_MCPWM_ChannelCurrentLimitIsAsserted@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelCurrentLimitSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_CURRENTLIMIT_S 0x00002EEC // PLIB_MCPWM_ChannelCurrentLimitSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_CURRENTLIMIT_SOURCE@MCPWM_CURRENTLIMIT_INPUT_POLARITY@MCPWM_CURRENTLIMIT_OVERRIDE_PWMxH_VALUE@MCPWM_CURRENTLIMIT_OVERRIDE_PWMxL_VALUE@MCPWM_CURRENTLIMIT_MODE
#define IDH_PLIB_MCPWM_ChannelLEBSetup_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID_MCPWM_FAULT_INPUT_LEB_CONTROL 0x00002EED // PLIB_MCPWM_ChannelLEBSetup@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID@MCPWM_FAULT_INPUT_LEB_CONTROL@MCPWM_CURRENTLIMIT_INPUT_LEB_CONTROL@uint16_t
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxHFallingEdgeDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EEE // PLIB_MCPWM_ChannelLEBTriggerPWMxHFallingEdgeDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxHFallingEdgeEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EEF // PLIB_MCPWM_ChannelLEBTriggerPWMxHFallingEdgeEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxHRisingEdgeDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF0 // PLIB_MCPWM_ChannelLEBTriggerPWMxHRisingEdgeDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxHRisingEdgeEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF1 // PLIB_MCPWM_ChannelLEBTriggerPWMxHRisingEdgeEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxLFallingEdgeDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF2 // PLIB_MCPWM_ChannelLEBTriggerPWMxLFallingEdgeDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxLFallingEdgeEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF3 // PLIB_MCPWM_ChannelLEBTriggerPWMxLFallingEdgeEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxLRisingEdgeDisable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF4 // PLIB_MCPWM_ChannelLEBTriggerPWMxLRisingEdgeDisable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ChannelLEBTriggerPWMxLRisingEdgeEnable_MCPWM_MODULE_ID_MCPWM_CHANNEL_ID 0x00002EF5 // PLIB_MCPWM_ChannelLEBTriggerPWMxLRisingEdgeEnable@MCPWM_MODULE_ID@MCPWM_CHANNEL_ID
#define IDH_PLIB_MCPWM_ExistsChannelChopSetup_MCPWM_MODULE_ID 0x00002EF6 // PLIB_MCPWM_ExistsChannelChopSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelCurrentLimit_MCPWM_MODULE_ID 0x00002EF7 // PLIB_MCPWM_ExistsChannelCurrentLimit@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelDeadtimeSetup_MCPWM_MODULE_ID 0x00002EF8 // PLIB_MCPWM_ExistsChannelDeadtimeSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelFault_MCPWM_MODULE_ID  0x00002EF9 // PLIB_MCPWM_ExistsChannelFault@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelGeneralFunctions_MCPWM_MODULE_ID 0x00002EFA // PLIB_MCPWM_ExistsChannelGeneralFunctions@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelLEBSetup_MCPWM_MODULE_ID 0x00002EFB // PLIB_MCPWM_ExistsChannelLEBSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelOverrideSetup_MCPWM_MODULE_ID 0x00002EFC // PLIB_MCPWM_ExistsChannelOverrideSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelPeriodMatchInterrupt_MCPWM_MODULE_ID 0x00002EFD // PLIB_MCPWM_ExistsChannelPeriodMatchInterrupt@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelPeriodResetInterrupt_MCPWM_MODULE_ID 0x00002EFE // PLIB_MCPWM_ExistsChannelPeriodResetInterrupt@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelPhaseSet_MCPWM_MODULE_ID 0x00002EFF // PLIB_MCPWM_ExistsChannelPhaseSet@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelPrimaryDutyCycleSet_MCPWM_MODULE_ID 0x00002F00 // PLIB_MCPWM_ExistsChannelPrimaryDutyCycleSet@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelSecondaryDutyCycleSet_MCPWM_MODULE_ID 0x00002F01 // PLIB_MCPWM_ExistsChannelSecondaryDutyCycleSet@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelSetup_MCPWM_MODULE_ID  0x00002F02 // PLIB_MCPWM_ExistsChannelSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChannelTrigger_MCPWM_MODULE_ID 0x00002F03 // PLIB_MCPWM_ExistsChannelTrigger@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsChopClockSetup_MCPWM_MODULE_ID 0x00002F04 // PLIB_MCPWM_ExistsChopClockSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsModuleControl_MCPWM_MODULE_ID 0x00002F05 // PLIB_MCPWM_ExistsModuleControl@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsPrimarySpecialEventTrigger_MCPWM_MODULE_ID 0x00002F06 // PLIB_MCPWM_ExistsPrimarySpecialEventTrigger@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsPrimaryTimerSetup_MCPWM_MODULE_ID 0x00002F07 // PLIB_MCPWM_ExistsPrimaryTimerSetup@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsSecondarySpecialEventTrigger_MCPWM_MODULE_ID 0x00002F08 // PLIB_MCPWM_ExistsSecondarySpecialEventTrigger@MCPWM_MODULE_ID
#define IDH_PLIB_MCPWM_ExistsSecondaryTimerSetup_MCPWM_MODULE_ID 0x00002F09 // PLIB_MCPWM_ExistsSecondaryTimerSetup@MCPWM_MODULE_ID
#define IDH_MCPWM_ADC_TRIGGER_SOURCE                       0x00002F0A // MCPWM_ADC_TRIGGER_SOURCE
#define IDH_MCPWM_ALIGNMENT_MODE                           0x00002F0B // MCPWM_ALIGNMENT_MODE
#define IDH_MCPWM_CHANNEL_ID                               0x00002F0C // MCPWM_CHANNEL_ID
#define IDH_MCPWM_CHOP_CLOCK_CONTROL                       0x00002F0D // MCPWM_CHOP_CLOCK_CONTROL
#define IDH_MCPWM_CHOP_CLOCK_SOURCE                        0x00002F0E // MCPWM_CHOP_CLOCK_SOURCE
#define IDH_MCPWM_CLOCK_DIVIDER                            0x00002F0F // MCPWM_CLOCK_DIVIDER
#define IDH_MCPWM_CURRENT_LIMIT_INPUT_LEB_CONTROL          0x00002F10 // MCPWM_CURRENT_LIMIT_INPUT_LEB_CONTROL
#define IDH_MCPWM_CURRENTLIMIT_INPUT_POLARITY              0x00002F11 // MCPWM_CURRENTLIMIT_INPUT_POLARITY
#define IDH_MCPWM_CURRENTLIMIT_MODE                        0x00002F12 // MCPWM_CURRENTLIMIT_MODE
#define IDH_MCPWM_CURRENTLIMIT_OVERRIDE_PWMxH_VALUE        0x00002F13 // MCPWM_CURRENTLIMIT_OVERRIDE_PWMxH_VALUE
#define IDH_MCPWM_CURRENTLIMIT_OVERRIDE_PWMxL_VALUE        0x00002F14 // MCPWM_CURRENTLIMIT_OVERRIDE_PWMxL_VALUE
#define IDH_MCPWM_CURRENTLIMIT_SOURCE                      0x00002F15 // MCPWM_CURRENTLIMIT_SOURCE
#define IDH_MCPWM_DEADTIME_COMPENSATION_POLARITY           0x00002F16 // MCPWM_DEADTIME_COMPENSATION_POLARITY
#define IDH_MCPWM_DEADTIME_MODE                            0x00002F17 // MCPWM_DEADTIME_MODE
#define IDH_MCPWM_FAULT_INPUT_LEB_CONTROL                  0x00002F18 // MCPWM_FAULT_INPUT_LEB_CONTROL
#define IDH_MCPWM_FAULT_INPUT_POLARITY                     0x00002F19 // MCPWM_FAULT_INPUT_POLARITY
#define IDH_MCPWM_FAULT_MODE                               0x00002F1A // MCPWM_FAULT_MODE
#define IDH_MCPWM_FAULT_OVERRIDE_PWMxH_VALUE               0x00002F1B // MCPWM_FAULT_OVERRIDE_PWMxH_VALUE
#define IDH_MCPWM_FAULT_OVERRIDE_PWMxL_VALUE               0x00002F1C // MCPWM_FAULT_OVERRIDE_PWMxL_VALUE
#define IDH_MCPWM_FAULT_SOURCE                             0x00002F1D // MCPWM_FAULT_SOURCE
#define IDH_MCPWM_MODULE_ID                                0x00002F1E // MCPWM_MODULE_ID
#define IDH_MCPWM_OUTPUT_MODE                              0x00002F1F // MCPWM_OUTPUT_MODE
#define IDH_MCPWM_PRIMARY_TRIGGER_CYCLE_SELECT             0x00002F20 // MCPWM_PRIMARY_TRIGGER_CYCLE_SELECT
#define IDH_MCPWM_PWMxH_CHOP_CONTROL                       0x00002F21 // MCPWM_PWMxH_CHOP_CONTROL
#define IDH_MCPWM_PWMxH_OUTPUT_POLARITY                    0x00002F22 // MCPWM_PWMxH_OUTPUT_POLARITY
#define IDH_MCPWM_PWMxL_CHOP_CONTROL                       0x00002F23 // MCPWM_PWMxL_CHOP_CONTROL
#define IDH_MCPWM_PWMxL_OUTPUT_POLARITY                    0x00002F24 // MCPWM_PWMxL_OUTPUT_POLARITY
#define IDH_MCPWM_SECONDARY_TRIGGER_CYCLE_SELECT           0x00002F25 // MCPWM_SECONDARY_TRIGGER_CYCLE_SELECT
#define IDH_MCPWM_TIME_BASE_MODE                           0x00002F26 // MCPWM_TIME_BASE_MODE
#define IDH_MCPWM_TIME_BASE_SOURCE                         0x00002F27 // MCPWM_TIME_BASE_SOURCE
#define IDH_MCPWM_TIMER_DIRECTION                          0x00002F28 // MCPWM_TIMER_DIRECTION
#define IDH_MCPWM_TRIGGER_DIVIDER                          0x00002F29 // MCPWM_TRIGGER_DIVIDER
#define IDH_MCPWM_TRIGGER_INTERRUPT_SOURCE                 0x00002F2A // MCPWM_TRIGGER_INTERRUPT_SOURCE
#define IDH_PLIB_MCPWM_Files                               0x00002F2B // PLIB MCPWM Files
#define IDH_plib_mcpwm_h                                   0x00002F2C // plib_mcpwm.h
#define IDH_NVM_Peripheral_Library                         0x00002F2D // NVM Peripheral Library
#define IDH_PLIB_NVM_Introduction                          0x00002F2E // PLIB NVM Introduction
#define IDH_PLIB_NVM_Using_the_Library                     0x00002F2F // PLIB NVM Using the Library
#define IDH_PLIB_NVM_Hardware_Abstraction_Model            0x00002F30 // PLIB NVM Hardware Abstraction Model
#define IDH_PLIB_NVM_Library_Usage_Model                   0x00002F31 // PLIB NVM Library Usage Model
#define IDH_PLIB_NVM_How_the_Library_Works                 0x00002F32 // PLIB NVM How the Library Works
#define IDH_PLIB_NVM_State_Machine                         0x00002F33 // PLIB NVM State Machine
#define IDH_PLIB_NVM_Flash_Operations                      0x00002F34 // PLIB NVM Flash Operations
#define IDH_PLIB_NVM_EEPROM_Operations                     0x00002F35 // PLIB NVM EEPROM Operations
#define IDH_PLIB_NVM_Miscellaneous_Functions               0x00002F36 // PLIB NVM Miscellaneous Functions
#define IDH_PLIB_NVM_Configuring_the_Library               0x00002F37 // PLIB NVM Configuring the Library
#define IDH_PLIB_NVM_Building_the_Library                  0x00002F38 // PLIB NVM Building the Library
#define IDH_PLIB_NVM_Library_Interface                     0x00002F39 // PLIB NVM Library Interface
#define IDH_PLIB_NVM_LowVoltageEventIsActive_NVM_MODULE_ID 0x00002F3A // PLIB_NVM_LowVoltageEventIsActive@NVM_MODULE_ID
#define IDH_PLIB_NVM_LowVoltageIsDetected_NVM_MODULE_ID    0x00002F3B // PLIB_NVM_LowVoltageIsDetected@NVM_MODULE_ID
#define IDH_PLIB_NVM_MemoryModifyEnable_NVM_MODULE_ID      0x00002F3C // PLIB_NVM_MemoryModifyEnable@NVM_MODULE_ID
#define IDH_PLIB_NVM_MemoryModifyInhibit_NVM_MODULE_ID     0x00002F3D // PLIB_NVM_MemoryModifyInhibit@NVM_MODULE_ID
#define IDH_PLIB_NVM_MemoryOperationSelect_NVM_MODULE_ID_NVM_OPERATION_MODE 0x00002F3E // PLIB_NVM_MemoryOperationSelect@NVM_MODULE_ID@NVM_OPERATION_MODE
#define IDH_PLIB_NVM_DataBlockSourceAddress_NVM_MODULE_ID_uint32_t 0x00002F3F // PLIB_NVM_DataBlockSourceAddress@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_FlashAddressToModify_NVM_MODULE_ID_uint32_t 0x00002F40 // PLIB_NVM_FlashAddressToModify@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_FlashEraseStart_NVM_MODULE_ID         0x00002F41 // PLIB_NVM_FlashEraseStart@NVM_MODULE_ID
#define IDH_PLIB_NVM_FlashProvideData_NVM_MODULE_ID_uint32_t 0x00002F42 // PLIB_NVM_FlashProvideData@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_FlashProvideQuadData_NVM_MODULE_ID_uint32_t__ 0x00002F43 // PLIB_NVM_FlashProvideQuadData@NVM_MODULE_ID@uint32_t *
#define IDH_PLIB_NVM_FlashRead_NVM_MODULE_ID_uint32_t      0x00002F44 // PLIB_NVM_FlashRead@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_FlashWriteKeySequence_NVM_MODULE_ID_uint32_t 0x00002F45 // PLIB_NVM_FlashWriteKeySequence@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_FlashWriteStart_NVM_MODULE_ID         0x00002F46 // PLIB_NVM_FlashWriteStart@NVM_MODULE_ID
#define IDH_PLIB_NVM_FlashWriteCycleHasCompleted_NVM_MODULE_ID 0x00002F47 // PLIB_NVM_FlashWriteCycleHasCompleted@NVM_MODULE_ID
#define IDH_PLIB_NVM_WriteOperationHasTerminated_NVM_MODULE_ID 0x00002F48 // PLIB_NVM_WriteOperationHasTerminated@NVM_MODULE_ID
#define IDH_PLIB_NVM_FlashSwapLockSelect_NVM_MODULE_ID_NVM_FLASH_SWAP_LOCK_TYPE 0x00002F49 // PLIB_NVM_FlashSwapLockSelect@NVM_MODULE_ID@NVM_FLASH_SWAP_LOCK_TYPE
#define IDH_PLIB_NVM_FlashSwapLockStatusGet_NVM_MODULE_ID  0x00002F4A // PLIB_NVM_FlashSwapLockStatusGet@NVM_MODULE_ID
#define IDH_PLIB_NVM_FlashWriteProtectMemoryAreaRange_NVM_MODULE_ID_uint32_t 0x00002F4B // PLIB_NVM_FlashWriteProtectMemoryAreaRange@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_BootPageWriteProtectionDisable_NVM_MODULE_ID_NVM_BOOT_MEMORY_PAGE 0x00002F4C // PLIB_NVM_BootPageWriteProtectionDisable@NVM_MODULE_ID@NVM_BOOT_MEMORY_PAGE
#define IDH_PLIB_NVM_BootPageWriteProtectionEnable_NVM_MODULE_ID_NVM_BOOT_MEMORY_PAGE 0x00002F4D // PLIB_NVM_BootPageWriteProtectionEnable@NVM_MODULE_ID@NVM_BOOT_MEMORY_PAGE
#define IDH_PLIB_NVM_IsBootMemoryLocked_NVM_MODULE_ID_NVM_BOOT_MEMORY_AREA 0x00002F4E // PLIB_NVM_IsBootMemoryLocked@NVM_MODULE_ID@NVM_BOOT_MEMORY_AREA
#define IDH_PLIB_NVM_IsBootPageWriteProtected_NVM_MODULE_ID_NVM_BOOT_MEMORY_PAGE 0x00002F4F // PLIB_NVM_IsBootPageWriteProtected@NVM_MODULE_ID@NVM_BOOT_MEMORY_PAGE
#define IDH_PLIB_NVM_IsProgramFlashMemoryLocked_NVM_MODULE_ID 0x00002F50 // PLIB_NVM_IsProgramFlashMemoryLocked@NVM_MODULE_ID
#define IDH_PLIB_NVM_LockBootMemory_NVM_MODULE_ID_NVM_BOOT_MEMORY_AREA 0x00002F51 // PLIB_NVM_LockBootMemory@NVM_MODULE_ID@NVM_BOOT_MEMORY_AREA
#define IDH_PLIB_NVM_LockProgramFlashMemory_NVM_MODULE_ID  0x00002F52 // PLIB_NVM_LockProgramFlashMemory@NVM_MODULE_ID
#define IDH_PLIB_NVM_ProgramFlashBank1LowerRegion_NVM_MODULE_ID 0x00002F53 // PLIB_NVM_ProgramFlashBank1LowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_ProgramFlashBank2LowerRegion_NVM_MODULE_ID 0x00002F54 // PLIB_NVM_ProgramFlashBank2LowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_ProgramFlashBank2IsLowerRegion_NVM_MODULE_ID 0x00002F55 // PLIB_NVM_ProgramFlashBank2IsLowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_BootFlashBank1LowerRegion_NVM_MODULE_ID 0x00002F56 // PLIB_NVM_BootFlashBank1LowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_BootFlashBank2IsLowerRegion_NVM_MODULE_ID 0x00002F57 // PLIB_NVM_BootFlashBank2IsLowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_BootFlashBank2LowerRegion_NVM_MODULE_ID 0x00002F58 // PLIB_NVM_BootFlashBank2LowerRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMEnable_NVM_MODULE_ID            0x00002F59 // PLIB_NVM_EEPROMEnable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMDisable_NVM_MODULE_ID           0x00002F5A // PLIB_NVM_EEPROMDisable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMIsReady_NVM_MODULE_ID           0x00002F5B // PLIB_NVM_EEPROMIsReady@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMStopInIdleEnable_NVM_MODULE_ID  0x00002F5C // PLIB_NVM_EEPROMStopInIdleEnable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMStopInIdleDisable_NVM_MODULE_ID 0x00002F5D // PLIB_NVM_EEPROMStopInIdleDisable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMStopInIdleIsEnabled_NVM_MODULE_ID 0x00002F5E // PLIB_NVM_EEPROMStopInIdleIsEnabled@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMOperationSelect_NVM_MODULE_ID_EEPROM_OPERATION_MODE 0x00002F5F // PLIB_NVM_EEPROMOperationSelect@NVM_MODULE_ID@EEPROM_OPERATION_MODE
#define IDH_PLIB_NVM_EEPROMWriteEnable_NVM_MODULE_ID       0x00002F60 // PLIB_NVM_EEPROMWriteEnable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMReadEnable_NVM_MODULE_ID        0x00002F61 // PLIB_NVM_EEPROMReadEnable@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMWriteIsEnabled_NVM_MODULE_ID    0x00002F62 // PLIB_NVM_EEPROMWriteIsEnabled@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMReadIsEnabled_NVM_MODULE_ID     0x00002F63 // PLIB_NVM_EEPROMReadIsEnabled@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMNextWriteCycleIsLong_NVM_MODULE_ID 0x00002F64 // PLIB_NVM_EEPROMNextWriteCycleIsLong@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMErrorGet_NVM_MODULE_ID          0x00002F65 // PLIB_NVM_EEPROMErrorGet@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMErrorClear_NVM_MODULE_ID        0x00002F66 // PLIB_NVM_EEPROMErrorClear@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMAddress_NVM_MODULE_ID_uint32_t  0x00002F67 // PLIB_NVM_EEPROMAddress@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_EEPROMDataToWrite_NVM_MODULE_ID_uint32_t 0x00002F68 // PLIB_NVM_EEPROMDataToWrite@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_EEPROMKeySequenceWrite_NVM_MODULE_ID_uint32_t 0x00002F69 // PLIB_NVM_EEPROMKeySequenceWrite@NVM_MODULE_ID@uint32_t
#define IDH_PLIB_NVM_EEPROMEraseStart_NVM_MODULE_ID        0x00002F6A // PLIB_NVM_EEPROMEraseStart@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMWriteStart_NVM_MODULE_ID        0x00002F6B // PLIB_NVM_EEPROMWriteStart@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMReadStart_NVM_MODULE_ID         0x00002F6C // PLIB_NVM_EEPROMReadStart@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMOperationHasCompleted_NVM_MODULE_ID 0x00002F6D // PLIB_NVM_EEPROMOperationHasCompleted@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMRead_NVM_MODULE_ID              0x00002F6E // PLIB_NVM_EEPROMRead@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMOperationAbort_NVM_MODULE_ID    0x00002F6F // PLIB_NVM_EEPROMOperationAbort@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMReadCalibrationData_NVM_MODULE_ID_EEPROM_CALIBRATION_REG 0x00002F70 // PLIB_NVM_EEPROMReadCalibrationData@NVM_MODULE_ID@EEPROM_CALIBRATION_REG
#define IDH_PLIB_NVM_EEPROMWaitStatesGet_NVM_MODULE_ID     0x00002F71 // PLIB_NVM_EEPROMWaitStatesGet@NVM_MODULE_ID
#define IDH_PLIB_NVM_EEPROMWaitStatesSet_NVM_MODULE_ID_uint8_t 0x00002F72 // PLIB_NVM_EEPROMWaitStatesSet@NVM_MODULE_ID@uint8_t
#define IDH_PLIB_NVM_ExistsAddressModifyControl_NVM_MODULE_ID 0x00002F73 // PLIB_NVM_ExistsAddressModifyControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsBootPageWriteProtect_NVM_MODULE_ID 0x00002F74 // PLIB_NVM_ExistsBootPageWriteProtect@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsFlashBankRegionSelect_NVM_MODULE_ID 0x00002F75 // PLIB_NVM_ExistsFlashBankRegionSelect@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsFlashWPMemoryRangeProvide_NVM_MODULE_ID 0x00002F76 // PLIB_NVM_ExistsFlashWPMemoryRangeProvide@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsKeySequence_NVM_MODULE_ID       0x00002F77 // PLIB_NVM_ExistsKeySequence@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsLockBootSelect_NVM_MODULE_ID    0x00002F78 // PLIB_NVM_ExistsLockBootSelect@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsLockPFMSelect_NVM_MODULE_ID     0x00002F79 // PLIB_NVM_ExistsLockPFMSelect@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsLowVoltageError_NVM_MODULE_ID   0x00002F7A // PLIB_NVM_ExistsLowVoltageError@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsLowVoltageStatus_NVM_MODULE_ID  0x00002F7B // PLIB_NVM_ExistsLowVoltageStatus@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsMemoryModificationControl_NVM_MODULE_ID 0x00002F7C // PLIB_NVM_ExistsMemoryModificationControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsOperationMode_NVM_MODULE_ID     0x00002F7D // PLIB_NVM_ExistsOperationMode@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsProvideData_NVM_MODULE_ID       0x00002F7E // PLIB_NVM_ExistsProvideData@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsProvideQuadData_NVM_MODULE_ID   0x00002F7F // PLIB_NVM_ExistsProvideQuadData@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsSourceAddress_NVM_MODULE_ID     0x00002F80 // PLIB_NVM_ExistsSourceAddress@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsWriteErrorStatus_NVM_MODULE_ID  0x00002F81 // PLIB_NVM_ExistsWriteErrorStatus@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsWriteOperation_NVM_MODULE_ID    0x00002F82 // PLIB_NVM_ExistsWriteOperation@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsBootFlashBankRegion_NVM_MODULE_ID 0x00002F83 // PLIB_NVM_ExistsBootFlashBankRegion@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsSwapLockControl_NVM_MODULE_ID   0x00002F84 // PLIB_NVM_ExistsSwapLockControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMAddressControl_NVM_MODULE_ID 0x00002F85 // PLIB_NVM_ExistsEEPROMAddressControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMDataControl_NVM_MODULE_ID 0x00002F86 // PLIB_NVM_ExistsEEPROMDataControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMEnableControl_NVM_MODULE_ID 0x00002F87 // PLIB_NVM_ExistsEEPROMEnableControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMEnableOperationControl_NVM_MODULE_ID 0x00002F88 // PLIB_NVM_ExistsEEPROMEnableOperationControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMErrorStatus_NVM_MODULE_ID 0x00002F89 // PLIB_NVM_ExistsEEPROMErrorStatus@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMKeySequence_NVM_MODULE_ID 0x00002F8A // PLIB_NVM_ExistsEEPROMKeySequence@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMLongWriteStatus_NVM_MODULE_ID 0x00002F8B // PLIB_NVM_ExistsEEPROMLongWriteStatus@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMOperationAbortControl_NVM_MODULE_ID 0x00002F8C // PLIB_NVM_ExistsEEPROMOperationAbortControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMOperationModeControl_NVM_MODULE_ID 0x00002F8D // PLIB_NVM_ExistsEEPROMOperationModeControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMStartOperationControl_NVM_MODULE_ID 0x00002F8E // PLIB_NVM_ExistsEEPROMStartOperationControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMStopInIdleControl_NVM_MODULE_ID 0x00002F8F // PLIB_NVM_ExistsEEPROMStopInIdleControl@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMCalibrationData_NVM_MODULE_ID 0x00002F90 // PLIB_NVM_ExistsEEPROMCalibrationData@NVM_MODULE_ID
#define IDH_PLIB_NVM_ExistsEEPROMWaitStates_NVM_MODULE_ID  0x00002F91 // PLIB_NVM_ExistsEEPROMWaitStates@NVM_MODULE_ID
#define IDH_NVM_BOOT_MEMORY_AREA                           0x00002F92 // NVM_BOOT_MEMORY_AREA
#define IDH_NVM_BOOT_MEMORY_PAGE                           0x00002F93 // NVM_BOOT_MEMORY_PAGE
#define IDH_NVM_OPERATION_MODE                             0x00002F94 // NVM_OPERATION_MODE
#define IDH_NVM_MODULE_ID                                  0x00002F95 // NVM_MODULE_ID
#define IDH_NVM_FLASH_SWAP_LOCK_TYPE                       0x00002F96 // NVM_FLASH_SWAP_LOCK_TYPE
#define IDH_EEPROM_ERROR                                   0x00002F97 // EEPROM_ERROR
#define IDH_EEPROM_OPERATION_MODE                          0x00002F98 // EEPROM_OPERATION_MODE
#define IDH_PLIB_NVM_Files                                 0x00002F99 // PLIB NVM Files
#define IDH_plib_nvm_h                                     0x00002F9A // plib_nvm.h
#define IDH_plib_nvm_help_h                                0x00002F9B // plib_nvm_help.h
#define IDH_Output_Compare_Peripheral_Library              0x00002F9C // Output Compare Peripheral Library
#define IDH_PLIB_OC_Introduction                           0x00002F9D // PLIB OC Introduction
#define IDH_PLIB_OC_Using_the_Library                      0x00002F9E // PLIB OC Using the Library
#define IDH_PLIB_OC_Hardware_Abstraction_Model             0x00002F9F // PLIB OC Hardware Abstraction Model
#define IDH_PLIB_OC_Library_Overview                       0x00002FA0 // PLIB OC Library Overview
#define IDH_PLIB_OC_How_the_Library_Works                  0x00002FA1 // PLIB OC How the Library Works
#define IDH_PLIB_OC_Single_Compare_Set_High_Mode           0x00002FA2 // PLIB OC Single Compare Set High Mode
#define IDH_PLIB_OC_Single_Compare_Toggle_Mode             0x00002FA3 // PLIB OC Single Compare Toggle Mode
#define IDH_PLIB_OC_Dual_Compare_Continuous_Mode           0x00002FA4 // PLIB OC Dual Compare Continuous Mode
#define IDH_PLIB_OC_PWM_Mode_with_Enabled_Faults           0x00002FA5 // PLIB OC PWM Mode with Enabled Faults
#define IDH_PLIB_OC_Configuring_the_Library                0x00002FA6 // PLIB OC Configuring the Library
#define IDH_PLIB_OC_Library_Interface                      0x00002FA7 // PLIB OC Library Interface
#define IDH_PLIB_OC_Disable_OC_MODULE_ID                   0x00002FA8 // PLIB_OC_Disable@OC_MODULE_ID
#define IDH_PLIB_OC_Enable_OC_MODULE_ID                    0x00002FA9 // PLIB_OC_Enable@OC_MODULE_ID
#define IDH_PLIB_OC_IsEnabled_OC_MODULE_ID                 0x00002FAA // PLIB_OC_IsEnabled@OC_MODULE_ID
#define IDH_PLIB_OC_ModeSelect_OC_MODULE_ID_OC_COMPARE_MODES 0x00002FAB // PLIB_OC_ModeSelect@OC_MODULE_ID@OC_COMPARE_MODES
#define IDH_PLIB_OC_Buffer16BitSet_OC_MODULE_ID_uint16_t   0x00002FAC // PLIB_OC_Buffer16BitSet@OC_MODULE_ID@uint16_t
#define IDH_PLIB_OC_Buffer32BitSet_OC_MODULE_ID_uint32_t   0x00002FAD // PLIB_OC_Buffer32BitSet@OC_MODULE_ID@uint32_t
#define IDH_PLIB_OC_BufferSizeSelect_OC_MODULE_ID_OC_BUFFER_SIZE 0x00002FAE // PLIB_OC_BufferSizeSelect@OC_MODULE_ID@OC_BUFFER_SIZE
#define IDH_PLIB_OC_PulseWidth16BitSet_OC_MODULE_ID_uint16_t 0x00002FAF // PLIB_OC_PulseWidth16BitSet@OC_MODULE_ID@uint16_t
#define IDH_PLIB_OC_PulseWidth32BitSet_OC_MODULE_ID_uint32_t 0x00002FB0 // PLIB_OC_PulseWidth32BitSet@OC_MODULE_ID@uint32_t
#define IDH_PLIB_OC_TimerSelect_OC_MODULE_ID_OC_16BIT_TIMERS 0x00002FB1 // PLIB_OC_TimerSelect@OC_MODULE_ID@OC_16BIT_TIMERS
#define IDH_PLIB_OC_AlternateClockDisable_OC_MODULE_ID     0x00002FB2 // PLIB_OC_AlternateClockDisable@OC_MODULE_ID
#define IDH_PLIB_OC_AlternateClockEnable_OC_MODULE_ID      0x00002FB3 // PLIB_OC_AlternateClockEnable@OC_MODULE_ID
#define IDH_PLIB_OC_AlternateTimerSelect_OC_MODULE_ID_OC_ALT_TIMERS 0x00002FB4 // PLIB_OC_AlternateTimerSelect@OC_MODULE_ID@OC_ALT_TIMERS
#define IDH_PLIB_OC_StopInIdleDisable_OC_MODULE_ID         0x00002FB5 // PLIB_OC_StopInIdleDisable@OC_MODULE_ID
#define IDH_PLIB_OC_StopInIdleEnable_OC_MODULE_ID          0x00002FB6 // PLIB_OC_StopInIdleEnable@OC_MODULE_ID
#define IDH_PLIB_OC_FaultHasOccurred_OC_MODULE_ID          0x00002FB7 // PLIB_OC_FaultHasOccurred@OC_MODULE_ID
#define IDH_PLIB_OC_FaultInputSelect_OC_MODULE_ID_OC_FAULTS 0x00002FB8 // PLIB_OC_FaultInputSelect@OC_MODULE_ID@OC_FAULTS
#define IDH_PLIB_OC_ExistsAlternateClock_OC_MODULE_ID      0x00002FB9 // PLIB_OC_ExistsAlternateClock@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsBufferSize_OC_MODULE_ID          0x00002FBA // PLIB_OC_ExistsBufferSize@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsBufferValue_OC_MODULE_ID         0x00002FBB // PLIB_OC_ExistsBufferValue@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsCompareModeSelect_OC_MODULE_ID   0x00002FBC // PLIB_OC_ExistsCompareModeSelect@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsEnableControl_OC_MODULE_ID       0x00002FBD // PLIB_OC_ExistsEnableControl@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsFaultInput_OC_MODULE_ID          0x00002FBE // PLIB_OC_ExistsFaultInput@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsFaultStatus_OC_MODULE_ID         0x00002FBF // PLIB_OC_ExistsFaultStatus@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsPulseWidth_OC_MODULE_ID          0x00002FC0 // PLIB_OC_ExistsPulseWidth@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsStopInIdle_OC_MODULE_ID          0x00002FC1 // PLIB_OC_ExistsStopInIdle@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsTimerSelect_OC_MODULE_ID         0x00002FC2 // PLIB_OC_ExistsTimerSelect@OC_MODULE_ID
#define IDH_PLIB_OC_ExistsAlternateTimerSelect_OC_MODULE_ID 0x00002FC3 // PLIB_OC_ExistsAlternateTimerSelect@OC_MODULE_ID
#define IDH_OC_16BIT_TIMERS                                0x00002FC4 // OC_16BIT_TIMERS
#define IDH_OC_BUFFER_SIZE                                 0x00002FC5 // OC_BUFFER_SIZE
#define IDH_OC_COMPARE_MODES                               0x00002FC6 // OC_COMPARE_MODES
#define IDH_OC_FAULTS                                      0x00002FC7 // OC_FAULTS
#define IDH_OC_MODULE_ID                                   0x00002FC8 // OC_MODULE_ID
#define IDH_OC_ALT_TIMERS                                  0x00002FC9 // OC_ALT_TIMERS
#define IDH_PLIB_OC_Files                                  0x00002FCA // PLIB OC Files
#define IDH_plib_oc_h                                      0x00002FCB // plib_oc.h
#define IDH_plib_oc_help_h                                 0x00002FCC // plib_oc_help.h
#define IDH_Oscillator_Peripheral_Library                  0x00002FCD // Oscillator Peripheral Library
#define IDH_PLIB_OSC_Introduction                          0x00002FCE // PLIB OSC Introduction
#define IDH_PLIB_OSC_Using_the_Library                     0x00002FCF // PLIB OSC Using the Library
#define IDH_PLIB_OSC_Hardware_Abstraction_Model            0x00002FD0 // PLIB OSC Hardware Abstraction Model
#define IDH_PLIB_OSC_Library_Usage_Model                   0x00002FD1 // PLIB OSC Library Usage Model
#define IDH_PLIB_OSC_How_the_Library_Works                 0x00002FD2 // PLIB OSC How the Library Works
#define IDH_PLIB_OSC_Oscillator_Selection_and_Switching    0x00002FD3 // PLIB OSC Oscillator Selection and Switching
#define IDH_PLIB_OSC_Clock_Sources                         0x00002FD4 // PLIB OSC Clock Sources
#define IDH_PLIB_OSC_Fail_Safe_Clock_Monitor               0x00002FD5 // PLIB OSC Fail-Safe Clock Monitor
#define IDH_PLIB_OSC_Internal_FRC_Oscillator_Tuning        0x00002FD6 // PLIB OSC Internal FRC Oscillator Tuning
#define IDH_PLIB_OSC_Configuring_the_Library               0x00002FD7 // PLIB OSC Configuring the Library
#define IDH_PLIB_OSC_Library_Interface                     0x00002FD8 // PLIB OSC Library Interface
#define IDH_PLIB_OSC_OnWaitActionGet_OSC_MODULE_ID         0x00002FD9 // PLIB_OSC_OnWaitActionGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_OnWaitActionSet_OSC_MODULE_ID_OSC_OPERATION_ON_WAIT 0x00002FDA // PLIB_OSC_OnWaitActionSet@OSC_MODULE_ID@OSC_OPERATION_ON_WAIT
#define IDH_PLIB_OSC_SlewDisable_OSC_MODULE_ID_OSC_CLOCK_SLEW_TYPE 0x00002FDB // PLIB_OSC_SlewDisable@OSC_MODULE_ID@OSC_CLOCK_SLEW_TYPE
#define IDH_PLIB_OSC_SlewDivisorStepGet_OSC_MODULE_ID      0x00002FDC // PLIB_OSC_SlewDivisorStepGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SlewDivisorStepSelect_OSC_MODULE_ID_uint32_t 0x00002FDD // PLIB_OSC_SlewDivisorStepSelect@OSC_MODULE_ID@uint32_t
#define IDH_PLIB_OSC_SlewEnable_OSC_MODULE_ID_OSC_CLOCK_SLEW_TYPE 0x00002FDE // PLIB_OSC_SlewEnable@OSC_MODULE_ID@OSC_CLOCK_SLEW_TYPE
#define IDH_PLIB_OSC_SlewIsEnabled_OSC_MODULE_ID_OSC_CLOCK_SLEW_TYPE 0x00002FDF // PLIB_OSC_SlewIsEnabled@OSC_MODULE_ID@OSC_CLOCK_SLEW_TYPE
#define IDH_PLIB_OSC_SleepToStartupClockGet_OSC_MODULE_ID  0x00002FE0 // PLIB_OSC_SleepToStartupClockGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SleepToStartupClockSelect_OSC_MODULE_ID_OSC_SLEEP_TO_STARTUP_CLK_TYPE 0x00002FE1 // PLIB_OSC_SleepToStartupClockSelect@OSC_MODULE_ID@OSC_SLEEP_TO_STARTUP_CLK_TYPE
#define IDH_PLIB_OSC_DreamModeDisable_OSC_MODULE_ID        0x00002FE2 // PLIB_OSC_DreamModeDisable@OSC_MODULE_ID
#define IDH_PLIB_OSC_DreamModeEnable_OSC_MODULE_ID         0x00002FE3 // PLIB_OSC_DreamModeEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_DreamModeStatus_OSC_MODULE_ID         0x00002FE4 // PLIB_OSC_DreamModeStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_ClockIsReady_OSC_MODULE_ID_OSC_CLOCK_ID 0x00002FE5 // PLIB_OSC_ClockIsReady@OSC_MODULE_ID@OSC_CLOCK_ID
#define IDH_PLIB_OSC_ClockSlewingIsActive_OSC_MODULE_ID    0x00002FE6 // PLIB_OSC_ClockSlewingIsActive@OSC_MODULE_ID
#define IDH_PLIB_OSC_SystemClockDivisorGet_OSC_MODULE_ID   0x00002FE7 // PLIB_OSC_SystemClockDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SystemClockDivisorSelect_OSC_MODULE_ID_uint32_t 0x00002FE8 // PLIB_OSC_SystemClockDivisorSelect@OSC_MODULE_ID@uint32_t
#define IDH_PLIB_OSC_SecondaryDisable_OSC_MODULE_ID        0x00002FE9 // PLIB_OSC_SecondaryDisable@OSC_MODULE_ID
#define IDH_PLIB_OSC_SecondaryEnable_OSC_MODULE_ID         0x00002FEA // PLIB_OSC_SecondaryEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_SecondaryIsEnabled_OSC_MODULE_ID      0x00002FEB // PLIB_OSC_SecondaryIsEnabled@OSC_MODULE_ID
#define IDH_PLIB_OSC_SecondaryIsReady_OSC_MODULE_ID        0x00002FEC // PLIB_OSC_SecondaryIsReady@OSC_MODULE_ID
#define IDH_PLIB_OSC_ReferenceOscBaseClockSelect_OSC_MODULE_ID_OSC_REFERENCE_OSC_REF_BASECLOCK 0x00002FED // PLIB_OSC_ReferenceOscBaseClockSelect@OSC_MODULE_ID@OSC_REFERENCE@OSC_REF_BASECLOCK
#define IDH_PLIB_OSC_ReferenceOscDisable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FEE // PLIB_OSC_ReferenceOscDisable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscDivisorValueSet_OSC_MODULE_ID_OSC_REFERENCE_OSC_REF_DIVISOR_TYPE 0x00002FEF // PLIB_OSC_ReferenceOscDivisorValueSet@OSC_MODULE_ID@OSC_REFERENCE@OSC_REF_DIVISOR_TYPE
#define IDH_PLIB_OSC_ReferenceOscEnable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF0 // PLIB_OSC_ReferenceOscEnable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscIsEnabled_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF1 // PLIB_OSC_ReferenceOscIsEnabled@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscSourceChangeIsActive_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF2 // PLIB_OSC_ReferenceOscSourceChangeIsActive@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInIdleDisable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF3 // PLIB_OSC_ReferenceOscStopInIdleDisable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInIdleEnable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF4 // PLIB_OSC_ReferenceOscStopInIdleEnable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInIdleIsEnabled_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF5 // PLIB_OSC_ReferenceOscStopInIdleIsEnabled@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInSleepDisable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF6 // PLIB_OSC_ReferenceOscStopInSleepDisable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInSleepEnable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF7 // PLIB_OSC_ReferenceOscStopInSleepEnable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscStopInSleepIsEnabled_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF8 // PLIB_OSC_ReferenceOscStopInSleepIsEnabled@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscSwitchIsComplete_OSC_MODULE_ID_OSC_REFERENCE 0x00002FF9 // PLIB_OSC_ReferenceOscSwitchIsComplete@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOscTrimSet_OSC_MODULE_ID_OSC_REFERENCE_OSC_REF_TRIM_TYPE 0x00002FFA // PLIB_OSC_ReferenceOscTrimSet@OSC_MODULE_ID@OSC_REFERENCE@OSC_REF_TRIM_TYPE
#define IDH_PLIB_OSC_ReferenceOutputDisable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FFB // PLIB_OSC_ReferenceOutputDisable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOutputEnable_OSC_MODULE_ID_OSC_REFERENCE 0x00002FFC // PLIB_OSC_ReferenceOutputEnable@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_ReferenceOutputIsEnabled_OSC_MODULE_ID_OSC_REFERENCE 0x00002FFD // PLIB_OSC_ReferenceOutputIsEnabled@OSC_MODULE_ID@OSC_REFERENCE
#define IDH_PLIB_OSC_FRCDivisorGet_OSC_MODULE_ID           0x00002FFE // PLIB_OSC_FRCDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_FRCDivisorSelect_OSC_MODULE_ID_OSC_FRC_DIV 0x00002FFF // PLIB_OSC_FRCDivisorSelect@OSC_MODULE_ID@OSC_FRC_DIV
#define IDH_PLIB_OSC_FRCTuningSelect_OSC_MODULE_ID_OSC_FRC_TUNE_TYPE 0x00003000 // PLIB_OSC_FRCTuningSelect@OSC_MODULE_ID@OSC_FRC_TUNE_TYPE
#define IDH_PLIB_OSC_ClockSwitchingAbort_OSC_MODULE_ID     0x00003001 // PLIB_OSC_ClockSwitchingAbort@OSC_MODULE_ID
#define IDH_PLIB_OSC_ClockSwitchingIsComplete_OSC_MODULE_ID 0x00003002 // PLIB_OSC_ClockSwitchingIsComplete@OSC_MODULE_ID
#define IDH_PLIB_OSC_CurrentSysClockGet_OSC_MODULE_ID      0x00003003 // PLIB_OSC_CurrentSysClockGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysClockSelect_OSC_MODULE_ID_OSC_SYS_TYPE 0x00003004 // PLIB_OSC_SysClockSelect@OSC_MODULE_ID@OSC_SYS_TYPE
#define IDH_PLIB_OSC_UsbClockSourceGet_OSC_MODULE_ID       0x00003005 // PLIB_OSC_UsbClockSourceGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_UsbClockSourceSelect_OSC_MODULE_ID_OSC_USBCLOCK_SOURCE 0x00003006 // PLIB_OSC_UsbClockSourceSelect@OSC_MODULE_ID@OSC_USBCLOCK_SOURCE
#define IDH_PLIB_OSC_PLLClockIsLocked_OSC_MODULE_ID        0x00003007 // PLIB_OSC_PLLClockIsLocked@OSC_MODULE_ID
#define IDH_PLIB_OSC_PLLClockLock_OSC_MODULE_ID            0x00003008 // PLIB_OSC_PLLClockLock@OSC_MODULE_ID
#define IDH_PLIB_OSC_PLLClockUnlock_OSC_MODULE_ID          0x00003009 // PLIB_OSC_PLLClockUnlock@OSC_MODULE_ID
#define IDH_PLIB_OSC_PLLIsLocked_OSC_MODULE_ID_OSC_PLL_SELECT 0x0000300A // PLIB_OSC_PLLIsLocked@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_SysPLLFrequencyRangeGet_OSC_MODULE_ID 0x0000300B // PLIB_OSC_SysPLLFrequencyRangeGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysPLLFrequencyRangeSet_OSC_MODULE_ID_OSC_SYSPLL_FREQ_RANGE 0x0000300C // PLIB_OSC_SysPLLFrequencyRangeSet@OSC_MODULE_ID@OSC_SYSPLL_FREQ_RANGE
#define IDH_PLIB_OSC_SysPLLInputClockSourceGet_OSC_MODULE_ID 0x0000300D // PLIB_OSC_SysPLLInputClockSourceGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysPLLInputClockSourceSet_OSC_MODULE_ID_OSC_SYSPLL_IN_CLK_SOURCE 0x0000300E // PLIB_OSC_SysPLLInputClockSourceSet@OSC_MODULE_ID@OSC_SYSPLL_IN_CLK_SOURCE
#define IDH_PLIB_OSC_SysPLLInputDivisorGet_OSC_MODULE_ID   0x0000300F // PLIB_OSC_SysPLLInputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysPLLMultiplierGet_OSC_MODULE_ID     0x00003010 // PLIB_OSC_SysPLLMultiplierGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysPLLMultiplierSelect_OSC_MODULE_ID_OSC_SYSPLL_MULTIPLIER_TYPE 0x00003011 // PLIB_OSC_SysPLLMultiplierSelect@OSC_MODULE_ID@OSC_SYSPLL_MULTIPLIER_TYPE
#define IDH_PLIB_OSC_SysPLLOutputDivisorGet_OSC_MODULE_ID  0x00003012 // PLIB_OSC_SysPLLOutputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_SysPLLOutputDivisorSet_OSC_MODULE_ID_OSC_SYSPLL_OUT_DIV 0x00003013 // PLIB_OSC_SysPLLOutputDivisorSet@OSC_MODULE_ID@OSC_SYSPLL_OUT_DIV
#define IDH_PLIB_OSC_SysPLLInputDivisorSet_OSC_MODULE_ID_uint16_t 0x00003014 // PLIB_OSC_SysPLLInputDivisorSet@OSC_MODULE_ID@uint16_t
#define IDH_PLIB_OSC_BTPLLClockOutDisable_OSC_MODULE_ID    0x00003015 // PLIB_OSC_BTPLLClockOutDisable@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLClockOutEnable_OSC_MODULE_ID     0x00003016 // PLIB_OSC_BTPLLClockOutEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLClockOutStatus_OSC_MODULE_ID     0x00003017 // PLIB_OSC_BTPLLClockOutStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLFrequencyRangeGet_OSC_MODULE_ID  0x00003018 // PLIB_OSC_BTPLLFrequencyRangeGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLFrequencyRangeSet_OSC_MODULE_ID_OSC_BTPLL_FREQ_RANGE 0x00003019 // PLIB_OSC_BTPLLFrequencyRangeSet@OSC_MODULE_ID@OSC_BTPLL_FREQ_RANGE
#define IDH_PLIB_OSC_BTPLLInputClockSourceGet_OSC_MODULE_ID 0x0000301A // PLIB_OSC_BTPLLInputClockSourceGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLInputClockSourceSet_OSC_MODULE_ID_OSC_BTPLL_IN_CLK_SOURCE 0x0000301B // PLIB_OSC_BTPLLInputClockSourceSet@OSC_MODULE_ID@OSC_BTPLL_IN_CLK_SOURCE
#define IDH_PLIB_OSC_BTPLLInputDivisorGet_OSC_MODULE_ID    0x0000301C // PLIB_OSC_BTPLLInputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLInputDivisorSet_OSC_MODULE_ID_uint16_t 0x0000301D // PLIB_OSC_BTPLLInputDivisorSet@OSC_MODULE_ID@uint16_t
#define IDH_PLIB_OSC_BTPLLMultiplierGet_OSC_MODULE_ID      0x0000301E // PLIB_OSC_BTPLLMultiplierGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLMultiplierSelect_OSC_MODULE_ID_OSC_SYSPLL_MULTIPLIER_TYPE 0x0000301F // PLIB_OSC_BTPLLMultiplierSelect@OSC_MODULE_ID@OSC_SYSPLL_MULTIPLIER_TYPE
#define IDH_PLIB_OSC_BTPLLOutputDivisorGet_OSC_MODULE_ID   0x00003020 // PLIB_OSC_BTPLLOutputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_BTPLLOutputDivisorSet_OSC_MODULE_ID_OSC_BTPLL_OUT_DIV 0x00003021 // PLIB_OSC_BTPLLOutputDivisorSet@OSC_MODULE_ID@OSC_BTPLL_OUT_DIV
#define IDH_PLIB_OSC_ForceSPLLLockDisable_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003022 // PLIB_OSC_ForceSPLLLockDisable@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_ForceSPLLLockEnable_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003023 // PLIB_OSC_ForceSPLLLockEnable@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_ForceSPLLLockStatus_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003024 // PLIB_OSC_ForceSPLLLockStatus@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_PLLBypassDisable_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003025 // PLIB_OSC_PLLBypassDisable@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_PLLBypassEnable_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003026 // PLIB_OSC_PLLBypassEnable@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_PLLBypassStatus_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003027 // PLIB_OSC_PLLBypassStatus@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_UPLLFrequencyRangeGet_OSC_MODULE_ID   0x00003028 // PLIB_OSC_UPLLFrequencyRangeGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_UPLLFrequencyRangeSet_OSC_MODULE_ID_OSC_UPLL_FREQ_RANGE 0x00003029 // PLIB_OSC_UPLLFrequencyRangeSet@OSC_MODULE_ID@OSC_UPLL_FREQ_RANGE
#define IDH_PLIB_OSC_UPLLInputDivisorGet_OSC_MODULE_ID     0x0000302A // PLIB_OSC_UPLLInputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_UPLLInputDivisorSet_OSC_MODULE_ID_uint16_t 0x0000302B // PLIB_OSC_UPLLInputDivisorSet@OSC_MODULE_ID@uint16_t
#define IDH_PLIB_OSC_UPLLMultiplierGet_OSC_MODULE_ID       0x0000302C // PLIB_OSC_UPLLMultiplierGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_UPLLMultiplierSelect_OSC_MODULE_ID_OSC_SYSPLL_MULTIPLIER_TYPE 0x0000302D // PLIB_OSC_UPLLMultiplierSelect@OSC_MODULE_ID@OSC_SYSPLL_MULTIPLIER_TYPE
#define IDH_PLIB_OSC_UPLLOutputDivisorGet_OSC_MODULE_ID    0x0000302E // PLIB_OSC_UPLLOutputDivisorGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_UPLLOutputDivisorSet_OSC_MODULE_ID_OSC_UPLL_OUT_DIV 0x0000302F // PLIB_OSC_UPLLOutputDivisorSet@OSC_MODULE_ID@OSC_UPLL_OUT_DIV
#define IDH_PLIB_OSC_ResetPLLAssert_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003030 // PLIB_OSC_ResetPLLAssert@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_ResetPLLDeassert_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003031 // PLIB_OSC_ResetPLLDeassert@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_ResetPLLStatus_OSC_MODULE_ID_OSC_PLL_SELECT 0x00003032 // PLIB_OSC_ResetPLLStatus@OSC_MODULE_ID@OSC_PLL_SELECT
#define IDH_PLIB_OSC_PBClockDivisorGet_OSC_MODULE_ID_OSC_PERIPHERAL_BUS 0x00003033 // PLIB_OSC_PBClockDivisorGet@OSC_MODULE_ID@OSC_PERIPHERAL_BUS
#define IDH_PLIB_OSC_PBClockDivisorIsReady_OSC_MODULE_ID_OSC_PERIPHERAL_BUS 0x00003034 // PLIB_OSC_PBClockDivisorIsReady@OSC_MODULE_ID@OSC_PERIPHERAL_BUS
#define IDH_PLIB_OSC_PBClockDivisorSet_OSC_MODULE_ID_OSC_PERIPHERAL_BUS_OSC_PB_CLOCK_DIV_TYPE 0x00003035 // PLIB_OSC_PBClockDivisorSet@OSC_MODULE_ID@OSC_PERIPHERAL_BUS@OSC_PB_CLOCK_DIV_TYPE
#define IDH_PLIB_OSC_PBOutputClockDisable_OSC_MODULE_ID_OSC_PERIPHERAL_BUS 0x00003036 // PLIB_OSC_PBOutputClockDisable@OSC_MODULE_ID@OSC_PERIPHERAL_BUS
#define IDH_PLIB_OSC_PBOutputClockEnable_OSC_MODULE_ID_OSC_PERIPHERAL_BUS 0x00003037 // PLIB_OSC_PBOutputClockEnable@OSC_MODULE_ID@OSC_PERIPHERAL_BUS
#define IDH_PLIB_OSC_PBOutputClockIsEnabled_OSC_MODULE_ID_OSC_PERIPHERAL_BUS 0x00003038 // PLIB_OSC_PBOutputClockIsEnabled@OSC_MODULE_ID@OSC_PERIPHERAL_BUS
#define IDH_PLIB_OSC_ClockHasFailed_OSC_MODULE_ID          0x00003039 // PLIB_OSC_ClockHasFailed@OSC_MODULE_ID
#define IDH_PLIB_OSC_ClockStart_OSC_MODULE_ID_OSC_CLOCK_DIAG 0x0000303A // PLIB_OSC_ClockStart@OSC_MODULE_ID@OSC_CLOCK_DIAG
#define IDH_PLIB_OSC_ClockStop_OSC_MODULE_ID_OSC_CLOCK_DIAG 0x0000303B // PLIB_OSC_ClockStop@OSC_MODULE_ID@OSC_CLOCK_DIAG
#define IDH_PLIB_OSC_ClockStopStatus_OSC_MODULE_ID_OSC_CLOCK_DIAG 0x0000303C // PLIB_OSC_ClockStopStatus@OSC_MODULE_ID@OSC_CLOCK_DIAG
#define IDH_PLIB_OSC_ExistsClockFail_OSC_MODULE_ID         0x0000303D // PLIB_OSC_ExistsClockFail@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsFRCDivisor_OSC_MODULE_ID        0x0000303E // PLIB_OSC_ExistsFRCDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsFRCTuning_OSC_MODULE_ID         0x0000303F // PLIB_OSC_ExistsFRCTuning@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsOnWaitAction_OSC_MODULE_ID      0x00003040 // PLIB_OSC_ExistsOnWaitAction@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsOscCurrentGet_OSC_MODULE_ID     0x00003041 // PLIB_OSC_ExistsOscCurrentGet@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsOscSelect_OSC_MODULE_ID         0x00003042 // PLIB_OSC_ExistsOscSelect@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsOscSwitchInit_OSC_MODULE_ID     0x00003043 // PLIB_OSC_ExistsOscSwitchInit@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPBClockDivisor_OSC_MODULE_ID    0x00003044 // PLIB_OSC_ExistsPBClockDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPBClockOutputEnable_OSC_MODULE_ID 0x00003045 // PLIB_OSC_ExistsPBClockOutputEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPBClockReady_OSC_MODULE_ID      0x00003046 // PLIB_OSC_ExistsPBClockReady@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPLLClockLock_OSC_MODULE_ID      0x00003047 // PLIB_OSC_ExistsPLLClockLock@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPLLLockStatus_OSC_MODULE_ID     0x00003048 // PLIB_OSC_ExistsPLLLockStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscBaseClock_OSC_MODULE_ID 0x00003049 // PLIB_OSC_ExistsReferenceOscBaseClock@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscChange_OSC_MODULE_ID 0x0000304A // PLIB_OSC_ExistsReferenceOscChange@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscChangeActive_OSC_MODULE_ID 0x0000304B // PLIB_OSC_ExistsReferenceOscChangeActive@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscDivisor_OSC_MODULE_ID 0x0000304C // PLIB_OSC_ExistsReferenceOscDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscEnable_OSC_MODULE_ID 0x0000304D // PLIB_OSC_ExistsReferenceOscEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscStopInIdleEnable_OSC_MODULE_ID 0x0000304E // PLIB_OSC_ExistsReferenceOscStopInIdleEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscStopInSleep_OSC_MODULE_ID 0x0000304F // PLIB_OSC_ExistsReferenceOscStopInSleep@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOscTrim_OSC_MODULE_ID  0x00003050 // PLIB_OSC_ExistsReferenceOscTrim@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsReferenceOutputEnable_OSC_MODULE_ID 0x00003051 // PLIB_OSC_ExistsReferenceOutputEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSecondaryEnable_OSC_MODULE_ID   0x00003052 // PLIB_OSC_ExistsSecondaryEnable@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSecondaryReady_OSC_MODULE_ID    0x00003053 // PLIB_OSC_ExistsSecondaryReady@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSysPLLFrequencyRange_OSC_MODULE_ID 0x00003054 // PLIB_OSC_ExistsSysPLLFrequencyRange@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSysPLLInputClockSource_OSC_MODULE_ID 0x00003055 // PLIB_OSC_ExistsSysPLLInputClockSource@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSysPLLInputDivisor_OSC_MODULE_ID 0x00003056 // PLIB_OSC_ExistsSysPLLInputDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSysPLLMultiplier_OSC_MODULE_ID  0x00003057 // PLIB_OSC_ExistsSysPLLMultiplier@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSysPLLOutputDivisor_OSC_MODULE_ID 0x00003058 // PLIB_OSC_ExistsSysPLLOutputDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsUsbClockSource_OSC_MODULE_ID    0x00003059 // PLIB_OSC_ExistsUsbClockSource@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsClockReadyStatus_OSC_MODULE_ID  0x0000305A // PLIB_OSC_ExistsClockReadyStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsClockSlewingStatus_OSC_MODULE_ID 0x0000305B // PLIB_OSC_ExistsClockSlewingStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSleepToStartupClock_OSC_MODULE_ID 0x0000305C // PLIB_OSC_ExistsSleepToStartupClock@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSlewDivisorStepControl_OSC_MODULE_ID 0x0000305D // PLIB_OSC_ExistsSlewDivisorStepControl@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSlewEnableControl_OSC_MODULE_ID 0x0000305E // PLIB_OSC_ExistsSlewEnableControl@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsSystemClockDivisorControl_OSC_MODULE_ID 0x0000305F // PLIB_OSC_ExistsSystemClockDivisorControl@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLClockOut_OSC_MODULE_ID     0x00003060 // PLIB_OSC_ExistsBTPLLClockOut@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLFrequencyRange_OSC_MODULE_ID 0x00003061 // PLIB_OSC_ExistsBTPLLFrequencyRange@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLInputClockSource_OSC_MODULE_ID 0x00003062 // PLIB_OSC_ExistsBTPLLInputClockSource@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLInputDivisor_OSC_MODULE_ID 0x00003063 // PLIB_OSC_ExistsBTPLLInputDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLMultiplier_OSC_MODULE_ID   0x00003064 // PLIB_OSC_ExistsBTPLLMultiplier@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsBTPLLOutputDivisor_OSC_MODULE_ID 0x00003065 // PLIB_OSC_ExistsBTPLLOutputDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsClockDiagStatus_OSC_MODULE_ID   0x00003066 // PLIB_OSC_ExistsClockDiagStatus@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsDreamModeControl_OSC_MODULE_ID  0x00003067 // PLIB_OSC_ExistsDreamModeControl@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsForceLock_OSC_MODULE_ID         0x00003068 // PLIB_OSC_ExistsForceLock@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsPLLBypass_OSC_MODULE_ID         0x00003069 // PLIB_OSC_ExistsPLLBypass@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsResetPLL_OSC_MODULE_ID          0x0000306A // PLIB_OSC_ExistsResetPLL@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsUPLLFrequencyRange_OSC_MODULE_ID 0x0000306B // PLIB_OSC_ExistsUPLLFrequencyRange@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsUPLLInputDivisor_OSC_MODULE_ID  0x0000306C // PLIB_OSC_ExistsUPLLInputDivisor@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsUPLLMultiplier_OSC_MODULE_ID    0x0000306D // PLIB_OSC_ExistsUPLLMultiplier@OSC_MODULE_ID
#define IDH_PLIB_OSC_ExistsUPLLOutputDivisor_OSC_MODULE_ID 0x0000306E // PLIB_OSC_ExistsUPLLOutputDivisor@OSC_MODULE_ID
#define IDH_OSC_PB_CLOCK_DIV_TYPE                          0x0000306F // OSC_PB_CLOCK_DIV_TYPE
#define IDH_OSC_REF_DIVISOR_TYPE                           0x00003070 // OSC_REF_DIVISOR_TYPE
#define IDH_OSC_REFERENCE_MAX_DIV                          0x00003071 // OSC_REFERENCE_MAX_DIV
#define IDH_OSC_SYSPLL_MULTIPLIER_TYPE                     0x00003072 // OSC_SYSPLL_MULTIPLIER_TYPE
#define IDH_OSC_FRC_DIV                                    0x00003073 // OSC_FRC_DIV
#define IDH_OSC_MODULE_ID                                  0x00003074 // OSC_MODULE_ID
#define IDH_OSC_OPERATION_ON_WAIT                          0x00003075 // OSC_OPERATION_ON_WAIT
#define IDH_OSC_PERIPHERAL_BUS                             0x00003076 // OSC_PERIPHERAL_BUS
#define IDH_OSC_PLL_SELECT                                 0x00003077 // OSC_PLL_SELECT
#define IDH_OSC_REFERENCE                                  0x00003078 // OSC_REFERENCE
#define IDH_OSC_SYS_TYPE                                   0x00003079 // OSC_SYS_TYPE
#define IDH_OSC_SYSPLL_FREQ_RANGE                          0x0000307A // OSC_SYSPLL_FREQ_RANGE
#define IDH_OSC_SYSPLL_IN_CLK_SOURCE                       0x0000307B // OSC_SYSPLL_IN_CLK_SOURCE
#define IDH_OSC_SYSPLL_OUT_DIV                             0x0000307C // OSC_SYSPLL_OUT_DIV
#define IDH_OSC_USBCLOCK_SOURCE                            0x0000307D // OSC_USBCLOCK_SOURCE
#define IDH_OSC_CLOCK_ID                                   0x0000307E // OSC_CLOCK_ID
#define IDH_OSC_CLOCK_SLEW_TYPE                            0x0000307F // OSC_CLOCK_SLEW_TYPE
#define IDH_OSC_SLEEP_TO_STARTUP_CLK_TYPE                  0x00003080 // OSC_SLEEP_TO_STARTUP_CLK_TYPE
#define IDH_PLIB_OSC_Files                                 0x00003081 // PLIB OSC Files
#define IDH_plib_osc_h                                     0x00003082 // plib_osc.h
#define IDH_plib_osc_help_h                                0x00003083 // plib_osc_help.h
#define IDH_PMP_Peripheral_Library                         0x00003084 // PMP Peripheral Library
#define IDH_PLIB_PMP_Introduction                          0x00003085 // PLIB PMP Introduction
#define IDH_PLIB_PMP_Using_the_Library                     0x00003086 // PLIB PMP Using the Library
#define IDH_PLIB_PMP_Hardware_Abstraction_Model            0x00003087 // PLIB PMP Hardware Abstraction Model
#define IDH_PLIB_PMP_Library_Usage_Model                   0x00003088 // PLIB PMP Library Usage Model
#define IDH_PLIB_PMP_How_the_Library_Works                 0x00003089 // PLIB PMP How the Library Works
#define IDH_PLIB_PMP_Initialization                        0x0000308A // PLIB PMP Initialization
#define IDH_PLIB_PMP_Wait_States_Initialization            0x0000308B // PLIB PMP Wait States Initialization
#define IDH_PLIB_PMP_Operating_as_a_Master                 0x0000308C // PLIB PMP Operating as a Master
#define IDH_PLIB_PMP_Operating_as_a_Slave                  0x0000308D // PLIB PMP Operating as a Slave
#define IDH_PLIB_PMP_State_Machine                         0x0000308E // PLIB PMP State Machine
#define IDH_PLIB_PMP_Handling_Errors                       0x0000308F // PLIB PMP Handling Errors
#define IDH_PLIB_PMP_Other_Features                        0x00003090 // PLIB PMP Other Features
#define IDH_PLIB_PMP_Configuring_the_Library               0x00003091 // PLIB PMP Configuring the Library
#define IDH_PLIB_PMP_Library_Interface                     0x00003092 // PLIB PMP Library Interface
#define IDH_PLIB_PMP_AddressIncrementModeGet_PMP_MODULE_ID 0x00003093 // PLIB_PMP_AddressIncrementModeGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_AddressIncrementModeSelect_PMP_MODULE_ID_PMP_INCREMENT_MODE 0x00003094 // PLIB_PMP_AddressIncrementModeSelect@PMP_MODULE_ID@PMP_INCREMENT_MODE
#define IDH_PLIB_PMP_AddressLatchStrobeDisable_PMP_MODULE_ID_PMP_ADDRESS_LATCH 0x00003095 // PLIB_PMP_AddressLatchStrobeDisable@PMP_MODULE_ID@PMP_ADDRESS_LATCH
#define IDH_PLIB_PMP_AddressLatchStrobeEnable_PMP_MODULE_ID_PMP_ADDRESS_LATCH 0x00003096 // PLIB_PMP_AddressLatchStrobeEnable@PMP_MODULE_ID@PMP_ADDRESS_LATCH
#define IDH_PLIB_PMP_ChipSelectFunctionSelect_PMP_MODULE_ID_PMP_CHIPSELECT_FUNCTION 0x00003097 // PLIB_PMP_ChipSelectFunctionSelect@PMP_MODULE_ID@PMP_CHIPSELECT_FUNCTION
#define IDH_PLIB_PMP_ChipSelectXDisable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x00003098 // PLIB_PMP_ChipSelectXDisable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_ChipSelectXEnable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x00003099 // PLIB_PMP_ChipSelectXEnable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_ChipSelectXIsActive_PMP_MODULE_ID_PMP_CHIP_SELECT 0x0000309A // PLIB_PMP_ChipSelectXIsActive@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_DataSizeSelect_PMP_MODULE_ID_PMP_DATA_SIZE 0x0000309B // PLIB_PMP_DataSizeSelect@PMP_MODULE_ID@PMP_DATA_SIZE
#define IDH_PLIB_PMP_Disable_PMP_MODULE_ID                 0x0000309C // PLIB_PMP_Disable@PMP_MODULE_ID
#define IDH_PLIB_PMP_Enable_PMP_MODULE_ID                  0x0000309D // PLIB_PMP_Enable@PMP_MODULE_ID
#define IDH_PLIB_PMP_InputBufferTypeSelect_PMP_MODULE_ID_PMP_INPUT_BUFFER_TYPE 0x0000309E // PLIB_PMP_InputBufferTypeSelect@PMP_MODULE_ID@PMP_INPUT_BUFFER_TYPE
#define IDH_PLIB_PMP_InterruptModeGet_PMP_MODULE_ID        0x0000309F // PLIB_PMP_InterruptModeGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_InterruptModeSelect_PMP_MODULE_ID_PMP_INTERRUPT_MODE 0x000030A0 // PLIB_PMP_InterruptModeSelect@PMP_MODULE_ID@PMP_INTERRUPT_MODE
#define IDH_PLIB_PMP_MultiplexModeGet_PMP_MODULE_ID        0x000030A1 // PLIB_PMP_MultiplexModeGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_MultiplexModeSelect_PMP_MODULE_ID_PMP_MUX_MODE 0x000030A2 // PLIB_PMP_MultiplexModeSelect@PMP_MODULE_ID@PMP_MUX_MODE
#define IDH_PLIB_PMP_OperationModeGet_PMP_MODULE_ID        0x000030A3 // PLIB_PMP_OperationModeGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_OperationModeSelect_PMP_MODULE_ID_PMP_OPERATION_MODE 0x000030A4 // PLIB_PMP_OperationModeSelect@PMP_MODULE_ID@PMP_OPERATION_MODE
#define IDH_PLIB_PMP_StopInIdleDisable_PMP_MODULE_ID       0x000030A5 // PLIB_PMP_StopInIdleDisable@PMP_MODULE_ID
#define IDH_PLIB_PMP_StopInIdleEnable_PMP_MODULE_ID        0x000030A6 // PLIB_PMP_StopInIdleEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualModeReadAddressGet_PMP_MODULE_ID  0x000030A7 // PLIB_PMP_DualModeReadAddressGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualModeReadAddressSet_PMP_MODULE_ID_uint32_t 0x000030A8 // PLIB_PMP_DualModeReadAddressSet@PMP_MODULE_ID@uint32_t
#define IDH_PLIB_PMP_DualModeWriteAddressGet_PMP_MODULE_ID 0x000030A9 // PLIB_PMP_DualModeWriteAddressGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualModeWriteAddressSet_PMP_MODULE_ID_uint32_t 0x000030AA // PLIB_PMP_DualModeWriteAddressSet@PMP_MODULE_ID@uint32_t
#define IDH_PLIB_PMP_DualModeMasterReceive_PMP_MODULE_ID   0x000030AB // PLIB_PMP_DualModeMasterReceive@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualBufferEnable_PMP_MODULE_ID        0x000030AC // PLIB_PMP_DualBufferEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualBufferDisable_PMP_MODULE_ID       0x000030AD // PLIB_PMP_DualBufferDisable@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualModeMasterSend_PMP_MODULE_ID_uint16_t 0x000030AE // PLIB_PMP_DualModeMasterSend@PMP_MODULE_ID@uint16_t
#define IDH_PLIB_PMP_ReadChipSelectXDisable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x000030AF // PLIB_PMP_ReadChipSelectXDisable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_ReadChipSelectXEnable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x000030B0 // PLIB_PMP_ReadChipSelectXEnable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_WriteChipSelectXDisable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x000030B1 // PLIB_PMP_WriteChipSelectXDisable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_WriteChipSelectXEnable_PMP_MODULE_ID_PMP_CHIP_SELECT 0x000030B2 // PLIB_PMP_WriteChipSelectXEnable@PMP_MODULE_ID@PMP_CHIP_SELECT
#define IDH_PLIB_PMP_IsEnabled_PMP_MODULE_ID               0x000030B3 // PLIB_PMP_IsEnabled@PMP_MODULE_ID
#define IDH_PLIB_PMP_DualBufferIsEnabled_PMP_MODULE_ID     0x000030B4 // PLIB_PMP_DualBufferIsEnabled@PMP_MODULE_ID
#define IDH_PLIB_PMP_PortIsBusy_PMP_MODULE_ID              0x000030B5 // PLIB_PMP_PortIsBusy@PMP_MODULE_ID
#define IDH_PLIB_PMP_InputOverflowHasOccurred_PMP_MODULE_ID 0x000030B6 // PLIB_PMP_InputOverflowHasOccurred@PMP_MODULE_ID
#define IDH_PLIB_PMP_OutputUnderflowHasOccurred_PMP_MODULE_ID 0x000030B7 // PLIB_PMP_OutputUnderflowHasOccurred@PMP_MODULE_ID
#define IDH_PLIB_PMP_InputOverflowClear_PMP_MODULE_ID      0x000030B8 // PLIB_PMP_InputOverflowClear@PMP_MODULE_ID
#define IDH_PLIB_PMP_OutputUnderflowClear_PMP_MODULE_ID    0x000030B9 // PLIB_PMP_OutputUnderflowClear@PMP_MODULE_ID
#define IDH_PLIB_PMP_InputBuffersAreFull_PMP_MODULE_ID     0x000030BA // PLIB_PMP_InputBuffersAreFull@PMP_MODULE_ID
#define IDH_PLIB_PMP_InputBufferXByteReceive_PMP_MODULE_ID_uint8_t 0x000030BB // PLIB_PMP_InputBufferXByteReceive@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_InputBufferXIsFull_PMP_MODULE_ID_uint8_t 0x000030BC // PLIB_PMP_InputBufferXIsFull@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_IsDataReceived_PMP_MODULE_ID_uint8_t  0x000030BD // PLIB_PMP_IsDataReceived@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_IsDataTransmitted_PMP_MODULE_ID_uint8_t 0x000030BE // PLIB_PMP_IsDataTransmitted@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_MasterReceive_PMP_MODULE_ID           0x000030BF // PLIB_PMP_MasterReceive@PMP_MODULE_ID
#define IDH_PLIB_PMP_MasterSend_PMP_MODULE_ID_uint16_t     0x000030C0 // PLIB_PMP_MasterSend@PMP_MODULE_ID@uint16_t
#define IDH_PLIB_PMP_OutputBuffersAreEmpty_PMP_MODULE_ID   0x000030C1 // PLIB_PMP_OutputBuffersAreEmpty@PMP_MODULE_ID
#define IDH_PLIB_PMP_OutputBufferXByteSend_PMP_MODULE_ID_uint8_t_uint8_t 0x000030C2 // PLIB_PMP_OutputBufferXByteSend@PMP_MODULE_ID@uint8_t@uint8_t
#define IDH_PLIB_PMP_OutputBufferXIsEmpty_PMP_MODULE_ID_uint8_t 0x000030C3 // PLIB_PMP_OutputBufferXIsEmpty@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_SlaveReceive_PMP_MODULE_ID            0x000030C4 // PLIB_PMP_SlaveReceive@PMP_MODULE_ID
#define IDH_PLIB_PMP_SlaveSend_PMP_MODULE_ID_uint16_t      0x000030C5 // PLIB_PMP_SlaveSend@PMP_MODULE_ID@uint16_t
#define IDH_PLIB_PMP_ReadCycleIsStarted_PMP_MODULE_ID      0x000030C6 // PLIB_PMP_ReadCycleIsStarted@PMP_MODULE_ID
#define IDH_PLIB_PMP_ReadCycleStart_PMP_MODULE_ID          0x000030C7 // PLIB_PMP_ReadCycleStart@PMP_MODULE_ID
#define IDH_PLIB_PMP_WaitStatesDataHoldSelect_PMP_MODULE_ID_PMP_DATA_HOLD_STATES 0x000030C8 // PLIB_PMP_WaitStatesDataHoldSelect@PMP_MODULE_ID@PMP_DATA_HOLD_STATES
#define IDH_PLIB_PMP_WaitStatesDataSetUpSelect_PMP_MODULE_ID_PMP_DATA_WAIT_STATES 0x000030C9 // PLIB_PMP_WaitStatesDataSetUpSelect@PMP_MODULE_ID@PMP_DATA_WAIT_STATES
#define IDH_PLIB_PMP_WaitStatesStrobeSelect_PMP_MODULE_ID_PMP_STROBE_WAIT_STATES 0x000030CA // PLIB_PMP_WaitStatesStrobeSelect@PMP_MODULE_ID@PMP_STROBE_WAIT_STATES
#define IDH_PLIB_PMP_AddressGet_PMP_MODULE_ID              0x000030CB // PLIB_PMP_AddressGet@PMP_MODULE_ID
#define IDH_PLIB_PMP_AddressLinesA0A1Get_PMP_MODULE_ID     0x000030CC // PLIB_PMP_AddressLinesA0A1Get@PMP_MODULE_ID
#define IDH_PLIB_PMP_AddressLinesA0A1Set_PMP_MODULE_ID_uint8_t 0x000030CD // PLIB_PMP_AddressLinesA0A1Set@PMP_MODULE_ID@uint8_t
#define IDH_PLIB_PMP_AddressSet_PMP_MODULE_ID_uint32_t     0x000030CE // PLIB_PMP_AddressSet@PMP_MODULE_ID@uint32_t
#define IDH_PLIB_PMP_AddressPortDisable_PMP_MODULE_ID_PMP_ADDRESS_PORT 0x000030CF // PLIB_PMP_AddressPortDisable@PMP_MODULE_ID@PMP_ADDRESS_PORT
#define IDH_PLIB_PMP_AddressPortEnable_PMP_MODULE_ID_PMP_ADDRESS_PORT 0x000030D0 // PLIB_PMP_AddressPortEnable@PMP_MODULE_ID@PMP_ADDRESS_PORT
#define IDH_PLIB_PMP_ReadWriteStrobePortDisable_PMP_MODULE_ID 0x000030D1 // PLIB_PMP_ReadWriteStrobePortDisable@PMP_MODULE_ID
#define IDH_PLIB_PMP_ReadWriteStrobePortEnable_PMP_MODULE_ID 0x000030D2 // PLIB_PMP_ReadWriteStrobePortEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_WriteEnableStrobePortDisable_PMP_MODULE_ID 0x000030D3 // PLIB_PMP_WriteEnableStrobePortDisable@PMP_MODULE_ID
#define IDH_PLIB_PMP_WriteEnableStrobePortEnable_PMP_MODULE_ID 0x000030D4 // PLIB_PMP_WriteEnableStrobePortEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_AddressLatchPolaritySelect_PMP_MODULE_ID_PMP_POLARITY_LEVEL 0x000030D5 // PLIB_PMP_AddressLatchPolaritySelect@PMP_MODULE_ID@PMP_POLARITY_LEVEL
#define IDH_PLIB_PMP_ChipSelectXPolaritySelect_PMP_MODULE_ID_PMP_CHIP_SELECT_PMP_POLARITY_LEVEL 0x000030D6 // PLIB_PMP_ChipSelectXPolaritySelect@PMP_MODULE_ID@PMP_CHIP_SELECT@PMP_POLARITY_LEVEL
#define IDH_PLIB_PMP_ReadWriteStrobePolaritySelect_PMP_MODULE_ID_PMP_POLARITY_LEVEL 0x000030D7 // PLIB_PMP_ReadWriteStrobePolaritySelect@PMP_MODULE_ID@PMP_POLARITY_LEVEL
#define IDH_PLIB_PMP_WriteEnableStrobePolaritySelect_PMP_MODULE_ID_PMP_POLARITY_LEVEL 0x000030D8 // PLIB_PMP_WriteEnableStrobePolaritySelect@PMP_MODULE_ID@PMP_POLARITY_LEVEL
#define IDH_PLIB_PMP_ExistsAddressControl_PMP_MODULE_ID    0x000030D9 // PLIB_PMP_ExistsAddressControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsAddressLatchPolarity_PMP_MODULE_ID 0x000030DA // PLIB_PMP_ExistsAddressLatchPolarity@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsAddressLatchStrobePortControl_PMP_MODULE_ID 0x000030DB // PLIB_PMP_ExistsAddressLatchStrobePortControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsAddressPortPinControl_PMP_MODULE_ID 0x000030DC // PLIB_PMP_ExistsAddressPortPinControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBufferOverFlow_PMP_MODULE_ID    0x000030DD // PLIB_PMP_ExistsBufferOverFlow@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBufferRead_PMP_MODULE_ID        0x000030DE // PLIB_PMP_ExistsBufferRead@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBufferType_PMP_MODULE_ID        0x000030DF // PLIB_PMP_ExistsBufferType@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBufferUnderFlow_PMP_MODULE_ID   0x000030E0 // PLIB_PMP_ExistsBufferUnderFlow@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBufferWrite_PMP_MODULE_ID       0x000030E1 // PLIB_PMP_ExistsBufferWrite@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsBusyStatus_PMP_MODULE_ID        0x000030E2 // PLIB_PMP_ExistsBusyStatus@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsChipSelectEnable_PMP_MODULE_ID  0x000030E3 // PLIB_PMP_ExistsChipSelectEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsChipSelectoperation_PMP_MODULE_ID 0x000030E4 // PLIB_PMP_ExistsChipSelectoperation@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsChipXPolarity_PMP_MODULE_ID     0x000030E5 // PLIB_PMP_ExistsChipXPolarity@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsCSXActiveStatus_PMP_MODULE_ID   0x000030E6 // PLIB_PMP_ExistsCSXActiveStatus@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDataHoldWaitStates_PMP_MODULE_ID 0x000030E7 // PLIB_PMP_ExistsDataHoldWaitStates@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDataSetUpWaitStates_PMP_MODULE_ID 0x000030E8 // PLIB_PMP_ExistsDataSetUpWaitStates@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDataStrobeWaitStates_PMP_MODULE_ID 0x000030E9 // PLIB_PMP_ExistsDataStrobeWaitStates@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDataTransferSize_PMP_MODULE_ID  0x000030EA // PLIB_PMP_ExistsDataTransferSize@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsEnableControl_PMP_MODULE_ID     0x000030EB // PLIB_PMP_ExistsEnableControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsIncrementMode_PMP_MODULE_ID     0x000030EC // PLIB_PMP_ExistsIncrementMode@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsInputBufferFull_PMP_MODULE_ID   0x000030ED // PLIB_PMP_ExistsInputBufferFull@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsInputBufferXStatus_PMP_MODULE_ID 0x000030EE // PLIB_PMP_ExistsInputBufferXStatus@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsInterruptMode_PMP_MODULE_ID     0x000030EF // PLIB_PMP_ExistsInterruptMode@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsMasterRXTX_PMP_MODULE_ID        0x000030F0 // PLIB_PMP_ExistsMasterRXTX@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsMUXModeSelect_PMP_MODULE_ID     0x000030F1 // PLIB_PMP_ExistsMUXModeSelect@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsOperationMode_PMP_MODULE_ID     0x000030F2 // PLIB_PMP_ExistsOperationMode@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsOutPutBufferEmpty_PMP_MODULE_ID 0x000030F3 // PLIB_PMP_ExistsOutPutBufferEmpty@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsOutputBufferXStatus_PMP_MODULE_ID 0x000030F4 // PLIB_PMP_ExistsOutputBufferXStatus@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsReadWritePolarity_PMP_MODULE_ID 0x000030F5 // PLIB_PMP_ExistsReadWritePolarity@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsReadWriteStrobePortControl_PMP_MODULE_ID 0x000030F6 // PLIB_PMP_ExistsReadWriteStrobePortControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsSlaveRX_PMP_MODULE_ID           0x000030F7 // PLIB_PMP_ExistsSlaveRX@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsSlaveTX_PMP_MODULE_ID           0x000030F8 // PLIB_PMP_ExistsSlaveTX@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsStopInIdleControl_PMP_MODULE_ID 0x000030F9 // PLIB_PMP_ExistsStopInIdleControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsWriteEnablePolarity_PMP_MODULE_ID 0x000030FA // PLIB_PMP_ExistsWriteEnablePolarity@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsWriteEnablePortControl_PMP_MODULE_ID 0x000030FB // PLIB_PMP_ExistsWriteEnablePortControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDualBufferControl_PMP_MODULE_ID 0x000030FC // PLIB_PMP_ExistsDualBufferControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDualModeMasterRXTX_PMP_MODULE_ID 0x000030FD // PLIB_PMP_ExistsDualModeMasterRXTX@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDualModeReadAddressControl_PMP_MODULE_ID 0x000030FE // PLIB_PMP_ExistsDualModeReadAddressControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsDualModeWriteAddressControl_PMP_MODULE_ID 0x000030FF // PLIB_PMP_ExistsDualModeWriteAddressControl@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsReadChipSelectEnable_PMP_MODULE_ID 0x00003100 // PLIB_PMP_ExistsReadChipSelectEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsWriteChipSelectEnable_PMP_MODULE_ID 0x00003101 // PLIB_PMP_ExistsWriteChipSelectEnable@PMP_MODULE_ID
#define IDH_PLIB_PMP_ExistsStartReadControl_PMP_MODULE_ID  0x00003102 // PLIB_PMP_ExistsStartReadControl@PMP_MODULE_ID
#define IDH_PMP_ACK_MODE                                   0x00003103 // PMP_ACK_MODE
#define IDH_PMP_ADDRESS_HOLD_LATCH_WAIT_STATES             0x00003104 // PMP_ADDRESS_HOLD_LATCH_WAIT_STATES
#define IDH_PMP_ADDRESS_LATCH                              0x00003105 // PMP_ADDRESS_LATCH
#define IDH_PMP_ADDRESS_LATCH_WAIT_STATES                  0x00003106 // PMP_ADDRESS_LATCH_WAIT_STATES
#define IDH_PMP_ADDRESS_PORT                               0x00003107 // PMP_ADDRESS_PORT
#define IDH_PMP_ALTERNATE_MASTER_WAIT_STATES               0x00003108 // PMP_ALTERNATE_MASTER_WAIT_STATES
#define IDH_PMP_CHIP_SELECT                                0x00003109 // PMP_CHIP_SELECT
#define IDH_PMP_CHIPSELECT_FUNCTION                        0x0000310A // PMP_CHIPSELECT_FUNCTION
#define IDH_PMP_DATA_HOLD_STATES                           0x0000310B // PMP_DATA_HOLD_STATES
#define IDH_PMP_DATA_LENGTH                                0x0000310C // PMP_DATA_LENGTH
#define IDH_PMP_DATA_SIZE                                  0x0000310D // PMP_DATA_SIZE
#define IDH_PMP_DATA_WAIT_STATES                           0x0000310E // PMP_DATA_WAIT_STATES
#define IDH_PMP_INCREMENT_MODE                             0x0000310F // PMP_INCREMENT_MODE
#define IDH_PMP_INPUT_BUFFER_TYPE                          0x00003110 // PMP_INPUT_BUFFER_TYPE
#define IDH_PMP_INTERRUPT_MODE                             0x00003111 // PMP_INTERRUPT_MODE
#define IDH_PMP_MASTER_MODE                                0x00003112 // PMP_MASTER_MODE
#define IDH_PMP_MODULE_ID                                  0x00003113 // PMP_MODULE_ID
#define IDH_PMP_MUX_MODE                                   0x00003114 // PMP_MUX_MODE
#define IDH_PMP_OPERATION_MODE                             0x00003115 // PMP_OPERATION_MODE
#define IDH_PMP_PMBE_PORT                                  0x00003116 // PMP_PMBE_PORT
#define IDH_PMP_POLARITY_LEVEL                             0x00003117 // PMP_POLARITY_LEVEL
#define IDH_PMP_STROBE_WAIT_STATES                         0x00003118 // PMP_STROBE_WAIT_STATES
#define IDH_PLIB_PMP_Files                                 0x00003119 // PLIB PMP Files
#define IDH_plib_pmp_h                                     0x0000311A // plib_pmp.h
#define IDH_plib_pmp_help_h                                0x0000311B // plib_pmp_help.h
#define IDH_Prefetch_Cache_Peripheral_Library              0x0000311C // Prefetch Cache Peripheral Library
#define IDH_PLIB_PCACHE_Introduction                       0x0000311D // PLIB PCACHE Introduction
#define IDH_PLIB_PCACHE_Using_the_Library                  0x0000311E // PLIB PCACHE Using the Library
#define IDH_PLIB_PCACHE_Hardware_Abstraction_Model         0x0000311F // PLIB PCACHE Hardware Abstraction Model
#define IDH_PLIB_PCACHE_Library_Architecture               0x00003120 // PLIB PCACHE Library Architecture
#define IDH_PLIB_PCACHE_How_the_Library_Works              0x00003121 // PLIB PCACHE How the Library Works
#define IDH_PLIB_PCACHE_Cache_Control_Operations           0x00003122 // PLIB PCACHE Cache Control Operations
#define IDH_PLIB_PCACHE_Cache_Line_Operations              0x00003123 // PLIB PCACHE Cache Line Operations
#define IDH_PLIB_PCACHE_Cache_Status_Operations            0x00003124 // PLIB PCACHE Cache Status Operations
#define IDH_PLIB_PCACHE_Prefetch_Control_Operations        0x00003125 // PLIB PCACHE Prefetch Control Operations
#define IDH_PLIB_PCACHE_Prefetch_Status_Operations         0x00003126 // PLIB PCACHE Prefetch Status Operations
#define IDH_PLIB_PCACHE_Flash_ECC_Operations               0x00003127 // PLIB PCACHE Flash ECC Operations
#define IDH_PLIB_PCACHE_Configuring_the_Library            0x00003128 // PLIB PCACHE Configuring the Library
#define IDH_PLIB_PCACHE_Library_Interface                  0x00003129 // PLIB PCACHE Library Interface
#define IDH_PLIB_PCACHE_DataCacheEnableGet_PCACHE_MODULE_ID 0x0000312A // PLIB_PCACHE_DataCacheEnableGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_DataCacheEnableSet_PCACHE_MODULE_ID_PLIB_PCACHE_DATA_ENABLE 0x0000312B // PLIB_PCACHE_DataCacheEnableSet@PCACHE_MODULE_ID@PLIB_PCACHE_DATA_ENABLE
#define IDH_PLIB_PCACHE_InvalidateOnPFMProgramAll_PCACHE_MODULE_ID 0x0000312C // PLIB_PCACHE_InvalidateOnPFMProgramAll@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_InvalidateOnPFMProgramUnlocked_PCACHE_MODULE_ID 0x0000312D // PLIB_PCACHE_InvalidateOnPFMProgramUnlocked@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_WaitStateGet_PCACHE_MODULE_ID      0x0000312E // PLIB_PCACHE_WaitStateGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_WaitStateSet_PCACHE_MODULE_ID_uint32_t 0x0000312F // PLIB_PCACHE_WaitStateSet@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_AutoInvalidateCacheDisable_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003130 // PLIB_PCACHE_AutoInvalidateCacheDisable@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_AutoInvalidateCacheEnable_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003131 // PLIB_PCACHE_AutoInvalidateCacheEnable@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_AutoInvalidateCacheIsEnabled_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003132 // PLIB_PCACHE_AutoInvalidateCacheIsEnabled@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_CacheDisable_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003133 // PLIB_PCACHE_CacheDisable@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_CacheEnable_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003134 // PLIB_PCACHE_CacheEnable@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_CacheIsEnabled_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003135 // PLIB_PCACHE_CacheIsEnabled@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_CachePerformanceCountersDisable_PCACHE_MODULE_ID 0x00003136 // PLIB_PCACHE_CachePerformanceCountersDisable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CachePerformanceCountersEnable_PCACHE_MODULE_ID 0x00003137 // PLIB_PCACHE_CachePerformanceCountersEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CachePerformanceCountersIsEnabled_PCACHE_MODULE_ID 0x00003138 // PLIB_PCACHE_CachePerformanceCountersIsEnabled@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ForceInvalidateCacheEnable_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x00003139 // PLIB_PCACHE_ForceInvalidateCacheEnable@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_ForceInvalidateCacheIsEnabled_PCACHE_MODULE_ID_PCACHE_CACHE_TYPE 0x0000313A // PLIB_PCACHE_ForceInvalidateCacheIsEnabled@PCACHE_MODULE_ID@PCACHE_CACHE_TYPE
#define IDH_PLIB_PCACHE_PFMAddressWaitStateDisable_PCACHE_MODULE_ID 0x0000313B // PLIB_PCACHE_PFMAddressWaitStateDisable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_PFMAddressWaitStateEnable_PCACHE_MODULE_ID 0x0000313C // PLIB_PCACHE_PFMAddressWaitStateEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_PFMAddressWaitStateIsEnabled_PCACHE_MODULE_ID 0x0000313D // PLIB_PCACHE_PFMAddressWaitStateIsEnabled@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineAddrGet_PCACHE_MODULE_ID  0x0000313E // PLIB_PCACHE_CacheLineAddrGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineAddrSet_PCACHE_MODULE_ID_uint32_t 0x0000313F // PLIB_PCACHE_CacheLineAddrSet@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_CacheLineData_PCACHE_MODULE_ID     0x00003140 // PLIB_PCACHE_CacheLineData@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineDeselect_PCACHE_MODULE_ID_uint32_t 0x00003141 // PLIB_PCACHE_CacheLineDeselect@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_CacheLineFlashTypeBoot_PCACHE_MODULE_ID 0x00003142 // PLIB_PCACHE_CacheLineFlashTypeBoot@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineFlashTypeInst_PCACHE_MODULE_ID 0x00003143 // PLIB_PCACHE_CacheLineFlashTypeInst@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineFlashTypeIsInst_PCACHE_MODULE_ID 0x00003144 // PLIB_PCACHE_CacheLineFlashTypeIsInst@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineInst_PCACHE_MODULE_ID     0x00003145 // PLIB_PCACHE_CacheLineInst@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineInvalid_PCACHE_MODULE_ID  0x00003146 // PLIB_PCACHE_CacheLineInvalid@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineIsInst_PCACHE_MODULE_ID   0x00003147 // PLIB_PCACHE_CacheLineIsInst@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineIsLocked_PCACHE_MODULE_ID 0x00003148 // PLIB_PCACHE_CacheLineIsLocked@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineIsValid_PCACHE_MODULE_ID  0x00003149 // PLIB_PCACHE_CacheLineIsValid@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineLock_PCACHE_MODULE_ID     0x0000314A // PLIB_PCACHE_CacheLineLock@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineMaskGet_PCACHE_MODULE_ID  0x0000314B // PLIB_PCACHE_CacheLineMaskGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineMaskSet_PCACHE_MODULE_ID_uint32_t 0x0000314C // PLIB_PCACHE_CacheLineMaskSet@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_CacheLineSelect_PCACHE_MODULE_ID_uint32_t 0x0000314D // PLIB_PCACHE_CacheLineSelect@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_CacheLineUnlock_PCACHE_MODULE_ID   0x0000314E // PLIB_PCACHE_CacheLineUnlock@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheLineValid_PCACHE_MODULE_ID    0x0000314F // PLIB_PCACHE_CacheLineValid@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_WordRead_PCACHE_MODULE_ID_uint32_t 0x00003150 // PLIB_PCACHE_WordRead@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_WordWrite_PCACHE_MODULE_ID_uint32_t_uint32_t 0x00003151 // PLIB_PCACHE_WordWrite@PCACHE_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_PCACHE_CacheHitRead_PCACHE_MODULE_ID      0x00003152 // PLIB_PCACHE_CacheHitRead@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheHitWrite_PCACHE_MODULE_ID_uint32_t 0x00003153 // PLIB_PCACHE_CacheHitWrite@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_CacheMissRead_PCACHE_MODULE_ID     0x00003154 // PLIB_PCACHE_CacheMissRead@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_CacheMissWrite_PCACHE_MODULE_ID_uint32_t 0x00003155 // PLIB_PCACHE_CacheMissWrite@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_LeastRecentlyUsedStateRead_PCACHE_MODULE_ID 0x00003156 // PLIB_PCACHE_LeastRecentlyUsedStateRead@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_PrefetchEnableGet_PCACHE_MODULE_ID 0x00003157 // PLIB_PCACHE_PrefetchEnableGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_PrefetchEnableSet_PCACHE_MODULE_ID_PLIB_PCACHE_PREFETCH_ENABLE 0x00003158 // PLIB_PCACHE_PrefetchEnableSet@PCACHE_MODULE_ID@PLIB_PCACHE_PREFETCH_ENABLE
#define IDH_PLIB_PCACHE_PrefetchAbortRead_PCACHE_MODULE_ID 0x00003159 // PLIB_PCACHE_PrefetchAbortRead@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_PrefetchAbortWrite_PCACHE_MODULE_ID_uint32_t 0x0000315A // PLIB_PCACHE_PrefetchAbortWrite@PCACHE_MODULE_ID@uint32_t
#define IDH_PLIB_PCACHE_FlashDEDStatusClear_PCACHE_MODULE_ID 0x0000315B // PLIB_PCACHE_FlashDEDStatusClear@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashDEDStatusGet_PCACHE_MODULE_ID 0x0000315C // PLIB_PCACHE_FlashDEDStatusGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECCountGet_PCACHE_MODULE_ID  0x0000315D // PLIB_PCACHE_FlashSECCountGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECCountSet_PCACHE_MODULE_ID_uint8_t 0x0000315E // PLIB_PCACHE_FlashSECCountSet@PCACHE_MODULE_ID@uint8_t
#define IDH_PLIB_PCACHE_FlashSECIntDisable_PCACHE_MODULE_ID 0x0000315F // PLIB_PCACHE_FlashSECIntDisable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECIntEnable_PCACHE_MODULE_ID 0x00003160 // PLIB_PCACHE_FlashSECIntEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECStatusClear_PCACHE_MODULE_ID 0x00003161 // PLIB_PCACHE_FlashSECStatusClear@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECStatusGet_PCACHE_MODULE_ID 0x00003162 // PLIB_PCACHE_FlashSECStatusGet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_FlashSECStatusSet_PCACHE_MODULE_ID 0x00003163 // PLIB_PCACHE_FlashSECStatusSet@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheHit_PCACHE_MODULE_ID    0x00003164 // PLIB_PCACHE_ExistsCacheHit@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLine_PCACHE_MODULE_ID   0x00003165 // PLIB_PCACHE_ExistsCacheLine@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineAddr_PCACHE_MODULE_ID 0x00003166 // PLIB_PCACHE_ExistsCacheLineAddr@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineFlashType_PCACHE_MODULE_ID 0x00003167 // PLIB_PCACHE_ExistsCacheLineFlashType@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineLock_PCACHE_MODULE_ID 0x00003168 // PLIB_PCACHE_ExistsCacheLineLock@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineMask_PCACHE_MODULE_ID 0x00003169 // PLIB_PCACHE_ExistsCacheLineMask@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineType_PCACHE_MODULE_ID 0x0000316A // PLIB_PCACHE_ExistsCacheLineType@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheLineValid_PCACHE_MODULE_ID 0x0000316B // PLIB_PCACHE_ExistsCacheLineValid@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheMiss_PCACHE_MODULE_ID   0x0000316C // PLIB_PCACHE_ExistsCacheMiss@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsDataCacheEnable_PCACHE_MODULE_ID 0x0000316D // PLIB_PCACHE_ExistsDataCacheEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsFlashDEDStatus_PCACHE_MODULE_ID 0x0000316E // PLIB_PCACHE_ExistsFlashDEDStatus@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsFlashSECCount_PCACHE_MODULE_ID 0x0000316F // PLIB_PCACHE_ExistsFlashSECCount@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsFlashSECInt_PCACHE_MODULE_ID 0x00003170 // PLIB_PCACHE_ExistsFlashSECInt@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsFlashSECStatus_PCACHE_MODULE_ID 0x00003171 // PLIB_PCACHE_ExistsFlashSECStatus@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsInvalidateOnPFMProgram_PCACHE_MODULE_ID 0x00003172 // PLIB_PCACHE_ExistsInvalidateOnPFMProgram@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsLeastRecentlyUsedState_PCACHE_MODULE_ID 0x00003173 // PLIB_PCACHE_ExistsLeastRecentlyUsedState@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsPrefetchAbort_PCACHE_MODULE_ID 0x00003174 // PLIB_PCACHE_ExistsPrefetchAbort@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsPrefetchEnable_PCACHE_MODULE_ID 0x00003175 // PLIB_PCACHE_ExistsPrefetchEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsWaitState_PCACHE_MODULE_ID   0x00003176 // PLIB_PCACHE_ExistsWaitState@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsWord_PCACHE_MODULE_ID        0x00003177 // PLIB_PCACHE_ExistsWord@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCacheEnable_PCACHE_MODULE_ID 0x00003178 // PLIB_PCACHE_ExistsCacheEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsCachePerformanceCountersEnable_PCACHE_MODULE_ID 0x00003179 // PLIB_PCACHE_ExistsCachePerformanceCountersEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsInvalidateCache_PCACHE_MODULE_ID 0x0000317A // PLIB_PCACHE_ExistsInvalidateCache@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_ExistsPFMAddressWaitStateEnable_PCACHE_MODULE_ID 0x0000317B // PLIB_PCACHE_ExistsPFMAddressWaitStateEnable@PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_MAX_SEC_COUNT                      0x0000317C // PLIB_PCACHE_MAX_SEC_COUNT
#define IDH_PLIB_PCACHE_NUM_LINES                          0x0000317D // PLIB_PCACHE_NUM_LINES
#define IDH_PLIB_PCACHE_NUM_WORDS_PER_LINE                 0x0000317E // PLIB_PCACHE_NUM_WORDS_PER_LINE
#define IDH_PCACHE_MODULE_ID                               0x0000317F // PCACHE_MODULE_ID
#define IDH_PLIB_PCACHE_DATA_ENABLE                        0x00003180 // PLIB_PCACHE_DATA_ENABLE
#define IDH_PLIB_PCACHE_PREFETCH_ENABLE                    0x00003181 // PLIB_PCACHE_PREFETCH_ENABLE
#define IDH_PLIB_PCACHE_Files                              0x00003182 // PLIB PCACHE Files
#define IDH_plib_pcache_h                                  0x00003183 // plib_pcache.h
#define IDH_help_plib_pcache_h                             0x00003184 // help_plib_pcache.h
#define IDH_Ports_Peripheral_Library                       0x00003185 // Ports Peripheral Library
#define IDH_PLIB_PORTS_Introduction                        0x00003186 // PLIB PORTS Introduction
#define IDH_PLIB_PORTS_Using_the_Library                   0x00003187 // PLIB PORTS Using the Library
#define IDH_PLIB_PORTS_Hardware_Abstraction_Model          0x00003188 // PLIB PORTS Hardware Abstraction Model
#define IDH_PLIB_PORTS_Library_Overview                    0x00003189 // PLIB PORTS Library Overview
#define IDH_PLIB_PORTS_How_the_Library_Works               0x0000318A // PLIB PORTS How the Library Works
#define IDH_PLIB_PORTS_Ports_Control                       0x0000318B // PLIB PORTS Ports Control
#define IDH_PLIB_PORTS_Ports_Function_Remap                0x0000318C // PLIB PORTS Ports Function Remap
#define IDH_PLIB_PORTS_Ports_Change_Notification           0x0000318D // PLIB PORTS Ports Change Notification
#define IDH_PLIB_PORTS_Special_Considerations              0x0000318E // PLIB PORTS Special Considerations
#define IDH_PLIB_PORTS_Configuring_the_Library             0x0000318F // PLIB PORTS Configuring the Library
#define IDH_PLIB_PORTS_Library_Interface                   0x00003190 // PLIB PORTS Library Interface
#define IDH_PLIB_PORTS_PinClear_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003191 // PLIB_PORTS_PinClear@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinDirectionInputSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003192 // PLIB_PORTS_PinDirectionInputSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinDirectionOutputSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003193 // PLIB_PORTS_PinDirectionOutputSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinGet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003194 // PLIB_PORTS_PinGet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinModeSelect_PORTS_MODULE_ID_PORTS_ANALOG_PIN_PORTS_PIN_MODE 0x00003195 // PLIB_PORTS_PinModeSelect@PORTS_MODULE_ID@PORTS_ANALOG_PIN@PORTS_PIN_MODE
#define IDH_PLIB_PORTS_PinSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003196 // PLIB_PORTS_PinSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinToggle_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003197 // PLIB_PORTS_PinToggle@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinWrite_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS_bool 0x00003198 // PLIB_PORTS_PinWrite@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS@bool
#define IDH_PLIB_PORTS_PinModePerPortSelect_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS_PORTS_PIN_MOD 0x00003199 // PLIB_PORTS_PinModePerPortSelect@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS@PORTS_PIN_MODE
#define IDH_PLIB_PORTS_PinGetLatched_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000319A // PLIB_PORTS_PinGetLatched@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinChangeNoticeEdgeHasOccurred_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000319B // PLIB_PORTS_PinChangeNoticeEdgeHasOccurred@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinChangeNoticeEdgeIsEnabled_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS_PORTS 0x0000319C // PLIB_PORTS_PinChangeNoticeEdgeIsEnabled@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS@PORTS_CHANGE_NOTICE_EDGE
#define IDH_PLIB_PORTS_PinSlewRateGet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000319D // PLIB_PORTS_PinSlewRateGet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinOpenDrainDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000319E // PLIB_PORTS_PinOpenDrainDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinOpenDrainEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000319F // PLIB_PORTS_PinOpenDrainEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_Clear_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A0 // PLIB_PORTS_Clear@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_DirectionGet_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031A1 // PLIB_PORTS_DirectionGet@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_DirectionInputSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A2 // PLIB_PORTS_DirectionInputSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_DirectionOutputSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A3 // PLIB_PORTS_DirectionOutputSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_Read_PORTS_MODULE_ID_PORTS_CHANNEL  0x000031A4 // PLIB_PORTS_Read@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_Set_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_TYPE_PORTS_DATA_MASK 0x000031A5 // PLIB_PORTS_Set@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_TYPE@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_Toggle_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A6 // PLIB_PORTS_Toggle@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_Write_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_TYPE 0x000031A7 // PLIB_PORTS_Write@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_TYPE
#define IDH_PLIB_PORTS_OpenDrainDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A8 // PLIB_PORTS_OpenDrainDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_OpenDrainEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031A9 // PLIB_PORTS_OpenDrainEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ReadLatched_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031AA // PLIB_PORTS_ReadLatched@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChannelModeSelect_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK_PORTS_PIN_MODE 0x000031AB // PLIB_PORTS_ChannelModeSelect@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK@PORTS_PIN_MODE
#define IDH_PLIB_PORTS_ChannelSlewRateSelect_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK_PORTS_PIN_ 0x000031AC // PLIB_PORTS_ChannelSlewRateSelect@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK@PORTS_PIN_SLEW_RATE
#define IDH_PLIB_PORTS_RemapInput_PORTS_MODULE_ID_PORTS_REMAP_INPUT_FUNCTION_PORTS_REMAP_INPUT_PIN 0x000031AD // PLIB_PORTS_RemapInput@PORTS_MODULE_ID@PORTS_REMAP_INPUT_FUNCTION@PORTS_REMAP_INPUT_PIN
#define IDH_PLIB_PORTS_RemapOutput_PORTS_MODULE_ID_PORTS_REMAP_OUTPUT_FUNCTION_PORTS_REMAP_OUTPUT_PIN 0x000031AE // PLIB_PORTS_RemapOutput@PORTS_MODULE_ID@PORTS_REMAP_OUTPUT_FUNCTION@PORTS_REMAP_OUTPUT_PIN
#define IDH_PLIB_PORTS_ChangeNoticeDisable_PORTS_MODULE_ID 0x000031AF // PLIB_PORTS_ChangeNoticeDisable@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ChangeNoticeEnable_PORTS_MODULE_ID  0x000031B0 // PLIB_PORTS_ChangeNoticeEnable@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ChangeNoticeInIdleDisable_PORTS_MODULE_ID 0x000031B1 // PLIB_PORTS_ChangeNoticeInIdleDisable@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ChangeNoticeInIdleEnable_PORTS_MODULE_ID 0x000031B2 // PLIB_PORTS_ChangeNoticeInIdleEnable@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ChangeNoticeInIdlePerPortDisable_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031B3 // PLIB_PORTS_ChangeNoticeInIdlePerPortDisable@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChangeNoticeInIdlePerPortEnable_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031B4 // PLIB_PORTS_ChangeNoticeInIdlePerPortEnable@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChangeNoticePerPortTurnOff_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031B5 // PLIB_PORTS_ChangeNoticePerPortTurnOff@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChangeNoticePerPortTurnOn_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031B6 // PLIB_PORTS_ChangeNoticePerPortTurnOn@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChangeNoticePullDownPerPortDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031B7 // PLIB_PORTS_ChangeNoticePullDownPerPortDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_ChangeNoticePullDownPerPortEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031B8 // PLIB_PORTS_ChangeNoticePullDownPerPortEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_ChangeNoticePullUpDisable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x000031B9 // PLIB_PORTS_ChangeNoticePullUpDisable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_PLIB_PORTS_ChangeNoticePullUpEnable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x000031BA // PLIB_PORTS_ChangeNoticePullUpEnable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_PLIB_PORTS_ChangeNoticePullUpPerPortDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031BB // PLIB_PORTS_ChangeNoticePullUpPerPortDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_ChangeNoticePullUpPerPortEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031BC // PLIB_PORTS_ChangeNoticePullUpPerPortEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinChangeNoticeDisable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x000031BD // PLIB_PORTS_PinChangeNoticeDisable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_PLIB_PORTS_PinChangeNoticeEnable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x000031BE // PLIB_PORTS_PinChangeNoticeEnable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_PLIB_PORTS_PinChangeNoticePerPortDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031BF // PLIB_PORTS_PinChangeNoticePerPortDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_PinChangeNoticePerPortEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031C0 // PLIB_PORTS_PinChangeNoticePerPortEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_ChangeNoticePerPortHasOccurred_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x000031C1 // PLIB_PORTS_ChangeNoticePerPortHasOccurred@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_PLIB_PORTS_ChannelChangeNoticeDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031C2 // PLIB_PORTS_ChannelChangeNoticeDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticeEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031C3 // PLIB_PORTS_ChannelChangeNoticeEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticePullDownDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MA 0x000031C4 // PLIB_PORTS_ChannelChangeNoticePullDownDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticePullDownEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MAS 0x000031C5 // PLIB_PORTS_ChannelChangeNoticePullDownEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticePullUpDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031C6 // PLIB_PORTS_ChannelChangeNoticePullUpDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticePullUpEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x000031C7 // PLIB_PORTS_ChannelChangeNoticePullUpEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticeEdgeDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK_P 0x000031C8 // PLIB_PORTS_ChannelChangeNoticeEdgeDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticeEdgeEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK_PO 0x000031C9 // PLIB_PORTS_ChannelChangeNoticeEdgeEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK@PORTS_DATA_MASK
#define IDH_PLIB_PORTS_ChannelChangeNoticeMethodGet_PORTS_MODULE_ID_PORTS_CHANNEL 0x000031CA // PLIB_PORTS_ChannelChangeNoticeMethodGet@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_PLIB_PORTS_ChannelChangeNoticeMethodSelect_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_CHANGE_NOT 0x000031CB // PLIB_PORTS_ChannelChangeNoticeMethodSelect@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_CHANGE_NOTICE_METHOD
#define IDH_PLIB_PORTS_AnPinsModeSelect_PORTS_MODULE_ID_PORTS_AN_PIN_PORTS_PIN_MODE 0x000031CC // PLIB_PORTS_AnPinsModeSelect@PORTS_MODULE_ID@PORTS_AN_PIN@PORTS_PIN_MODE
#define IDH_PLIB_PORTS_CnPinsDisable_PORTS_MODULE_ID_PORTS_CN_PIN 0x000031CD // PLIB_PORTS_CnPinsDisable@PORTS_MODULE_ID@PORTS_CN_PIN
#define IDH_PLIB_PORTS_CnPinsEnable_PORTS_MODULE_ID_PORTS_CN_PIN 0x000031CE // PLIB_PORTS_CnPinsEnable@PORTS_MODULE_ID@PORTS_CN_PIN
#define IDH_PLIB_PORTS_CnPinsPullUpDisable_PORTS_MODULE_ID_PORTS_CN_PIN 0x000031CF // PLIB_PORTS_CnPinsPullUpDisable@PORTS_MODULE_ID@PORTS_CN_PIN
#define IDH_PLIB_PORTS_CnPinsPullUpEnable_PORTS_MODULE_ID_PORTS_CN_PIN 0x000031D0 // PLIB_PORTS_CnPinsPullUpEnable@PORTS_MODULE_ID@PORTS_CN_PIN
#define IDH_PLIB_PORTS_ExistsChangeNotice_PORTS_MODULE_ID  0x000031D1 // PLIB_PORTS_ExistsChangeNotice@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticeInIdle_PORTS_MODULE_ID 0x000031D2 // PLIB_PORTS_ExistsChangeNoticeInIdle@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePerPortInIdle_PORTS_MODULE_ID 0x000031D3 // PLIB_PORTS_ExistsChangeNoticePerPortInIdle@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePerPortStatus_PORTS_MODULE_ID 0x000031D4 // PLIB_PORTS_ExistsChangeNoticePerPortStatus@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePerPortTurnOn_PORTS_MODULE_ID 0x000031D5 // PLIB_PORTS_ExistsChangeNoticePerPortTurnOn@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePullDownPerPort_PORTS_MODULE_ID 0x000031D6 // PLIB_PORTS_ExistsChangeNoticePullDownPerPort@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePullUp_PORTS_MODULE_ID 0x000031D7 // PLIB_PORTS_ExistsChangeNoticePullUp@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticePullUpPerPort_PORTS_MODULE_ID 0x000031D8 // PLIB_PORTS_ExistsChangeNoticePullUpPerPort@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPinChangeNotice_PORTS_MODULE_ID 0x000031D9 // PLIB_PORTS_ExistsPinChangeNotice@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPinChangeNoticePerPort_PORTS_MODULE_ID 0x000031DA // PLIB_PORTS_ExistsPinChangeNoticePerPort@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPinMode_PORTS_MODULE_ID       0x000031DB // PLIB_PORTS_ExistsPinMode@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPinModePerPort_PORTS_MODULE_ID 0x000031DC // PLIB_PORTS_ExistsPinModePerPort@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPortsDirection_PORTS_MODULE_ID 0x000031DD // PLIB_PORTS_ExistsPortsDirection@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPortsOpenDrain_PORTS_MODULE_ID 0x000031DE // PLIB_PORTS_ExistsPortsOpenDrain@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPortsRead_PORTS_MODULE_ID     0x000031DF // PLIB_PORTS_ExistsPortsRead@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsPortsWrite_PORTS_MODULE_ID    0x000031E0 // PLIB_PORTS_ExistsPortsWrite@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsRemapInput_PORTS_MODULE_ID    0x000031E1 // PLIB_PORTS_ExistsRemapInput@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsRemapOutput_PORTS_MODULE_ID   0x000031E2 // PLIB_PORTS_ExistsRemapOutput@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsLatchRead_PORTS_MODULE_ID     0x000031E3 // PLIB_PORTS_ExistsLatchRead@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsAnPinsMode_PORTS_MODULE_ID    0x000031E4 // PLIB_PORTS_ExistsAnPinsMode@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticeEdgeControl_PORTS_MODULE_ID 0x000031E5 // PLIB_PORTS_ExistsChangeNoticeEdgeControl@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChangeNoticeEdgeStatus_PORTS_MODULE_ID 0x000031E6 // PLIB_PORTS_ExistsChangeNoticeEdgeStatus@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsChannelChangeNoticeMethod_PORTS_MODULE_ID 0x000031E7 // PLIB_PORTS_ExistsChannelChangeNoticeMethod@PORTS_MODULE_ID
#define IDH_PLIB_PORTS_ExistsSlewRateControl_PORTS_MODULE_ID 0x000031E8 // PLIB_PORTS_ExistsSlewRateControl@PORTS_MODULE_ID
#define IDH_PORTS_ANALOG_PIN                               0x000031E9 // PORTS_ANALOG_PIN
#define IDH_PORTS_BIT_POS                                  0x000031EA // PORTS_BIT_POS
#define IDH_PORTS_CHANGE_NOTICE_PIN                        0x000031EB // PORTS_CHANGE_NOTICE_PIN
#define IDH_PORTS_CHANNEL                                  0x000031EC // PORTS_CHANNEL
#define IDH_PORTS_DATA_MASK                                0x000031ED // PORTS_DATA_MASK
#define IDH_PORTS_DATA_TYPE                                0x000031EE // PORTS_DATA_TYPE
#define IDH_PORTS_MODULE_ID                                0x000031EF // PORTS_MODULE_ID
#define IDH_PORTS_PIN_MODE                                 0x000031F0 // PORTS_PIN_MODE
#define IDH_PORTS_REMAP_FUNCTION                           0x000031F1 // PORTS_REMAP_FUNCTION
#define IDH_PORTS_REMAP_INPUT_FUNCTION                     0x000031F2 // PORTS_REMAP_INPUT_FUNCTION
#define IDH_PORTS_REMAP_INPUT_PIN                          0x000031F3 // PORTS_REMAP_INPUT_PIN
#define IDH_PORTS_REMAP_OUTPUT_FUNCTION                    0x000031F4 // PORTS_REMAP_OUTPUT_FUNCTION
#define IDH_PORTS_REMAP_OUTPUT_PIN                         0x000031F5 // PORTS_REMAP_OUTPUT_PIN
#define IDH_PORTS_REMAP_PIN                                0x000031F6 // PORTS_REMAP_PIN
#define IDH_PORTS_AN_PIN                                   0x000031F7 // PORTS_AN_PIN
#define IDH_PORTS_CN_PIN                                   0x000031F8 // PORTS_CN_PIN
#define IDH_PORTS_CHANGE_NOTICE_EDGE                       0x000031F9 // PORTS_CHANGE_NOTICE_EDGE
#define IDH_PORTS_CHANGE_NOTICE_METHOD                     0x000031FA // PORTS_CHANGE_NOTICE_METHOD
#define IDH_PORTS_PIN_SLEW_RATE                            0x000031FB // PORTS_PIN_SLEW_RATE
#define IDH_PLIB_PORTS_Files                               0x000031FC // PLIB PORTS Files
#define IDH_plib_ports_h                                   0x000031FD // plib_ports.h
#define IDH_help_plib_ports_h                              0x000031FE // help_plib_ports.h
#define IDH_Power_Peripheral_Library                       0x000031FF // Power Peripheral Library
#define IDH_PLIB_POWER_Introduction                        0x00003200 // PLIB POWER Introduction
#define IDH_PLIB_POWER_Using_the_Library                   0x00003201 // PLIB POWER Using the Library
#define IDH_PLIB_POWER_Hardware_Abstraction_Model          0x00003202 // PLIB POWER Hardware Abstraction Model
#define IDH_PLIB_POWER_Library_Usage_Model                 0x00003203 // PLIB POWER Library Usage Model
#define IDH_PLIB_POWER_How_the_Library_Works               0x00003204 // PLIB POWER How the Library Works
#define IDH_PLIB_POWER_Configuring_the_Library             0x00003205 // PLIB POWER Configuring the Library
#define IDH_PLIB_POWER_Library_Interface                   0x00003206 // PLIB POWER Library Interface
#define IDH_PLIB_POWER_DeepSleepModeDisable_POWER_MODULE_ID 0x00003207 // PLIB_POWER_DeepSleepModeDisable@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepModeEnable_POWER_MODULE_ID 0x00003208 // PLIB_POWER_DeepSleepModeEnable@POWER_MODULE_ID
#define IDH_PLIB_POWER_PeripheralModuleDisable_POWER_MODULE_ID_POWER_MODULE 0x00003209 // PLIB_POWER_PeripheralModuleDisable@POWER_MODULE_ID@POWER_MODULE
#define IDH_PLIB_POWER_PeripheralModuleEnable_POWER_MODULE_ID_POWER_MODULE 0x0000320A // PLIB_POWER_PeripheralModuleEnable@POWER_MODULE_ID@POWER_MODULE
#define IDH_PLIB_POWER_PeripheralModuleIsEnabled_POWER_MODULE_ID_POWER_MODULE 0x0000320B // PLIB_POWER_PeripheralModuleIsEnabled@POWER_MODULE_ID@POWER_MODULE
#define IDH_PLIB_POWER_VoltageRegulatorDisable_POWER_MODULE_ID 0x0000320C // PLIB_POWER_VoltageRegulatorDisable@POWER_MODULE_ID
#define IDH_PLIB_POWER_VoltageRegulatorEnable_POWER_MODULE_ID 0x0000320D // PLIB_POWER_VoltageRegulatorEnable@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepGPRsRetentionDisable_POWER_MODULE_ID 0x0000320E // PLIB_POWER_DeepSleepGPRsRetentionDisable@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepGPRsRetentionEnable_POWER_MODULE_ID 0x0000320F // PLIB_POWER_DeepSleepGPRsRetentionEnable@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepModeIsEnabled_POWER_MODULE_ID 0x00003210 // PLIB_POWER_DeepSleepModeIsEnabled@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepModuleDisable_POWER_MODULE_ID_DEEP_SLEEP_MODULE 0x00003211 // PLIB_POWER_DeepSleepModuleDisable@POWER_MODULE_ID@DEEP_SLEEP_MODULE
#define IDH_PLIB_POWER_DeepSleepModuleEnable_POWER_MODULE_ID_DEEP_SLEEP_MODULE 0x00003212 // PLIB_POWER_DeepSleepModuleEnable@POWER_MODULE_ID@DEEP_SLEEP_MODULE
#define IDH_PLIB_POWER_DeepSleepPortPinsStateRelease_POWER_MODULE_ID 0x00003213 // PLIB_POWER_DeepSleepPortPinsStateRelease@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepPortPinsStateRetain_POWER_MODULE_ID 0x00003214 // PLIB_POWER_DeepSleepPortPinsStateRetain@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepWakeupEventDisable_POWER_MODULE_ID_DEEP_SLEEP_WAKE_UP_EVENT 0x00003215 // PLIB_POWER_DeepSleepWakeupEventDisable@POWER_MODULE_ID@DEEP_SLEEP_WAKE_UP_EVENT
#define IDH_PLIB_POWER_DeepSleepWakeupEventEnable_POWER_MODULE_ID_DEEP_SLEEP_WAKE_UP_EVENT 0x00003216 // PLIB_POWER_DeepSleepWakeupEventEnable@POWER_MODULE_ID@DEEP_SLEEP_WAKE_UP_EVENT
#define IDH_PLIB_POWER_ClearIdleStatus_POWER_MODULE_ID     0x00003217 // PLIB_POWER_ClearIdleStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_ClearSleepStatus_POWER_MODULE_ID    0x00003218 // PLIB_POWER_ClearSleepStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeviceWasInIdleMode_POWER_MODULE_ID 0x00003219 // PLIB_POWER_DeviceWasInIdleMode@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeviceWasInSleepMode_POWER_MODULE_ID 0x0000321A // PLIB_POWER_DeviceWasInSleepMode@POWER_MODULE_ID
#define IDH_PLIB_POWER_HighVoltageOnVDD1V8HasOccurred_POWER_MODULE_ID 0x0000321B // PLIB_POWER_HighVoltageOnVDD1V8HasOccurred@POWER_MODULE_ID
#define IDH_PLIB_POWER_VoltageRegulatorIsEnabled_POWER_MODULE_ID 0x0000321C // PLIB_POWER_VoltageRegulatorIsEnabled@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepStatusClear_POWER_MODULE_ID 0x0000321D // PLIB_POWER_DeepSleepStatusClear@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepEventStatusClear_POWER_MODULE_ID_DEEP_SLEEP_EVENT 0x0000321E // PLIB_POWER_DeepSleepEventStatusClear@POWER_MODULE_ID@DEEP_SLEEP_EVENT
#define IDH_PLIB_POWER_DeepSleepEventStatusGet_POWER_MODULE_ID 0x0000321F // PLIB_POWER_DeepSleepEventStatusGet@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepModeHasOccurred_POWER_MODULE_ID 0x00003220 // PLIB_POWER_DeepSleepModeHasOccurred@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDBandGapVoltageIsStable_POWER_MODULE_ID 0x00003221 // PLIB_POWER_HLVDBandGapVoltageIsStable@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDDisable_POWER_MODULE_ID         0x00003222 // PLIB_POWER_HLVDDisable@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDEnable_POWER_MODULE_ID          0x00003223 // PLIB_POWER_HLVDEnable@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDIsEnabled_POWER_MODULE_ID       0x00003224 // PLIB_POWER_HLVDIsEnabled@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDLimitSelect_POWER_MODULE_ID_HLVD_LIMIT 0x00003225 // PLIB_POWER_HLVDLimitSelect@POWER_MODULE_ID@HLVD_LIMIT
#define IDH_PLIB_POWER_HLVDModeSelect_POWER_MODULE_ID_HLVD_MODE 0x00003226 // PLIB_POWER_HLVDModeSelect@POWER_MODULE_ID@HLVD_MODE
#define IDH_PLIB_POWER_HLVDStatusGet_POWER_MODULE_ID       0x00003227 // PLIB_POWER_HLVDStatusGet@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDStopInIdleDisable_POWER_MODULE_ID 0x00003228 // PLIB_POWER_HLVDStopInIdleDisable@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDStopInIdleEnable_POWER_MODULE_ID 0x00003229 // PLIB_POWER_HLVDStopInIdleEnable@POWER_MODULE_ID
#define IDH_PLIB_POWER_HLVDStopInIdleIsEnabled_POWER_MODULE_ID 0x0000322A // PLIB_POWER_HLVDStopInIdleIsEnabled@POWER_MODULE_ID
#define IDH_PLIB_POWER_DeepSleepGPRRead_POWER_MODULE_ID_DEEP_SLEEP_GPR 0x0000322B // PLIB_POWER_DeepSleepGPRRead@POWER_MODULE_ID@DEEP_SLEEP_GPR
#define IDH_PLIB_POWER_DeepSleepGPRWrite_POWER_MODULE_ID_DEEP_SLEEP_GPR_uint32_t 0x0000322C // PLIB_POWER_DeepSleepGPRWrite@POWER_MODULE_ID@DEEP_SLEEP_GPR@uint32_t
#define IDH_PLIB_POWER_ExistsDeepSleepMode_POWER_MODULE_ID 0x0000322D // PLIB_POWER_ExistsDeepSleepMode@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsIdleStatus_POWER_MODULE_ID    0x0000322E // PLIB_POWER_ExistsIdleStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsPeripheralModuleControl_POWER_MODULE_ID 0x0000322F // PLIB_POWER_ExistsPeripheralModuleControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsSleepStatus_POWER_MODULE_ID   0x00003230 // PLIB_POWER_ExistsSleepStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsVoltageRegulatorControl_POWER_MODULE_ID 0x00003231 // PLIB_POWER_ExistsVoltageRegulatorControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepEventStatus_POWER_MODULE_ID 0x00003232 // PLIB_POWER_ExistsDeepSleepEventStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepGPROperation_POWER_MODULE_ID 0x00003233 // PLIB_POWER_ExistsDeepSleepGPROperation@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepGPRsRetentionControl_POWER_MODULE_ID 0x00003234 // PLIB_POWER_ExistsDeepSleepGPRsRetentionControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepModuleControl_POWER_MODULE_ID 0x00003235 // PLIB_POWER_ExistsDeepSleepModuleControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepPortPinsStateControl_POWER_MODULE_ID 0x00003236 // PLIB_POWER_ExistsDeepSleepPortPinsStateControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHighVoltageOnVDD1V8_POWER_MODULE_ID 0x00003237 // PLIB_POWER_ExistsHighVoltageOnVDD1V8@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepModeOccurrence_POWER_MODULE_ID 0x00003238 // PLIB_POWER_ExistsDeepSleepModeOccurrence@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsDeepSleepWakeupEventControl_POWER_MODULE_ID 0x00003239 // PLIB_POWER_ExistsDeepSleepWakeupEventControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDBandGapVoltageStability_POWER_MODULE_ID 0x0000323A // PLIB_POWER_ExistsHLVDBandGapVoltageStability@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDEnableControl_POWER_MODULE_ID 0x0000323B // PLIB_POWER_ExistsHLVDEnableControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDLimitSelection_POWER_MODULE_ID 0x0000323C // PLIB_POWER_ExistsHLVDLimitSelection@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDModeControl_POWER_MODULE_ID 0x0000323D // PLIB_POWER_ExistsHLVDModeControl@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDStatus_POWER_MODULE_ID    0x0000323E // PLIB_POWER_ExistsHLVDStatus@POWER_MODULE_ID
#define IDH_PLIB_POWER_ExistsHLVDStopInIdleControl_POWER_MODULE_ID 0x0000323F // PLIB_POWER_ExistsHLVDStopInIdleControl@POWER_MODULE_ID
#define IDH_DEEP_SLEEP_EVENT                               0x00003240 // DEEP_SLEEP_EVENT
#define IDH_DEEP_SLEEP_GPR                                 0x00003241 // DEEP_SLEEP_GPR
#define IDH_DEEP_SLEEP_MODULE                              0x00003242 // DEEP_SLEEP_MODULE
#define IDH_DEEP_SLEEP_WAKE_UP_EVENT                       0x00003243 // DEEP_SLEEP_WAKE_UP_EVENT
#define IDH_POWER_MODULE                                   0x00003244 // POWER_MODULE
#define IDH_POWER_MODULE_ID                                0x00003245 // POWER_MODULE_ID
#define IDH_HLVD_LIMIT                                     0x00003246 // HLVD_LIMIT
#define IDH_HLVD_MODE                                      0x00003247 // HLVD_MODE
#define IDH_PLIB_POWER_Files                               0x00003248 // PLIB POWER Files
#define IDH_plib_power_h                                   0x00003249 // plib_power.h
#define IDH_help_plib_power_h                              0x0000324A // help_plib_power.h
#define IDH_Reset_Peripheral_Library                       0x0000324B // Reset Peripheral Library
#define IDH_PLIB_RESET_Introduction                        0x0000324C // PLIB RESET Introduction
#define IDH_PLIB_RESET_Using_the_Library                   0x0000324D // PLIB RESET Using the Library
#define IDH_PLIB_RESET_Hardware_Abstraction_Model          0x0000324E // PLIB RESET Hardware Abstraction Model
#define IDH_PLIB_RESET_Library_Architecture                0x0000324F // PLIB RESET Library Architecture
#define IDH_PLIB_RESET_How_the_Library_Works               0x00003250 // PLIB RESET How the Library Works
#define IDH_PLIB_RESET_Configuring_the_Library             0x00003251 // PLIB RESET Configuring the Library
#define IDH_PLIB_RESET_Library_Interface                   0x00003252 // PLIB RESET Library Interface
#define IDH_PLIB_RESET_SoftwareResetEnable_RESET_MODULE_ID 0x00003253 // PLIB_RESET_SoftwareResetEnable@RESET_MODULE_ID
#define IDH_PLIB_RESET_ReasonClear_RESET_MODULE_ID_RESET_REASON 0x00003254 // PLIB_RESET_ReasonClear@RESET_MODULE_ID@RESET_REASON
#define IDH_PLIB_RESET_ReasonGet_RESET_MODULE_ID           0x00003255 // PLIB_RESET_ReasonGet@RESET_MODULE_ID
#define IDH_PLIB_RESET_ConfigRegReadErrorGet_RESET_MODULE_ID 0x00003256 // PLIB_RESET_ConfigRegReadErrorGet@RESET_MODULE_ID
#define IDH_PLIB_RESET_WdtTimeOutHasOccurredInSleep_RESET_MODULE_ID 0x00003257 // PLIB_RESET_WdtTimeOutHasOccurredInSleep@RESET_MODULE_ID
#define IDH_PLIB_RESET_NmiCounterValueGet_RESET_MODULE_ID  0x00003258 // PLIB_RESET_NmiCounterValueGet@RESET_MODULE_ID
#define IDH_PLIB_RESET_NmiCounterValueSet_RESET_MODULE_ID_RESET_NMI_COUNT_TYPE 0x00003259 // PLIB_RESET_NmiCounterValueSet@RESET_MODULE_ID@RESET_NMI_COUNT_TYPE
#define IDH_PLIB_RESET_NmiEventClear_RESET_MODULE_ID_RESET_NMI_REASON 0x0000325A // PLIB_RESET_NmiEventClear@RESET_MODULE_ID@RESET_NMI_REASON
#define IDH_PLIB_RESET_NmiEventTrigger_RESET_MODULE_ID_RESET_NMI_REASON 0x0000325B // PLIB_RESET_NmiEventTrigger@RESET_MODULE_ID@RESET_NMI_REASON
#define IDH_PLIB_RESET_NmiReasonGet_RESET_MODULE_ID        0x0000325C // PLIB_RESET_NmiReasonGet@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsResetReasonStatus_RESET_MODULE_ID 0x0000325D // PLIB_RESET_ExistsResetReasonStatus@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsSoftwareResetTrigger_RESET_MODULE_ID 0x0000325E // PLIB_RESET_ExistsSoftwareResetTrigger@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsConfigRegReadError_RESET_MODULE_ID 0x0000325F // PLIB_RESET_ExistsConfigRegReadError@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsNmiControl_RESET_MODULE_ID    0x00003260 // PLIB_RESET_ExistsNmiControl@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsNmiCounter_RESET_MODULE_ID    0x00003261 // PLIB_RESET_ExistsNmiCounter@RESET_MODULE_ID
#define IDH_PLIB_RESET_ExistsWdtoInSleep_RESET_MODULE_ID   0x00003262 // PLIB_RESET_ExistsWdtoInSleep@RESET_MODULE_ID
#define IDH_RESET_MODULE_ID                                0x00003263 // RESET_MODULE_ID
#define IDH_RESET_REASON                                   0x00003264 // RESET_REASON
#define IDH_RESET_CONFIG_REG_READ_ERROR                    0x00003265 // RESET_CONFIG_REG_READ_ERROR
#define IDH_RESET_NMI_COUNT_TYPE                           0x00003266 // RESET_NMI_COUNT_TYPE
#define IDH_RESET_NMI_REASON                               0x00003267 // RESET_NMI_REASON
#define IDH_PLIB_RESET_Files                               0x00003268 // PLIB RESET Files
#define IDH_plib_reset_h                                   0x00003269 // plib_reset.h
#define IDH_help_plib_reset_h                              0x0000326A // help_plib_reset.h
#define IDH_RTCC_Peripheral_Library                        0x0000326B // RTCC Peripheral Library
#define IDH_PLIB_RTCC_Introduction                         0x0000326C // PLIB RTCC Introduction
#define IDH_PLIB_RTCC_Using_the_Library                    0x0000326D // PLIB RTCC Using the Library
#define IDH_PLIB_RTCC_Hardware_Abstraction_Model           0x0000326E // PLIB RTCC Hardware Abstraction Model
#define IDH_PLIB_RTCC_Library_Usage_Model                  0x0000326F // PLIB RTCC Library Usage Model
#define IDH_PLIB_RTCC_How_the_Library_Works                0x00003270 // PLIB RTCC How the Library Works
#define IDH_PLIB_RTCC_State_Machine                        0x00003271 // PLIB RTCC State Machine
#define IDH_PLIB_RTCC_RTCC_Mode_Operations                 0x00003272 // PLIB RTCC RTCC Mode Operations
#define IDH_PLIB_RTCC_Alarm_Mode_Operations                0x00003273 // PLIB RTCC Alarm Mode Operations
#define IDH_PLIB_RTCC_Other_Functionality                  0x00003274 // PLIB RTCC Other Functionality
#define IDH_PLIB_RTCC_Configuring_the_Library              0x00003275 // PLIB RTCC Configuring the Library
#define IDH_PLIB_RTCC_Library_Interface                    0x00003276 // PLIB RTCC Library Interface
#define IDH_PLIB_RTCC_ClockOutputDisable_RTCC_MODULE_ID    0x00003277 // PLIB_RTCC_ClockOutputDisable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ClockOutputEnable_RTCC_MODULE_ID     0x00003278 // PLIB_RTCC_ClockOutputEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ClockRunningStatus_RTCC_MODULE_ID    0x00003279 // PLIB_RTCC_ClockRunningStatus@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_Disable_RTCC_MODULE_ID               0x0000327A // PLIB_RTCC_Disable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_Enable_RTCC_MODULE_ID                0x0000327B // PLIB_RTCC_Enable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_WriteDisable_RTCC_MODULE_ID          0x0000327C // PLIB_RTCC_WriteDisable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_WriteEnable_RTCC_MODULE_ID           0x0000327D // PLIB_RTCC_WriteEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCDateGet_RTCC_MODULE_ID            0x0000327E // PLIB_RTCC_RTCDateGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCDateSet_RTCC_MODULE_ID_uint32_t   0x0000327F // PLIB_RTCC_RTCDateSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCDayGet_RTCC_MODULE_ID             0x00003280 // PLIB_RTCC_RTCDayGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCDaySet_RTCC_MODULE_ID_uint32_t    0x00003281 // PLIB_RTCC_RTCDaySet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCHourGet_RTCC_MODULE_ID            0x00003282 // PLIB_RTCC_RTCHourGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCHourSet_RTCC_MODULE_ID_uint32_t   0x00003283 // PLIB_RTCC_RTCHourSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCMinuteGet_RTCC_MODULE_ID          0x00003284 // PLIB_RTCC_RTCMinuteGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCMinuteSet_RTCC_MODULE_ID_uint32_t 0x00003285 // PLIB_RTCC_RTCMinuteSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCMonthGet_RTCC_MODULE_ID           0x00003286 // PLIB_RTCC_RTCMonthGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCMonthSet_RTCC_MODULE_ID_uint32_t  0x00003287 // PLIB_RTCC_RTCMonthSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCSecondGet_RTCC_MODULE_ID          0x00003288 // PLIB_RTCC_RTCSecondGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCSecondSet_RTCC_MODULE_ID_uint32_t 0x00003289 // PLIB_RTCC_RTCSecondSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCTimeGet_RTCC_MODULE_ID            0x0000328A // PLIB_RTCC_RTCTimeGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCTimeSet_RTCC_MODULE_ID_uint32_t   0x0000328B // PLIB_RTCC_RTCTimeSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCWeekDayGet_RTCC_MODULE_ID         0x0000328C // PLIB_RTCC_RTCWeekDayGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCWeekDaySet_RTCC_MODULE_ID_uint32_t 0x0000328D // PLIB_RTCC_RTCWeekDaySet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCYearGet_RTCC_MODULE_ID            0x0000328E // PLIB_RTCC_RTCYearGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_RTCYearSet_RTCC_MODULE_ID_uint32_t   0x0000328F // PLIB_RTCC_RTCYearSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_RTCSyncStatusGet_RTCC_MODULE_ID      0x00003290 // PLIB_RTCC_RTCSyncStatusGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmChimeDisable_RTCC_MODULE_ID     0x00003291 // PLIB_RTCC_AlarmChimeDisable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmChimeEnable_RTCC_MODULE_ID      0x00003292 // PLIB_RTCC_AlarmChimeEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmDateGet_RTCC_MODULE_ID          0x00003293 // PLIB_RTCC_AlarmDateGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmDateSet_RTCC_MODULE_ID_uint32_t 0x00003294 // PLIB_RTCC_AlarmDateSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmDayGet_RTCC_MODULE_ID           0x00003295 // PLIB_RTCC_AlarmDayGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmDaySet_RTCC_MODULE_ID_uint32_t  0x00003296 // PLIB_RTCC_AlarmDaySet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmDisable_RTCC_MODULE_ID          0x00003297 // PLIB_RTCC_AlarmDisable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmEnable_RTCC_MODULE_ID           0x00003298 // PLIB_RTCC_AlarmEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmHourGet_RTCC_MODULE_ID          0x00003299 // PLIB_RTCC_AlarmHourGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmHourSet_RTCC_MODULE_ID_uint32_t 0x0000329A // PLIB_RTCC_AlarmHourSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmMaskModeSelect_RTCC_MODULE_ID_RTCC_ALARM_MASK_CONFIGURATION 0x0000329B // PLIB_RTCC_AlarmMaskModeSelect@RTCC_MODULE_ID@RTCC_ALARM_MASK_CONFIGURATION
#define IDH_PLIB_RTCC_AlarmMinuteGet_RTCC_MODULE_ID        0x0000329C // PLIB_RTCC_AlarmMinuteGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmMinuteSet_RTCC_MODULE_ID_uint32_t 0x0000329D // PLIB_RTCC_AlarmMinuteSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmMonthGet_RTCC_MODULE_ID         0x0000329E // PLIB_RTCC_AlarmMonthGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmMonthSet_RTCC_MODULE_ID_uint32_t 0x0000329F // PLIB_RTCC_AlarmMonthSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmPulseInitialGet_RTCC_MODULE_ID  0x000032A0 // PLIB_RTCC_AlarmPulseInitialGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmPulseInitialSet_RTCC_MODULE_ID_bool 0x000032A1 // PLIB_RTCC_AlarmPulseInitialSet@RTCC_MODULE_ID@bool
#define IDH_PLIB_RTCC_AlarmRepeatCountGet_RTCC_MODULE_ID   0x000032A2 // PLIB_RTCC_AlarmRepeatCountGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmRepeatCountSet_RTCC_MODULE_ID_uint8_t 0x000032A3 // PLIB_RTCC_AlarmRepeatCountSet@RTCC_MODULE_ID@uint8_t
#define IDH_PLIB_RTCC_AlarmSecondGet_RTCC_MODULE_ID        0x000032A4 // PLIB_RTCC_AlarmSecondGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmSecondSet_RTCC_MODULE_ID_uint32_t 0x000032A5 // PLIB_RTCC_AlarmSecondSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmTimeGet_RTCC_MODULE_ID          0x000032A6 // PLIB_RTCC_AlarmTimeGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmTimeSet_RTCC_MODULE_ID_uint32_t 0x000032A7 // PLIB_RTCC_AlarmTimeSet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmValueRegisterPointer_RTCC_MODULE_ID_uint8_t 0x000032A8 // PLIB_RTCC_AlarmValueRegisterPointer@RTCC_MODULE_ID@uint8_t
#define IDH_PLIB_RTCC_AlarmWeekDayGet_RTCC_MODULE_ID       0x000032A9 // PLIB_RTCC_AlarmWeekDayGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_AlarmWeekDaySet_RTCC_MODULE_ID_uint32_t 0x000032AA // PLIB_RTCC_AlarmWeekDaySet@RTCC_MODULE_ID@uint32_t
#define IDH_PLIB_RTCC_AlarmSyncStatusGet_RTCC_MODULE_ID    0x000032AB // PLIB_RTCC_AlarmSyncStatusGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ClockSourceSelect_RTCC_MODULE_ID_RTCC_CLOCK_SOURCE_SELECT 0x000032AC // PLIB_RTCC_ClockSourceSelect@RTCC_MODULE_ID@RTCC_CLOCK_SOURCE_SELECT
#define IDH_PLIB_RTCC_DriftCalibrateGet_RTCC_MODULE_ID     0x000032AD // PLIB_RTCC_DriftCalibrateGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_DriftCalibrateSet_RTCC_MODULE_ID_uint16_t 0x000032AE // PLIB_RTCC_DriftCalibrateSet@RTCC_MODULE_ID@uint16_t
#define IDH_PLIB_RTCC_HalfSecondStatusGet_RTCC_MODULE_ID   0x000032AF // PLIB_RTCC_HalfSecondStatusGet@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_OutputSelect_RTCC_MODULE_ID_RTCC_OUTPUT_SELECT 0x000032B0 // PLIB_RTCC_OutputSelect@RTCC_MODULE_ID@RTCC_OUTPUT_SELECT
#define IDH_PLIB_RTCC_StopInIdleDisable_RTCC_MODULE_ID     0x000032B1 // PLIB_RTCC_StopInIdleDisable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_StopInIdleEnable_RTCC_MODULE_ID      0x000032B2 // PLIB_RTCC_StopInIdleEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmChimeControl_RTCC_MODULE_ID 0x000032B3 // PLIB_RTCC_ExistsAlarmChimeControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmControl_RTCC_MODULE_ID    0x000032B4 // PLIB_RTCC_ExistsAlarmControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmDate_RTCC_MODULE_ID       0x000032B5 // PLIB_RTCC_ExistsAlarmDate@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmMaskControl_RTCC_MODULE_ID 0x000032B6 // PLIB_RTCC_ExistsAlarmMaskControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmPulseInitial_RTCC_MODULE_ID 0x000032B7 // PLIB_RTCC_ExistsAlarmPulseInitial@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmRepeatControl_RTCC_MODULE_ID 0x000032B8 // PLIB_RTCC_ExistsAlarmRepeatControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmTime_RTCC_MODULE_ID       0x000032B9 // PLIB_RTCC_ExistsAlarmTime@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsCalibration_RTCC_MODULE_ID     0x000032BA // PLIB_RTCC_ExistsCalibration@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsClockRunning_RTCC_MODULE_ID    0x000032BB // PLIB_RTCC_ExistsClockRunning@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsClockSelect_RTCC_MODULE_ID     0x000032BC // PLIB_RTCC_ExistsClockSelect@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsEnableControl_RTCC_MODULE_ID   0x000032BD // PLIB_RTCC_ExistsEnableControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsHalfSecond_RTCC_MODULE_ID      0x000032BE // PLIB_RTCC_ExistsHalfSecond@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsOutputControl_RTCC_MODULE_ID   0x000032BF // PLIB_RTCC_ExistsOutputControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsOutputSelect_RTCC_MODULE_ID    0x000032C0 // PLIB_RTCC_ExistsOutputSelect@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsRTCDate_RTCC_MODULE_ID         0x000032C1 // PLIB_RTCC_ExistsRTCDate@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsRTCTime_RTCC_MODULE_ID         0x000032C2 // PLIB_RTCC_ExistsRTCTime@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsStopInIdleControl_RTCC_MODULE_ID 0x000032C3 // PLIB_RTCC_ExistsStopInIdleControl@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsSynchronization_RTCC_MODULE_ID 0x000032C4 // PLIB_RTCC_ExistsSynchronization@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsWriteEnable_RTCC_MODULE_ID     0x000032C5 // PLIB_RTCC_ExistsWriteEnable@RTCC_MODULE_ID
#define IDH_PLIB_RTCC_ExistsAlarmSynchronization_RTCC_MODULE_ID 0x000032C6 // PLIB_RTCC_ExistsAlarmSynchronization@RTCC_MODULE_ID
#define IDH_RTCC_ALARM_MASK_CONFIGURATION                  0x000032C7 // RTCC_ALARM_MASK_CONFIGURATION
#define IDH_RTCC_MODULE_ID                                 0x000032C8 // RTCC_MODULE_ID
#define IDH_RTCC_VALUE_REGISTER_POINTER                    0x000032C9 // RTCC_VALUE_REGISTER_POINTER
#define IDH_PLIB_RTCC_Files                                0x000032CA // PLIB RTCC Files
#define IDH_plib_rtcc_h                                    0x000032CB // plib_rtcc.h
#define IDH_plib_rtcc_help_h                               0x000032CC // plib_rtcc_help.h
#define IDH_System_Bus_Peripheral_Library                  0x000032CD // System Bus Peripheral Library
#define IDH_PLIB_SB_Introduction                           0x000032CE // PLIB SB Introduction
#define IDH_PLIB_SB_Using_the_Library                      0x000032CF // PLIB SB Using the Library
#define IDH_PLIB_SB_Hardware_Abstraction_Model             0x000032D0 // PLIB SB Hardware Abstraction Model
#define IDH_PLIB_SB_Library_Overview                       0x000032D1 // PLIB SB Library Overview
#define IDH_PLIB_SB_How_the_Library_Works                  0x000032D2 // PLIB SB How the Library Works
#define IDH_PLIB_SB_Initiator_Initialization               0x000032D3 // PLIB SB Initiator Initialization
#define IDH_PLIB_SB_Target_Initialization                  0x000032D4 // PLIB SB Target Initialization
#define IDH_PLIB_SB_PGV_Error_Handling                     0x000032D5 // PLIB SB PGV Error Handling
#define IDH_PLIB_SB_Configuring_the_Library                0x000032D6 // PLIB SB Configuring the Library
#define IDH_PLIB_SB_Library_Interface                      0x000032D7 // PLIB SB Library Interface
#define IDH_PLIB_SB_PGRegionAddrGet_SB_MODULE_ID_PLIB_SB_TGT_REGION 0x000032D8 // PLIB_SB_PGRegionAddrGet@SB_MODULE_ID@PLIB_SB_TGT_REGION
#define IDH_PLIB_SB_PGRegionAddrSet_SB_MODULE_ID_PLIB_SB_TGT_REGION_uint32_t 0x000032D9 // PLIB_SB_PGRegionAddrSet@SB_MODULE_ID@PLIB_SB_TGT_REGION@uint32_t
#define IDH_PLIB_SB_PGRegionReadPermClear_SB_MODULE_ID_PLIB_SB_TGT_REGION_PLIB_SB_REGION_PG 0x000032DA // PLIB_SB_PGRegionReadPermClear@SB_MODULE_ID@PLIB_SB_TGT_REGION@PLIB_SB_REGION_PG
#define IDH_PLIB_SB_PGRegionReadPermSet_SB_MODULE_ID_PLIB_SB_TGT_REGION_PLIB_SB_REGION_PG 0x000032DB // PLIB_SB_PGRegionReadPermSet@SB_MODULE_ID@PLIB_SB_TGT_REGION@PLIB_SB_REGION_PG
#define IDH_PLIB_SB_PGRegionSizeGet_SB_MODULE_ID_PLIB_SB_TGT_REGION 0x000032DC // PLIB_SB_PGRegionSizeGet@SB_MODULE_ID@PLIB_SB_TGT_REGION
#define IDH_PLIB_SB_PGRegionSizeSet_SB_MODULE_ID_PLIB_SB_TGT_REGION_uint32_t 0x000032DD // PLIB_SB_PGRegionSizeSet@SB_MODULE_ID@PLIB_SB_TGT_REGION@uint32_t
#define IDH_PLIB_SB_PGRegionWritePermClear_SB_MODULE_ID_PLIB_SB_TGT_REGION_PLIB_SB_REGION_PG 0x000032DE // PLIB_SB_PGRegionWritePermClear@SB_MODULE_ID@PLIB_SB_TGT_REGION@PLIB_SB_REGION_PG
#define IDH_PLIB_SB_PGRegionWritePermSet_SB_MODULE_ID_PLIB_SB_TGT_REGION_PLIB_SB_REGION_PG 0x000032DF // PLIB_SB_PGRegionWritePermSet@SB_MODULE_ID@PLIB_SB_TGT_REGION@PLIB_SB_REGION_PG
#define IDH_PLIB_SB_PGVErrorClearMulti_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E0 // PLIB_SB_PGVErrorClearMulti@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorClearSingle_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E1 // PLIB_SB_PGVErrorClearSingle@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorCode_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E2 // PLIB_SB_PGVErrorCode@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorCommandCode_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E3 // PLIB_SB_PGVErrorCommandCode@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorInitiatorID_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E4 // PLIB_SB_PGVErrorInitiatorID@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorLogClearMulti_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E5 // PLIB_SB_PGVErrorLogClearMulti@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorLogClearSingle_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E6 // PLIB_SB_PGVErrorLogClearSingle@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorMulti_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E7 // PLIB_SB_PGVErrorMulti@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorPermissionGroup_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E8 // PLIB_SB_PGVErrorPermissionGroup@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorRegion_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032E9 // PLIB_SB_PGVErrorRegion@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorReportPrimaryDisable_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032EA // PLIB_SB_PGVErrorReportPrimaryDisable@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorReportPrimaryEnable_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032EB // PLIB_SB_PGVErrorReportPrimaryEnable@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrorStatus_SB_MODULE_ID_PLIB_SB_TGT_ID 0x000032EC // PLIB_SB_PGVErrorStatus@SB_MODULE_ID@PLIB_SB_TGT_ID
#define IDH_PLIB_SB_PGVErrGroup0Status_SB_MODULE_ID_PLIB_SB_PGV_GROUP0_TGT 0x000032ED // PLIB_SB_PGVErrGroup0Status@SB_MODULE_ID@PLIB_SB_PGV_GROUP0_TGT
#define IDH_PLIB_SB_PGVErrGroup1Status_SB_MODULE_ID_PLIB_SB_PGV_GROUP1_TGT 0x000032EE // PLIB_SB_PGVErrGroup1Status@SB_MODULE_ID@PLIB_SB_PGV_GROUP1_TGT
#define IDH_PLIB_SB_PGVErrGroup2Status_SB_MODULE_ID_PLIB_SB_PGV_GROUP2_TGT 0x000032EF // PLIB_SB_PGVErrGroup2Status@SB_MODULE_ID@PLIB_SB_PGV_GROUP2_TGT
#define IDH_PLIB_SB_PGVErrGroup3Status_SB_MODULE_ID_PLIB_SB_PGV_GROUP3_TGT 0x000032F0 // PLIB_SB_PGVErrGroup3Status@SB_MODULE_ID@PLIB_SB_PGV_GROUP3_TGT
#define IDH_PLIB_SB_PGVErrGroupStatus_SB_MODULE_ID_PLIB_SB_PGV_GROUP_ID 0x000032F1 // PLIB_SB_PGVErrGroupStatus@SB_MODULE_ID@PLIB_SB_PGV_GROUP_ID
#define IDH_PLIB_SB_CPUPrioritySet_SB_MODULE_ID_PLIB_SB_ARB_POLICY 0x000032F2 // PLIB_SB_CPUPrioritySet@SB_MODULE_ID@PLIB_SB_ARB_POLICY
#define IDH_PLIB_SB_DMAPrioritySet_SB_MODULE_ID_PLIB_SB_ARB_POLICY 0x000032F3 // PLIB_SB_DMAPrioritySet@SB_MODULE_ID@PLIB_SB_ARB_POLICY
#define IDH_PLIB_SB_InitPermGrpSet_SB_MODULE_ID_PLIB_SB_PG_INITIATOR_PLIB_SB_INIT_PG 0x000032F4 // PLIB_SB_InitPermGrpSet@SB_MODULE_ID@PLIB_SB_PG_INITIATOR@PLIB_SB_INIT_PG
#define IDH_PLIB_SB_ADCPrioritySet_SB_MODULE_ID_PLIB_SB_ARB_POLICY 0x000032F5 // PLIB_SB_ADCPrioritySet@SB_MODULE_ID@PLIB_SB_ARB_POLICY
#define IDH_PLIB_SB_ExistsCPUPriority_SB_MODULE_ID         0x000032F6 // PLIB_SB_ExistsCPUPriority@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsDMAPriority_SB_MODULE_ID         0x000032F7 // PLIB_SB_ExistsDMAPriority@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsInitPermGrp_SB_MODULE_ID         0x000032F8 // PLIB_SB_ExistsInitPermGrp@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGRegAddr_SB_MODULE_ID           0x000032F9 // PLIB_SB_ExistsPGRegAddr@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGRegRdPerm_SB_MODULE_ID         0x000032FA // PLIB_SB_ExistsPGRegRdPerm@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGRegSize_SB_MODULE_ID           0x000032FB // PLIB_SB_ExistsPGRegSize@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGRegWrPerm_SB_MODULE_ID         0x000032FC // PLIB_SB_ExistsPGRegWrPerm@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrClear_SB_MODULE_ID         0x000032FD // PLIB_SB_ExistsPGVErrClear@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrClrMulti_SB_MODULE_ID      0x000032FE // PLIB_SB_ExistsPGVErrClrMulti@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrClrSingle_SB_MODULE_ID     0x000032FF // PLIB_SB_ExistsPGVErrClrSingle@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrCmdCode_SB_MODULE_ID       0x00003300 // PLIB_SB_ExistsPGVErrCmdCode@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrInitID_SB_MODULE_ID        0x00003301 // PLIB_SB_ExistsPGVErrInitID@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrPG_SB_MODULE_ID            0x00003302 // PLIB_SB_ExistsPGVErrPG@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrRegion_SB_MODULE_ID        0x00003303 // PLIB_SB_ExistsPGVErrRegion@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrRptPri_SB_MODULE_ID        0x00003304 // PLIB_SB_ExistsPGVErrRptPri@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrStatus_SB_MODULE_ID        0x00003305 // PLIB_SB_ExistsPGVErrStatus@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrGroup0Status_SB_MODULE_ID  0x00003306 // PLIB_SB_ExistsPGVErrGroup0Status@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrGroup1Status_SB_MODULE_ID  0x00003307 // PLIB_SB_ExistsPGVErrGroup1Status@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrGroup2Status_SB_MODULE_ID  0x00003308 // PLIB_SB_ExistsPGVErrGroup2Status@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrGroup3Status_SB_MODULE_ID  0x00003309 // PLIB_SB_ExistsPGVErrGroup3Status@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsPGVErrGroupStatus_SB_MODULE_ID   0x0000330A // PLIB_SB_ExistsPGVErrGroupStatus@SB_MODULE_ID
#define IDH_PLIB_SB_ExistsADCPriority_SB_MODULE_ID         0x0000330B // PLIB_SB_ExistsADCPriority@SB_MODULE_ID
#define IDH_PLIB_SB_ARB_POLICY                             0x0000330C // PLIB_SB_ARB_POLICY
#define IDH_PLIB_SB_ERROR                                  0x0000330D // PLIB_SB_ERROR
#define IDH_PLIB_SB_INIT_ID                                0x0000330E // PLIB_SB_INIT_ID
#define IDH_PLIB_SB_INIT_PG                                0x0000330F // PLIB_SB_INIT_PG
#define IDH_PLIB_SB_OCP_CMD_CODE                           0x00003310 // PLIB_SB_OCP_CMD_CODE
#define IDH_PLIB_SB_PG_INITIATOR                           0x00003311 // PLIB_SB_PG_INITIATOR
#define IDH_PLIB_SB_REGION_PG                              0x00003312 // PLIB_SB_REGION_PG
#define IDH_PLIB_SB_TGT_ID                                 0x00003313 // PLIB_SB_TGT_ID
#define IDH_PLIB_SB_TGT_REGION                             0x00003314 // PLIB_SB_TGT_REGION
#define IDH_SB_MODULE_ID                                   0x00003315 // SB_MODULE_ID
#define IDH_PLIB_SB_Files                                  0x00003316 // PLIB SB Files
#define IDH_plib_sb_h                                      0x00003317 // plib_sb.h
#define IDH_help_plib_sb_h                                 0x00003318 // help_plib_sb.h
#define IDH_SPI_Peripheral_Library                         0x00003319 // SPI Peripheral Library
#define IDH_PLIB_SPI_Introduction                          0x0000331A // PLIB SPI Introduction
#define IDH_PLIB_SPI_Using_the_Library                     0x0000331B // PLIB SPI Using the Library
#define IDH_PLIB_SPI_Hardware_Abstraction_Model            0x0000331C // PLIB SPI Hardware Abstraction Model
#define IDH_PLIB_SPI_Library_Architecture                  0x0000331D // PLIB SPI Library Architecture
#define IDH_PLIB_SPI_How_the_Library_Works                 0x0000331E // PLIB SPI How the Library Works
#define IDH_PLIB_SPI_State_Machine                         0x0000331F // PLIB SPI State Machine
#define IDH_PLIB_SPI_Standard_SPI_Mode                     0x00003320 // PLIB SPI Standard SPI Mode
#define IDH_PLIB_SPI_Standard_Master_Mode                  0x00003321 // PLIB SPI Standard Master Mode
#define IDH_PLIB_SPI_Standard_Slave_Mode                   0x00003322 // PLIB SPI Standard Slave Mode
#define IDH_PLIB_SPI_Enhanced_Buffer_SPI_Mode              0x00003323 // PLIB SPI Enhanced Buffer SPI Mode
#define IDH_PLIB_SPI_Enhanced_Buffer_Master_Mode           0x00003324 // PLIB SPI Enhanced Buffer Master Mode
#define IDH_PLIB_SPI_Enhanced_Buffer_Slave_Mode            0x00003325 // PLIB SPI Enhanced Buffer Slave Mode
#define IDH_PLIB_SPI_Framed_SPI_Modes                      0x00003326 // PLIB SPI Framed SPI Modes
#define IDH_PLIB_SPI_SPI_Master_Mode_and_Frame_Master_Mode 0x00003327 // PLIB SPI SPI Master Mode and Frame Master Mode
#define IDH_PLIB_SPI_SPI_Master_Mode_and_Frame_Slave_Mode  0x00003328 // PLIB SPI SPI Master Mode and Frame Slave Mode
#define IDH_PLIB_SPI_SPI_Slave_Mode_and_Frame_Master_Mode  0x00003329 // PLIB SPI SPI Slave Mode and Frame Master Mode
#define IDH_PLIB_SPI_SPI_Slave_Mode_and_Frame_Slave_Mode   0x0000332A // PLIB SPI SPI Slave Mode and Frame Slave Mode
#define IDH_PLIB_SPI_Audio_Protocol_Interface_Mode         0x0000332B // PLIB SPI Audio Protocol Interface Mode
#define IDH_PLIB_SPI_Master_Mode                           0x0000332C // PLIB SPI Master Mode
#define IDH_PLIB_SPI_Slave_Mode                            0x0000332D // PLIB SPI Slave Mode
#define IDH_PLIB_SPI_Other_Features                        0x0000332E // PLIB SPI Other Features
#define IDH_PLIB_SPI_Communication_Mode                    0x0000332F // PLIB SPI Communication Mode
#define IDH_PLIB_SPI_Power_Saving_Modes                    0x00003330 // PLIB SPI Power-Saving Modes
#define IDH_PLIB_SPI_SPI_Receive_only_Operation            0x00003331 // PLIB SPI SPI Receive-only Operation
#define IDH_PLIB_SPI_SPI_Error_Handling                    0x00003332 // PLIB SPI SPI Error Handling
#define IDH_PLIB_SPI_SPI_Master_Mode_Clock_Frequency       0x00003333 // PLIB SPI SPI Master Mode Clock Frequency
#define IDH_PLIB_SPI_Interrupts                            0x00003334 // PLIB SPI Interrupts
#define IDH_PLIB_SPI_Configuring_the_Library               0x00003335 // PLIB SPI Configuring the Library
#define IDH_PLIB_SPI_Library_Interface                     0x00003336 // PLIB SPI Library Interface
#define IDH_PLIB_SPI_BaudRateClockSelect_SPI_MODULE_ID_SPI_BAUD_RATE_CLOCK 0x00003337 // PLIB_SPI_BaudRateClockSelect@SPI_MODULE_ID@SPI_BAUD_RATE_CLOCK
#define IDH_PLIB_SPI_BaudRateSet_SPI_MODULE_ID_uint32_t_uint32_t 0x00003338 // PLIB_SPI_BaudRateSet@SPI_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_SPI_ClockPolaritySelect_SPI_MODULE_ID_SPI_CLOCK_POLARITY 0x00003339 // PLIB_SPI_ClockPolaritySelect@SPI_MODULE_ID@SPI_CLOCK_POLARITY
#define IDH_PLIB_SPI_CommunicationWidthSelect_SPI_MODULE_ID_SPI_COMMUNICATION_WIDTH 0x0000333A // PLIB_SPI_CommunicationWidthSelect@SPI_MODULE_ID@SPI_COMMUNICATION_WIDTH
#define IDH_PLIB_SPI_Disable_SPI_MODULE_ID                 0x0000333B // PLIB_SPI_Disable@SPI_MODULE_ID
#define IDH_PLIB_SPI_Enable_SPI_MODULE_ID                  0x0000333C // PLIB_SPI_Enable@SPI_MODULE_ID
#define IDH_PLIB_SPI_ErrorInterruptDisable_SPI_MODULE_ID_SPI_ERROR_INTERRUPT 0x0000333D // PLIB_SPI_ErrorInterruptDisable@SPI_MODULE_ID@SPI_ERROR_INTERRUPT
#define IDH_PLIB_SPI_ErrorInterruptEnable_SPI_MODULE_ID_SPI_ERROR_INTERRUPT 0x0000333E // PLIB_SPI_ErrorInterruptEnable@SPI_MODULE_ID@SPI_ERROR_INTERRUPT
#define IDH_PLIB_SPI_FIFOCountGet_SPI_MODULE_ID_SPI_FIFO_TYPE 0x0000333F // PLIB_SPI_FIFOCountGet@SPI_MODULE_ID@SPI_FIFO_TYPE
#define IDH_PLIB_SPI_FIFODisable_SPI_MODULE_ID             0x00003340 // PLIB_SPI_FIFODisable@SPI_MODULE_ID
#define IDH_PLIB_SPI_FIFOEnable_SPI_MODULE_ID              0x00003341 // PLIB_SPI_FIFOEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_FIFOInterruptModeSelect_SPI_MODULE_ID_SPI_FIFO_INTERRUPT 0x00003342 // PLIB_SPI_FIFOInterruptModeSelect@SPI_MODULE_ID@SPI_FIFO_INTERRUPT
#define IDH_PLIB_SPI_FIFOShiftRegisterIsEmpty_SPI_MODULE_ID 0x00003343 // PLIB_SPI_FIFOShiftRegisterIsEmpty@SPI_MODULE_ID
#define IDH_PLIB_SPI_InputSamplePhaseSelect_SPI_MODULE_ID_SPI_INPUT_SAMPLING_PHASE 0x00003344 // PLIB_SPI_InputSamplePhaseSelect@SPI_MODULE_ID@SPI_INPUT_SAMPLING_PHASE
#define IDH_PLIB_SPI_IsBusy_SPI_MODULE_ID                  0x00003345 // PLIB_SPI_IsBusy@SPI_MODULE_ID
#define IDH_PLIB_SPI_MasterEnable_SPI_MODULE_ID            0x00003346 // PLIB_SPI_MasterEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_OutputDataPhaseSelect_SPI_MODULE_ID_SPI_OUTPUT_DATA_PHASE 0x00003347 // PLIB_SPI_OutputDataPhaseSelect@SPI_MODULE_ID@SPI_OUTPUT_DATA_PHASE
#define IDH_PLIB_SPI_PinDisable_SPI_MODULE_ID_SPI_PIN      0x00003348 // PLIB_SPI_PinDisable@SPI_MODULE_ID@SPI_PIN
#define IDH_PLIB_SPI_PinEnable_SPI_MODULE_ID_SPI_PIN       0x00003349 // PLIB_SPI_PinEnable@SPI_MODULE_ID@SPI_PIN
#define IDH_PLIB_SPI_ReadDataIsSignExtended_SPI_MODULE_ID  0x0000334A // PLIB_SPI_ReadDataIsSignExtended@SPI_MODULE_ID
#define IDH_PLIB_SPI_SlaveEnable_SPI_MODULE_ID             0x0000334B // PLIB_SPI_SlaveEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_SlaveSelectDisable_SPI_MODULE_ID      0x0000334C // PLIB_SPI_SlaveSelectDisable@SPI_MODULE_ID
#define IDH_PLIB_SPI_SlaveSelectEnable_SPI_MODULE_ID       0x0000334D // PLIB_SPI_SlaveSelectEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_StopInIdleDisable_SPI_MODULE_ID       0x0000334E // PLIB_SPI_StopInIdleDisable@SPI_MODULE_ID
#define IDH_PLIB_SPI_StopInIdleEnable_SPI_MODULE_ID        0x0000334F // PLIB_SPI_StopInIdleEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferClear_SPI_MODULE_ID             0x00003350 // PLIB_SPI_BufferClear@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferRead_SPI_MODULE_ID              0x00003351 // PLIB_SPI_BufferRead@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferAddressGet_SPI_MODULE_ID        0x00003352 // PLIB_SPI_BufferAddressGet@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferRead16bit_SPI_MODULE_ID         0x00003353 // PLIB_SPI_BufferRead16bit@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferRead32bit_SPI_MODULE_ID         0x00003354 // PLIB_SPI_BufferRead32bit@SPI_MODULE_ID
#define IDH_PLIB_SPI_BufferWrite_SPI_MODULE_ID_uint8_t     0x00003355 // PLIB_SPI_BufferWrite@SPI_MODULE_ID@uint8_t
#define IDH_PLIB_SPI_BufferWrite16bit_SPI_MODULE_ID_uint16_t 0x00003356 // PLIB_SPI_BufferWrite16bit@SPI_MODULE_ID@uint16_t
#define IDH_PLIB_SPI_BufferWrite32bit_SPI_MODULE_ID_uint32_t 0x00003357 // PLIB_SPI_BufferWrite32bit@SPI_MODULE_ID@uint32_t
#define IDH_PLIB_SPI_FramedCommunicationDisable_SPI_MODULE_ID 0x00003358 // PLIB_SPI_FramedCommunicationDisable@SPI_MODULE_ID
#define IDH_PLIB_SPI_FramedCommunicationEnable_SPI_MODULE_ID 0x00003359 // PLIB_SPI_FramedCommunicationEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_FrameErrorStatusGet_SPI_MODULE_ID     0x0000335A // PLIB_SPI_FrameErrorStatusGet@SPI_MODULE_ID
#define IDH_PLIB_SPI_FrameErrorStatusClear_SPI_MODULE_ID   0x0000335B // PLIB_SPI_FrameErrorStatusClear@SPI_MODULE_ID
#define IDH_PLIB_SPI_FrameSyncPulseCounterSelect_SPI_MODULE_ID_SPI_FRAME_SYNC_PULSE 0x0000335C // PLIB_SPI_FrameSyncPulseCounterSelect@SPI_MODULE_ID@SPI_FRAME_SYNC_PULSE
#define IDH_PLIB_SPI_FrameSyncPulseDirectionSelect_SPI_MODULE_ID_SPI_FRAME_PULSE_DIRECTION 0x0000335D // PLIB_SPI_FrameSyncPulseDirectionSelect@SPI_MODULE_ID@SPI_FRAME_PULSE_DIRECTION
#define IDH_PLIB_SPI_FrameSyncPulseEdgeSelect_SPI_MODULE_ID_SPI_FRAME_PULSE_EDGE 0x0000335E // PLIB_SPI_FrameSyncPulseEdgeSelect@SPI_MODULE_ID@SPI_FRAME_PULSE_EDGE
#define IDH_PLIB_SPI_FrameSyncPulsePolaritySelect_SPI_MODULE_ID_SPI_FRAME_PULSE_POLARITY 0x0000335F // PLIB_SPI_FrameSyncPulsePolaritySelect@SPI_MODULE_ID@SPI_FRAME_PULSE_POLARITY
#define IDH_PLIB_SPI_FrameSyncPulseWidthSelect_SPI_MODULE_ID_SPI_FRAME_PULSE_WIDTH 0x00003360 // PLIB_SPI_FrameSyncPulseWidthSelect@SPI_MODULE_ID@SPI_FRAME_PULSE_WIDTH
#define IDH_PLIB_SPI_AudioCommunicationWidthSelect_SPI_MODULE_ID_SPI_AUDIO_COMMUNICATION_WIDTH 0x00003361 // PLIB_SPI_AudioCommunicationWidthSelect@SPI_MODULE_ID@SPI_AUDIO_COMMUNICATION_WIDTH
#define IDH_PLIB_SPI_AudioErrorDisable_SPI_MODULE_ID_SPI_AUDIO_ERROR 0x00003362 // PLIB_SPI_AudioErrorDisable@SPI_MODULE_ID@SPI_AUDIO_ERROR
#define IDH_PLIB_SPI_AudioErrorEnable_SPI_MODULE_ID_SPI_AUDIO_ERROR 0x00003363 // PLIB_SPI_AudioErrorEnable@SPI_MODULE_ID@SPI_AUDIO_ERROR
#define IDH_PLIB_SPI_AudioProtocolDisable_SPI_MODULE_ID    0x00003364 // PLIB_SPI_AudioProtocolDisable@SPI_MODULE_ID
#define IDH_PLIB_SPI_AudioProtocolEnable_SPI_MODULE_ID     0x00003365 // PLIB_SPI_AudioProtocolEnable@SPI_MODULE_ID
#define IDH_PLIB_SPI_AudioProtocolModeSelect_SPI_MODULE_ID_SPI_AUDIO_PROTOCOL 0x00003366 // PLIB_SPI_AudioProtocolModeSelect@SPI_MODULE_ID@SPI_AUDIO_PROTOCOL
#define IDH_PLIB_SPI_AudioTransmitModeSelect_SPI_MODULE_ID_SPI_AUDIO_TRANSMIT_MODE 0x00003367 // PLIB_SPI_AudioTransmitModeSelect@SPI_MODULE_ID@SPI_AUDIO_TRANSMIT_MODE
#define IDH_PLIB_SPI_TransmitBufferIsEmpty_SPI_MODULE_ID   0x00003368 // PLIB_SPI_TransmitBufferIsEmpty@SPI_MODULE_ID
#define IDH_PLIB_SPI_TransmitBufferIsFull_SPI_MODULE_ID    0x00003369 // PLIB_SPI_TransmitBufferIsFull@SPI_MODULE_ID
#define IDH_PLIB_SPI_TransmitUnderRunStatusGet_SPI_MODULE_ID 0x0000336A // PLIB_SPI_TransmitUnderRunStatusGet@SPI_MODULE_ID
#define IDH_PLIB_SPI_TransmitUnderRunStatusClear_SPI_MODULE_ID 0x0000336B // PLIB_SPI_TransmitUnderRunStatusClear@SPI_MODULE_ID
#define IDH_PLIB_SPI_ReceiverBufferIsFull_SPI_MODULE_ID    0x0000336C // PLIB_SPI_ReceiverBufferIsFull@SPI_MODULE_ID
#define IDH_PLIB_SPI_ReceiverFIFOIsEmpty_SPI_MODULE_ID     0x0000336D // PLIB_SPI_ReceiverFIFOIsEmpty@SPI_MODULE_ID
#define IDH_PLIB_SPI_ReceiverHasOverflowed_SPI_MODULE_ID   0x0000336E // PLIB_SPI_ReceiverHasOverflowed@SPI_MODULE_ID
#define IDH_PLIB_SPI_ReceiverOverflowClear_SPI_MODULE_ID   0x0000336F // PLIB_SPI_ReceiverOverflowClear@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsAudioCommunicationWidth_SPI_MODULE_ID 0x00003370 // PLIB_SPI_ExistsAudioCommunicationWidth@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsAudioErrorControl_SPI_MODULE_ID 0x00003371 // PLIB_SPI_ExistsAudioErrorControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsAudioProtocolControl_SPI_MODULE_ID 0x00003372 // PLIB_SPI_ExistsAudioProtocolControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsAudioProtocolMode_SPI_MODULE_ID 0x00003373 // PLIB_SPI_ExistsAudioProtocolMode@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsAudioTransmitMode_SPI_MODULE_ID 0x00003374 // PLIB_SPI_ExistsAudioTransmitMode@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsBaudRate_SPI_MODULE_ID          0x00003375 // PLIB_SPI_ExistsBaudRate@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsBaudRateClock_SPI_MODULE_ID     0x00003376 // PLIB_SPI_ExistsBaudRateClock@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsBuffer_SPI_MODULE_ID            0x00003377 // PLIB_SPI_ExistsBuffer@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsBusStatus_SPI_MODULE_ID         0x00003378 // PLIB_SPI_ExistsBusStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsClockPolarity_SPI_MODULE_ID     0x00003379 // PLIB_SPI_ExistsClockPolarity@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsCommunicationWidth_SPI_MODULE_ID 0x0000337A // PLIB_SPI_ExistsCommunicationWidth@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsEnableControl_SPI_MODULE_ID     0x0000337B // PLIB_SPI_ExistsEnableControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsErrorInterruptControl_SPI_MODULE_ID 0x0000337C // PLIB_SPI_ExistsErrorInterruptControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFIFOControl_SPI_MODULE_ID       0x0000337D // PLIB_SPI_ExistsFIFOControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFIFOCount_SPI_MODULE_ID         0x0000337E // PLIB_SPI_ExistsFIFOCount@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFIFOInterruptMode_SPI_MODULE_ID 0x0000337F // PLIB_SPI_ExistsFIFOInterruptMode@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFIFOShiftRegisterEmptyStatus_SPI_MODULE_ID 0x00003380 // PLIB_SPI_ExistsFIFOShiftRegisterEmptyStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFramedCommunication_SPI_MODULE_ID 0x00003381 // PLIB_SPI_ExistsFramedCommunication@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameErrorStatus_SPI_MODULE_ID  0x00003382 // PLIB_SPI_ExistsFrameErrorStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameSyncPulseCounter_SPI_MODULE_ID 0x00003383 // PLIB_SPI_ExistsFrameSyncPulseCounter@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameSyncPulseDirection_SPI_MODULE_ID 0x00003384 // PLIB_SPI_ExistsFrameSyncPulseDirection@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameSyncPulseEdge_SPI_MODULE_ID 0x00003385 // PLIB_SPI_ExistsFrameSyncPulseEdge@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameSyncPulsePolarity_SPI_MODULE_ID 0x00003386 // PLIB_SPI_ExistsFrameSyncPulsePolarity@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsFrameSyncPulseWidth_SPI_MODULE_ID 0x00003387 // PLIB_SPI_ExistsFrameSyncPulseWidth@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsInputSamplePhase_SPI_MODULE_ID  0x00003388 // PLIB_SPI_ExistsInputSamplePhase@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsMasterControl_SPI_MODULE_ID     0x00003389 // PLIB_SPI_ExistsMasterControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsOutputDataPhase_SPI_MODULE_ID   0x0000338A // PLIB_SPI_ExistsOutputDataPhase@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsPinControl_SPI_MODULE_ID        0x0000338B // PLIB_SPI_ExistsPinControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsReadDataSignStatus_SPI_MODULE_ID 0x0000338C // PLIB_SPI_ExistsReadDataSignStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsReceiveBufferStatus_SPI_MODULE_ID 0x0000338D // PLIB_SPI_ExistsReceiveBufferStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsReceiveFIFOStatus_SPI_MODULE_ID 0x0000338E // PLIB_SPI_ExistsReceiveFIFOStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsReceiverOverflow_SPI_MODULE_ID  0x0000338F // PLIB_SPI_ExistsReceiverOverflow@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsSlaveSelectControl_SPI_MODULE_ID 0x00003390 // PLIB_SPI_ExistsSlaveSelectControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsStopInIdleControl_SPI_MODULE_ID 0x00003391 // PLIB_SPI_ExistsStopInIdleControl@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsTransmitBufferEmptyStatus_SPI_MODULE_ID 0x00003392 // PLIB_SPI_ExistsTransmitBufferEmptyStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsTransmitBufferFullStatus_SPI_MODULE_ID 0x00003393 // PLIB_SPI_ExistsTransmitBufferFullStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_ExistsTransmitUnderRunStatus_SPI_MODULE_ID 0x00003394 // PLIB_SPI_ExistsTransmitUnderRunStatus@SPI_MODULE_ID
#define IDH_PLIB_SPI_Exists16bitBuffer_SPI_MODULE_ID       0x00003395 // PLIB_SPI_Exists16bitBuffer@SPI_MODULE_ID
#define IDH_PLIB_SPI_Exists32bitBuffer_SPI_MODULE_ID       0x00003396 // PLIB_SPI_Exists32bitBuffer@SPI_MODULE_ID
#define IDH_SPI_AUDIO_COMMUNICATION_WIDTH                  0x00003397 // SPI_AUDIO_COMMUNICATION_WIDTH
#define IDH_SPI_AUDIO_ERROR                                0x00003398 // SPI_AUDIO_ERROR
#define IDH_SPI_AUDIO_PROTOCOL                             0x00003399 // SPI_AUDIO_PROTOCOL
#define IDH_SPI_AUDIO_TRANSMIT_MODE                        0x0000339A // SPI_AUDIO_TRANSMIT_MODE
#define IDH_SPI_BAUD_RATE_CLOCK                            0x0000339B // SPI_BAUD_RATE_CLOCK
#define IDH_SPI_CLOCK_POLARITY                             0x0000339C // SPI_CLOCK_POLARITY
#define IDH_SPI_COMMUNICATION_WIDTH                        0x0000339D // SPI_COMMUNICATION_WIDTH
#define IDH_SPI_DATA_TYPE                                  0x0000339E // SPI_DATA_TYPE
#define IDH_SPI_ERROR_INTERRUPT                            0x0000339F // SPI_ERROR_INTERRUPT
#define IDH_SPI_FIFO_INTERRUPT                             0x000033A0 // SPI_FIFO_INTERRUPT
#define IDH_SPI_FIFO_TYPE                                  0x000033A1 // SPI_FIFO_TYPE
#define IDH_SPI_FRAME_PULSE_DIRECTION                      0x000033A2 // SPI_FRAME_PULSE_DIRECTION
#define IDH_SPI_FRAME_PULSE_EDGE                           0x000033A3 // SPI_FRAME_PULSE_EDGE
#define IDH_SPI_FRAME_PULSE_POLARITY                       0x000033A4 // SPI_FRAME_PULSE_POLARITY
#define IDH_SPI_FRAME_PULSE_WIDTH                          0x000033A5 // SPI_FRAME_PULSE_WIDTH
#define IDH_SPI_FRAME_SYNC_PULSE                           0x000033A6 // SPI_FRAME_SYNC_PULSE
#define IDH_SPI_INPUT_SAMPLING_PHASE                       0x000033A7 // SPI_INPUT_SAMPLING_PHASE
#define IDH_SPI_MODULE_ID                                  0x000033A8 // SPI_MODULE_ID
#define IDH_SPI_OUTPUT_DATA_PHASE                          0x000033A9 // SPI_OUTPUT_DATA_PHASE
#define IDH_SPI_PIN                                        0x000033AA // SPI_PIN
#define IDH_PLIB_SPI_Files                                 0x000033AB // PLIB SPI Files
#define IDH_plib_spi_h                                     0x000033AC // plib_spi.h
#define IDH_help_plib_spi_h                                0x000033AD // help_plib_spi.h
#define IDH_SQI_Peripheral_Library                         0x000033AE // SQI Peripheral Library
#define IDH_PLIB_SQI_Introduction                          0x000033AF // PLIB SQI Introduction
#define IDH_PLIB_SQI_Using_the_Library                     0x000033B0 // PLIB SQI Using the Library
#define IDH_PLIB_SQI_Hardware_Abstraction_Model            0x000033B1 // PLIB SQI Hardware Abstraction Model
#define IDH_PLIB_SQI_Library_Usage_Model                   0x000033B2 // PLIB SQI Library Usage Model
#define IDH_PLIB_SQI_How_the_Library_Works                 0x000033B3 // PLIB SQI How the Library Works
#define IDH_PLIB_SQI_Core_Functionality                    0x000033B4 // PLIB SQI Core Functionality
#define IDH_PLIB_SQI_XIP_Mode                              0x000033B5 // PLIB SQI XIP Mode
#define IDH_PLIB_SQI_DMA_Mode                              0x000033B6 // PLIB SQI DMA Mode
#define IDH_PLIB_SQI_PIO_Mode                              0x000033B7 // PLIB SQI PIO Mode
#define IDH_PLIB_SQI_Configuring_the_Library               0x000033B8 // PLIB SQI Configuring the Library
#define IDH_PLIB_SQI_Library_Interface                     0x000033B9 // PLIB SQI Library Interface
#define IDH_PLIB_SQI_BurstEnable_SQI_MODULE_ID             0x000033BA // PLIB_SQI_BurstEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ClockDisable_SQI_MODULE_ID            0x000033BB // PLIB_SQI_ClockDisable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ControlBufferThresholdGet_SQI_MODULE_ID 0x000033BC // PLIB_SQI_ControlBufferThresholdGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ControlBufferThresholdSet_SQI_MODULE_ID_uint8_t 0x000033BD // PLIB_SQI_ControlBufferThresholdSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_ControlWordGet_SQI_MODULE_ID          0x000033BE // PLIB_SQI_ControlWordGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ControlWordSet_SQI_MODULE_ID_bool_SQI_CS_NUM_SQI_LANE_MODE_SQI_XFER_CMD_uint16_t 0x000033BF // PLIB_SQI_ControlWordSet@SQI_MODULE_ID@bool@SQI_CS_NUM@SQI_LANE_MODE@SQI_XFER_CMD@uint16_t
#define IDH_PLIB_SQI_CSOutputEnableSelect_SQI_MODULE_ID_SQI_CS_OEN 0x000033C0 // PLIB_SQI_CSOutputEnableSelect@SQI_MODULE_ID@SQI_CS_OEN
#define IDH_PLIB_SQI_DataFormatGet_SQI_MODULE_ID           0x000033C1 // PLIB_SQI_DataFormatGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DataFormatSet_SQI_MODULE_ID_SQI_DATA_FORMAT 0x000033C2 // PLIB_SQI_DataFormatSet@SQI_MODULE_ID@SQI_DATA_FORMAT
#define IDH_PLIB_SQI_DataModeSet_SQI_MODULE_ID_SQI_DATA_MODE 0x000033C3 // PLIB_SQI_DataModeSet@SQI_MODULE_ID@SQI_DATA_MODE
#define IDH_PLIB_SQI_DataOutputEnableSelect_SQI_MODULE_ID_SQI_DATA_OEN 0x000033C4 // PLIB_SQI_DataOutputEnableSelect@SQI_MODULE_ID@SQI_DATA_OEN
#define IDH_PLIB_SQI_Disable_SQI_MODULE_ID                 0x000033C5 // PLIB_SQI_Disable@SQI_MODULE_ID
#define IDH_PLIB_SQI_Enable_SQI_MODULE_ID                  0x000033C6 // PLIB_SQI_Enable@SQI_MODULE_ID
#define IDH_PLIB_SQI_HoldClear_SQI_MODULE_ID               0x000033C7 // PLIB_SQI_HoldClear@SQI_MODULE_ID
#define IDH_PLIB_SQI_HoldGet_SQI_MODULE_ID                 0x000033C8 // PLIB_SQI_HoldGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_HoldSet_SQI_MODULE_ID                 0x000033C9 // PLIB_SQI_HoldSet@SQI_MODULE_ID
#define IDH_PLIB_SQI_LaneModeGet_SQI_MODULE_ID             0x000033CA // PLIB_SQI_LaneModeGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_LaneModeSet_SQI_MODULE_ID_SQI_LANE_MODE 0x000033CB // PLIB_SQI_LaneModeSet@SQI_MODULE_ID@SQI_LANE_MODE
#define IDH_PLIB_SQI_NumberOfReceiveBufferReads_SQI_MODULE_ID 0x000033CC // PLIB_SQI_NumberOfReceiveBufferReads@SQI_MODULE_ID
#define IDH_PLIB_SQI_ReceiveData_SQI_MODULE_ID             0x000033CD // PLIB_SQI_ReceiveData@SQI_MODULE_ID
#define IDH_PLIB_SQI_ReceiveLatchDisable_SQI_MODULE_ID     0x000033CE // PLIB_SQI_ReceiveLatchDisable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ReceiveLatchEnable_SQI_MODULE_ID      0x000033CF // PLIB_SQI_ReceiveLatchEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ReceiveLatchGet_SQI_MODULE_ID         0x000033D0 // PLIB_SQI_ReceiveLatchGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_SoftReset_SQI_MODULE_ID               0x000033D1 // PLIB_SQI_SoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_TransferModeGet_SQI_MODULE_ID         0x000033D2 // PLIB_SQI_TransferModeGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_TransferModeSet_SQI_MODULE_ID_SQI_XFER_MODE 0x000033D3 // PLIB_SQI_TransferModeSet@SQI_MODULE_ID@SQI_XFER_MODE
#define IDH_PLIB_SQI_TransmitData_SQI_MODULE_ID_uint32_t   0x000033D4 // PLIB_SQI_TransmitData@SQI_MODULE_ID@uint32_t
#define IDH_PLIB_SQI_WriteProtectClear_SQI_MODULE_ID       0x000033D5 // PLIB_SQI_WriteProtectClear@SQI_MODULE_ID
#define IDH_PLIB_SQI_WriteProtectGet_SQI_MODULE_ID         0x000033D6 // PLIB_SQI_WriteProtectGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_WriteProtectSet_SQI_MODULE_ID         0x000033D7 // PLIB_SQI_WriteProtectSet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ConBufferSoftReset_SQI_MODULE_ID      0x000033D8 // PLIB_SQI_ConBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_RxBufferSoftReset_SQI_MODULE_ID       0x000033D9 // PLIB_SQI_RxBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_TxBufferSoftReset_SQI_MODULE_ID       0x000033DA // PLIB_SQI_TxBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_TapDelaySet_SQI_MODULE_ID_uint8_t_uint8_t_uint8_t 0x000033DB // PLIB_SQI_TapDelaySet@SQI_MODULE_ID@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_SQI_DDRModeGet_SQI_MODULE_ID              0x000033DC // PLIB_SQI_DDRModeGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DDRModeSet_SQI_MODULE_ID              0x000033DD // PLIB_SQI_DDRModeSet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DDRModeClear_SQI_MODULE_ID            0x000033DE // PLIB_SQI_DDRModeClear@SQI_MODULE_ID
#define IDH_PLIB_SQI_ClockDividerSet_SQI_MODULE_ID_SQI_CLK_DIV 0x000033DF // PLIB_SQI_ClockDividerSet@SQI_MODULE_ID@SQI_CLK_DIV
#define IDH_PLIB_SQI_ClockEnable_SQI_MODULE_ID             0x000033E0 // PLIB_SQI_ClockEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ClockIsStable_SQI_MODULE_ID           0x000033E1 // PLIB_SQI_ClockIsStable@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPAddressBytesGet_SQI_MODULE_ID      0x000033E2 // PLIB_SQI_XIPAddressBytesGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPAddressBytesSet_SQI_MODULE_ID_SQI_ADDR_BYTES 0x000033E3 // PLIB_SQI_XIPAddressBytesSet@SQI_MODULE_ID@SQI_ADDR_BYTES
#define IDH_PLIB_SQI_XIPChipSelectGet_SQI_MODULE_ID        0x000033E4 // PLIB_SQI_XIPChipSelectGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPChipSelectSet_SQI_MODULE_ID_SQI_CS_NUM 0x000033E5 // PLIB_SQI_XIPChipSelectSet@SQI_MODULE_ID@SQI_CS_NUM
#define IDH_PLIB_SQI_XIPControlWord1Get_SQI_MODULE_ID      0x000033E6 // PLIB_SQI_XIPControlWord1Get@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPControlWord1Set_SQI_MODULE_ID_SQI_DUMMY_BYTES_SQI_ADDR_BYTES_uint8_t_SQI_LANE 0x000033E7 // PLIB_SQI_XIPControlWord1Set@SQI_MODULE_ID@SQI_DUMMY_BYTES@SQI_ADDR_BYTES@uint8_t@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE
#define IDH_PLIB_SQI_XIPControlWord2Get_SQI_MODULE_ID      0x000033E8 // PLIB_SQI_XIPControlWord2Get@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPControlWord2Set_SQI_MODULE_ID_SQI_CS_NUM_SQI_MODE_BYTES_uint8_t 0x000033E9 // PLIB_SQI_XIPControlWord2Set@SQI_MODULE_ID@SQI_CS_NUM@SQI_MODE_BYTES@uint8_t
#define IDH_PLIB_SQI_XIPDummyBytesGet_SQI_MODULE_ID        0x000033EA // PLIB_SQI_XIPDummyBytesGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPDummyBytesSet_SQI_MODULE_ID_SQI_DUMMY_BYTES 0x000033EB // PLIB_SQI_XIPDummyBytesSet@SQI_MODULE_ID@SQI_DUMMY_BYTES
#define IDH_PLIB_SQI_XIPLaneModeSet_SQI_MODULE_ID_SQI_LANE_MODE_SQI_LANE_MODE_SQI_LANE_MODE_SQI_LANE_ 0x000033EC // PLIB_SQI_XIPLaneModeSet@SQI_MODULE_ID@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE@SQI_LANE_MODE
#define IDH_PLIB_SQI_XIPModeBytesGet_SQI_MODULE_ID         0x000033ED // PLIB_SQI_XIPModeBytesGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPModeBytesSet_SQI_MODULE_ID_SQI_MODE_BYTES 0x000033EE // PLIB_SQI_XIPModeBytesSet@SQI_MODULE_ID@SQI_MODE_BYTES
#define IDH_PLIB_SQI_XIPModeCodeGet_SQI_MODULE_ID          0x000033EF // PLIB_SQI_XIPModeCodeGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPModeCodeSet_SQI_MODULE_ID_uint8_t  0x000033F0 // PLIB_SQI_XIPModeCodeSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_XIPReadOpcodeGet_SQI_MODULE_ID        0x000033F1 // PLIB_SQI_XIPReadOpcodeGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPReadOpcodeSet_SQI_MODULE_ID_uint8_t 0x000033F2 // PLIB_SQI_XIPReadOpcodeSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_XIPControlWord3Get_SQI_MODULE_ID      0x000033F3 // PLIB_SQI_XIPControlWord3Get@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPControlWord3Set_SQI_MODULE_ID_bool_uint8_t_SQI_LANE_MODE_uint8_t_uint8_t_uint 0x000033F4 // PLIB_SQI_XIPControlWord3Set@SQI_MODULE_ID@bool@uint8_t@SQI_LANE_MODE@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_SQI_XIPControlWord4Get_SQI_MODULE_ID      0x000033F5 // PLIB_SQI_XIPControlWord4Get@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPDDRModeSet_SQI_MODULE_ID           0x000033F6 // PLIB_SQI_XIPDDRModeSet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPSDRCommandDDRDataGet_SQI_MODULE_ID 0x000033F7 // PLIB_SQI_XIPSDRCommandDDRDataGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPSDRCommandDDRDataSet_SQI_MODULE_ID 0x000033F8 // PLIB_SQI_XIPSDRCommandDDRDataSet@SQI_MODULE_ID
#define IDH_PLIB_SQI_XIPControlWord4Set_SQI_MODULE_ID_bool_uint8_t_SQI_LANE_MODE_uint8_t_uint8_t_uint 0x000033F9 // PLIB_SQI_XIPControlWord4Set@SQI_MODULE_ID@bool@uint8_t@SQI_LANE_MODE@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_SQI_ByteCountGet_SQI_MODULE_ID            0x000033FA // PLIB_SQI_ByteCountGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ByteCountSet_SQI_MODULE_ID_uint16_t   0x000033FB // PLIB_SQI_ByteCountSet@SQI_MODULE_ID@uint16_t
#define IDH_PLIB_SQI_ChipSelectDeassertDisable_SQI_MODULE_ID 0x000033FC // PLIB_SQI_ChipSelectDeassertDisable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ChipSelectDeassertEnable_SQI_MODULE_ID 0x000033FD // PLIB_SQI_ChipSelectDeassertEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ChipSelectGet_SQI_MODULE_ID           0x000033FE // PLIB_SQI_ChipSelectGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ChipSelectSet_SQI_MODULE_ID_SQI_CS_NUM 0x000033FF // PLIB_SQI_ChipSelectSet@SQI_MODULE_ID@SQI_CS_NUM
#define IDH_PLIB_SQI_ConfigWordGet_SQI_MODULE_ID           0x00003400 // PLIB_SQI_ConfigWordGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ConfigWordSet_SQI_MODULE_ID_bool_SQI_CS_OEN_SQI_DATA_OEN_bool_bool_bool_bool_boo 0x00003401 // PLIB_SQI_ConfigWordSet@SQI_MODULE_ID@bool@SQI_CS_OEN@SQI_DATA_OEN@bool@bool@bool@bool@bool@SQI_DATA_FORMAT@SQI_DATA_MODE@SQI_XFER_MODE
#define IDH_PLIB_SQI_ReceiveBufferIsUnderrun_SQI_MODULE_ID 0x00003402 // PLIB_SQI_ReceiveBufferIsUnderrun@SQI_MODULE_ID
#define IDH_PLIB_SQI_RxBufferThresholdGet_SQI_MODULE_ID    0x00003403 // PLIB_SQI_RxBufferThresholdGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_RxBufferThresholdIntGet_SQI_MODULE_ID 0x00003404 // PLIB_SQI_RxBufferThresholdIntGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_RxBufferThresholdIntSet_SQI_MODULE_ID_uint8_t 0x00003405 // PLIB_SQI_RxBufferThresholdIntSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_RxBufferThresholdSet_SQI_MODULE_ID_uint8_t 0x00003406 // PLIB_SQI_RxBufferThresholdSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_TransferDirectionGet_SQI_MODULE_ID    0x00003407 // PLIB_SQI_TransferDirectionGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_TransferDirectionSet_SQI_MODULE_ID_SQI_XFER_CMD 0x00003408 // PLIB_SQI_TransferDirectionSet@SQI_MODULE_ID@SQI_XFER_CMD
#define IDH_PLIB_SQI_TransmitBufferFreeSpaceGet_SQI_MODULE_ID 0x00003409 // PLIB_SQI_TransmitBufferFreeSpaceGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_TransmitBufferHasOverflowed_SQI_MODULE_ID 0x0000340A // PLIB_SQI_TransmitBufferHasOverflowed@SQI_MODULE_ID
#define IDH_PLIB_SQI_TxBufferThresholdGet_SQI_MODULE_ID    0x0000340B // PLIB_SQI_TxBufferThresholdGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_TxBufferThresholdIntGet_SQI_MODULE_ID 0x0000340C // PLIB_SQI_TxBufferThresholdIntGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_TxBufferThresholdIntSet_SQI_MODULE_ID_uint8_t 0x0000340D // PLIB_SQI_TxBufferThresholdIntSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_TxBufferThresholdSet_SQI_MODULE_ID_uint8_t 0x0000340E // PLIB_SQI_TxBufferThresholdSet@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_InterruptDisable_SQI_MODULE_ID_SQI_INTERRUPTS 0x0000340F // PLIB_SQI_InterruptDisable@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptEnable_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003410 // PLIB_SQI_InterruptEnable@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptFlagGet_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003411 // PLIB_SQI_InterruptFlagGet@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptIsEnabled_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003412 // PLIB_SQI_InterruptIsEnabled@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptSignalDisable_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003413 // PLIB_SQI_InterruptSignalDisable@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptSignalEnable_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003414 // PLIB_SQI_InterruptSignalEnable@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptSignalIsEnabled_SQI_MODULE_ID_SQI_INTERRUPTS 0x00003415 // PLIB_SQI_InterruptSignalIsEnabled@SQI_MODULE_ID@SQI_INTERRUPTS
#define IDH_PLIB_SQI_InterruptDisableAll_SQI_MODULE_ID     0x00003416 // PLIB_SQI_InterruptDisableAll@SQI_MODULE_ID
#define IDH_PLIB_SQI_InterruptSignalDisableAll_SQI_MODULE_ID 0x00003417 // PLIB_SQI_InterruptSignalDisableAll@SQI_MODULE_ID
#define IDH_PLIB_SQI_InterruptWordClear_SQI_MODULE_ID_uint32_t 0x00003418 // PLIB_SQI_InterruptWordClear@SQI_MODULE_ID@uint32_t
#define IDH_PLIB_SQI_InterruptWordGet_SQI_MODULE_ID        0x00003419 // PLIB_SQI_InterruptWordGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DataLineStatus_SQI_MODULE_ID_uint8_t  0x0000341A // PLIB_SQI_DataLineStatus@SQI_MODULE_ID@uint8_t
#define IDH_PLIB_SQI_CommandStatusGet_SQI_MODULE_ID        0x0000341B // PLIB_SQI_CommandStatusGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_ConBufWordsAvailable_SQI_MODULE_ID    0x0000341C // PLIB_SQI_ConBufWordsAvailable@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDBaseAddressGet_SQI_MODULE_ID     0x0000341D // PLIB_SQI_DMABDBaseAddressGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDBaseAddressSet_SQI_MODULE_ID_void__ 0x0000341E // PLIB_SQI_DMABDBaseAddressSet@SQI_MODULE_ID@void *
#define IDH_PLIB_SQI_DMABDCurrentAddressGet_SQI_MODULE_ID  0x0000341F // PLIB_SQI_DMABDCurrentAddressGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDControlWordGet_SQI_MODULE_ID     0x00003420 // PLIB_SQI_DMABDControlWordGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDReceiveBufferCountGet_SQI_MODULE_ID 0x00003421 // PLIB_SQI_DMABDReceiveBufferCountGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDReceiveBufferLengthGet_SQI_MODULE_ID 0x00003422 // PLIB_SQI_DMABDReceiveBufferLengthGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDReceiveStateGet_SQI_MODULE_ID    0x00003423 // PLIB_SQI_DMABDReceiveStateGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDTransmitBufferCountGet_SQI_MODULE_ID 0x00003424 // PLIB_SQI_DMABDTransmitBufferCountGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDTransmitBufferLengthGet_SQI_MODULE_ID 0x00003425 // PLIB_SQI_DMABDTransmitBufferLengthGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDTransmitStateGet_SQI_MODULE_ID   0x00003426 // PLIB_SQI_DMABDTransmitStateGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDFetchStop_SQI_MODULE_ID          0x00003427 // PLIB_SQI_DMABDFetchStop@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDFetchStart_SQI_MODULE_ID         0x00003428 // PLIB_SQI_DMABDFetchStart@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDIsBusy_SQI_MODULE_ID             0x00003429 // PLIB_SQI_DMABDIsBusy@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDPollCounterSet_SQI_MODULE_ID_uint16_t 0x0000342A // PLIB_SQI_DMABDPollCounterSet@SQI_MODULE_ID@uint16_t
#define IDH_PLIB_SQI_DMABDPollDisable_SQI_MODULE_ID        0x0000342B // PLIB_SQI_DMABDPollDisable@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDPollEnable_SQI_MODULE_ID         0x0000342C // PLIB_SQI_DMABDPollEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDPollIsEnabled_SQI_MODULE_ID      0x0000342D // PLIB_SQI_DMABDPollIsEnabled@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMABDStateGet_SQI_MODULE_ID           0x0000342E // PLIB_SQI_DMABDStateGet@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMADisable_SQI_MODULE_ID              0x0000342F // PLIB_SQI_DMADisable@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMAEnable_SQI_MODULE_ID               0x00003430 // PLIB_SQI_DMAEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMAHasStarted_SQI_MODULE_ID           0x00003431 // PLIB_SQI_DMAHasStarted@SQI_MODULE_ID
#define IDH_PLIB_SQI_DMAIsEnabled_SQI_MODULE_ID            0x00003432 // PLIB_SQI_DMAIsEnabled@SQI_MODULE_ID
#define IDH_PLIB_SQI_StatusCheckSet_SQI_MODULE_ID_uint16_t_uint8_t_SQI_LANE_MODE_bool 0x00003433 // PLIB_SQI_StatusCheckSet@SQI_MODULE_ID@uint16_t@uint8_t@SQI_LANE_MODE@bool
#define IDH_PLIB_SQI_ExistsBDBaseAddress_SQI_MODULE_ID     0x00003434 // PLIB_SQI_ExistsBDBaseAddress@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDControlWord_SQI_MODULE_ID     0x00003435 // PLIB_SQI_ExistsBDControlWord@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDCurrentAddress_SQI_MODULE_ID  0x00003436 // PLIB_SQI_ExistsBDCurrentAddress@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDPollCount_SQI_MODULE_ID       0x00003437 // PLIB_SQI_ExistsBDPollCount@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDPollingEnable_SQI_MODULE_ID   0x00003438 // PLIB_SQI_ExistsBDPollingEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDProcessState_SQI_MODULE_ID    0x00003439 // PLIB_SQI_ExistsBDProcessState@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDRxBufCount_SQI_MODULE_ID      0x0000343A // PLIB_SQI_ExistsBDRxBufCount@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDRxLength_SQI_MODULE_ID        0x0000343B // PLIB_SQI_ExistsBDRxLength@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDRxState_SQI_MODULE_ID         0x0000343C // PLIB_SQI_ExistsBDRxState@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDTxBufCount_SQI_MODULE_ID      0x0000343D // PLIB_SQI_ExistsBDTxBufCount@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDTxLength_SQI_MODULE_ID        0x0000343E // PLIB_SQI_ExistsBDTxLength@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBDTxState_SQI_MODULE_ID         0x0000343F // PLIB_SQI_ExistsBDTxState@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsBurstControl_SQI_MODULE_ID      0x00003440 // PLIB_SQI_ExistsBurstControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsChipSelect_SQI_MODULE_ID        0x00003441 // PLIB_SQI_ExistsChipSelect@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsClockControl_SQI_MODULE_ID      0x00003442 // PLIB_SQI_ExistsClockControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsClockDivider_SQI_MODULE_ID      0x00003443 // PLIB_SQI_ExistsClockDivider@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsClockReady_SQI_MODULE_ID        0x00003444 // PLIB_SQI_ExistsClockReady@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsConBufThreshold_SQI_MODULE_ID   0x00003445 // PLIB_SQI_ExistsConBufThreshold@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsConfigWord_SQI_MODULE_ID        0x00003446 // PLIB_SQI_ExistsConfigWord@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsControlWord_SQI_MODULE_ID       0x00003447 // PLIB_SQI_ExistsControlWord@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsCSDeassert_SQI_MODULE_ID        0x00003448 // PLIB_SQI_ExistsCSDeassert@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsCSOutputEnable_SQI_MODULE_ID    0x00003449 // PLIB_SQI_ExistsCSOutputEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDataFormat_SQI_MODULE_ID        0x0000344A // PLIB_SQI_ExistsDataFormat@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDataModeControl_SQI_MODULE_ID   0x0000344B // PLIB_SQI_ExistsDataModeControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDataOutputEnable_SQI_MODULE_ID  0x0000344C // PLIB_SQI_ExistsDataOutputEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDataPinStatus_SQI_MODULE_ID     0x0000344D // PLIB_SQI_ExistsDataPinStatus@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDmaEnable_SQI_MODULE_ID         0x0000344E // PLIB_SQI_ExistsDmaEnable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDMAEngineBusy_SQI_MODULE_ID     0x0000344F // PLIB_SQI_ExistsDMAEngineBusy@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDMAProcessInProgress_SQI_MODULE_ID 0x00003450 // PLIB_SQI_ExistsDMAProcessInProgress@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsEnableControl_SQI_MODULE_ID     0x00003451 // PLIB_SQI_ExistsEnableControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsHoldPinControl_SQI_MODULE_ID    0x00003452 // PLIB_SQI_ExistsHoldPinControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsInterruptControl_SQI_MODULE_ID  0x00003453 // PLIB_SQI_ExistsInterruptControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsInterruptSignalControl_SQI_MODULE_ID 0x00003454 // PLIB_SQI_ExistsInterruptSignalControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsInterruptStatus_SQI_MODULE_ID   0x00003455 // PLIB_SQI_ExistsInterruptStatus@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsLaneMode_SQI_MODULE_ID          0x00003456 // PLIB_SQI_ExistsLaneMode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsReceiveLatch_SQI_MODULE_ID      0x00003457 // PLIB_SQI_ExistsReceiveLatch@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxBufferCount_SQI_MODULE_ID     0x00003458 // PLIB_SQI_ExistsRxBufferCount@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxBufIntThreshold_SQI_MODULE_ID 0x00003459 // PLIB_SQI_ExistsRxBufIntThreshold@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxBufThreshold_SQI_MODULE_ID    0x0000345A // PLIB_SQI_ExistsRxBufThreshold@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxData_SQI_MODULE_ID            0x0000345B // PLIB_SQI_ExistsRxData@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxUnderRun_SQI_MODULE_ID        0x0000345C // PLIB_SQI_ExistsRxUnderRun@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsSoftReset_SQI_MODULE_ID         0x0000345D // PLIB_SQI_ExistsSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTransferCommand_SQI_MODULE_ID   0x0000345E // PLIB_SQI_ExistsTransferCommand@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTransferCount_SQI_MODULE_ID     0x0000345F // PLIB_SQI_ExistsTransferCount@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTransferModeControl_SQI_MODULE_ID 0x00003460 // PLIB_SQI_ExistsTransferModeControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxBufferFree_SQI_MODULE_ID      0x00003461 // PLIB_SQI_ExistsTxBufferFree@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxBufIntThreshold_SQI_MODULE_ID 0x00003462 // PLIB_SQI_ExistsTxBufIntThreshold@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxBufThreshold_SQI_MODULE_ID    0x00003463 // PLIB_SQI_ExistsTxBufThreshold@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxData_SQI_MODULE_ID            0x00003464 // PLIB_SQI_ExistsTxData@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxOverFlow_SQI_MODULE_ID        0x00003465 // PLIB_SQI_ExistsTxOverFlow@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsWPPinControl_SQI_MODULE_ID      0x00003466 // PLIB_SQI_ExistsWPPinControl@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPChipSelect_SQI_MODULE_ID     0x00003467 // PLIB_SQI_ExistsXIPChipSelect@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPControlWord1_SQI_MODULE_ID   0x00003468 // PLIB_SQI_ExistsXIPControlWord1@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPControlWord2_SQI_MODULE_ID   0x00003469 // PLIB_SQI_ExistsXIPControlWord2@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPLaneMode_SQI_MODULE_ID       0x0000346A // PLIB_SQI_ExistsXIPLaneMode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPModeBytes_SQI_MODULE_ID      0x0000346B // PLIB_SQI_ExistsXIPModeBytes@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPModeCode_SQI_MODULE_ID       0x0000346C // PLIB_SQI_ExistsXIPModeCode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPNumberOfAddressBytes_SQI_MODULE_ID 0x0000346D // PLIB_SQI_ExistsXIPNumberOfAddressBytes@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPNumberOfDummyBytes_SQI_MODULE_ID 0x0000346E // PLIB_SQI_ExistsXIPNumberOfDummyBytes@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPReadOpCode_SQI_MODULE_ID     0x0000346F // PLIB_SQI_ExistsXIPReadOpCode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsCommandStatus_SQI_MODULE_ID     0x00003470 // PLIB_SQI_ExistsCommandStatus@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsConBufAvailable_SQI_MODULE_ID   0x00003471 // PLIB_SQI_ExistsConBufAvailable@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsConBufferSoftReset_SQI_MODULE_ID 0x00003472 // PLIB_SQI_ExistsConBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDDRMode_SQI_MODULE_ID           0x00003473 // PLIB_SQI_ExistsDDRMode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsDMABDFetch_SQI_MODULE_ID        0x00003474 // PLIB_SQI_ExistsDMABDFetch@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsRxBufferSoftReset_SQI_MODULE_ID 0x00003475 // PLIB_SQI_ExistsRxBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsStatusCheck_SQI_MODULE_ID       0x00003476 // PLIB_SQI_ExistsStatusCheck@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTapDelay_SQI_MODULE_ID          0x00003477 // PLIB_SQI_ExistsTapDelay@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsTxBufferSoftReset_SQI_MODULE_ID 0x00003478 // PLIB_SQI_ExistsTxBufferSoftReset@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPControlWord3_SQI_MODULE_ID   0x00003479 // PLIB_SQI_ExistsXIPControlWord3@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPControlWord4_SQI_MODULE_ID   0x0000347A // PLIB_SQI_ExistsXIPControlWord4@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPDDRMode_SQI_MODULE_ID        0x0000347B // PLIB_SQI_ExistsXIPDDRMode@SQI_MODULE_ID
#define IDH_PLIB_SQI_ExistsXIPSDRCommandDDRData_SQI_MODULE_ID 0x0000347C // PLIB_SQI_ExistsXIPSDRCommandDDRData@SQI_MODULE_ID
#define IDH_SQI_ADDR_BYTES                                 0x0000347D // SQI_ADDR_BYTES
#define IDH_SQI_BD_CTRL_WORD                               0x0000347E // SQI_BD_CTRL_WORD
#define IDH_SQI_BD_STATE                                   0x0000347F // SQI_BD_STATE
#define IDH_SQI_CLK_DIV                                    0x00003480 // SQI_CLK_DIV
#define IDH_SQI_CS_NUM                                     0x00003481 // SQI_CS_NUM
#define IDH_SQI_CS_OEN                                     0x00003482 // SQI_CS_OEN
#define IDH_SQI_DATA_FORMAT                                0x00003483 // SQI_DATA_FORMAT
#define IDH_SQI_DATA_MODE                                  0x00003484 // SQI_DATA_MODE
#define IDH_SQI_DATA_OEN                                   0x00003485 // SQI_DATA_OEN
#define IDH_SQI_DATA_TYPE                                  0x00003486 // SQI_DATA_TYPE
#define IDH_SQI_DUMMY_BYTES                                0x00003487 // SQI_DUMMY_BYTES
#define IDH_SQI_INTERRUPTS                                 0x00003488 // SQI_INTERRUPTS
#define IDH_SQI_LANE_MODE                                  0x00003489 // SQI_LANE_MODE
#define IDH_SQI_MODE_BYTES                                 0x0000348A // SQI_MODE_BYTES
#define IDH_SQI_MODULE_ID                                  0x0000348B // SQI_MODULE_ID
#define IDH_SQI_XFER_CMD                                   0x0000348C // SQI_XFER_CMD
#define IDH_SQI_XFER_MODE                                  0x0000348D // SQI_XFER_MODE
#define IDH_PLIB_SQI_Files                                 0x0000348E // PLIB SQI Files
#define IDH_plib_sqi_h                                     0x0000348F // plib_sqi.h
#define IDH_help_plib_sqi_h                                0x00003490 // help_plib_sqi.h
#define IDH_Timer_Peripheral_Library                       0x00003491 // Timer Peripheral Library
#define IDH_PLIB_TMR_Introduction                          0x00003492 // PLIB TMR Introduction
#define IDH_PLIB_TMR_Using_the_Library                     0x00003493 // PLIB TMR Using the Library
#define IDH_PLIB_TMR_Hardware_Abstraction_Model            0x00003494 // PLIB TMR Hardware Abstraction Model
#define IDH_PLIB_TMR_Library_Overview                      0x00003495 // PLIB TMR Library Overview
#define IDH_PLIB_TMR_How_the_Library_Works                 0x00003496 // PLIB TMR How the Library Works
#define IDH_PLIB_TMR_Synchronous_Internal_Clock_Counter    0x00003497 // PLIB TMR Synchronous Internal Clock Counter
#define IDH_PLIB_TMR_Synchronous_External_Clock_Counter    0x00003498 // PLIB TMR Synchronous External Clock Counter
#define IDH_PLIB_TMR_Asynchronous_Counter                  0x00003499 // PLIB TMR Asynchronous Counter
#define IDH_PLIB_TMR_Gated_Timer                           0x0000349A // PLIB TMR Gated Timer
#define IDH_PLIB_TMR_Other_Features                        0x0000349B // PLIB TMR Other Features
#define IDH_PLIB_TMR_Configuring_the_Library               0x0000349C // PLIB TMR Configuring the Library
#define IDH_PLIB_TMR_Library_Interface                     0x0000349D // PLIB TMR Library Interface
#define IDH_PLIB_TMR_Mode16BitEnable_TMR_MODULE_ID         0x0000349E // PLIB_TMR_Mode16BitEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_Mode32BitEnable_TMR_MODULE_ID         0x0000349F // PLIB_TMR_Mode32BitEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_Start_TMR_MODULE_ID                   0x000034A0 // PLIB_TMR_Start@TMR_MODULE_ID
#define IDH_PLIB_TMR_Stop_TMR_MODULE_ID                    0x000034A1 // PLIB_TMR_Stop@TMR_MODULE_ID
#define IDH_PLIB_TMR_StopInIdleDisable_TMR_MODULE_ID       0x000034A2 // PLIB_TMR_StopInIdleDisable@TMR_MODULE_ID
#define IDH_PLIB_TMR_StopInIdleEnable_TMR_MODULE_ID        0x000034A3 // PLIB_TMR_StopInIdleEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_ClockSourceExternalSyncDisable_TMR_MODULE_ID 0x000034A4 // PLIB_TMR_ClockSourceExternalSyncDisable@TMR_MODULE_ID
#define IDH_PLIB_TMR_ClockSourceExternalSyncEnable_TMR_MODULE_ID 0x000034A5 // PLIB_TMR_ClockSourceExternalSyncEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_ClockSourceSelect_TMR_MODULE_ID_TMR_CLOCK_SOURCE 0x000034A6 // PLIB_TMR_ClockSourceSelect@TMR_MODULE_ID@TMR_CLOCK_SOURCE
#define IDH_PLIB_TMR_GateDisable_TMR_MODULE_ID             0x000034A7 // PLIB_TMR_GateDisable@TMR_MODULE_ID
#define IDH_PLIB_TMR_GateEnable_TMR_MODULE_ID              0x000034A8 // PLIB_TMR_GateEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_PrescaleDivisorGet_TMR_MODULE_ID_TMR_PRESCALE 0x000034A9 // PLIB_TMR_PrescaleDivisorGet@TMR_MODULE_ID@TMR_PRESCALE
#define IDH_PLIB_TMR_PrescaleGet_TMR_MODULE_ID             0x000034AA // PLIB_TMR_PrescaleGet@TMR_MODULE_ID
#define IDH_PLIB_TMR_PrescaleSelect_TMR_MODULE_ID_TMR_PRESCALE 0x000034AB // PLIB_TMR_PrescaleSelect@TMR_MODULE_ID@TMR_PRESCALE
#define IDH_PLIB_TMR_Period16BitGet_TMR_MODULE_ID          0x000034AC // PLIB_TMR_Period16BitGet@TMR_MODULE_ID
#define IDH_PLIB_TMR_Period16BitSet_TMR_MODULE_ID_uint16_t 0x000034AD // PLIB_TMR_Period16BitSet@TMR_MODULE_ID@uint16_t
#define IDH_PLIB_TMR_Period32BitGet_TMR_MODULE_ID          0x000034AE // PLIB_TMR_Period32BitGet@TMR_MODULE_ID
#define IDH_PLIB_TMR_Period32BitSet_TMR_MODULE_ID_uint32_t 0x000034AF // PLIB_TMR_Period32BitSet@TMR_MODULE_ID@uint32_t
#define IDH_PLIB_TMR_Counter16BitClear_TMR_MODULE_ID       0x000034B0 // PLIB_TMR_Counter16BitClear@TMR_MODULE_ID
#define IDH_PLIB_TMR_Counter16BitGet_TMR_MODULE_ID         0x000034B1 // PLIB_TMR_Counter16BitGet@TMR_MODULE_ID
#define IDH_PLIB_TMR_Counter16BitSet_TMR_MODULE_ID_uint16_t 0x000034B2 // PLIB_TMR_Counter16BitSet@TMR_MODULE_ID@uint16_t
#define IDH_PLIB_TMR_Counter32BitClear_TMR_MODULE_ID       0x000034B3 // PLIB_TMR_Counter32BitClear@TMR_MODULE_ID
#define IDH_PLIB_TMR_Counter32BitGet_TMR_MODULE_ID         0x000034B4 // PLIB_TMR_Counter32BitGet@TMR_MODULE_ID
#define IDH_PLIB_TMR_Counter32BitSet_TMR_MODULE_ID_uint32_t 0x000034B5 // PLIB_TMR_Counter32BitSet@TMR_MODULE_ID@uint32_t
#define IDH_PLIB_TMR_CounterAsyncWriteDisable_TMR_MODULE_ID 0x000034B6 // PLIB_TMR_CounterAsyncWriteDisable@TMR_MODULE_ID
#define IDH_PLIB_TMR_CounterAsyncWriteEnable_TMR_MODULE_ID 0x000034B7 // PLIB_TMR_CounterAsyncWriteEnable@TMR_MODULE_ID
#define IDH_PLIB_TMR_CounterAsyncWriteInProgress_TMR_MODULE_ID 0x000034B8 // PLIB_TMR_CounterAsyncWriteInProgress@TMR_MODULE_ID
#define IDH_PLIB_TMR_IsPeriodMatchBased_TMR_MODULE_ID      0x000034B9 // PLIB_TMR_IsPeriodMatchBased@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsClockSource_TMR_MODULE_ID       0x000034BA // PLIB_TMR_ExistsClockSource@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsClockSourceSync_TMR_MODULE_ID   0x000034BB // PLIB_TMR_ExistsClockSourceSync@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsCounter16Bit_TMR_MODULE_ID      0x000034BC // PLIB_TMR_ExistsCounter16Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsCounter32Bit_TMR_MODULE_ID      0x000034BD // PLIB_TMR_ExistsCounter32Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsCounterAsyncWriteControl_TMR_MODULE_ID 0x000034BE // PLIB_TMR_ExistsCounterAsyncWriteControl@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsCounterAsyncWriteInProgress_TMR_MODULE_ID 0x000034BF // PLIB_TMR_ExistsCounterAsyncWriteInProgress@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsEnableControl_TMR_MODULE_ID     0x000034C0 // PLIB_TMR_ExistsEnableControl@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsGatedTimeAccumulation_TMR_MODULE_ID 0x000034C1 // PLIB_TMR_ExistsGatedTimeAccumulation@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsMode16Bit_TMR_MODULE_ID         0x000034C2 // PLIB_TMR_ExistsMode16Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsMode32Bit_TMR_MODULE_ID         0x000034C3 // PLIB_TMR_ExistsMode32Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsPeriod16Bit_TMR_MODULE_ID       0x000034C4 // PLIB_TMR_ExistsPeriod16Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsPeriod32Bit_TMR_MODULE_ID       0x000034C5 // PLIB_TMR_ExistsPeriod32Bit@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsPrescale_TMR_MODULE_ID          0x000034C6 // PLIB_TMR_ExistsPrescale@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsStopInIdleControl_TMR_MODULE_ID 0x000034C7 // PLIB_TMR_ExistsStopInIdleControl@TMR_MODULE_ID
#define IDH_PLIB_TMR_ExistsTimerOperationMode_TMR_MODULE_ID 0x000034C8 // PLIB_TMR_ExistsTimerOperationMode@TMR_MODULE_ID
#define IDH_TMR_CLOCK_SOURCE                               0x000034C9 // TMR_CLOCK_SOURCE
#define IDH_TMR_MODULE_ID                                  0x000034CA // TMR_MODULE_ID
#define IDH_TMR_PRESCALE                                   0x000034CB // TMR_PRESCALE
#define IDH_PLIB_TMR_Files                                 0x000034CC // PLIB TMR Files
#define IDH_plib_tmr_h                                     0x000034CD // plib_tmr.h
#define IDH_help_plib_tmr_h                                0x000034CE // help_plib_tmr.h
#define IDH_USART_Peripheral_Library                       0x000034CF // USART Peripheral Library
#define IDH_PLIB_USART_Introduction                        0x000034D0 // PLIB USART Introduction
#define IDH_PLIB_USART_Using_the_Library                   0x000034D1 // PLIB USART Using the Library
#define IDH_PLIB_USART_Hardware_Abstraction_Model          0x000034D2 // PLIB USART Hardware Abstraction Model
#define IDH_PLIB_USART_Library_Usage_Model                 0x000034D3 // PLIB USART Library Usage Model
#define IDH_PLIB_USART_How_the_Library_Works               0x000034D4 // PLIB USART How the Library Works
#define IDH_PLIB_USART_State_Machine                       0x000034D5 // PLIB USART State Machine
#define IDH_PLIB_USART_Asynchronous_USART_Mode             0x000034D6 // PLIB USART Asynchronous USART Mode
#define IDH_PLIB_USART_Synchronous_Master_Mode             0x000034D7 // PLIB USART Synchronous Master Mode
#define IDH_PLIB_USART_Synchronous_Slave_Mode              0x000034D8 // PLIB USART Synchronous Slave Mode
#define IDH_PLIB_USART_Other_Features                      0x000034D9 // PLIB USART Other Features
#define IDH_PLIB_USART_Configuring_the_Library             0x000034DA // PLIB USART Configuring the Library
#define IDH_PLIB_USART_Library_Interface                   0x000034DB // PLIB USART Library Interface
#define IDH_PLIB_USART_Disable_USART_MODULE_ID             0x000034DC // PLIB_USART_Disable@USART_MODULE_ID
#define IDH_PLIB_USART_Enable_USART_MODULE_ID              0x000034DD // PLIB_USART_Enable@USART_MODULE_ID
#define IDH_PLIB_USART_HandshakeModeSelect_USART_MODULE_ID_USART_HANDSHAKE_MODE 0x000034DE // PLIB_USART_HandshakeModeSelect@USART_MODULE_ID@USART_HANDSHAKE_MODE
#define IDH_PLIB_USART_IrDADisable_USART_MODULE_ID         0x000034DF // PLIB_USART_IrDADisable@USART_MODULE_ID
#define IDH_PLIB_USART_IrDAEnable_USART_MODULE_ID          0x000034E0 // PLIB_USART_IrDAEnable@USART_MODULE_ID
#define IDH_PLIB_USART_LineControlModeSelect_USART_MODULE_ID_USART_LINECONTROL_MODE 0x000034E1 // PLIB_USART_LineControlModeSelect@USART_MODULE_ID@USART_LINECONTROL_MODE
#define IDH_PLIB_USART_LoopbackDisable_USART_MODULE_ID     0x000034E2 // PLIB_USART_LoopbackDisable@USART_MODULE_ID
#define IDH_PLIB_USART_LoopbackEnable_USART_MODULE_ID      0x000034E3 // PLIB_USART_LoopbackEnable@USART_MODULE_ID
#define IDH_PLIB_USART_OperationModeSelect_USART_MODULE_ID_USART_OPERATION_MODE 0x000034E4 // PLIB_USART_OperationModeSelect@USART_MODULE_ID@USART_OPERATION_MODE
#define IDH_PLIB_USART_StopInIdleDisable_USART_MODULE_ID   0x000034E5 // PLIB_USART_StopInIdleDisable@USART_MODULE_ID
#define IDH_PLIB_USART_StopInIdleEnable_USART_MODULE_ID    0x000034E6 // PLIB_USART_StopInIdleEnable@USART_MODULE_ID
#define IDH_PLIB_USART_WakeOnStartDisable_USART_MODULE_ID  0x000034E7 // PLIB_USART_WakeOnStartDisable@USART_MODULE_ID
#define IDH_PLIB_USART_WakeOnStartEnable_USART_MODULE_ID   0x000034E8 // PLIB_USART_WakeOnStartEnable@USART_MODULE_ID
#define IDH_PLIB_USART_WakeOnStartIsEnabled_USART_MODULE_ID 0x000034E9 // PLIB_USART_WakeOnStartIsEnabled@USART_MODULE_ID
#define IDH_PLIB_USART_ErrorsGet_USART_MODULE_ID           0x000034EA // PLIB_USART_ErrorsGet@USART_MODULE_ID
#define IDH_PLIB_USART_InitializeModeGeneral_USART_MODULE_ID_bool_bool_bool_bool_bool 0x000034EB // PLIB_USART_InitializeModeGeneral@USART_MODULE_ID@bool@bool@bool@bool@bool
#define IDH_PLIB_USART_InitializeOperation_USART_MODULE_ID_USART_RECEIVE_INTR_MODE_USART_TRANSMIT_INT 0x000034EC // PLIB_USART_InitializeOperation@USART_MODULE_ID@USART_RECEIVE_INTR_MODE@USART_TRANSMIT_INTR_MODE@USART_OPERATION_MODE
#define IDH_PLIB_USART_AddressGet_USART_MODULE_ID          0x000034ED // PLIB_USART_AddressGet@USART_MODULE_ID
#define IDH_PLIB_USART_AddressMaskGet_USART_MODULE_ID      0x000034EE // PLIB_USART_AddressMaskGet@USART_MODULE_ID
#define IDH_PLIB_USART_AddressMaskSet_USART_MODULE_ID_uint8_t 0x000034EF // PLIB_USART_AddressMaskSet@USART_MODULE_ID@uint8_t
#define IDH_PLIB_USART_AddressSet_USART_MODULE_ID_uint8_t  0x000034F0 // PLIB_USART_AddressSet@USART_MODULE_ID@uint8_t
#define IDH_PLIB_USART_ModuleIsBusy_USART_MODULE_ID        0x000034F1 // PLIB_USART_ModuleIsBusy@USART_MODULE_ID
#define IDH_PLIB_USART_RunInOverflowDisable_USART_MODULE_ID 0x000034F2 // PLIB_USART_RunInOverflowDisable@USART_MODULE_ID
#define IDH_PLIB_USART_RunInOverflowEnable_USART_MODULE_ID 0x000034F3 // PLIB_USART_RunInOverflowEnable@USART_MODULE_ID
#define IDH_PLIB_USART_RunInOverflowIsEnabled_USART_MODULE_ID 0x000034F4 // PLIB_USART_RunInOverflowIsEnabled@USART_MODULE_ID
#define IDH_PLIB_USART_RunInSleepModeDisable_USART_MODULE_ID 0x000034F5 // PLIB_USART_RunInSleepModeDisable@USART_MODULE_ID
#define IDH_PLIB_USART_RunInSleepModeEnable_USART_MODULE_ID 0x000034F6 // PLIB_USART_RunInSleepModeEnable@USART_MODULE_ID
#define IDH_PLIB_USART_RunInSleepModeIsEnabled_USART_MODULE_ID 0x000034F7 // PLIB_USART_RunInSleepModeIsEnabled@USART_MODULE_ID
#define IDH_PLIB_USART_BaudRateAutoDetectEnable_USART_MODULE_ID 0x000034F8 // PLIB_USART_BaudRateAutoDetectEnable@USART_MODULE_ID
#define IDH_PLIB_USART_BaudRateAutoDetectIsComplete_USART_MODULE_ID 0x000034F9 // PLIB_USART_BaudRateAutoDetectIsComplete@USART_MODULE_ID
#define IDH_PLIB_USART_BaudRateGet_USART_MODULE_ID_int32_t 0x000034FA // PLIB_USART_BaudRateGet@USART_MODULE_ID@int32_t
#define IDH_PLIB_USART_BaudRateHighDisable_USART_MODULE_ID 0x000034FB // PLIB_USART_BaudRateHighDisable@USART_MODULE_ID
#define IDH_PLIB_USART_BaudRateHighEnable_USART_MODULE_ID  0x000034FC // PLIB_USART_BaudRateHighEnable@USART_MODULE_ID
#define IDH_PLIB_USART_BaudRateHighSet_USART_MODULE_ID_uint32_t_uint32_t 0x000034FD // PLIB_USART_BaudRateHighSet@USART_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_USART_BaudRateSet_USART_MODULE_ID_uint32_t_uint32_t 0x000034FE // PLIB_USART_BaudRateSet@USART_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_USART_BaudSetAndEnable_USART_MODULE_ID_uint32_t_uint32_t 0x000034FF // PLIB_USART_BaudSetAndEnable@USART_MODULE_ID@uint32_t@uint32_t
#define IDH_PLIB_USART_BRGClockSourceGet_USART_MODULE_ID   0x00003500 // PLIB_USART_BRGClockSourceGet@USART_MODULE_ID
#define IDH_PLIB_USART_BRGClockSourceSelect_USART_MODULE_ID_USART_BRG_CLOCK_SOURCE 0x00003501 // PLIB_USART_BRGClockSourceSelect@USART_MODULE_ID@USART_BRG_CLOCK_SOURCE
#define IDH_PLIB_USART_Transmitter9BitsSend_USART_MODULE_ID_int8_t_bool 0x00003502 // PLIB_USART_Transmitter9BitsSend@USART_MODULE_ID@int8_t@bool
#define IDH_PLIB_USART_TransmitterBreakSend_USART_MODULE_ID 0x00003503 // PLIB_USART_TransmitterBreakSend@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterBreakSendIsComplete_USART_MODULE_ID 0x00003504 // PLIB_USART_TransmitterBreakSendIsComplete@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterBufferIsFull_USART_MODULE_ID 0x00003505 // PLIB_USART_TransmitterBufferIsFull@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterByteSend_USART_MODULE_ID_int8_t 0x00003506 // PLIB_USART_TransmitterByteSend@USART_MODULE_ID@int8_t
#define IDH_PLIB_USART_TransmitterDisable_USART_MODULE_ID  0x00003507 // PLIB_USART_TransmitterDisable@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterEnable_USART_MODULE_ID   0x00003508 // PLIB_USART_TransmitterEnable@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterIdleIsLowDisable_USART_MODULE_ID 0x00003509 // PLIB_USART_TransmitterIdleIsLowDisable@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterIdleIsLowEnable_USART_MODULE_ID 0x0000350A // PLIB_USART_TransmitterIdleIsLowEnable@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterInterruptModeSelect_USART_MODULE_ID_USART_TRANSMIT_INTR_MODE 0x0000350B // PLIB_USART_TransmitterInterruptModeSelect@USART_MODULE_ID@USART_TRANSMIT_INTR_MODE
#define IDH_PLIB_USART_TransmitterIsEmpty_USART_MODULE_ID  0x0000350C // PLIB_USART_TransmitterIsEmpty@USART_MODULE_ID
#define IDH_PLIB_USART_TransmitterAddressGet_USART_MODULE_ID 0x0000350D // PLIB_USART_TransmitterAddressGet@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverAddressAutoDetectDisable_USART_MODULE_ID 0x0000350E // PLIB_USART_ReceiverAddressAutoDetectDisable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverAddressAutoDetectEnable_USART_MODULE_ID_int8_t 0x0000350F // PLIB_USART_ReceiverAddressAutoDetectEnable@USART_MODULE_ID@int8_t
#define IDH_PLIB_USART_ReceiverAddressDetectDisable_USART_MODULE_ID 0x00003510 // PLIB_USART_ReceiverAddressDetectDisable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverAddressDetectEnable_USART_MODULE_ID 0x00003511 // PLIB_USART_ReceiverAddressDetectEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverAddressIsReceived_USART_MODULE_ID 0x00003512 // PLIB_USART_ReceiverAddressIsReceived@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverByteReceive_USART_MODULE_ID 0x00003513 // PLIB_USART_ReceiverByteReceive@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverDataIsAvailable_USART_MODULE_ID 0x00003514 // PLIB_USART_ReceiverDataIsAvailable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverDisable_USART_MODULE_ID     0x00003515 // PLIB_USART_ReceiverDisable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverEnable_USART_MODULE_ID      0x00003516 // PLIB_USART_ReceiverEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverFramingErrorHasOccurred_USART_MODULE_ID 0x00003517 // PLIB_USART_ReceiverFramingErrorHasOccurred@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverIdleStateLowDisable_USART_MODULE_ID 0x00003518 // PLIB_USART_ReceiverIdleStateLowDisable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverIdleStateLowEnable_USART_MODULE_ID 0x00003519 // PLIB_USART_ReceiverIdleStateLowEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverInterruptModeSelect_USART_MODULE_ID_USART_RECEIVE_INTR_MODE 0x0000351A // PLIB_USART_ReceiverInterruptModeSelect@USART_MODULE_ID@USART_RECEIVE_INTR_MODE
#define IDH_PLIB_USART_ReceiverIsIdle_USART_MODULE_ID      0x0000351B // PLIB_USART_ReceiverIsIdle@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverOverrunErrorClear_USART_MODULE_ID 0x0000351C // PLIB_USART_ReceiverOverrunErrorClear@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverOverrunHasOccurred_USART_MODULE_ID 0x0000351D // PLIB_USART_ReceiverOverrunHasOccurred@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverParityErrorHasOccurred_USART_MODULE_ID 0x0000351E // PLIB_USART_ReceiverParityErrorHasOccurred@USART_MODULE_ID
#define IDH_PLIB_USART_ReceiverAddressGet_USART_MODULE_ID  0x0000351F // PLIB_USART_ReceiverAddressGet@USART_MODULE_ID
#define IDH_PLIB_USART_Receiver9BitsReceive_USART_MODULE_ID 0x00003520 // PLIB_USART_Receiver9BitsReceive@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsBaudRate_USART_MODULE_ID      0x00003521 // PLIB_USART_ExistsBaudRate@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsBaudRateAutoDetect_USART_MODULE_ID 0x00003522 // PLIB_USART_ExistsBaudRateAutoDetect@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsBaudRateHigh_USART_MODULE_ID  0x00003523 // PLIB_USART_ExistsBaudRateHigh@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsEnable_USART_MODULE_ID        0x00003524 // PLIB_USART_ExistsEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsHandshakeMode_USART_MODULE_ID 0x00003525 // PLIB_USART_ExistsHandshakeMode@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsIrDA_USART_MODULE_ID          0x00003526 // PLIB_USART_ExistsIrDA@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsLineControlMode_USART_MODULE_ID 0x00003527 // PLIB_USART_ExistsLineControlMode@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsLoopback_USART_MODULE_ID      0x00003528 // PLIB_USART_ExistsLoopback@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsOperationMode_USART_MODULE_ID 0x00003529 // PLIB_USART_ExistsOperationMode@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiver_USART_MODULE_ID      0x0000352A // PLIB_USART_ExistsReceiver@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverAddressAutoDetect_USART_MODULE_ID 0x0000352B // PLIB_USART_ExistsReceiverAddressAutoDetect@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverAddressDetect_USART_MODULE_ID 0x0000352C // PLIB_USART_ExistsReceiverAddressDetect@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverDataAvailableStatus_USART_MODULE_ID 0x0000352D // PLIB_USART_ExistsReceiverDataAvailableStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverEnable_USART_MODULE_ID 0x0000352E // PLIB_USART_ExistsReceiverEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverFramingErrorStatus_USART_MODULE_ID 0x0000352F // PLIB_USART_ExistsReceiverFramingErrorStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverIdleStateLowEnable_USART_MODULE_ID 0x00003530 // PLIB_USART_ExistsReceiverIdleStateLowEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverIdleStatus_USART_MODULE_ID 0x00003531 // PLIB_USART_ExistsReceiverIdleStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverInterruptMode_USART_MODULE_ID 0x00003532 // PLIB_USART_ExistsReceiverInterruptMode@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverOverrunStatus_USART_MODULE_ID 0x00003533 // PLIB_USART_ExistsReceiverOverrunStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverParityErrorStatus_USART_MODULE_ID 0x00003534 // PLIB_USART_ExistsReceiverParityErrorStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsStopInIdle_USART_MODULE_ID    0x00003535 // PLIB_USART_ExistsStopInIdle@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitter_USART_MODULE_ID   0x00003536 // PLIB_USART_ExistsTransmitter@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitter9BitsSend_USART_MODULE_ID 0x00003537 // PLIB_USART_ExistsTransmitter9BitsSend@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterBreak_USART_MODULE_ID 0x00003538 // PLIB_USART_ExistsTransmitterBreak@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterBufferFullStatus_USART_MODULE_ID 0x00003539 // PLIB_USART_ExistsTransmitterBufferFullStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterEmptyStatus_USART_MODULE_ID 0x0000353A // PLIB_USART_ExistsTransmitterEmptyStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterEnable_USART_MODULE_ID 0x0000353B // PLIB_USART_ExistsTransmitterEnable@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterIdleIsLow_USART_MODULE_ID 0x0000353C // PLIB_USART_ExistsTransmitterIdleIsLow@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsTransmitterInterruptMode_USART_MODULE_ID 0x0000353D // PLIB_USART_ExistsTransmitterInterruptMode@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsWakeOnStart_USART_MODULE_ID   0x0000353E // PLIB_USART_ExistsWakeOnStart@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiver9Bits_USART_MODULE_ID 0x0000353F // PLIB_USART_ExistsReceiver9Bits@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsBRGClockSourceSelect_USART_MODULE_ID 0x00003540 // PLIB_USART_ExistsBRGClockSourceSelect@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsModuleBusyStatus_USART_MODULE_ID 0x00003541 // PLIB_USART_ExistsModuleBusyStatus@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverAddress_USART_MODULE_ID 0x00003542 // PLIB_USART_ExistsReceiverAddress@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsReceiverAddressMask_USART_MODULE_ID 0x00003543 // PLIB_USART_ExistsReceiverAddressMask@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsRunInOverflow_USART_MODULE_ID 0x00003544 // PLIB_USART_ExistsRunInOverflow@USART_MODULE_ID
#define IDH_PLIB_USART_ExistsRunInSleepMode_USART_MODULE_ID 0x00003545 // PLIB_USART_ExistsRunInSleepMode@USART_MODULE_ID
#define IDH_USART_HANDSHAKE_MODE                           0x00003546 // USART_HANDSHAKE_MODE
#define IDH_USART_LINECONTROL_MODE                         0x00003547 // USART_LINECONTROL_MODE
#define IDH_USART_MODULE_ID                                0x00003548 // USART_MODULE_ID
#define IDH__USART_MODULE_ID                               0x00003549 // _USART_MODULE_ID
#define IDH_USART_OPERATION_MODE                           0x0000354A // USART_OPERATION_MODE
#define IDH_USART_RECEIVE_INTR_MODE                        0x0000354B // USART_RECEIVE_INTR_MODE
#define IDH_USART_TRANSMIT_INTR_MODE                       0x0000354C // USART_TRANSMIT_INTR_MODE
#define IDH_PLIB_USART_Files                               0x0000354D // PLIB USART Files
#define IDH_plib_usart_h                                   0x0000354E // plib_usart.h
#define IDH_plib_usart_help_h                              0x0000354F // plib_usart_help.h
#define IDH_USB_Peripheral_Library                         0x00003550 // USB Peripheral Library
#define IDH_PLIB_USB_Introduction                          0x00003551 // PLIB USB Introduction
#define IDH_PLIB_USB_Using_the_Library                     0x00003552 // PLIB USB Using the Library
#define IDH_PLIB_USB_Hardware_Abstraction_Model            0x00003553 // PLIB USB Hardware Abstraction Model
#define IDH_PLIB_USB_Library_Overview                      0x00003554 // PLIB USB Library Overview
#define IDH_PLIB_USB_How_the_Library_Works                 0x00003555 // PLIB USB How the Library Works
#define IDH_PLIB_USB_USB_Buffers_and_the_Buffer_Descriptor_Table__BDT_ 0x00003556 // PLIB USB USB Buffers and the Buffer Descriptor Table (BDT)
#define IDH_PLIB_USB_USB_Setup_Example                     0x00003557 // PLIB USB USB Setup Example
#define IDH_PLIB_USB_Configuring_the_Library               0x00003558 // PLIB USB Configuring the Library
#define IDH_PLIB_USB_Library_Interface                     0x00003559 // PLIB USB Library Interface
#define IDH_PLIB_USB_AllInterruptEnable_USB_MODULE_ID_USB_INTERRUPTS_USB_ERROR_INTERRUPTS_USB_OTG_INT 0x0000355A // PLIB_USB_AllInterruptEnable@USB_MODULE_ID@USB_INTERRUPTS@USB_ERROR_INTERRUPTS@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_AutoSuspendDisable_USB_MODULE_ID      0x0000355B // PLIB_USB_AutoSuspendDisable@USB_MODULE_ID
#define IDH_PLIB_USB_AutoSuspendEnable_USB_MODULE_ID       0x0000355C // PLIB_USB_AutoSuspendEnable@USB_MODULE_ID
#define IDH_PLIB_USB_DeviceAddressGet_USB_MODULE_ID        0x0000355D // PLIB_USB_DeviceAddressGet@USB_MODULE_ID
#define IDH_PLIB_USB_DeviceAddressSet_USB_MODULE_ID_uint8_t 0x0000355E // PLIB_USB_DeviceAddressSet@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_Disable_USB_MODULE_ID                 0x0000355F // PLIB_USB_Disable@USB_MODULE_ID
#define IDH_PLIB_USB_Enable_USB_MODULE_ID                  0x00003560 // PLIB_USB_Enable@USB_MODULE_ID
#define IDH_PLIB_USB_FullSpeedDisable_USB_MODULE_ID        0x00003561 // PLIB_USB_FullSpeedDisable@USB_MODULE_ID
#define IDH_PLIB_USB_FullSpeedEnable_USB_MODULE_ID         0x00003562 // PLIB_USB_FullSpeedEnable@USB_MODULE_ID
#define IDH_PLIB_USB_OnChipPullUpDisable_USB_MODULE_ID     0x00003563 // PLIB_USB_OnChipPullUpDisable@USB_MODULE_ID
#define IDH_PLIB_USB_OnChipPullUpEnable_USB_MODULE_ID      0x00003564 // PLIB_USB_OnChipPullUpEnable@USB_MODULE_ID
#define IDH_PLIB_USB_OperatingModeSelect_USB_MODULE_ID_USB_OPMODES 0x00003565 // PLIB_USB_OperatingModeSelect@USB_MODULE_ID@USB_OPMODES
#define IDH_PLIB_USB_PingPongModeGet_USB_MODULE_ID         0x00003566 // PLIB_USB_PingPongModeGet@USB_MODULE_ID
#define IDH_PLIB_USB_PingPongModeSelect_USB_MODULE_ID_USB_PING_PONG_MODE 0x00003567 // PLIB_USB_PingPongModeSelect@USB_MODULE_ID@USB_PING_PONG_MODE
#define IDH_PLIB_USB_SleepGuardDisable_USB_MODULE_ID       0x00003568 // PLIB_USB_SleepGuardDisable@USB_MODULE_ID
#define IDH_PLIB_USB_SleepGuardEnable_USB_MODULE_ID        0x00003569 // PLIB_USB_SleepGuardEnable@USB_MODULE_ID
#define IDH_PLIB_USB_StopInIdleDisable_USB_MODULE_ID       0x0000356A // PLIB_USB_StopInIdleDisable@USB_MODULE_ID
#define IDH_PLIB_USB_StopInIdleEnable_USB_MODULE_ID        0x0000356B // PLIB_USB_StopInIdleEnable@USB_MODULE_ID
#define IDH_PLIB_USB_SuspendDisable_USB_MODULE_ID          0x0000356C // PLIB_USB_SuspendDisable@USB_MODULE_ID
#define IDH_PLIB_USB_SuspendEnable_USB_MODULE_ID           0x0000356D // PLIB_USB_SuspendEnable@USB_MODULE_ID
#define IDH_PLIB_USB_UOEMonitorDisable_USB_MODULE_ID       0x0000356E // PLIB_USB_UOEMonitorDisable@USB_MODULE_ID
#define IDH_PLIB_USB_UOEMonitorEnable_USB_MODULE_ID        0x0000356F // PLIB_USB_UOEMonitorEnable@USB_MODULE_ID
#define IDH_PLIB_USB_BDTBaseAddressGet_USB_MODULE_ID       0x00003570 // PLIB_USB_BDTBaseAddressGet@USB_MODULE_ID
#define IDH_PLIB_USB_BDTBaseAddressSet_USB_MODULE_ID_void_ 0x00003571 // PLIB_USB_BDTBaseAddressSet@USB_MODULE_ID@void*
#define IDH_PLIB_USB_BufferAddressGet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIREC 0x00003572 // PLIB_USB_BufferAddressGet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferAddressSet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIREC 0x00003573 // PLIB_USB_BufferAddressSet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG@void*
#define IDH_PLIB_USB_BufferAllCancelReleaseToUSB_USB_MODULE_ID_void___USB_PING_PONG_MODE_int 0x00003574 // PLIB_USB_BufferAllCancelReleaseToUSB@USB_MODULE_ID@void *@USB_PING_PONG_MODE@int
#define IDH_PLIB_USB_BufferByteCountGet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003575 // PLIB_USB_BufferByteCountGet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferByteCountSet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003576 // PLIB_USB_BufferByteCountSet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG@uint16_t
#define IDH_PLIB_USB_BufferCancelReleaseToUSB_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFF 0x00003577 // PLIB_USB_BufferCancelReleaseToUSB@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferClearAll_USB_MODULE_ID_void___USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRECT 0x00003578 // PLIB_USB_BufferClearAll@USB_MODULE_ID@void *@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferClearAllDTSEnable_USB_MODULE_ID_void___USB_PING_PONG_MODE_uint8_t_USB_BUFF 0x00003579 // PLIB_USB_BufferClearAllDTSEnable@USB_MODULE_ID@void *@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION
#define IDH_PLIB_USB_BufferDataToggleGet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DI 0x0000357A // PLIB_USB_BufferDataToggleGet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferDataToggleSelect_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER 0x0000357B // PLIB_USB_BufferDataToggleSelect@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG@USB_BUFFER_DATA01
#define IDH_PLIB_USB_BufferDataToggleSyncDisable_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_B 0x0000357C // PLIB_USB_BufferDataToggleSyncDisable@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferDataToggleSyncEnable_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BU 0x0000357D // PLIB_USB_BufferDataToggleSyncEnable@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferEP0RxStatusInitialize_USB_MODULE_ID_void__USB_PING_PONG_MODE_USB_BUFFER_PI 0x0000357E // PLIB_USB_BufferEP0RxStatusInitialize@USB_MODULE_ID@void*@USB_PING_PONG_MODE@USB_BUFFER_PING_PONG@uint16_t
#define IDH_PLIB_USB_BufferIndexGet_USB_MODULE_ID_USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRECTION_USB 0x0000357F // PLIB_USB_BufferIndexGet@USB_MODULE_ID@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferPIDBitsClear_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003580 // PLIB_USB_BufferPIDBitsClear@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferPIDGet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRECTION 0x00003581 // PLIB_USB_BufferPIDGet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferReleasedToSW_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003582 // PLIB_USB_BufferReleasedToSW@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferReleaseToUSB_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003583 // PLIB_USB_BufferReleaseToUSB@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferSchedule_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRECTI 0x00003584 // PLIB_USB_BufferSchedule@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG@void *@int16_t@USB_BUFFER_SCHEDULE_DATA01
#define IDH_PLIB_USB_BufferStallDisable_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIR 0x00003585 // PLIB_USB_BufferStallDisable@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferStallEnable_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRE 0x00003586 // PLIB_USB_BufferStallEnable@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_BufferStallGet_USB_MODULE_ID_void__USB_PING_PONG_MODE_uint8_t_USB_BUFFER_DIRECTI 0x00003587 // PLIB_USB_BufferStallGet@USB_MODULE_ID@void*@USB_PING_PONG_MODE@uint8_t@USB_BUFFER_DIRECTION@USB_BUFFER_PING_PONG
#define IDH_PLIB_USB_EP0HostSetup_USB_MODULE_ID            0x00003588 // PLIB_USB_EP0HostSetup@USB_MODULE_ID
#define IDH_PLIB_USB_EP0LSDirectConnectDisable_USB_MODULE_ID 0x00003589 // PLIB_USB_EP0LSDirectConnectDisable@USB_MODULE_ID
#define IDH_PLIB_USB_EP0LSDirectConnectEnable_USB_MODULE_ID 0x0000358A // PLIB_USB_EP0LSDirectConnectEnable@USB_MODULE_ID
#define IDH_PLIB_USB_EP0NakRetryDisable_USB_MODULE_ID      0x0000358B // PLIB_USB_EP0NakRetryDisable@USB_MODULE_ID
#define IDH_PLIB_USB_EP0NakRetryEnable_USB_MODULE_ID       0x0000358C // PLIB_USB_EP0NakRetryEnable@USB_MODULE_ID
#define IDH_PLIB_USB_EPnAttributesClear_USB_MODULE_ID_uint8_t 0x0000358D // PLIB_USB_EPnAttributesClear@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnAttributesSet_USB_MODULE_ID_uint8_t_int_bool_bool 0x0000358E // PLIB_USB_EPnAttributesSet@USB_MODULE_ID@uint8_t@int@bool@bool
#define IDH_PLIB_USB_EPnControlTransferDisable_USB_MODULE_ID_uint8_t 0x0000358F // PLIB_USB_EPnControlTransferDisable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnControlTransferEnable_USB_MODULE_ID_uint8_t 0x00003590 // PLIB_USB_EPnControlTransferEnable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnDirectionDisable_USB_MODULE_ID_uint8_t_int 0x00003591 // PLIB_USB_EPnDirectionDisable@USB_MODULE_ID@uint8_t@int
#define IDH_PLIB_USB_EPnHandshakeDisable_USB_MODULE_ID_uint8_t 0x00003592 // PLIB_USB_EPnHandshakeDisable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnHandshakeEnable_USB_MODULE_ID_uint8_t 0x00003593 // PLIB_USB_EPnHandshakeEnable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnIsStalled_USB_MODULE_ID_uint8_t    0x00003594 // PLIB_USB_EPnIsStalled@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnRxDisable_USB_MODULE_ID_uint8_t    0x00003595 // PLIB_USB_EPnRxDisable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnRxEnable_USB_MODULE_ID_uint8_t     0x00003596 // PLIB_USB_EPnRxEnable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnRxSelect_USB_MODULE_ID_uint8_t_USB_EP_TXRX 0x00003597 // PLIB_USB_EPnRxSelect@USB_MODULE_ID@uint8_t@USB_EP_TXRX
#define IDH_PLIB_USB_EPnStallClear_USB_MODULE_ID_uint8_t   0x00003598 // PLIB_USB_EPnStallClear@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnTxDisable_USB_MODULE_ID_uint8_t    0x00003599 // PLIB_USB_EPnTxDisable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnTxEnable_USB_MODULE_ID_uint8_t     0x0000359A // PLIB_USB_EPnTxEnable@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_EPnTxRxSelect_USB_MODULE_ID_uint8_t_USB_EP_TXRX 0x0000359B // PLIB_USB_EPnTxRxSelect@USB_MODULE_ID@uint8_t@USB_EP_TXRX
#define IDH_PLIB_USB_EPnTxSelect_USB_MODULE_ID_uint8_t_USB_EP_TXRX 0x0000359C // PLIB_USB_EPnTxSelect@USB_MODULE_ID@uint8_t@USB_EP_TXRX
#define IDH_PLIB_USB_InterruptDisable_USB_MODULE_ID_USB_INTERRUPTS 0x0000359D // PLIB_USB_InterruptDisable@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_InterruptEnable_USB_MODULE_ID_USB_INTERRUPTS 0x0000359E // PLIB_USB_InterruptEnable@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_InterruptEnableGet_USB_MODULE_ID      0x0000359F // PLIB_USB_InterruptEnableGet@USB_MODULE_ID
#define IDH_PLIB_USB_InterruptFlagAllGet_USB_MODULE_ID     0x000035A0 // PLIB_USB_InterruptFlagAllGet@USB_MODULE_ID
#define IDH_PLIB_USB_InterruptFlagClear_USB_MODULE_ID_USB_INTERRUPTS 0x000035A1 // PLIB_USB_InterruptFlagClear@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_InterruptFlagGet_USB_MODULE_ID_USB_INTERRUPTS 0x000035A2 // PLIB_USB_InterruptFlagGet@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_InterruptFlagSet_USB_MODULE_ID_USB_INTERRUPTS 0x000035A3 // PLIB_USB_InterruptFlagSet@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_InterruptIsEnabled_USB_MODULE_ID_USB_INTERRUPTS 0x000035A4 // PLIB_USB_InterruptIsEnabled@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptDisable_USB_MODULE_ID_USB_ERROR_INTERRUPTS 0x000035A5 // PLIB_USB_ErrorInterruptDisable@USB_MODULE_ID@USB_ERROR_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptEnable_USB_MODULE_ID_USB_ERROR_INTERRUPTS 0x000035A6 // PLIB_USB_ErrorInterruptEnable@USB_MODULE_ID@USB_ERROR_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptFlagAllGet_USB_MODULE_ID 0x000035A7 // PLIB_USB_ErrorInterruptFlagAllGet@USB_MODULE_ID
#define IDH_PLIB_USB_ErrorInterruptFlagClear_USB_MODULE_ID_USB_ERROR_INTERRUPTS 0x000035A8 // PLIB_USB_ErrorInterruptFlagClear@USB_MODULE_ID@USB_ERROR_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptFlagGet_USB_MODULE_ID_USB_ERROR_INTERRUPTS 0x000035A9 // PLIB_USB_ErrorInterruptFlagGet@USB_MODULE_ID@USB_ERROR_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptFlagSet_USB_MODULE_ID_USB_ERROR_INTERRUPTS 0x000035AA // PLIB_USB_ErrorInterruptFlagSet@USB_MODULE_ID@USB_ERROR_INTERRUPTS
#define IDH_PLIB_USB_ErrorInterruptIsEnabled_USB_MODULE_ID_USB_INTERRUPTS 0x000035AB // PLIB_USB_ErrorInterruptIsEnabled@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_LastTransactionDetailsGet_USB_MODULE_ID_USB_BUFFER_DIRECTION___USB_PING_PONG_STA 0x000035AC // PLIB_USB_LastTransactionDetailsGet@USB_MODULE_ID@USB_BUFFER_DIRECTION *@USB_PING_PONG_STATE *@uint8_t *
#define IDH_PLIB_USB_LastTransactionDirectionGet_USB_MODULE_ID 0x000035AD // PLIB_USB_LastTransactionDirectionGet@USB_MODULE_ID
#define IDH_PLIB_USB_LastTransactionEndPtGet_USB_MODULE_ID 0x000035AE // PLIB_USB_LastTransactionEndPtGet@USB_MODULE_ID
#define IDH_PLIB_USB_LastTransactionPingPongStateGet_USB_MODULE_ID 0x000035AF // PLIB_USB_LastTransactionPingPongStateGet@USB_MODULE_ID
#define IDH_PLIB_USB_IsBusyWithToken_USB_MODULE_ID         0x000035B0 // PLIB_USB_IsBusyWithToken@USB_MODULE_ID
#define IDH_PLIB_USB_SOFDisable_USB_MODULE_ID              0x000035B1 // PLIB_USB_SOFDisable@USB_MODULE_ID
#define IDH_PLIB_USB_SOFEnable_USB_MODULE_ID               0x000035B2 // PLIB_USB_SOFEnable@USB_MODULE_ID
#define IDH_PLIB_USB_SOFThresholdGet_USB_MODULE_ID         0x000035B3 // PLIB_USB_SOFThresholdGet@USB_MODULE_ID
#define IDH_PLIB_USB_SOFThresholdSet_USB_MODULE_ID_uint8_t 0x000035B4 // PLIB_USB_SOFThresholdSet@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_TokenEPGet_USB_MODULE_ID              0x000035B5 // PLIB_USB_TokenEPGet@USB_MODULE_ID
#define IDH_PLIB_USB_TokenEPSet_USB_MODULE_ID_uint8_t      0x000035B6 // PLIB_USB_TokenEPSet@USB_MODULE_ID@uint8_t
#define IDH_PLIB_USB_TokenPIDGet_USB_MODULE_ID             0x000035B7 // PLIB_USB_TokenPIDGet@USB_MODULE_ID
#define IDH_PLIB_USB_TokenPIDSet_USB_MODULE_ID_USB_PID     0x000035B8 // PLIB_USB_TokenPIDSet@USB_MODULE_ID@USB_PID
#define IDH_PLIB_USB_TokenSpeedSelect_USB_MODULE_ID_USB_TOKEN_SPEED 0x000035B9 // PLIB_USB_TokenSpeedSelect@USB_MODULE_ID@USB_TOKEN_SPEED
#define IDH_PLIB_USB_ResetSignalDisable_USB_MODULE_ID      0x000035BA // PLIB_USB_ResetSignalDisable@USB_MODULE_ID
#define IDH_PLIB_USB_ResetSignalEnable_USB_MODULE_ID       0x000035BB // PLIB_USB_ResetSignalEnable@USB_MODULE_ID
#define IDH_PLIB_USB_ResumeSignalingDisable_USB_MODULE_ID  0x000035BC // PLIB_USB_ResumeSignalingDisable@USB_MODULE_ID
#define IDH_PLIB_USB_ResumeSignalingEnable_USB_MODULE_ID   0x000035BD // PLIB_USB_ResumeSignalingEnable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_BSessionHasEnded_USB_MODULE_ID    0x000035BE // PLIB_USB_OTG_BSessionHasEnded@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_IDPinStateIsTypeA_USB_MODULE_ID   0x000035BF // PLIB_USB_OTG_IDPinStateIsTypeA@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_LineStateIsStable_USB_MODULE_ID   0x000035C0 // PLIB_USB_OTG_LineStateIsStable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_PullUpPullDownSetup_USB_MODULE_ID_USB_OTG_PULL_UP_PULL_DOWN_bool 0x000035C1 // PLIB_USB_OTG_PullUpPullDownSetup@USB_MODULE_ID@USB_OTG_PULL_UP_PULL_DOWN@bool
#define IDH_PLIB_USB_OTG_SessionValid_USB_MODULE_ID        0x000035C2 // PLIB_USB_OTG_SessionValid@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusChargeDisable_USB_MODULE_ID   0x000035C3 // PLIB_USB_OTG_VBusChargeDisable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusChargeEnable_USB_MODULE_ID    0x000035C4 // PLIB_USB_OTG_VBusChargeEnable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusChargeTo3V_USB_MODULE_ID      0x000035C5 // PLIB_USB_OTG_VBusChargeTo3V@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusChargeTo5V_USB_MODULE_ID      0x000035C6 // PLIB_USB_OTG_VBusChargeTo5V@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusDischargeDisable_USB_MODULE_ID 0x000035C7 // PLIB_USB_OTG_VBusDischargeDisable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusDischargeEnable_USB_MODULE_ID 0x000035C8 // PLIB_USB_OTG_VBusDischargeEnable@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusPowerOff_USB_MODULE_ID        0x000035C9 // PLIB_USB_OTG_VBusPowerOff@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusPowerOn_USB_MODULE_ID         0x000035CA // PLIB_USB_OTG_VBusPowerOn@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_VBusValid_USB_MODULE_ID           0x000035CB // PLIB_USB_OTG_VBusValid@USB_MODULE_ID
#define IDH_PLIB_USB_OTG_InterruptDisable_USB_MODULE_ID_USB_OTG_INTERRUPTS 0x000035CC // PLIB_USB_OTG_InterruptDisable@USB_MODULE_ID@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_OTG_InterruptEnable_USB_MODULE_ID_USB_OTG_INTERRUPTS 0x000035CD // PLIB_USB_OTG_InterruptEnable@USB_MODULE_ID@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_OTG_InterruptFlagClear_USB_MODULE_ID_USB_OTG_INTERRUPTS 0x000035CE // PLIB_USB_OTG_InterruptFlagClear@USB_MODULE_ID@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_OTG_InterruptFlagGet_USB_MODULE_ID_USB_OTG_INTERRUPTS 0x000035CF // PLIB_USB_OTG_InterruptFlagGet@USB_MODULE_ID@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_OTG_InterruptFlagSet_USB_MODULE_ID_USB_OTG_INTERRUPTS 0x000035D0 // PLIB_USB_OTG_InterruptFlagSet@USB_MODULE_ID@USB_OTG_INTERRUPTS
#define IDH_PLIB_USB_OTG_InterruptIsEnabled_USB_MODULE_ID_USB_INTERRUPTS 0x000035D1 // PLIB_USB_OTG_InterruptIsEnabled@USB_MODULE_ID@USB_INTERRUPTS
#define IDH_PLIB_USB_ActivityPending_USB_MODULE_ID         0x000035D2 // PLIB_USB_ActivityPending@USB_MODULE_ID
#define IDH_PLIB_USB_FrameNumberGet_USB_MODULE_ID          0x000035D3 // PLIB_USB_FrameNumberGet@USB_MODULE_ID
#define IDH_PLIB_USB_JStateIsActive_USB_MODULE_ID          0x000035D4 // PLIB_USB_JStateIsActive@USB_MODULE_ID
#define IDH_PLIB_USB_PacketTransferDisable_USB_MODULE_ID   0x000035D5 // PLIB_USB_PacketTransferDisable@USB_MODULE_ID
#define IDH_PLIB_USB_PacketTransferEnable_USB_MODULE_ID    0x000035D6 // PLIB_USB_PacketTransferEnable@USB_MODULE_ID
#define IDH_PLIB_USB_PacketTransferIsDisabled_USB_MODULE_ID 0x000035D7 // PLIB_USB_PacketTransferIsDisabled@USB_MODULE_ID
#define IDH_PLIB_USB_SE0InProgress_USB_MODULE_ID           0x000035D8 // PLIB_USB_SE0InProgress@USB_MODULE_ID
#define IDH_PLIB_USB_I2CInterfaceForExtModuleDisable_USB_MODULE_ID 0x000035D9 // PLIB_USB_I2CInterfaceForExtModuleDisable@USB_MODULE_ID
#define IDH_PLIB_USB_I2CInterfaceForExtModuleEnable_USB_MODULE_ID 0x000035DA // PLIB_USB_I2CInterfaceForExtModuleEnable@USB_MODULE_ID
#define IDH_PLIB_USB_TransceiverDisable_USB_MODULE_ID      0x000035DB // PLIB_USB_TransceiverDisable@USB_MODULE_ID
#define IDH_PLIB_USB_TransceiverEnable_USB_MODULE_ID       0x000035DC // PLIB_USB_TransceiverEnable@USB_MODULE_ID
#define IDH_PLIB_USB_ExternalComparatorMode2Pin_USB_MODULE_ID 0x000035DD // PLIB_USB_ExternalComparatorMode2Pin@USB_MODULE_ID
#define IDH_PLIB_USB_ExternalComparatorMode3Pin_USB_MODULE_ID 0x000035DE // PLIB_USB_ExternalComparatorMode3Pin@USB_MODULE_ID
#define IDH_PLIB_USB_PWMCounterDisable_USB_MODULE_ID       0x000035DF // PLIB_USB_PWMCounterDisable@USB_MODULE_ID
#define IDH_PLIB_USB_PWMCounterEnable_USB_MODULE_ID        0x000035E0 // PLIB_USB_PWMCounterEnable@USB_MODULE_ID
#define IDH_PLIB_USB_PWMDisable_USB_MODULE_ID              0x000035E1 // PLIB_USB_PWMDisable@USB_MODULE_ID
#define IDH_PLIB_USB_PWMEnable_USB_MODULE_ID               0x000035E2 // PLIB_USB_PWMEnable@USB_MODULE_ID
#define IDH_PLIB_USB_PWMPolaritiyActiveLow_USB_MODULE_ID   0x000035E3 // PLIB_USB_PWMPolaritiyActiveLow@USB_MODULE_ID
#define IDH_PLIB_USB_PWMPolarityActiveHigh_USB_MODULE_ID   0x000035E4 // PLIB_USB_PWMPolarityActiveHigh@USB_MODULE_ID
#define IDH_PLIB_USB_VBoostDisable_USB_MODULE_ID           0x000035E5 // PLIB_USB_VBoostDisable@USB_MODULE_ID
#define IDH_PLIB_USB_VBoostEnable_USB_MODULE_ID            0x000035E6 // PLIB_USB_VBoostEnable@USB_MODULE_ID
#define IDH_PLIB_USB_VBUSComparatorDisable_USB_MODULE_ID   0x000035E7 // PLIB_USB_VBUSComparatorDisable@USB_MODULE_ID
#define IDH_PLIB_USB_VBUSComparatorEnable_USB_MODULE_ID    0x000035E8 // PLIB_USB_VBUSComparatorEnable@USB_MODULE_ID
#define IDH_PLIB_USB_VBUSPullUpDisable_USB_MODULE_ID       0x000035E9 // PLIB_USB_VBUSPullUpDisable@USB_MODULE_ID
#define IDH_PLIB_USB_VBUSPullUpEnable_USB_MODULE_ID        0x000035EA // PLIB_USB_VBUSPullUpEnable@USB_MODULE_ID
#define IDH_PLIB_USB_EyePatternDisable_USB_MODULE_ID       0x000035EB // PLIB_USB_EyePatternDisable@USB_MODULE_ID
#define IDH_PLIB_USB_EyePatternEnable_USB_MODULE_ID        0x000035EC // PLIB_USB_EyePatternEnable@USB_MODULE_ID
#define IDH_PLIB_USB_ModuleIsBusy_USB_MODULE_ID            0x000035ED // PLIB_USB_ModuleIsBusy@USB_MODULE_ID
#define IDH_PLIB_USB_PingPongFreeze_USB_MODULE_ID          0x000035EE // PLIB_USB_PingPongFreeze@USB_MODULE_ID
#define IDH_PLIB_USB_PingPongReset_USB_MODULE_ID           0x000035EF // PLIB_USB_PingPongReset@USB_MODULE_ID
#define IDH_PLIB_USB_PingPongUnfreeze_USB_MODULE_ID        0x000035F0 // PLIB_USB_PingPongUnfreeze@USB_MODULE_ID
#define IDH_PLIB_USB_TokenSend_USB_MODULE_ID_USB_PID_uint8_t_uint8_t_bool 0x000035F1 // PLIB_USB_TokenSend@USB_MODULE_ID@USB_PID@uint8_t@uint8_t@bool
#define IDH_PLIB_USB_ExistsActivityPending_USB_MODULE_ID   0x000035F2 // PLIB_USB_ExistsActivityPending@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsALL_Interrupt_USB_MODULE_ID     0x000035F3 // PLIB_USB_ExistsALL_Interrupt@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsAutomaticSuspend_USB_MODULE_ID  0x000035F4 // PLIB_USB_ExistsAutomaticSuspend@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsBDTBaseAddress_USB_MODULE_ID    0x000035F5 // PLIB_USB_ExistsBDTBaseAddress@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsBDTFunctions_USB_MODULE_ID      0x000035F6 // PLIB_USB_ExistsBDTFunctions@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsBufferFreeze_USB_MODULE_ID      0x000035F7 // PLIB_USB_ExistsBufferFreeze@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsDeviceAddress_USB_MODULE_ID     0x000035F8 // PLIB_USB_ExistsDeviceAddress@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsEP0LowSpeedConnect_USB_MODULE_ID 0x000035F9 // PLIB_USB_ExistsEP0LowSpeedConnect@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsEP0NAKRetry_USB_MODULE_ID       0x000035FA // PLIB_USB_ExistsEP0NAKRetry@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsEPnRxEnable_USB_MODULE_ID       0x000035FB // PLIB_USB_ExistsEPnRxEnable@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsEPnTxRx_USB_MODULE_ID           0x000035FC // PLIB_USB_ExistsEPnTxRx@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsERR_Interrupt_USB_MODULE_ID     0x000035FD // PLIB_USB_ExistsERR_Interrupt@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsERR_InterruptStatus_USB_MODULE_ID 0x000035FE // PLIB_USB_ExistsERR_InterruptStatus@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsEyePattern_USB_MODULE_ID        0x000035FF // PLIB_USB_ExistsEyePattern@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsFrameNumber_USB_MODULE_ID       0x00003600 // PLIB_USB_ExistsFrameNumber@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsGEN_Interrupt_USB_MODULE_ID     0x00003601 // PLIB_USB_ExistsGEN_Interrupt@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsGEN_InterruptStatus_USB_MODULE_ID 0x00003602 // PLIB_USB_ExistsGEN_InterruptStatus@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsHostBusyWithToken_USB_MODULE_ID 0x00003603 // PLIB_USB_ExistsHostBusyWithToken@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsHostGeneratesReset_USB_MODULE_ID 0x00003604 // PLIB_USB_ExistsHostGeneratesReset@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLastDirection_USB_MODULE_ID     0x00003605 // PLIB_USB_ExistsLastDirection@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLastEndpoint_USB_MODULE_ID      0x00003606 // PLIB_USB_ExistsLastEndpoint@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLastPingPong_USB_MODULE_ID      0x00003607 // PLIB_USB_ExistsLastPingPong@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLastTransactionDetails_USB_MODULE_ID 0x00003608 // PLIB_USB_ExistsLastTransactionDetails@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLiveJState_USB_MODULE_ID        0x00003609 // PLIB_USB_ExistsLiveJState@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsLiveSingleEndedZero_USB_MODULE_ID 0x0000360A // PLIB_USB_ExistsLiveSingleEndedZero@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsModuleBusy_USB_MODULE_ID        0x0000360B // PLIB_USB_ExistsModuleBusy@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsModulePower_USB_MODULE_ID       0x0000360C // PLIB_USB_ExistsModulePower@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsNextTokenSpeed_USB_MODULE_ID    0x0000360D // PLIB_USB_ExistsNextTokenSpeed@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOnChipPullup_USB_MODULE_ID      0x0000360E // PLIB_USB_ExistsOnChipPullup@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOnChipTransceiver_USB_MODULE_ID 0x0000360F // PLIB_USB_ExistsOnChipTransceiver@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOpModeSelect_USB_MODULE_ID      0x00003610 // PLIB_USB_ExistsOpModeSelect@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_ASessionValid_USB_MODULE_ID 0x00003611 // PLIB_USB_ExistsOTG_ASessionValid@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_BSessionEnd_USB_MODULE_ID   0x00003612 // PLIB_USB_ExistsOTG_BSessionEnd@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_IDPinState_USB_MODULE_ID    0x00003613 // PLIB_USB_ExistsOTG_IDPinState@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_Interrupt_USB_MODULE_ID     0x00003614 // PLIB_USB_ExistsOTG_Interrupt@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_InterruptStatus_USB_MODULE_ID 0x00003615 // PLIB_USB_ExistsOTG_InterruptStatus@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_LineState_USB_MODULE_ID     0x00003616 // PLIB_USB_ExistsOTG_LineState@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_PullUpPullDown_USB_MODULE_ID 0x00003617 // PLIB_USB_ExistsOTG_PullUpPullDown@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_SessionValid_USB_MODULE_ID  0x00003618 // PLIB_USB_ExistsOTG_SessionValid@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_VbusCharge_USB_MODULE_ID    0x00003619 // PLIB_USB_ExistsOTG_VbusCharge@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_VbusDischarge_USB_MODULE_ID 0x0000361A // PLIB_USB_ExistsOTG_VbusDischarge@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsOTG_VbusPowerOnOff_USB_MODULE_ID 0x0000361B // PLIB_USB_ExistsOTG_VbusPowerOnOff@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsPacketTransfer_USB_MODULE_ID    0x0000361C // PLIB_USB_ExistsPacketTransfer@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsPingPongMode_USB_MODULE_ID      0x0000361D // PLIB_USB_ExistsPingPongMode@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsResumeSignaling_USB_MODULE_ID   0x0000361E // PLIB_USB_ExistsResumeSignaling@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsSleepEntryGuard_USB_MODULE_ID   0x0000361F // PLIB_USB_ExistsSleepEntryGuard@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsSOFThreshold_USB_MODULE_ID      0x00003620 // PLIB_USB_ExistsSOFThreshold@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsSpeedControl_USB_MODULE_ID      0x00003621 // PLIB_USB_ExistsSpeedControl@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsStartOfFrames_USB_MODULE_ID     0x00003622 // PLIB_USB_ExistsStartOfFrames@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsStopInIdle_USB_MODULE_ID        0x00003623 // PLIB_USB_ExistsStopInIdle@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsSuspend_USB_MODULE_ID           0x00003624 // PLIB_USB_ExistsSuspend@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsTokenEP_USB_MODULE_ID           0x00003625 // PLIB_USB_ExistsTokenEP@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsTokenPID_USB_MODULE_ID          0x00003626 // PLIB_USB_ExistsTokenPID@USB_MODULE_ID
#define IDH_PLIB_USB_ExistsUOEMonitor_USB_MODULE_ID        0x00003627 // PLIB_USB_ExistsUOEMonitor@USB_MODULE_ID
#define IDH_USB_BUFFER_DATA01                              0x00003628 // USB_BUFFER_DATA01
#define IDH_USB_BUFFER_DIRECTION                           0x00003629 // USB_BUFFER_DIRECTION
#define IDH_USB_BUFFER_PING_PONG                           0x0000362A // USB_BUFFER_PING_PONG
#define IDH_USB_BUFFER_SCHEDULE_DATA01                     0x0000362B // USB_BUFFER_SCHEDULE_DATA01
#define IDH_USB_EP_TXRX                                    0x0000362C // USB_EP_TXRX
#define IDH_USB_OPMODES                                    0x0000362D // USB_OPMODES
#define IDH_USB_OTG_INTERRUPTS                             0x0000362E // USB_OTG_INTERRUPTS
#define IDH_USB_OTG_PULL_UP_PULL_DOWN                      0x0000362F // USB_OTG_PULL_UP_PULL_DOWN
#define IDH_USB_PID                                        0x00003630 // USB_PID
#define IDH_USB_PING_PONG_MODE                             0x00003631 // USB_PING_PONG_MODE
#define IDH_USB_PING_PONG_STATE                            0x00003632 // USB_PING_PONG_STATE
#define IDH_USB_TOKEN_SPEED                                0x00003633 // USB_TOKEN_SPEED
#define IDH_USB_MAX_EP_NUMBER                              0x00003634 // USB_MAX_EP_NUMBER
#define IDH_PLIB_USB_Files                                 0x00003635 // PLIB USB Files
#define IDH_plib_usb_h                                     0x00003636 // plib_usb.h
#define IDH_Hi_Speed_USB_Peripheral_Library                0x00003637 // Hi-Speed USB Peripheral Library
#define IDH_PLIB_USBHS_Introduction                        0x00003638 // PLIB USBHS Introduction
#define IDH_PLIB_USBHS_Using_the_Library                   0x00003639 // PLIB USBHS Using the Library
#define IDH_PLIB_USBHS_Library_Overview                    0x0000363A // PLIB USBHS Library Overview
#define IDH_PLIB_USBHS_How_the_Library_Works               0x0000363B // PLIB USBHS How the Library Works
#define IDH_PLIB_USBHS_Configuring_the_Library             0x0000363C // PLIB USBHS Configuring the Library
#define IDH_PLIB_USBHS_Library_Interface                   0x0000363D // PLIB USBHS Library Interface
#define IDH_PLIB_USBHS_HighSpeedDisable_USBHS_MODULE_ID    0x0000363E // PLIB_USBHS_HighSpeedDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_HighSpeedEnable_USBHS_MODULE_ID     0x0000363F // PLIB_USBHS_HighSpeedEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ResetDisable_USBHS_MODULE_ID        0x00003640 // PLIB_USBHS_ResetDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ResetEnable_USBHS_MODULE_ID         0x00003641 // PLIB_USBHS_ResetEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ResumeDisable_USBHS_MODULE_ID       0x00003642 // PLIB_USBHS_ResumeDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ResumeEnable_USBHS_MODULE_ID        0x00003643 // PLIB_USBHS_ResumeEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SessionDisable_USBHS_MODULE_ID      0x00003644 // PLIB_USBHS_SessionDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SessionEnable_USBHS_MODULE_ID       0x00003645 // PLIB_USBHS_SessionEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SoftResetDisable_USBHS_MODULE_ID    0x00003646 // PLIB_USBHS_SoftResetDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SoftResetEnable_USBHS_MODULE_ID     0x00003647 // PLIB_USBHS_SoftResetEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SoftResetNRSTXEnable_USBHS_MODULE_ID 0x00003648 // PLIB_USBHS_SoftResetNRSTXEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SoftResetIsComplete_USBHS_MODULE_ID 0x00003649 // PLIB_USBHS_SoftResetIsComplete@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SuspendDisable_USBHS_MODULE_ID      0x0000364A // PLIB_USBHS_SuspendDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_SuspendEnable_USBHS_MODULE_ID       0x0000364B // PLIB_USBHS_SuspendEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DMAOperationEnable_USBHS_MODULE_ID_uint8_t_uint8_t_void___uint32_t_bool 0x0000364C // PLIB_USBHS_DMAOperationEnable@USBHS_MODULE_ID@uint8_t@uint8_t@void *@uint32_t@bool
#define IDH_PLIB_USBHS_TestModeEnter_USBHS_MODULE_ID_uint8_t 0x0000364D // PLIB_USBHS_TestModeEnter@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_TestModeExit_USBHS_MODULE_ID_uint8_t 0x0000364E // PLIB_USBHS_TestModeExit@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_PhyIDMonitoringDisable_USBHS_MODULE_ID 0x0000364F // PLIB_USBHS_PhyIDMonitoringDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_PhyIDMonitoringEnable_USBHS_MODULE_ID 0x00003650 // PLIB_USBHS_PhyIDMonitoringEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_USBIDOverrideDisable_USBHS_MODULE_ID 0x00003651 // PLIB_USBHS_USBIDOverrideDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_USBIDOverrideEnable_USBHS_MODULE_ID 0x00003652 // PLIB_USBHS_USBIDOverrideEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_USBIDOverrideValueSet_USBHS_MODULE_ID_USBHS_USBID_OVERRIDE_VALUE 0x00003653 // PLIB_USBHS_USBIDOverrideValueSet@USBHS_MODULE_ID@USBHS_USBID_OVERRIDE_VALUE
#define IDH_PLIB_USBHS_IsBDevice_USBHS_MODULE_ID           0x00003654 // PLIB_USBHS_IsBDevice@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_Endpoint0FIFOFlush_USBHS_MODULE_ID  0x00003655 // PLIB_USBHS_Endpoint0FIFOFlush@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_Endpoint0SetupPacketLoad_USBHS_MODULE_ID_void___uint8_t_uint8_t_uint8_t_uint32 0x00003656 // PLIB_USBHS_Endpoint0SetupPacketLoad@USBHS_MODULE_ID@void *@uint8_t@uint8_t@uint8_t@uint32_t
#define IDH_PLIB_USBHS_Endpoint0SetupPacketUnload_USBHS_MODULE_ID_void__ 0x00003657 // PLIB_USBHS_Endpoint0SetupPacketUnload@USBHS_MODULE_ID@void *
#define IDH_PLIB_USBHS_EndpointFIFOLoad_USBHS_MODULE_ID_uint8_t_void___size_t 0x00003658 // PLIB_USBHS_EndpointFIFOLoad@USBHS_MODULE_ID@uint8_t@void *@size_t
#define IDH_PLIB_USBHS_EndpointFIFOUnload_USBHS_MODULE_ID_uint8_t_void__ 0x00003659 // PLIB_USBHS_EndpointFIFOUnload@USBHS_MODULE_ID@uint8_t@void *
#define IDH_PLIB_USBHS_EndpointRxFIFOFlush_USBHS_MODULE_ID_uint8_t 0x0000365A // PLIB_USBHS_EndpointRxFIFOFlush@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_EndpointRxRequestClear_USBHS_MODULE_ID_uint8_t 0x0000365B // PLIB_USBHS_EndpointRxRequestClear@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_EndpointRxRequestEnable_USBHS_MODULE_ID_uint8_t 0x0000365C // PLIB_USBHS_EndpointRxRequestEnable@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_EndpointTxFIFOFlush_USBHS_MODULE_ID_uint8_t 0x0000365D // PLIB_USBHS_EndpointTxFIFOFlush@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_EP0DataEndSet_USBHS_MODULE_ID       0x0000365E // PLIB_USBHS_EP0DataEndSet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0INHandshakeClear_USBHS_MODULE_ID 0x0000365F // PLIB_USBHS_EP0INHandshakeClear@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0INHandshakeSend_USBHS_MODULE_ID  0x00003660 // PLIB_USBHS_EP0INHandshakeSend@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0INTokenSend_USBHS_MODULE_ID      0x00003661 // PLIB_USBHS_EP0INTokenSend@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0OUTHandshakeSend_USBHS_MODULE_ID 0x00003662 // PLIB_USBHS_EP0OUTHandshakeSend@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0RxPktRdyServiced_USBHS_MODULE_ID 0x00003663 // PLIB_USBHS_EP0RxPktRdyServiced@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0RxPktRdyServicedDataEnd_USBHS_MODULE_ID 0x00003664 // PLIB_USBHS_EP0RxPktRdyServicedDataEnd@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0SentStallClear_USBHS_MODULE_ID   0x00003665 // PLIB_USBHS_EP0SentStallClear@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0SetupEndServiced_USBHS_MODULE_ID 0x00003666 // PLIB_USBHS_EP0SetupEndServiced@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0StallDisable_USBHS_MODULE_ID     0x00003667 // PLIB_USBHS_EP0StallDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0StallEnable_USBHS_MODULE_ID      0x00003668 // PLIB_USBHS_EP0StallEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0StatusClear_USBHS_MODULE_ID_USBHS_EP0_ERROR 0x00003669 // PLIB_USBHS_EP0StatusClear@USBHS_MODULE_ID@USBHS_EP0_ERROR
#define IDH_PLIB_USBHS_EP0StatusGet_USBHS_MODULE_ID        0x0000366A // PLIB_USBHS_EP0StatusGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0TxPktRdy_USBHS_MODULE_ID         0x0000366B // PLIB_USBHS_EP0TxPktRdy@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_EP0TxPktRdyDataEnd_USBHS_MODULE_ID  0x0000366C // PLIB_USBHS_EP0TxPktRdyDataEnd@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_HostRxEndpointConfigure_USBHS_MODULE_ID_uint8_t_uint32_t_uint32_t_uint16_t_uin 0x0000366D // PLIB_USBHS_HostRxEndpointConfigure@USBHS_MODULE_ID@uint8_t@uint32_t@uint32_t@uint16_t@uint16_t@uint16_t@uint8_t@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_USBHS_HostTxEndpointConfigure_USBHS_MODULE_ID_uint8_t_uint32_t_uint32_t_uint16_t_uin 0x0000366E // PLIB_USBHS_HostTxEndpointConfigure@USBHS_MODULE_ID@uint8_t@uint32_t@uint32_t@uint16_t@uint16_t@uint16_t@uint8_t@uint8_t@uint8_t@uint8_t@uint8_t
#define IDH_PLIB_USBHS_RxEPINTokenSend_USBHS_MODULE_ID_uint8_t 0x0000366F // PLIB_USBHS_RxEPINTokenSend@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_RxEPStatusClear_USBHS_MODULE_ID_uint8_t_USBHS_RXEP_ERROR 0x00003670 // PLIB_USBHS_RxEPStatusClear@USBHS_MODULE_ID@uint8_t@USBHS_RXEP_ERROR
#define IDH_PLIB_USBHS_RxEPStatusGet_USBHS_MODULE_ID_uint8_t 0x00003671 // PLIB_USBHS_RxEPStatusGet@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_TxEPStatusClear_USBHS_MODULE_ID_uint8_t_USBHS_TXEP_ERROR 0x00003672 // PLIB_USBHS_TxEPStatusClear@USBHS_MODULE_ID@uint8_t@USBHS_TXEP_ERROR
#define IDH_PLIB_USBHS_TxEPStatusGet_USBHS_MODULE_ID_uint8_t 0x00003673 // PLIB_USBHS_TxEPStatusGet@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_GetEP0CSRAddress_USBHS_MODULE_ID    0x00003674 // PLIB_USBHS_GetEP0CSRAddress@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_GetEP0FIFOAddress_USBHS_MODULE_ID   0x00003675 // PLIB_USBHS_GetEP0FIFOAddress@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_LoadEPInIndex_USBHS_MODULE_ID_uint8_t 0x00003676 // PLIB_USBHS_LoadEPInIndex@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_TxInterruptDisable_USBHS_MODULE_ID_USBHS_EPTXRX_INTERRUPT 0x00003677 // PLIB_USBHS_TxInterruptDisable@USBHS_MODULE_ID@USBHS_EPTXRX_INTERRUPT
#define IDH_PLIB_USBHS_TxInterruptEnable_USBHS_MODULE_ID_USBHS_EPTXRX_INTERRUPT 0x00003678 // PLIB_USBHS_TxInterruptEnable@USBHS_MODULE_ID@USBHS_EPTXRX_INTERRUPT
#define IDH_PLIB_USBHS_GenInterruptDisable_USBHS_MODULE_ID_USBHS_GEN_INTERRUPT 0x00003679 // PLIB_USBHS_GenInterruptDisable@USBHS_MODULE_ID@USBHS_GEN_INTERRUPT
#define IDH_PLIB_USBHS_GenInterruptEnable_USBHS_MODULE_ID_USBHS_GEN_INTERRUPT 0x0000367A // PLIB_USBHS_GenInterruptEnable@USBHS_MODULE_ID@USBHS_GEN_INTERRUPT
#define IDH_PLIB_USBHS_GenInterruptFlagsGet_USBHS_MODULE_ID 0x0000367B // PLIB_USBHS_GenInterruptFlagsGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_InterruptEnableSet_USBHS_MODULE_ID_USBHS_GEN_INTERRUPT_USBHS_EPTXRX_INTERRUPT_ 0x0000367C // PLIB_USBHS_InterruptEnableSet@USBHS_MODULE_ID@USBHS_GEN_INTERRUPT@USBHS_EPTXRX_INTERRUPT@USBHS_EPTXRX_INTERRUPT
#define IDH_PLIB_USBHS_DMAInterruptDisable_USBHS_MODULE_ID_USBHS_DMA_INTERRUPT 0x0000367D // PLIB_USBHS_DMAInterruptDisable@USBHS_MODULE_ID@USBHS_DMA_INTERRUPT
#define IDH_PLIB_USBHS_DMAInterruptEnable_USBHS_MODULE_ID_USBHS_DMA_INTERRUPT 0x0000367E // PLIB_USBHS_DMAInterruptEnable@USBHS_MODULE_ID@USBHS_DMA_INTERRUPT
#define IDH_PLIB_USBHS_DMAInterruptFlagsGet_USBHS_MODULE_ID 0x0000367F // PLIB_USBHS_DMAInterruptFlagsGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_TxInterruptFlagsGet_USBHS_MODULE_ID 0x00003680 // PLIB_USBHS_TxInterruptFlagsGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_RxInterruptDisable_USBHS_MODULE_ID_USBHS_EPTXRX_INTERRUPT 0x00003681 // PLIB_USBHS_RxInterruptDisable@USBHS_MODULE_ID@USBHS_EPTXRX_INTERRUPT
#define IDH_PLIB_USBHS_RxInterruptEnable_USBHS_MODULE_ID_USBHS_EPTXRX_INTERRUPT 0x00003682 // PLIB_USBHS_RxInterruptEnable@USBHS_MODULE_ID@USBHS_EPTXRX_INTERRUPT
#define IDH_PLIB_USBHS_RxInterruptFlagsGet_USBHS_MODULE_ID 0x00003683 // PLIB_USBHS_RxInterruptFlagsGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DMAInterruptGet_USBHS_MODULE_ID     0x00003684 // PLIB_USBHS_DMAInterruptGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_GlobalInterruptDisable_USBHS_MODULE_ID 0x00003685 // PLIB_USBHS_GlobalInterruptDisable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_GlobalInterruptEnable_USBHS_MODULE_ID 0x00003686 // PLIB_USBHS_GlobalInterruptEnable@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DeviceAddressGet_USBHS_MODULE_ID    0x00003687 // PLIB_USBHS_DeviceAddressGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DeviceAddressSet_USBHS_MODULE_ID_uint8_t 0x00003688 // PLIB_USBHS_DeviceAddressSet@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_DeviceAttach_USBHS_MODULE_ID_uint32_t 0x00003689 // PLIB_USBHS_DeviceAttach@USBHS_MODULE_ID@uint32_t
#define IDH_PLIB_USBHS_DeviceConnect_USBHS_MODULE_ID       0x0000368A // PLIB_USBHS_DeviceConnect@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DeviceDetach_USBHS_MODULE_ID        0x0000368B // PLIB_USBHS_DeviceDetach@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DeviceDisconnect_USBHS_MODULE_ID    0x0000368C // PLIB_USBHS_DeviceDisconnect@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DeviceEPFIFOLoad_USBHS_MODULE_ID_uint8_t_void___size_t 0x0000368D // PLIB_USBHS_DeviceEPFIFOLoad@USBHS_MODULE_ID@uint8_t@void *@size_t
#define IDH_PLIB_USBHS_DeviceEPFIFOUnload_USBHS_MODULE_ID_uint8_t_void__ 0x0000368E // PLIB_USBHS_DeviceEPFIFOUnload@USBHS_MODULE_ID@uint8_t@void *
#define IDH_PLIB_USBHS_DeviceRxEndpointConfigure_USBHS_MODULE_ID_uint8_t_uint16_t_uint16_t_uint8_t_ui 0x0000368F // PLIB_USBHS_DeviceRxEndpointConfigure@USBHS_MODULE_ID@uint8_t@uint16_t@uint16_t@uint8_t@uint32_t
#define IDH_PLIB_USBHS_DeviceRxEndpointStallDisable_USBHS_MODULE_ID_uint8_t 0x00003690 // PLIB_USBHS_DeviceRxEndpointStallDisable@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_DeviceRxEndpointStallEnable_USBHS_MODULE_ID_uint8_t 0x00003691 // PLIB_USBHS_DeviceRxEndpointStallEnable@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_DeviceTxEndpointConfigure_USBHS_MODULE_ID_uint8_t_uint16_t_uint16_t_uint8_t_ui 0x00003692 // PLIB_USBHS_DeviceTxEndpointConfigure@USBHS_MODULE_ID@uint8_t@uint16_t@uint16_t@uint8_t@uint32_t
#define IDH_PLIB_USBHS_DeviceTxEndpointPacketReady_USBHS_MODULE_ID_uint8_t 0x00003693 // PLIB_USBHS_DeviceTxEndpointPacketReady@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_DeviceTxEndpointStallDisable_USBHS_MODULE_ID_uint8_t 0x00003694 // PLIB_USBHS_DeviceTxEndpointStallDisable@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_DeviceTxEndpointStallEnable_USBHS_MODULE_ID_uint8_t 0x00003695 // PLIB_USBHS_DeviceTxEndpointStallEnable@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_HostRxEndpointDataToggleClear_USBHS_MODULE_ID_uint8_t 0x00003696 // PLIB_USBHS_HostRxEndpointDataToggleClear@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_HostTxEndpointDataToggleClear_USBHS_MODULE_ID_uint8_t 0x00003697 // PLIB_USBHS_HostTxEndpointDataToggleClear@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_FullOrHighSpeedIsConnected_USBHS_MODULE_ID 0x00003698 // PLIB_USBHS_FullOrHighSpeedIsConnected@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_HighSpeedIsConnected_USBHS_MODULE_ID 0x00003699 // PLIB_USBHS_HighSpeedIsConnected@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_HostModeIsEnabled_USBHS_MODULE_ID   0x0000369A // PLIB_USBHS_HostModeIsEnabled@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ModuleSpeedGet_USBHS_MODULE_ID      0x0000369B // PLIB_USBHS_ModuleSpeedGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_DMAErrorGet_USBHS_MODULE_ID_uint8_t 0x0000369C // PLIB_USBHS_DMAErrorGet@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_GetReceiveDataCount_USBHS_MODULE_ID_uint8_t 0x0000369D // PLIB_USBHS_GetReceiveDataCount@USBHS_MODULE_ID@uint8_t
#define IDH_PLIB_USBHS_VbusLevelGet_USBHS_MODULE_ID        0x0000369E // PLIB_USBHS_VbusLevelGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_VBUSLevelGet_USBHS_MODULE_ID        0x0000369F // PLIB_USBHS_VBUSLevelGet@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsEndpointFIFO_USBHS_MODULE_ID  0x000036A0 // PLIB_USBHS_ExistsEndpointFIFO@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsEndpointOperations_USBHS_MODULE_ID 0x000036A1 // PLIB_USBHS_ExistsEndpointOperations@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsEP0Status_USBHS_MODULE_ID     0x000036A2 // PLIB_USBHS_ExistsEP0Status@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsHighSpeedSupport_USBHS_MODULE_ID 0x000036A3 // PLIB_USBHS_ExistsHighSpeedSupport@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsInterrupts_USBHS_MODULE_ID    0x000036A4 // PLIB_USBHS_ExistsInterrupts@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsModuleControl_USBHS_MODULE_ID 0x000036A5 // PLIB_USBHS_ExistsModuleControl@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsRxEPStatus_USBHS_MODULE_ID    0x000036A6 // PLIB_USBHS_ExistsRxEPStatus@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsSoftReset_USBHS_MODULE_ID     0x000036A7 // PLIB_USBHS_ExistsSoftReset@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsTxEPStatus_USBHS_MODULE_ID    0x000036A8 // PLIB_USBHS_ExistsTxEPStatus@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsClockResetControl_USBHS_MODULE_ID 0x000036A9 // PLIB_USBHS_ExistsClockResetControl@USBHS_MODULE_ID
#define IDH_PLIB_USBHS_ExistsUSBIDControl_USBHS_MODULE_ID  0x000036AA // PLIB_USBHS_ExistsUSBIDControl@USBHS_MODULE_ID
#define IDH_USBHS_CONFIGURATION                            0x000036AB // USBHS_CONFIGURATION
#define IDH_USBHS_DATA01                                   0x000036AC // USBHS_DATA01
#define IDH_USBHS_DMA_ASSERT_TIMING                        0x000036AD // USBHS_DMA_ASSERT_TIMING
#define IDH_USBHS_DMA_BURST_MODE                           0x000036AE // USBHS_DMA_BURST_MODE
#define IDH_USBHS_DMA_INTERRUPT                            0x000036AF // USBHS_DMA_INTERRUPT
#define IDH_USBHS_DMA_REQUEST_MODE                         0x000036B0 // USBHS_DMA_REQUEST_MODE
#define IDH_USBHS_DMA_TRANSFER_MODE                        0x000036B1 // USBHS_DMA_TRANSFER_MODE
#define IDH_USBHS_DYN_FIFO_PACKET_BUFFERING                0x000036B2 // USBHS_DYN_FIFO_PACKET_BUFFERING
#define IDH_USBHS_DYN_FIFO_SIZE                            0x000036B3 // USBHS_DYN_FIFO_SIZE
#define IDH_USBHS_ENDPOINT_DIRECTION                       0x000036B4 // USBHS_ENDPOINT_DIRECTION
#define IDH_USBHS_LPM_INTERRUPT                            0x000036B5 // USBHS_LPM_INTERRUPT
#define IDH_USBHS_LPM_LINK_STATE                           0x000036B6 // USBHS_LPM_LINK_STATE
#define IDH_USBHS_LPM_MODE                                 0x000036B7 // USBHS_LPM_MODE
#define IDH_USBHS_OPMODES                                  0x000036B8 // USBHS_OPMODES
#define IDH_USBHS_PKTS_PER_MICROFRAME                      0x000036B9 // USBHS_PKTS_PER_MICROFRAME
#define IDH_USBHS_SPEED                                    0x000036BA // USBHS_SPEED
#define IDH_USBHS_TEST_SPEED                               0x000036BB // USBHS_TEST_SPEED
#define IDH_USBHS_TRANSACTION_TYPE                         0x000036BC // USBHS_TRANSACTION_TYPE
#define IDH_USBHS_TXRX_FIFO_STATE                          0x000036BD // USBHS_TXRX_FIFO_STATE
#define IDH_USBHS_MAX_DMA_CHANNEL_NUMBER                   0x000036BE // USBHS_MAX_DMA_CHANNEL_NUMBER
#define IDH_USBHS_MAX_EP_NUMBER                            0x000036BF // USBHS_MAX_EP_NUMBER
#define IDH_PLIB_USBHS_Files                               0x000036C0 // PLIB USBHS Files
#define IDH_plib_usbhs_h                                   0x000036C1 // plib_usbhs.h
#define IDH_Watchdog_Timer_Peripheral_Library              0x000036C2 // Watchdog Timer Peripheral Library
#define IDH_PLIB_WDT_Introduction                          0x000036C3 // PLIB WDT Introduction
#define IDH_PLIB_WDT_Using_the_Library                     0x000036C4 // PLIB WDT Using the Library
#define IDH_PLIB_WDT_Hardware_Abstraction_Model            0x000036C5 // PLIB WDT Hardware Abstraction Model
#define IDH_PLIB_WDT_Library_Overview                      0x000036C6 // PLIB WDT Library Overview
#define IDH_PLIB_WDT_How_the_Library_Works                 0x000036C7 // PLIB WDT How the Library Works
#define IDH_PLIB_WDT_Configuring_the_Library               0x000036C8 // PLIB WDT Configuring the Library
#define IDH_PLIB_WDT_Library_Interface                     0x000036C9 // PLIB WDT Library Interface
#define IDH_PLIB_WDT_Disable_WDT_MODULE_ID                 0x000036CA // PLIB_WDT_Disable@WDT_MODULE_ID
#define IDH_PLIB_WDT_Enable_WDT_MODULE_ID                  0x000036CB // PLIB_WDT_Enable@WDT_MODULE_ID
#define IDH_PLIB_WDT_WindowDisable_WDT_MODULE_ID           0x000036CC // PLIB_WDT_WindowDisable@WDT_MODULE_ID
#define IDH_PLIB_WDT_WindowEnable_WDT_MODULE_ID            0x000036CD // PLIB_WDT_WindowEnable@WDT_MODULE_ID
#define IDH_PLIB_WDT_TimerClear_WDT_MODULE_ID              0x000036CE // PLIB_WDT_TimerClear@WDT_MODULE_ID
#define IDH_PLIB_WDT_IsEnabled_WDT_MODULE_ID               0x000036CF // PLIB_WDT_IsEnabled@WDT_MODULE_ID
#define IDH_PLIB_WDT_PostscalerValueGet_WDT_MODULE_ID      0x000036D0 // PLIB_WDT_PostscalerValueGet@WDT_MODULE_ID
#define IDH_PLIB_WDT_SleepModePostscalerValueGet_WDT_MODULE_ID 0x000036D1 // PLIB_WDT_SleepModePostscalerValueGet@WDT_MODULE_ID
#define IDH_PLIB_WDT_ExistsEnableControl_WDT_MODULE_ID     0x000036D2 // PLIB_WDT_ExistsEnableControl@WDT_MODULE_ID
#define IDH_PLIB_WDT_ExistsPostscalerValue_WDT_MODULE_ID   0x000036D3 // PLIB_WDT_ExistsPostscalerValue@WDT_MODULE_ID
#define IDH_PLIB_WDT_ExistsTimerClear_WDT_MODULE_ID        0x000036D4 // PLIB_WDT_ExistsTimerClear@WDT_MODULE_ID
#define IDH_PLIB_WDT_ExistsWindowEnable_WDT_MODULE_ID      0x000036D5 // PLIB_WDT_ExistsWindowEnable@WDT_MODULE_ID
#define IDH_PLIB_WDT_ExistsSleepModePostscalerValue_WDT_MODULE_ID 0x000036D6 // PLIB_WDT_ExistsSleepModePostscalerValue@WDT_MODULE_ID
#define IDH_WDT_MODULE_ID                                  0x000036D7 // WDT_MODULE_ID
#define IDH_PLIB_WDT_Files                                 0x000036D8 // PLIB WDT Files
#define IDH_plib_wdt_h                                     0x000036D9 // plib_wdt.h
#define IDH_plib_wdt_help_h                                0x000036DA // plib_wdt_help.h
#define IDH_Sample_Library_Help                            0x000036DB // Sample Library Help
#define IDH_SAMPLE_Introduction                            0x000036DC // SAMPLE Introduction
#define IDH_SAMPLE_Using_the_Library                       0x000036DD // SAMPLE Using the Library
#define IDH_SAMPLE_Library_Overview                        0x000036DE // SAMPLE Library Overview
#define IDH_SAMPLE_How_the_Library_Works                   0x000036DF // SAMPLE How the Library Works
#define IDH_SAMPLE_Core_Functionality                      0x000036E0 // SAMPLE Core Functionality
#define IDH_SAMPLE_Configuring_the_Library                 0x000036E1 // SAMPLE Configuring the Library
#define IDH_SAMPLE_MODULE_INTERRUPT_MODE                   0x000036E2 // SAMPLE_MODULE_INTERRUPT_MODE
#define IDH_SAMPLE_MODULE_INSTANCES_NUMBER                 0x000036E3 // SAMPLE_MODULE_INSTANCES_NUMBER
#define IDH_SAMPLE_MODULE_TIMEOUT                          0x000036E4 // SAMPLE_MODULE_TIMEOUT
#define IDH_SAMPLE_Building_the_Library                    0x000036E5 // SAMPLE Building the Library
#define IDH_SAMPLE_Library_Interface                       0x000036E6 // SAMPLE Library Interface
#define IDH_SAMPLE_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000036E7 // SAMPLE_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SAMPLE_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x000036E8 // SAMPLE_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_SAMPLE_Deinitialize_SYS_MODULE_OBJ             0x000036E9 // SAMPLE_Deinitialize@SYS_MODULE_OBJ
#define IDH_SAMPLE_Tasks_SYS_MODULE_OBJ                    0x000036EA // SAMPLE_Tasks@SYS_MODULE_OBJ
#define IDH_SAMPLE_Status_SYS_MODULE_OBJ                   0x000036EB // SAMPLE_Status@SYS_MODULE_OBJ
#define IDH_SAMPLE_DataGive_SYS_MODULE_INDEX_int           0x000036EC // SAMPLE_DataGive@SYS_MODULE_INDEX@int
#define IDH_SAMPLE_DataGet_SYS_MODULE_INDEX_int__          0x000036ED // SAMPLE_DataGet@SYS_MODULE_INDEX@int *
#define IDH_SAMPLE_DataStatus_SYS_MODULE_INDEX             0x000036EE // SAMPLE_DataStatus@SYS_MODULE_INDEX
#define IDH_SAMPLE_INDEX_0                                 0x000036EF // SAMPLE_INDEX_0
#define IDH_SAMPLE_INDEX_1                                 0x000036F0 // SAMPLE_INDEX_1
#define IDH_SAMPLE_MODULE_DATA_STATUS                      0x000036F1 // SAMPLE_MODULE_DATA_STATUS
#define IDH_SAMPLE_MODULE_INIT_DATA                        0x000036F2 // SAMPLE_MODULE_INIT_DATA
#define IDH_SAMPLE_Files                                   0x000036F3 // SAMPLE Files
#define IDH_sample_module_h                                0x000036F4 // sample_module.h
#define IDH_sample_module_config_template_h                0x000036F5 // sample_module_config_template.h
#define IDH_System_Service_Library_Help                    0x000036F6 // System Service Library Help
#define IDH_System_Service_Overview                        0x000036F7 // System Service Overview
#define IDH_SYSTEM_Introduction                            0x000036F8 // SYSTEM Introduction
#define IDH_SYSTEM_System_State_Machine                    0x000036F9 // SYSTEM System State Machine
#define IDH_SYSTEM_MPLAB_Harmony_Module_System_Interface   0x000036FA // SYSTEM MPLAB Harmony Module System Interface
#define IDH_SYSTEM_Using_the_SYS_ASSERT_Macro              0x000036FB // SYSTEM Using the SYS_ASSERT Macro
#define IDH_SYSTEM_Obtaining_System_Version_Information    0x000036FC // SYSTEM Obtaining System Version Information
#define IDH_SYSTEM_Library_Interface                       0x000036FD // SYSTEM Library Interface
#define IDH_MAIN_RETURN                                    0x000036FE // MAIN_RETURN
#define IDH_SYS_ASSERT                                     0x000036FF // SYS_ASSERT
#define IDH_SYS_Tasks                                      0x00003700 // SYS_Tasks
#define IDH_SYS_Initialize_void__                          0x00003701 // SYS_Initialize@void *
#define IDH_SYS_VersionGet                                 0x00003702 // SYS_VersionGet
#define IDH_SYS_VersionStrGet                              0x00003703 // SYS_VersionStrGet
#define IDH_MAIN_RETURN_CODES                              0x00003704 // MAIN_RETURN_CODES
#define IDH_SYS_MODULE_DEINITIALIZE_ROUTINE                0x00003705 // SYS_MODULE_DEINITIALIZE_ROUTINE
#define IDH_SYS_MODULE_INDEX                               0x00003706 // SYS_MODULE_INDEX
#define IDH_SYS_MODULE_INIT                                0x00003707 // SYS_MODULE_INIT
#define IDH_SYS_MODULE_INITIALIZE_ROUTINE                  0x00003708 // SYS_MODULE_INITIALIZE_ROUTINE
#define IDH_SYS_MODULE_OBJ                                 0x00003709 // SYS_MODULE_OBJ
#define IDH_SYS_MODULE_REINITIALIZE_ROUTINE                0x0000370A // SYS_MODULE_REINITIALIZE_ROUTINE
#define IDH_SYS_MODULE_STATUS_ROUTINE                      0x0000370B // SYS_MODULE_STATUS_ROUTINE
#define IDH_SYS_MODULE_TASKS_ROUTINE                       0x0000370C // SYS_MODULE_TASKS_ROUTINE
#define IDH_SYS_STATUS                                     0x0000370D // SYS_STATUS
#define IDH_MAIN_RETURN_CODE                               0x0000370E // MAIN_RETURN_CODE
#define IDH_SYS_MODULE_OBJ_INVALID                         0x0000370F // SYS_MODULE_OBJ_INVALID
#define IDH_SYS_MODULE_OBJ_STATIC                          0x00003710 // SYS_MODULE_OBJ_STATIC
#define IDH_SYS_MODULE_POWER_IDLE_RUN                      0x00003711 // SYS_MODULE_POWER_IDLE_RUN
#define IDH_SYS_MODULE_POWER_IDLE_STOP                     0x00003712 // SYS_MODULE_POWER_IDLE_STOP
#define IDH_SYS_MODULE_POWER_OFF                           0x00003713 // SYS_MODULE_POWER_OFF
#define IDH_SYS_MODULE_POWER_RUN_FULL                      0x00003714 // SYS_MODULE_POWER_RUN_FULL
#define IDH_SYS_MODULE_POWER_SLEEP                         0x00003715 // SYS_MODULE_POWER_SLEEP
#define IDH_SYSTEM_Files                                   0x00003716 // SYSTEM Files
#define IDH_sys_common_h                                   0x00003717 // sys_common.h
#define IDH_sys_module_h                                   0x00003718 // sys_module.h
#define IDH_system_h                                       0x00003719 // system.h
#define IDH_sys_init_h                                     0x0000371A // sys_init.h
#define IDH_Oscillator_System_Service_Library              0x0000371B // Oscillator System Service Library
#define IDH_SYSTEM_CLK_Introduction                        0x0000371C // SYSTEM CLK Introduction
#define IDH_SYSTEM_CLK_Using_the_Library                   0x0000371D // SYSTEM CLK Using the Library
#define IDH_SYSTEM_CLK_Abstraction_Model                   0x0000371E // SYSTEM CLK Abstraction Model
#define IDH_SYSTEM_CLK_Library_Overview                    0x0000371F // SYSTEM CLK Library Overview
#define IDH_SYSTEM_CLK_How_the_Library_Works               0x00003720 // SYSTEM CLK How the Library Works
#define IDH_SYSTEM_CLK_Initialization                      0x00003721 // SYSTEM CLK Initialization
#define IDH_SYSTEM_CLK_Changing_the_Clock                  0x00003722 // SYSTEM CLK Changing the Clock
#define IDH_SYSTEM_CLK_Using_Status_Functions              0x00003723 // SYSTEM CLK Using Status Functions
#define IDH_SYSTEM_CLK_Oscillator_Tuning                   0x00003724 // SYSTEM CLK Oscillator Tuning
#define IDH_SYSTEM_CLK_Configuring_the_Library             0x00003725 // SYSTEM CLK Configuring the Library
#define IDH_SYS_CLK_CONFIG_FREQ_ERROR_LIMIT                0x00003726 // SYS_CLK_CONFIG_FREQ_ERROR_LIMIT
#define IDH_SYS_CLK_CONFIG_PRIMARY_XTAL                    0x00003727 // SYS_CLK_CONFIG_PRIMARY_XTAL
#define IDH_SYS_CLK_CONFIG_SECONDARY_XTAL                  0x00003728 // SYS_CLK_CONFIG_SECONDARY_XTAL
#define IDH_SYS_CLK_CONFIG_SYSPLL_INP_DIVISOR              0x00003729 // SYS_CLK_CONFIG_SYSPLL_INP_DIVISOR
#define IDH_SYS_CLK_CONFIGBIT_USBPLL_DIVISOR               0x0000372A // SYS_CLK_CONFIGBIT_USBPLL_DIVISOR
#define IDH_SYS_CLK_CONFIGBIT_USBPLL_ENABLE                0x0000372B // SYS_CLK_CONFIGBIT_USBPLL_ENABLE
#define IDH_SYS_CLK_CONFIG_EXTERNAL_CLOCK                  0x0000372C // SYS_CLK_CONFIG_EXTERNAL_CLOCK
#define IDH_SYS_CLK_UPLL_BEFORE_DIV2_FREQ                  0x0000372D // SYS_CLK_UPLL_BEFORE_DIV2_FREQ
#define IDH_SYSTEM_CLK_Building_the_Library                0x0000372E // SYSTEM CLK Building the Library
#define IDH_SYSTEM_CLK_Library_Interface                   0x0000372F // SYSTEM CLK Library Interface
#define IDH_SYS_CLK_SystemFrequencyGet                     0x00003730 // SYS_CLK_SystemFrequencyGet
#define IDH_SYS_CLK_SystemFrequencySet_CLK_SOURCES_SYSTEM_uint32_t_bool 0x00003731 // SYS_CLK_SystemFrequencySet@CLK_SOURCES_SYSTEM@uint32_t@bool
#define IDH_SYS_CLK_PeripheralFrequencyGet_CLK_BUSES_PERIPHERAL 0x00003732 // SYS_CLK_PeripheralFrequencyGet@CLK_BUSES_PERIPHERAL
#define IDH_SYS_CLK_PeripheralFrequencySet_CLK_BUSES_PERIPHERAL_CLK_SOURCES_PERIPHERAL_uint32_t_bool 0x00003733 // SYS_CLK_PeripheralFrequencySet@CLK_BUSES_PERIPHERAL@CLK_SOURCES_PERIPHERAL@uint32_t@bool
#define IDH_SYS_CLK_ReferenceClockSetup_CLK_BUSES_REFERENCE_SYS_CLK_REFERENCE_SETUP__ 0x00003734 // SYS_CLK_ReferenceClockSetup@CLK_BUSES_REFERENCE@SYS_CLK_REFERENCE_SETUP *
#define IDH_SYS_CLK_ReferenceFrequencySet_CLK_BUSES_REFERENCE_CLK_SOURCES_REFERENCE_uint32_t_bool 0x00003735 // SYS_CLK_ReferenceFrequencySet@CLK_BUSES_REFERENCE@CLK_SOURCES_REFERENCE@uint32_t@bool
#define IDH_SYS_CLK_ReferenceFrequencyGet_CLK_BUSES_REFERENCE 0x00003736 // SYS_CLK_ReferenceFrequencyGet@CLK_BUSES_REFERENCE
#define IDH_SYS_CLK_ClockFailureCallbackRegister_SYS_CLK_ERROR_HANDLER 0x00003737 // SYS_CLK_ClockFailureCallbackRegister@SYS_CLK_ERROR_HANDLER
#define IDH_SYS_CLK_TaskError                              0x00003738 // SYS_CLK_TaskError
#define IDH_SYS_CLK_Initialize_SYS_CLK_INIT__              0x00003739 // SYS_CLK_Initialize@SYS_CLK_INIT *
#define IDH_SYS_CLK_SecondaryOscillatorDisable             0x0000373A // SYS_CLK_SecondaryOscillatorDisable
#define IDH_SYS_CLK_SecondaryOscillatorEnable              0x0000373B // SYS_CLK_SecondaryOscillatorEnable
#define IDH_SYS_CLK_SecondaryOscillatorIsEnabled           0x0000373C // SYS_CLK_SecondaryOscillatorIsEnabled
#define IDH_SYS_CLK_INIT                                   0x0000373D // SYS_CLK_INIT
#define IDH_CLK_BUSES_PERIPHERAL                           0x0000373E // CLK_BUSES_PERIPHERAL
#define IDH_CLK_BUSES_REFERENCE                            0x0000373F // CLK_BUSES_REFERENCE
#define IDH_CLK_SOURCES_PERIPHERAL                         0x00003740 // CLK_SOURCES_PERIPHERAL
#define IDH_CLK_SOURCES_REFERENCE                          0x00003741 // CLK_SOURCES_REFERENCE
#define IDH_CLK_SOURCES_SYSTEM                             0x00003742 // CLK_SOURCES_SYSTEM
#define IDH_SYS_CLK_ERROR_HANDLER                          0x00003743 // SYS_CLK_ERROR_HANDLER
#define IDH_SYS_CLK_REFERENCE_SETUP                        0x00003744 // SYS_CLK_REFERENCE_SETUP
#define IDH_SYS_CLK_STATUS                                 0x00003745 // SYS_CLK_STATUS
#define IDH_SYS_CLK_FRCTune_SYS_CLK_FRC_TUNING_TYPE        0x00003746 // SYS_CLK_FRCTune@SYS_CLK_FRC_TUNING_TYPE
#define IDH_SYS_CLK_FRC_TUNING_TYPE                        0x00003747 // SYS_CLK_FRC_TUNING_TYPE
#define IDH_SYSTEM_CLK_Files                               0x00003748 // SYSTEM CLK Files
#define IDH_sys_clk_h                                      0x00003749 // sys_clk.h
#define IDH_sys_clk_config_template_h                      0x0000374A // sys_clk_config_template.h
#define IDH_Command_Processor_System_Service_Library       0x0000374B // Command Processor System Service Library
#define IDH_SYSTEM_COMMAND_Introduction                    0x0000374C // SYSTEM COMMAND Introduction
#define IDH_SYSTEM_COMMAND_Using_the_Library               0x0000374D // SYSTEM COMMAND Using the Library
#define IDH_SYSTEM_COMMAND_Abstraction_Model               0x0000374E // SYSTEM COMMAND Abstraction Model
#define IDH_SYSTEM_COMMAND_Library_Overview                0x0000374F // SYSTEM COMMAND Library Overview
#define IDH_SYSTEM_COMMAND_How_the_Library_Works           0x00003750 // SYSTEM COMMAND How the Library Works
#define IDH_SYSTEM_COMMAND_System_Interaction              0x00003751 // SYSTEM COMMAND System Interaction
#define IDH_SYSTEM_COMMAND_Core_Functionality              0x00003752 // SYSTEM COMMAND Core Functionality
#define IDH_SYSTEM_COMMAND_Configuring_the_Library         0x00003753 // SYSTEM COMMAND Configuring the Library
#define IDH_SYSTEM_COMMAND_Building_the_Library            0x00003754 // SYSTEM COMMAND Building the Library
#define IDH_SYSTEM_COMMAND_Library_Interface               0x00003755 // SYSTEM COMMAND Library Interface
#define IDH_SYS_CMD_Initialize_SYS_MODULE_INIT___const     0x00003756 // SYS_CMD_Initialize@SYS_MODULE_INIT * const
#define IDH_SYS_CMD_DELETE_SYS_CMD_DEVICE_NODE_            0x00003757 // SYS_CMD_DELETE@SYS_CMD_DEVICE_NODE*
#define IDH_SYS_CMD_ADDGRP_SYS_CMD_DESCRIPTOR__int_char__char_ 0x00003758 // SYS_CMD_ADDGRP@SYS_CMD_DESCRIPTOR*@int@char*@char*
#define IDH_SYS_CMD_MESSAGE_char_                          0x00003759 // SYS_CMD_MESSAGE@char*
#define IDH_SYS_CMD_PRINT_char______                       0x0000375A // SYS_CMD_PRINT@char *@...
#define IDH_SYS_CMD_READY_TO_READ                          0x0000375B // SYS_CMD_READY_TO_READ
#define IDH_SYS_CMD_READY_TO_WRITE                         0x0000375C // SYS_CMD_READY_TO_WRITE
#define IDH_SYS_CMD_Tasks                                  0x0000375D // SYS_CMD_Tasks
#define IDH_SYS_CMD_RegisterCallback_SYS_CMD_CallbackFunction_SYS_CMD_EVENT 0x0000375E // SYS_CMD_RegisterCallback@SYS_CMD_CallbackFunction@SYS_CMD_EVENT
#define IDH_SYS_CMDIO_GET_HANDLE_short                     0x0000375F // SYS_CMDIO_GET_HANDLE@short
#define IDH_SYS_CMDIO_ADD_SYS_CMD_API__void__SYS_CMD_CONSOLE_IO_PARAM 0x00003760 // SYS_CMDIO_ADD@SYS_CMD_API*@void*@SYS_CMD_CONSOLE_IO_PARAM
#define IDH__promptStr                                     0x00003761 // _promptStr
#define IDH_COMMAND_HISTORY_DEPTH                          0x00003762 // COMMAND_HISTORY_DEPTH
#define IDH_ESC_SEQ_SIZE                                   0x00003763 // ESC_SEQ_SIZE
#define IDH_LINE_TERM                                      0x00003764 // LINE_TERM
#define IDH_MAX_CMD_ARGS                                   0x00003765 // MAX_CMD_ARGS
#define IDH_MAX_CMD_GROUP                                  0x00003766 // MAX_CMD_GROUP
#define IDH_SYS_CMD_MAX_LENGTH                             0x00003767 // SYS_CMD_MAX_LENGTH
#define IDH_SYS_CMD_READ_BUFFER_SIZE                       0x00003768 // SYS_CMD_READ_BUFFER_SIZE
#define IDH_SYS_CMD_DEVICE_NODE                            0x00003769 // SYS_CMD_DEVICE_NODE
#define IDH_SYS_CMD_INIT                                   0x0000376A // SYS_CMD_INIT
#define IDH_SYS_CMD_API                                    0x0000376B // SYS_CMD_API
#define IDH_SYS_CMD_DATA_RDY_FNC                           0x0000376C // SYS_CMD_DATA_RDY_FNC
#define IDH_SYS_CMD_DESCRIPTOR                             0x0000376D // SYS_CMD_DESCRIPTOR
#define IDH_SYS_CMD_DESCRIPTOR_TABLE                       0x0000376E // SYS_CMD_DESCRIPTOR_TABLE
#define IDH_SYS_CMD_DEVICE_LIST                            0x0000376F // SYS_CMD_DEVICE_LIST
#define IDH_SYS_CMD_FNC                                    0x00003770 // SYS_CMD_FNC
#define IDH_SYS_CMD_GETC_FNC                               0x00003771 // SYS_CMD_GETC_FNC
#define IDH_SYS_CMD_HANDLE                                 0x00003772 // SYS_CMD_HANDLE
#define IDH_SYS_CMD_INIT_DATA                              0x00003773 // SYS_CMD_INIT_DATA
#define IDH_SYS_CMD_MSG_FNC                                0x00003774 // SYS_CMD_MSG_FNC
#define IDH_SYS_CMD_PRINT_FNC                              0x00003775 // SYS_CMD_PRINT_FNC
#define IDH_SYS_CMD_PUTC_FNC                               0x00003776 // SYS_CMD_PUTC_FNC
#define IDH_SYS_CMD_READC_FNC                              0x00003777 // SYS_CMD_READC_FNC
#define IDH_SYS_CMD_STATE                                  0x00003778 // SYS_CMD_STATE
#define IDH_SYS_CMD_CONSOLE_IO_PARAM                       0x00003779 // SYS_CMD_CONSOLE_IO_PARAM
#define IDH_SYS_CMD_BUFFER_DMA_READY                       0x0000377A // SYS_CMD_BUFFER_DMA_READY
#define IDH_SYS_CONSOLE_MESSAGE                            0x0000377B // SYS_CONSOLE_MESSAGE
#define IDH_SYS_CONSOLE_PRINT                              0x0000377C // SYS_CONSOLE_PRINT
#define IDH_SYS_CMD_DEVICE_MAX_INSTANCES                   0x0000377D // SYS_CMD_DEVICE_MAX_INSTANCES
#define IDH_SYS_CMD_MESSAGE                                0x0000377E // SYS_CMD_MESSAGE
#define IDH_SYS_CMD_PRINT                                  0x0000377F // SYS_CMD_PRINT
#define IDH_SYS_CMD_CallbackFunction                       0x00003780 // SYS_CMD_CallbackFunction
#define IDH_SYS_CMD_EVENT                                  0x00003781 // SYS_CMD_EVENT
#define IDH_SYSTEM_COMMAND_Files                           0x00003782 // SYSTEM COMMAND Files
#define IDH_sys_command_h                                  0x00003783 // sys_command.h
#define IDH_Console_System_Service_Library                 0x00003784 // Console System Service Library
#define IDH_SYS_CONSOLE_Introduction                       0x00003785 // SYS CONSOLE Introduction
#define IDH_SYS_CONSOLE_Using_the_Library                  0x00003786 // SYS CONSOLE Using the Library
#define IDH_SYS_CONSOLE_Abstraction_Model                  0x00003787 // SYS CONSOLE Abstraction Model
#define IDH_SYS_CONSOLE_Library_Overview                   0x00003788 // SYS CONSOLE Library Overview
#define IDH_SYS_CONSOLE_How_the_Library_Works              0x00003789 // SYS CONSOLE How the Library Works
#define IDH_SYS_CONSOLE_Core_Functionality                 0x0000378A // SYS CONSOLE Core Functionality
#define IDH_SYS_CONSOLE_Core_Functions                     0x0000378B // SYS CONSOLE Core Functions
#define IDH_SYS_CONSOLE_Console_Device_Modules             0x0000378C // SYS CONSOLE Console Device Modules
#define IDH_SYS_CONSOLE_APPIO                              0x0000378D // SYS CONSOLE APPIO
#define IDH_SYS_CONSOLE_USB_CDC_Console_Device             0x0000378E // SYS CONSOLE USB-CDC Console Device
#define IDH_SYS_CONSOLE_UART_Console_Device                0x0000378F // SYS CONSOLE UART Console Device
#define IDH_SYS_CONSOLE_Configuring_the_Library            0x00003790 // SYS CONSOLE Configuring the Library
#define IDH_SYS_CONSOLE_Command_AppIO_Console_Device_Configuration_Options 0x00003791 // SYS CONSOLE Command AppIO Console Device Configuration Options
#define IDH_SYS_CONSOLE_USB_CDC_Console_Device_Configuration_Options 0x00003792 // SYS CONSOLE USB-CDC Console Device Configuration Options
#define IDH_SYS_CONSOLE_UART_Console_Device_Configuration_Options 0x00003793 // SYS CONSOLE UART Console Device Configuration Options
#define IDH_SYS_CONSOLE_Building_the_Library               0x00003794 // SYS CONSOLE Building the Library
#define IDH_SYS_CONSOLE_Library_Interface                  0x00003795 // SYS CONSOLE Library Interface
#define IDH_SYS_CONSOLE_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00003796 // SYS_CONSOLE_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_CONSOLE_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00003797 // SYS_CONSOLE_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_SYS_CONSOLE_Deinitialize_SYS_MODULE_OBJ        0x00003798 // SYS_CONSOLE_Deinitialize@SYS_MODULE_OBJ
#define IDH_SYS_CONSOLE_Tasks_SYS_MODULE_OBJ               0x00003799 // SYS_CONSOLE_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_CONSOLE_Status_SYS_MODULE_OBJ              0x0000379A // SYS_CONSOLE_Status@SYS_MODULE_OBJ
#define IDH_SYS_CONSOLE_Read_SYS_MODULE_INDEX_int_void___size_t 0x0000379B // SYS_CONSOLE_Read@SYS_MODULE_INDEX@int@void *@size_t
#define IDH_SYS_CONSOLE_Write_SYS_MODULE_INDEX_int_char___size_t 0x0000379C // SYS_CONSOLE_Write@SYS_MODULE_INDEX@int@char *@size_t
#define IDH_SYS_CONSOLE_RegisterCallback_SYS_MODULE_INDEX_consoleCallbackFunction_SYS_CONSOLE_EVENT 0x0000379D // SYS_CONSOLE_RegisterCallback@SYS_MODULE_INDEX@consoleCallbackFunction@SYS_CONSOLE_EVENT
#define IDH_SYS_CONSOLE_Flush_SYS_MODULE_INDEX             0x0000379E // SYS_CONSOLE_Flush@SYS_MODULE_INDEX
#define IDH_SYS_CONSOLE_OBJECT_INSTANCE                    0x0000379F // SYS_CONSOLE_OBJECT_INSTANCE
#define IDH_SYS_CONSOLE_DEVICE                             0x000037A0 // SYS_CONSOLE_DEVICE
#define IDH_SYS_CONSOLE_DEV_DESC                           0x000037A1 // SYS_CONSOLE_DEV_DESC
#define IDH_SYS_CONSOLE_INIT                               0x000037A2 // SYS_CONSOLE_INIT
#define IDH_STDERR_FILENO                                  0x000037A3 // STDERR_FILENO
#define IDH_STDIN_FILENO                                   0x000037A4 // STDIN_FILENO
#define IDH_STDOUT_FILENO                                  0x000037A5 // STDOUT_FILENO
#define IDH_SYS_CONSOLE_INDEX_0                            0x000037A6 // SYS_CONSOLE_INDEX_0
#define IDH_SYS_CONSOLE_INDEX_1                            0x000037A7 // SYS_CONSOLE_INDEX_1
#define IDH_SYS_CONSOLE_INDEX_2                            0x000037A8 // SYS_CONSOLE_INDEX_2
#define IDH_SYS_CONSOLE_INDEX_3                            0x000037A9 // SYS_CONSOLE_INDEX_3
#define IDH_CONSOLE_DEVICE_HANDLE_INVALID                  0x000037AA // CONSOLE_DEVICE_HANDLE_INVALID
#define IDH_SYS_CONSOLE_BUFFER_DMA_READY                   0x000037AB // SYS_CONSOLE_BUFFER_DMA_READY
#define IDH_SYS_CONSOLE_Files                              0x000037AC // SYS CONSOLE Files
#define IDH_sys_console_h                                  0x000037AD // sys_console.h
#define IDH_Debug_System_Service_Library                   0x000037AE // Debug System Service Library
#define IDH_SYS_DEBUG_Introduction                         0x000037AF // SYS DEBUG Introduction
#define IDH_SYS_DEBUG_Using_the_Library                    0x000037B0 // SYS DEBUG Using the Library
#define IDH_SYS_DEBUG_Abstraction_Model                    0x000037B1 // SYS DEBUG Abstraction Model
#define IDH_SYS_DEBUG_Library_Overview                     0x000037B2 // SYS DEBUG Library Overview
#define IDH_SYS_DEBUG_How_the_Library_Works                0x000037B3 // SYS DEBUG How the Library Works
#define IDH_SYS_DEBUG_Debug_System_Initialization          0x000037B4 // SYS DEBUG Debug System Initialization
#define IDH_SYS_DEBUG_Debug_Messages_and_Error_Reporting   0x000037B5 // SYS DEBUG Debug Messages and Error Reporting
#define IDH_SYS_DEBUG_Changing_the_System_Error_Level      0x000037B6 // SYS DEBUG Changing the System Error Level
#define IDH_SYS_DEBUG_Configuring_the_Library              0x000037B7 // SYS DEBUG Configuring the Library
#define IDH_SYS_DEBUG_Building_the_Library                 0x000037B8 // SYS DEBUG Building the Library
#define IDH_SYS_DEBUG_Library_Interface                    0x000037B9 // SYS DEBUG Library Interface
#define IDH_SYS_DEBUG_Deinitialize_SYS_MODULE_OBJ          0x000037BA // SYS_DEBUG_Deinitialize@SYS_MODULE_OBJ
#define IDH_SYS_DEBUG_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000037BB // SYS_DEBUG_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_DEBUG_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x000037BC // SYS_DEBUG_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_SYS_DEBUG_Status_SYS_MODULE_OBJ                0x000037BD // SYS_DEBUG_Status@SYS_MODULE_OBJ
#define IDH_SYS_DEBUG_Tasks_SYS_MODULE_OBJ                 0x000037BE // SYS_DEBUG_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_DEBUG_Message_char__                       0x000037BF // SYS_DEBUG_Message@char *
#define IDH_SYS_DEBUG_Print_char______                     0x000037C0 // SYS_DEBUG_Print@char *@...
#define IDH_SYS_DEBUG_ErrorLevelGet                        0x000037C1 // SYS_DEBUG_ErrorLevelGet
#define IDH_SYS_DEBUG_ErrorLevelSet_SYS_ERROR_LEVEL        0x000037C2 // SYS_DEBUG_ErrorLevelSet@SYS_ERROR_LEVEL
#define IDH_SYS_DEBUG_INIT                                 0x000037C3 // SYS_DEBUG_INIT
#define IDH_SYS_ERROR_LEVEL                                0x000037C4 // SYS_ERROR_LEVEL
#define IDH_SYS_DEBUG                                      0x000037C5 // SYS_DEBUG
#define IDH_SYS_DEBUG_INDEX_0                              0x000037C6 // SYS_DEBUG_INDEX_0
#define IDH_SYS_MESSAGE                                    0x000037C7 // SYS_MESSAGE
#define IDH_SYS_ERROR                                      0x000037C8 // SYS_ERROR
#define IDH_SYS_PRINT                                      0x000037C9 // SYS_PRINT
#define IDH_SYS_DEBUG_MESSAGE                              0x000037CA // SYS_DEBUG_MESSAGE
#define IDH_SYS_DEBUG_PRINT                                0x000037CB // SYS_DEBUG_PRINT
#define IDH_SYS_DEBUG_BreakPoint                           0x000037CC // SYS_DEBUG_BreakPoint
#define IDH_SYS_ERROR_PRINT                                0x000037CD // SYS_ERROR_PRINT
#define IDH__SYS_DEBUG_MESSAGE                             0x000037CE // _SYS_DEBUG_MESSAGE
#define IDH__SYS_DEBUG_PRINT                               0x000037CF // _SYS_DEBUG_PRINT
#define IDH_SYS_DEBUG_Files                                0x000037D0 // SYS DEBUG Files
#define IDH_sys_debug_h                                    0x000037D1 // sys_debug.h
#define IDH_Device_Control_System_Service_Library          0x000037D2 // Device Control System Service Library
#define IDH_SYSTEM_DEVCON_Introduction                     0x000037D3 // SYSTEM DEVCON Introduction
#define IDH_SYSTEM_DEVCON_Using_the_Library                0x000037D4 // SYSTEM DEVCON Using the Library
#define IDH_SYSTEM_DEVCON_Abstraction_Model                0x000037D5 // SYSTEM DEVCON Abstraction Model
#define IDH_SYSTEM_DEVCON_Library_Overview                 0x000037D6 // SYSTEM DEVCON Library Overview
#define IDH_SYSTEM_DEVCON_How_the_Library_Works            0x000037D7 // SYSTEM DEVCON How the Library Works
#define IDH_SYSTEM_DEVCON_System_Interaction               0x000037D8 // SYSTEM DEVCON System Interaction
#define IDH_SYSTEM_DEVCON_Core_Functionality               0x000037D9 // SYSTEM DEVCON Core Functionality
#define IDH_SYSTEM_DEVCON_L1_Cache                         0x000037DA // SYSTEM DEVCON L1 Cache
#define IDH_SYSTEM_DEVCON_Configuring_the_Library          0x000037DB // SYSTEM DEVCON Configuring the Library
#define IDH_SYSTEM_DEVCON_Building_the_Library             0x000037DC // SYSTEM DEVCON Building the Library
#define IDH_SYSTEM_DEVCON_Library_Interface                0x000037DD // SYSTEM DEVCON Library Interface
#define IDH_SYS_DEVCON_Deinitialize_SYS_MODULE_OBJ         0x000037DE // SYS_DEVCON_Deinitialize@SYS_MODULE_OBJ
#define IDH_SYS_DEVCON_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000037DF // SYS_DEVCON_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_DEVCON_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x000037E0 // SYS_DEVCON_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_SYS_DEVCON_Status_SYS_MODULE_OBJ               0x000037E1 // SYS_DEVCON_Status@SYS_MODULE_OBJ
#define IDH_SYS_DEVCON_Tasks_SYS_MODULE_OBJ                0x000037E2 // SYS_DEVCON_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_DEVCON_SystemLock                          0x000037E3 // SYS_DEVCON_SystemLock
#define IDH_SYS_DEVCON_SystemUnlock                        0x000037E4 // SYS_DEVCON_SystemUnlock
#define IDH_SYS_DEVCON_JTAGDisable                         0x000037E5 // SYS_DEVCON_JTAGDisable
#define IDH_SYS_DEVCON_JTAGEnable                          0x000037E6 // SYS_DEVCON_JTAGEnable
#define IDH_SYS_DEVCON_TraceDisable                        0x000037E7 // SYS_DEVCON_TraceDisable
#define IDH_SYS_DEVCON_TraceEnable                         0x000037E8 // SYS_DEVCON_TraceEnable
#define IDH_SYS_DEVCON_PerformanceConfig_unsigned_int      0x000037E9 // SYS_DEVCON_PerformanceConfig@unsigned int
#define IDH_SYS_DEVCON_PowerModeEnter_SYS_POWER_MODE       0x000037EA // SYS_DEVCON_PowerModeEnter@SYS_POWER_MODE
#define IDH_SYS_DEVCON_CacheClean_uint32_t_size_t          0x000037EB // SYS_DEVCON_CacheClean@uint32_t@size_t
#define IDH_SYS_DEVCON_CacheCoherencyGet                   0x000037EC // SYS_DEVCON_CacheCoherencyGet
#define IDH_SYS_DEVCON_CacheCoherencySet_SYS_CACHE_COHERENCY 0x000037ED // SYS_DEVCON_CacheCoherencySet@SYS_CACHE_COHERENCY
#define IDH_SYS_DEVCON_CacheFlush                          0x000037EE // SYS_DEVCON_CacheFlush
#define IDH_SYS_DEVCON_CacheInit_SYS_CACHE_COHERENCY       0x000037EF // SYS_DEVCON_CacheInit@SYS_CACHE_COHERENCY
#define IDH_SYS_DEVCON_CacheSync_uint32_t_size_t           0x000037F0 // SYS_DEVCON_CacheSync@uint32_t@size_t
#define IDH_SYS_DEVCON_DataCacheClean_uint32_t_size_t      0x000037F1 // SYS_DEVCON_DataCacheClean@uint32_t@size_t
#define IDH_SYS_DEVCON_DataCacheFlush                      0x000037F2 // SYS_DEVCON_DataCacheFlush
#define IDH_SYS_DEVCON_DataCacheInvalidate_uint32_t_size_t 0x000037F3 // SYS_DEVCON_DataCacheInvalidate@uint32_t@size_t
#define IDH_SYS_DEVCON_DataCacheLock_uint32_t_size_t       0x000037F4 // SYS_DEVCON_DataCacheLock@uint32_t@size_t
#define IDH_SYS_DEVCON_DataCacheAssociativityGet           0x000037F5 // SYS_DEVCON_DataCacheAssociativityGet
#define IDH_SYS_DEVCON_DataCacheLineSizeGet                0x000037F6 // SYS_DEVCON_DataCacheLineSizeGet
#define IDH_SYS_DEVCON_DataCacheLinesPerWayGet             0x000037F7 // SYS_DEVCON_DataCacheLinesPerWayGet
#define IDH_SYS_DEVCON_DataCacheSizeGet                    0x000037F8 // SYS_DEVCON_DataCacheSizeGet
#define IDH_SYS_DEVCON_InstructionCacheFlush               0x000037F9 // SYS_DEVCON_InstructionCacheFlush
#define IDH_SYS_DEVCON_InstructionCacheInvalidate_uint32_t_size_t 0x000037FA // SYS_DEVCON_InstructionCacheInvalidate@uint32_t@size_t
#define IDH_SYS_DEVCON_InstructionCacheLock_uint32_t_size_t 0x000037FB // SYS_DEVCON_InstructionCacheLock@uint32_t@size_t
#define IDH_SYS_DEVCON_InstructionCacheAssociativityGet    0x000037FC // SYS_DEVCON_InstructionCacheAssociativityGet
#define IDH_SYS_DEVCON_InstructionCacheLineSizeGet         0x000037FD // SYS_DEVCON_InstructionCacheLineSizeGet
#define IDH_SYS_DEVCON_InstructionCacheLinesPerWayGet      0x000037FE // SYS_DEVCON_InstructionCacheLinesPerWayGet
#define IDH_SYS_DEVCON_InstructionCacheSizeGet             0x000037FF // SYS_DEVCON_InstructionCacheSizeGet
#define IDH_SYS_DEVCON_HANDLE                              0x00003800 // SYS_DEVCON_HANDLE
#define IDH_SYS_DEVCON_INIT                                0x00003801 // SYS_DEVCON_INIT
#define IDH_SYS_DEVCON_INDEX_0                             0x00003802 // SYS_DEVCON_INDEX_0
#define IDH_SYS_CACHE_COHERENCY                            0x00003803 // SYS_CACHE_COHERENCY
#define IDH_SYS_POWER_MODE                                 0x00003804 // SYS_POWER_MODE
#define IDH_SYSTEM_DEVCON_Files                            0x00003805 // SYSTEM DEVCON Files
#define IDH_sys_devcon_h                                   0x00003806 // sys_devcon.h
#define IDH_DMA_System_Service_Library                     0x00003807 // DMA System Service Library
#define IDH_SYSTEM_DMA_Introduction                        0x00003808 // SYSTEM DMA Introduction
#define IDH_SYSTEM_DMA_Using_the_Library                   0x00003809 // SYSTEM DMA Using the Library
#define IDH_SYSTEM_DMA_Abstraction_Model                   0x0000380A // SYSTEM DMA Abstraction Model
#define IDH_SYSTEM_DMA_Library_Overview                    0x0000380B // SYSTEM DMA Library Overview
#define IDH_SYSTEM_DMA_How_the_Library_Works               0x0000380C // SYSTEM DMA How the Library Works
#define IDH_SYSTEM_DMA_Initialization                      0x0000380D // SYSTEM DMA Initialization
#define IDH_SYSTEM_DMA_Channel_Setup_and_Management        0x0000380E // SYSTEM DMA Channel Setup and Management
#define IDH_SYSTEM_DMA_Global_Control_and_Status           0x0000380F // SYSTEM DMA Global Control and Status
#define IDH_SYSTEM_DMA_Memory_to_Memory_Transfer           0x00003810 // SYSTEM DMA Memory to Memory Transfer
#define IDH_SYSTEM_DMA_Configuring_the_Library             0x00003811 // SYSTEM DMA Configuring the Library
#define IDH_SYSTEM_DMA_Building_the_Library                0x00003812 // SYSTEM DMA Building the Library
#define IDH_SYSTEM_DMA_Library_Interface                   0x00003813 // SYSTEM DMA Library Interface
#define IDH_SYS_DMA_TasksError_SYS_MODULE_OBJ              0x00003814 // SYS_DMA_TasksError@SYS_MODULE_OBJ
#define IDH_SYS_DMA_Initialize_SYS_MODULE_INIT___const     0x00003815 // SYS_DMA_Initialize@SYS_MODULE_INIT * const
#define IDH_SYS_DMA_TasksErrorISR_SYS_MODULE_OBJ_DMA_CHANNEL 0x00003816 // SYS_DMA_TasksErrorISR@SYS_MODULE_OBJ@DMA_CHANNEL
#define IDH_SYS_DMA_TasksISR_SYS_MODULE_OBJ_DMA_CHANNEL    0x00003817 // SYS_DMA_TasksISR@SYS_MODULE_OBJ@DMA_CHANNEL
#define IDH_SYS_DMA_ChannelAbortEventSet_SYS_DMA_CHANNEL_HANDLE_DMA_TRIGGER_SOURCE 0x00003818 // SYS_DMA_ChannelAbortEventSet@SYS_DMA_CHANNEL_HANDLE@DMA_TRIGGER_SOURCE
#define IDH_SYS_DMA_ChannelAllocate_DMA_CHANNEL            0x00003819 // SYS_DMA_ChannelAllocate@DMA_CHANNEL
#define IDH_SYS_DMA_ChannelDisable_SYS_DMA_CHANNEL_HANDLE  0x0000381A // SYS_DMA_ChannelDisable@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelEnable_SYS_DMA_CHANNEL_HANDLE   0x0000381B // SYS_DMA_ChannelEnable@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelForceAbort_SYS_DMA_CHANNEL_HANDLE 0x0000381C // SYS_DMA_ChannelForceAbort@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelForceStart_SYS_DMA_CHANNEL_HANDLE 0x0000381D // SYS_DMA_ChannelForceStart@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelIsBusy_SYS_DMA_CHANNEL_HANDLE   0x0000381E // SYS_DMA_ChannelIsBusy@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelRelease_SYS_DMA_CHANNEL_HANDLE  0x0000381F // SYS_DMA_ChannelRelease@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelSetupMatchAbortMode_SYS_DMA_CHANNEL_HANDLE_uint16_t_DMA_PATTERN_LENGTH_SYS 0x00003820 // SYS_DMA_ChannelSetupMatchAbortMode@SYS_DMA_CHANNEL_HANDLE@uint16_t@DMA_PATTERN_LENGTH@SYS_DMA_CHANNEL_IGNORE_MATCH@uint8_t
#define IDH_SYS_DMA_ChannelTransferAdd_SYS_DMA_CHANNEL_HANDLE_void___size_t_void___size_t_size_t 0x00003821 // SYS_DMA_ChannelTransferAdd@SYS_DMA_CHANNEL_HANDLE@void *@size_t@void *@size_t@size_t
#define IDH_SYS_DMA_ChannelErrorGet_SYS_DMA_CHANNEL_HANDLE 0x00003822 // SYS_DMA_ChannelErrorGet@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelTransferEventHandlerSet_SYS_DMA_CHANNEL_HANDLE_SYS_DMA_CHANNEL_TRANSFER_EV 0x00003823 // SYS_DMA_ChannelTransferEventHandlerSet@SYS_DMA_CHANNEL_HANDLE@SYS_DMA_CHANNEL_TRANSFER_EVENT_HANDLER@uintptr_t
#define IDH_SYS_DMA_ChannelCRCGet                          0x00003824 // SYS_DMA_ChannelCRCGet
#define IDH_SYS_DMA_ChannelCRCSet_SYS_DMA_CHANNEL_HANDLE_SYS_DMA_CHANNEL_OPERATION_MODE_CRC 0x00003825 // SYS_DMA_ChannelCRCSet@SYS_DMA_CHANNEL_HANDLE@SYS_DMA_CHANNEL_OPERATION_MODE_CRC
#define IDH_SYS_DMA_ChannelSetup_SYS_DMA_CHANNEL_HANDLE_SYS_DMA_CHANNEL_OP_MODE_DMA_TRIGGER_SOURCE 0x00003826 // SYS_DMA_ChannelSetup@SYS_DMA_CHANNEL_HANDLE@SYS_DMA_CHANNEL_OP_MODE@DMA_TRIGGER_SOURCE
#define IDH_SYS_DMA_ChannelDestinationTransferredSizeGet_SYS_DMA_CHANNEL_HANDLE 0x00003827 // SYS_DMA_ChannelDestinationTransferredSizeGet@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelSourceTransferredSizeGet_SYS_DMA_CHANNEL_HANDLE 0x00003828 // SYS_DMA_ChannelSourceTransferredSizeGet@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelTransferSet_SYS_DMA_CHANNEL_HANDLE_void___size_t_void___size_t_size_t 0x00003829 // SYS_DMA_ChannelTransferSet@SYS_DMA_CHANNEL_HANDLE@void *@size_t@void *@size_t@size_t
#define IDH_SYS_DMA_ChannelResume_SYS_DMA_CHANNEL_HANDLE   0x0000382A // SYS_DMA_ChannelResume@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_ChannelSuspend_SYS_DMA_CHANNEL_HANDLE  0x0000382B // SYS_DMA_ChannelSuspend@SYS_DMA_CHANNEL_HANDLE
#define IDH_SYS_DMA_IsBusy                                 0x0000382C // SYS_DMA_IsBusy
#define IDH_SYS_DMA_Resume                                 0x0000382D // SYS_DMA_Resume
#define IDH_SYS_DMA_Suspend                                0x0000382E // SYS_DMA_Suspend
#define IDH_SYS_DMA_CHANNEL_TRANSFER_EVENT_HANDLER         0x0000382F // SYS_DMA_CHANNEL_TRANSFER_EVENT_HANDLER
#define IDH_SYSTEM_DMA_Files                               0x00003830 // SYSTEM DMA Files
#define IDH_sys_dma_h                                      0x00003831 // sys_dma.h
#define IDH_File_System_Service_Library                    0x00003832 // File System Service Library
#define IDH_SYSTEM_FS_Introduction                         0x00003833 // SYSTEM FS Introduction
#define IDH_SYSTEM_FS_Porting_Guide                        0x00003834 // SYSTEM FS Porting Guide
#define IDH_SYSTEM_FS_Comparison_of_API_Names              0x00003835 // SYSTEM FS Comparison of API Names
#define IDH_SYSTEM_FS_Initialization                       0x00003836 // SYSTEM FS Initialization
#define IDH_SYSTEM_FS_System_Configuration                 0x00003837 // SYSTEM FS System Configuration
#define IDH_SYSTEM_FS_Mounting_a_Volume                    0x00003838 // SYSTEM FS Mounting a Volume
#define IDH_SYSTEM_FS_Opening_a_File                       0x00003839 // SYSTEM FS Opening a File
#define IDH_SYSTEM_FS_Reading_a_Files                      0x0000383A // SYSTEM FS Reading a Files
#define IDH_SYSTEM_FS_Writing_a_File                       0x0000383B // SYSTEM FS Writing a File
#define IDH_SYSTEM_FS_Closing_a_File                       0x0000383C // SYSTEM FS Closing a File
#define IDH_SYSTEM_FS_File_EOF                             0x0000383D // SYSTEM FS File EOF
#define IDH_SYSTEM_FS_File_Tell                            0x0000383E // SYSTEM FS File Tell
#define IDH_SYSTEM_FS_File_Seek                            0x0000383F // SYSTEM FS File Seek
#define IDH_SYSTEM_FS_SYS_FS_Tasks                         0x00003840 // SYSTEM FS SYS_FS_Tasks
#define IDH_SYSTEM_FS_Using_the_Library                    0x00003841 // SYSTEM FS Using the Library
#define IDH_SYSTEM_FS_Abstraction_Model                    0x00003842 // SYSTEM FS Abstraction Model
#define IDH_SYSTEM_FS_Library_Overview                     0x00003843 // SYSTEM FS Library Overview
#define IDH_SYSTEM_FS_How_the_Library_Works                0x00003844 // SYSTEM FS How the Library Works
#define IDH_SYSTEM_FS_Application_Interaction              0x00003845 // SYSTEM FS Application Interaction
#define IDH_SYSTEM_FS_Using_the_File_System                0x00003846 // SYSTEM FS Using the File System
#define IDH_SYSTEM_FS_Configuring_the_Library              0x00003847 // SYSTEM FS Configuring the Library
#define IDH_SYS_FS_AUTOMOUNT_ENABLE                        0x00003848 // SYS_FS_AUTOMOUNT_ENABLE
#define IDH_SYS_FS_MAX_FILE_SYSTEM_TYPE                    0x00003849 // SYS_FS_MAX_FILE_SYSTEM_TYPE
#define IDH_SYS_FS_MAX_FILES                               0x0000384A // SYS_FS_MAX_FILES
#define IDH_SYS_FS_MEDIA_MAX_BLOCK_SIZE                    0x0000384B // SYS_FS_MEDIA_MAX_BLOCK_SIZE
#define IDH_SYS_FS_MEDIA_NUMBER                            0x0000384C // SYS_FS_MEDIA_NUMBER
#define IDH_SYS_FS_VOLUME_NUMBER                           0x0000384D // SYS_FS_VOLUME_NUMBER
#define IDH_SYSTEM_FS_Building_the_Library                 0x0000384E // SYSTEM FS Building the Library
#define IDH_SYSTEM_FS_Library_Interface                    0x0000384F // SYSTEM FS Library Interface
#define IDH_SYS_FS_FileClose_SYS_FS_HANDLE                 0x00003850 // SYS_FS_FileClose@SYS_FS_HANDLE
#define IDH_SYS_FS_FileEOF_SYS_FS_HANDLE                   0x00003851 // SYS_FS_FileEOF@SYS_FS_HANDLE
#define IDH_SYS_FS_FileOpen_char__SYS_FS_FILE_OPEN_ATTRIBUTES 0x00003852 // SYS_FS_FileOpen@char*@SYS_FS_FILE_OPEN_ATTRIBUTES
#define IDH_SYS_FS_FileSeek_SYS_FS_HANDLE_int32_t_SYS_FS_FILE_SEEK_CONTROL 0x00003853 // SYS_FS_FileSeek@SYS_FS_HANDLE@int32_t@SYS_FS_FILE_SEEK_CONTROL
#define IDH_SYS_FS_FileSize_SYS_FS_HANDLE                  0x00003854 // SYS_FS_FileSize@SYS_FS_HANDLE
#define IDH_SYS_FS_FileTell_SYS_FS_HANDLE                  0x00003855 // SYS_FS_FileTell@SYS_FS_HANDLE
#define IDH_SYS_FS_FileNameGet_SYS_FS_HANDLE_uint8_t__uint16_t 0x00003856 // SYS_FS_FileNameGet@SYS_FS_HANDLE@uint8_t*@uint16_t
#define IDH_SYS_FS_FilePrintf_SYS_FS_HANDLE_char______     0x00003857 // SYS_FS_FilePrintf@SYS_FS_HANDLE@char *@...
#define IDH_SYS_FS_FileTestError_SYS_FS_HANDLE             0x00003858 // SYS_FS_FileTestError@SYS_FS_HANDLE
#define IDH_SYS_FS_FileDirectoryModeSet_char__SYS_FS_FILE_DIR_ATTR_SYS_FS_FILE_DIR_ATTR 0x00003859 // SYS_FS_FileDirectoryModeSet@char*@SYS_FS_FILE_DIR_ATTR@SYS_FS_FILE_DIR_ATTR
#define IDH_SYS_FS_FileDirectoryRemove_char_               0x0000385A // SYS_FS_FileDirectoryRemove@char*
#define IDH_SYS_FS_FileDirectoryRenameMove_char___char__   0x0000385B // SYS_FS_FileDirectoryRenameMove@char *@char *
#define IDH_SYS_FS_FileDirectoryTimeSet_char__SYS_FS_TIME__ 0x0000385C // SYS_FS_FileDirectoryTimeSet@char*@SYS_FS_TIME *
#define IDH_SYS_FS_FileTruncate_SYS_FS_HANDLE              0x0000385D // SYS_FS_FileTruncate@SYS_FS_HANDLE
#define IDH_SYS_FS_FileCharacterPut_SYS_FS_HANDLE_char     0x0000385E // SYS_FS_FileCharacterPut@SYS_FS_HANDLE@char
#define IDH_SYS_FS_FileStringGet_SYS_FS_HANDLE_char__uint32_t 0x0000385F // SYS_FS_FileStringGet@SYS_FS_HANDLE@char*@uint32_t
#define IDH_SYS_FS_FileStringPut_SYS_FS_HANDLE_char__      0x00003860 // SYS_FS_FileStringPut@SYS_FS_HANDLE@char *
#define IDH_SYS_FS_Error                                   0x00003861 // SYS_FS_Error
#define IDH_SYS_FS_FileError_SYS_FS_HANDLE                 0x00003862 // SYS_FS_FileError@SYS_FS_HANDLE
#define IDH_SYS_FS_FileRead_SYS_FS_HANDLE_void___size_t    0x00003863 // SYS_FS_FileRead@SYS_FS_HANDLE@void *@size_t
#define IDH_SYS_FS_FileWrite_SYS_FS_HANDLE_void___size_t   0x00003864 // SYS_FS_FileWrite@SYS_FS_HANDLE@void *@size_t
#define IDH_SYS_FS_CurrentWorkingDirectoryGet_char___uint32_t 0x00003865 // SYS_FS_CurrentWorkingDirectoryGet@char *@uint32_t
#define IDH_SYS_FS_DirectoryChange_char_                   0x00003866 // SYS_FS_DirectoryChange@char*
#define IDH_SYS_FS_DirectoryMake_char_                     0x00003867 // SYS_FS_DirectoryMake@char*
#define IDH_SYS_FS_DirClose_SYS_FS_HANDLE                  0x00003868 // SYS_FS_DirClose@SYS_FS_HANDLE
#define IDH_SYS_FS_DirOpen_char_                           0x00003869 // SYS_FS_DirOpen@char*
#define IDH_SYS_FS_DirRead_SYS_FS_HANDLE_SYS_FS_FSTAT__    0x0000386A // SYS_FS_DirRead@SYS_FS_HANDLE@SYS_FS_FSTAT *
#define IDH_SYS_FS_DirSearch_SYS_FS_HANDLE_char___SYS_FS_FILE_DIR_ATTR_SYS_FS_FSTAT__ 0x0000386B // SYS_FS_DirSearch@SYS_FS_HANDLE@char *@SYS_FS_FILE_DIR_ATTR@SYS_FS_FSTAT *
#define IDH_SYS_FS_FileSync_SYS_FS_HANDLE                  0x0000386C // SYS_FS_FileSync@SYS_FS_HANDLE
#define IDH_SYS_FS_DirRewind_SYS_FS_HANDLE                 0x0000386D // SYS_FS_DirRewind@SYS_FS_HANDLE
#define IDH_SYS_FS_FileStat_char___SYS_FS_FSTAT__          0x0000386E // SYS_FS_FileStat@char *@SYS_FS_FSTAT *
#define IDH_SYS_FS_Initialize_void_                        0x0000386F // SYS_FS_Initialize@void*
#define IDH_SYS_FS_Mount_char___char___SYS_FS_FILE_SYSTEM_TYPE_unsigned_long_void__ 0x00003870 // SYS_FS_Mount@char *@char *@SYS_FS_FILE_SYSTEM_TYPE@unsigned long@void *
#define IDH_SYS_FS_Tasks                                   0x00003871 // SYS_FS_Tasks
#define IDH_SYS_FS_Unmount_char__                          0x00003872 // SYS_FS_Unmount@char *
#define IDH_SYS_FS_CurrentDriveGet_char_                   0x00003873 // SYS_FS_CurrentDriveGet@char*
#define IDH_SYS_FS_CurrentDriveSet_char_                   0x00003874 // SYS_FS_CurrentDriveSet@char*
#define IDH_SYS_FS_DriveLabelGet_char__char___uint32_t__   0x00003875 // SYS_FS_DriveLabelGet@char*@char *@uint32_t *
#define IDH_SYS_FS_DriveLabelSet_char___char__             0x00003876 // SYS_FS_DriveLabelSet@char *@char *
#define IDH_SYS_FS_DriveFormat_char__SYS_FS_FORMAT_uint32_t 0x00003877 // SYS_FS_DriveFormat@char*@SYS_FS_FORMAT@uint32_t
#define IDH_SYS_FS_DrivePartition_char___uint32_t_void__   0x00003878 // SYS_FS_DrivePartition@char *@uint32_t@void *
#define IDH_SYS_FS_DriveSectorGet_char___uint32_t___uint32_t__ 0x00003879 // SYS_FS_DriveSectorGet@char *@uint32_t *@uint32_t *
#define IDH_SYS_FS_EventHandlerSet_void___uintptr_t        0x0000387A // SYS_FS_EventHandlerSet@void *@uintptr_t
#define IDH_SYS_FS_ERROR                                   0x0000387B // SYS_FS_ERROR
#define IDH_SYS_FS_FILE_OPEN_ATTRIBUTES                    0x0000387C // SYS_FS_FILE_OPEN_ATTRIBUTES
#define IDH_SYS_FS_FILE_SEEK_CONTROL                       0x0000387D // SYS_FS_FILE_SEEK_CONTROL
#define IDH_SYS_FS_FILE_SYSTEM_TYPE                        0x0000387E // SYS_FS_FILE_SYSTEM_TYPE
#define IDH_SYS_FS_FSTAT                                   0x0000387F // SYS_FS_FSTAT
#define IDH_SYS_FS_FUNCTIONS                               0x00003880 // SYS_FS_FUNCTIONS
#define IDH_SYS_FS_HANDLE                                  0x00003881 // SYS_FS_HANDLE
#define IDH_SYS_FS_REGISTRATION_TABLE                      0x00003882 // SYS_FS_REGISTRATION_TABLE
#define IDH_SYS_FS_RESULT                                  0x00003883 // SYS_FS_RESULT
#define IDH_FAT_FS_MAX_LFN                                 0x00003884 // FAT_FS_MAX_LFN
#define IDH_FAT_FS_MAX_SS                                  0x00003885 // FAT_FS_MAX_SS
#define IDH_FAT_FS_USE_LFN                                 0x00003886 // FAT_FS_USE_LFN
#define IDH_SYS_FS_HANDLE_INVALID                          0x00003887 // SYS_FS_HANDLE_INVALID
#define IDH_SYS_FS_FILE_DIR_ATTR                           0x00003888 // SYS_FS_FILE_DIR_ATTR
#define IDH_SYS_FS_TIME                                    0x00003889 // SYS_FS_TIME
#define IDH_SYS_FS_FORMAT                                  0x0000388A // SYS_FS_FORMAT
#define IDH_SYS_FS_EVENT                                   0x0000388B // SYS_FS_EVENT
#define IDH_SYS_FS_EVENT_HANDLER                           0x0000388C // SYS_FS_EVENT_HANDLER
#define IDH_SYSTEM_FS_Files                                0x0000388D // SYSTEM FS Files
#define IDH_sys_fs_h                                       0x0000388E // sys_fs.h
#define IDH_sys_fs_config_template_h                       0x0000388F // sys_fs_config_template.h
#define IDH_Input_System_Service_Library                   0x00003890 // Input System Service Library
#define IDH_input_system_service_intro                     0x00003891 // input_system_service intro
#define IDH_input_system_service_Using                     0x00003892 // input_system_service Using
#define IDH_input_system_service_abstract                  0x00003893 // input_system_service abstract
#define IDH_input_system_service_overview                  0x00003894 // input_system_service overview
#define IDH_input_system_service_config_lib                0x00003895 // input_system_service config lib
#define IDH_input_system_service_build_lib                 0x00003896 // input_system_service build lib
#define IDH_Interrupt_System_Service_Library               0x00003897 // Interrupt System Service Library
#define IDH_SYSTEM_INT_Introduction                        0x00003898 // SYSTEM INT Introduction
#define IDH_SYSTEM_INT_Using_the_Library                   0x00003899 // SYSTEM INT Using the Library
#define IDH_SYSTEM_INT_Library_Abstraction_Model           0x0000389A // SYSTEM INT Library Abstraction Model
#define IDH_SYSTEM_INT_Library_Overview                    0x0000389B // SYSTEM INT Library Overview
#define IDH_SYSTEM_INT_How_the_Library_Works               0x0000389C // SYSTEM INT How the Library Works
#define IDH_SYSTEM_INT_Interrupt_System_Setup              0x0000389D // SYSTEM INT Interrupt System Setup
#define IDH_SYSTEM_INT_Critical_Sections                   0x0000389E // SYSTEM INT Critical Sections
#define IDH_SYSTEM_INT_Source_Interrupt_Management         0x0000389F // SYSTEM INT Source Interrupt Management
#define IDH_SYSTEM_INT_Configuring_the_Library             0x000038A0 // SYSTEM INT Configuring the Library
#define IDH_SYSTEM_INT_Static_Configuration                0x000038A1 // SYSTEM INT Static Configuration
#define IDH_SYSTEM_INT_Dynamic_Configuration               0x000038A2 // SYSTEM INT Dynamic Configuration
#define IDH_SYSTEM_INT_Building_the_Library                0x000038A3 // SYSTEM INT Building the Library
#define IDH_SYSTEM_INT_Library_Interface                   0x000038A4 // SYSTEM INT Library Interface
#define IDH_SYS_INT_Initialize                             0x000038A5 // SYS_INT_Initialize
#define IDH_SYS_INT_DynamicDeregister_INT_SOURCE           0x000038A6 // SYS_INT_DynamicDeregister@INT_SOURCE
#define IDH_SYS_INT_DynamicRegister_INT_SOURCE_SYS_INT_TASKS_POINTER_SYS_MODULE_OBJ 0x000038A7 // SYS_INT_DynamicRegister@INT_SOURCE@SYS_INT_TASKS_POINTER@SYS_MODULE_OBJ
#define IDH_SYS_INT_ShadowRegisterAssign_INT_PRIORITY_LEVEL_INT_SHADOW_REGISTER 0x000038A8 // SYS_INT_ShadowRegisterAssign@INT_PRIORITY_LEVEL@INT_SHADOW_REGISTER
#define IDH_SYS_INT_ShadowRegisterGet_INT_PRIORITY_LEVEL   0x000038A9 // SYS_INT_ShadowRegisterGet@INT_PRIORITY_LEVEL
#define IDH_SYS_INT_StatusGetAndDisable                    0x000038AA // SYS_INT_StatusGetAndDisable
#define IDH_SYS_INT_StatusRestore_SYS_INT_PROCESSOR_STATUS 0x000038AB // SYS_INT_StatusRestore@SYS_INT_PROCESSOR_STATUS
#define IDH_SYS_INT_Disable                                0x000038AC // SYS_INT_Disable
#define IDH_SYS_INT_Enable                                 0x000038AD // SYS_INT_Enable
#define IDH_SYS_INT_IsEnabled                              0x000038AE // SYS_INT_IsEnabled
#define IDH_SYS_INT_ExternalInterruptTriggerSet_INT_EXTERNAL_SOURCES_INT_EXTERNAL_EDGE_TRIGGER 0x000038AF // SYS_INT_ExternalInterruptTriggerSet@INT_EXTERNAL_SOURCES@INT_EXTERNAL_EDGE_TRIGGER
#define IDH_SYS_INT_SourceDisable_INT_SOURCE               0x000038B0 // SYS_INT_SourceDisable@INT_SOURCE
#define IDH_SYS_INT_SourceEnable_INT_SOURCE                0x000038B1 // SYS_INT_SourceEnable@INT_SOURCE
#define IDH_SYS_INT_SourceIsEnabled_INT_SOURCE             0x000038B2 // SYS_INT_SourceIsEnabled@INT_SOURCE
#define IDH_SYS_INT_SourceStatusClear_INT_SOURCE           0x000038B3 // SYS_INT_SourceStatusClear@INT_SOURCE
#define IDH_SYS_INT_SourceStatusGet_INT_SOURCE             0x000038B4 // SYS_INT_SourceStatusGet@INT_SOURCE
#define IDH_SYS_INT_SourceStatusSet_INT_SOURCE             0x000038B5 // SYS_INT_SourceStatusSet@INT_SOURCE
#define IDH_SYS_INT_VectorPrioritySet_INT_VECTOR_INT_PRIORITY_LEVEL 0x000038B6 // SYS_INT_VectorPrioritySet@INT_VECTOR@INT_PRIORITY_LEVEL
#define IDH_SYS_INT_VectorSubprioritySet_INT_VECTOR_INT_SUBPRIORITY_LEVEL 0x000038B7 // SYS_INT_VectorSubprioritySet@INT_VECTOR@INT_SUBPRIORITY_LEVEL
#define IDH_SYS_INT_TASKS_POINTER                          0x000038B8 // SYS_INT_TASKS_POINTER
#define IDH_INT_EXTERNAL_EDGE_TRIGGER                      0x000038B9 // INT_EXTERNAL_EDGE_TRIGGER
#define IDH_SYS_INT_PROCESSOR_STATUS                       0x000038BA // SYS_INT_PROCESSOR_STATUS
#define IDH_SYSTEM_INT_Files                               0x000038BB // SYSTEM INT Files
#define IDH_sys_int_h                                      0x000038BC // sys_int.h
#define IDH_Memory_System_Service_Library                  0x000038BD // Memory System Service Library
#define IDH_SYSTEM_MEM_Introduction                        0x000038BE // SYSTEM MEM Introduction
#define IDH_SYSTEM_MEM_Using_the_Library                   0x000038BF // SYSTEM MEM Using the Library
#define IDH_SYSTEM_MEM_Abstraction_Model                   0x000038C0 // SYSTEM MEM Abstraction Model
#define IDH_SYSTEM_MEM_Library_Overview                    0x000038C1 // SYSTEM MEM Library Overview
#define IDH_SYSTEM_MEM_How_the_Library_Works               0x000038C2 // SYSTEM MEM How the Library Works
#define IDH_SYSTEM_MEM_Configuring_the_Library             0x000038C3 // SYSTEM MEM Configuring the Library
#define IDH_SYSTEM_MEM_Building_the_Library                0x000038C4 // SYSTEM MEM Building the Library
#define IDH_SYSTEM_MEM_Library_Interface                   0x000038C5 // SYSTEM MEM Library Interface
#define IDH_SYS_MEMORY_Initialize                          0x000038C6 // SYS_MEMORY_Initialize
#define IDH_DDR_SIZE                                       0x000038C7 // DDR_SIZE
#define IDH_SYSTEM_MEM_Files                               0x000038C8 // SYSTEM MEM Files
#define IDH_sys_memory_h                                   0x000038C9 // sys_memory.h
#define IDH_Messaging_System_Service_Library               0x000038CA // Messaging System Service Library
#define IDH_SYSTEM_MSG_Introduction                        0x000038CB // SYSTEM MSG Introduction
#define IDH_SYSTEM_MSG_Using_the_Library                   0x000038CC // SYSTEM MSG Using the Library
#define IDH_SYSTEM_MSG_Abstraction_Model                   0x000038CD // SYSTEM MSG Abstraction Model
#define IDH_SYSTEM_MSG_Library_Overview                    0x000038CE // SYSTEM MSG Library Overview
#define IDH_SYSTEM_MSG_How_the_Library_Works               0x000038CF // SYSTEM MSG How the Library Works
#define IDH_SYSTEM_MSG_Configuring_the_Library             0x000038D0 // SYSTEM MSG Configuring the Library
#define IDH_SYS_MSG_BUFFER_SIZES                           0x000038D1 // SYS_MSG_BUFFER_SIZES
#define IDH_SYS_MSG_MAX_MAILBOXES                          0x000038D2 // SYS_MSG_MAX_MAILBOXES
#define IDH_SYS_MSG_MAX_MSGS_DELIVERED                     0x000038D3 // SYS_MSG_MAX_MSGS_DELIVERED
#define IDH_SYS_MSG_MAX_PRIORITY                           0x000038D4 // SYS_MSG_MAX_PRIORITY
#define IDH_SYS_MSG_MAX_TYPES                              0x000038D5 // SYS_MSG_MAX_TYPES
#define IDH__SYS_MSG_CONFIG_TEMPLATE__H                    0x000038D6 // _SYS_MSG_CONFIG_TEMPLATE__H
#define IDH_SYSTEM_MSG_Building_the_Library                0x000038D7 // SYSTEM MSG Building the Library
#define IDH_SYSTEM_MSG_Library_Interface                   0x000038D8 // SYSTEM MSG Library Interface
#define IDH_SYS_MSG_Deinitialize_SYS_OBJ_HANDLE            0x000038D9 // SYS_MSG_Deinitialize@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_Initialize_SYS_MSG_INSTANCE_SYS_OBJ_HANDLE 0x000038DA // SYS_MSG_Initialize@SYS_MSG_INSTANCE@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_Tasks_SYS_OBJ_HANDLE                   0x000038DB // SYS_MSG_Tasks@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_MailboxMessagesGet_SYS_OBJ_HANDLE      0x000038DC // SYS_MSG_MailboxMessagesGet@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_MailboxMsgAdd_SYS_OBJ_HANDLE_SYS_OBJ_HANDLE 0x000038DD // SYS_MSG_MailboxMsgAdd@SYS_OBJ_HANDLE@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_MailboxMsgRemove_SYS_OBJ_HANDLE_SYS_OBJ_HANDLE 0x000038DE // SYS_MSG_MailboxMsgRemove@SYS_OBJ_HANDLE@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_MailboxClose_SYS_OBJ_HANDLE            0x000038DF // SYS_MSG_MailboxClose@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_MailboxOpen_SYS_MSG_INSTANCE_SYS_MSG_RECEIVE_CALLBACK 0x000038E0 // SYS_MSG_MailboxOpen@SYS_MSG_INSTANCE@SYS_MSG_RECEIVE_CALLBACK
#define IDH_SYS_MSG_MailboxReinit_SYS_OBJ_HANDLE_SYS_MSG_RECEIVE_CALLBACK 0x000038E1 // SYS_MSG_MailboxReinit@SYS_OBJ_HANDLE@SYS_MSG_RECEIVE_CALLBACK
#define IDH_SYS_MSG_TypeCreate_SYS_MSG_INSTANCE_uint8_t_uint8_t 0x000038E2 // SYS_MSG_TypeCreate@SYS_MSG_INSTANCE@uint8_t@uint8_t
#define IDH_SYS_MSG_TypeRemove_SYS_OBJ_HANDLE              0x000038E3 // SYS_MSG_TypeRemove@SYS_OBJ_HANDLE
#define IDH_SYS_MSG_GotMessages_SYS_MSG_INSTANCE           0x000038E4 // SYS_MSG_GotMessages@SYS_MSG_INSTANCE
#define IDH_SYS_MSG_MessageDeliver_SYS_MSG_INSTANCE_SYS_MSGQ_ELEMENT__ 0x000038E5 // SYS_MSG_MessageDeliver@SYS_MSG_INSTANCE@SYS_MSGQ_ELEMENT *
#define IDH_SYS_MSG_MessageReceive_SYS_MSG_INSTANCE        0x000038E6 // SYS_MSG_MessageReceive@SYS_MSG_INSTANCE
#define IDH_SYS_MSG_MessageSend_SYS_MSG_INSTANCE_SYS_MSG_OBJECT__ 0x000038E7 // SYS_MSG_MessageSend@SYS_MSG_INSTANCE@SYS_MSG_OBJECT *
#define IDH_SYS_MSG_ID2hMsgType_SYS_MSG_INSTANCE_uint8_t   0x000038E8 // SYS_MSG_ID2hMsgType@SYS_MSG_INSTANCE@uint8_t
#define IDH_SYS_MSG_QueueStatus_SYS_MSG_INSTANCE_uint8_t   0x000038E9 // SYS_MSG_QueueStatus@SYS_MSG_INSTANCE@uint8_t
#define IDH_SYS_MSG_INIT                                   0x000038EA // SYS_MSG_INIT
#define IDH_SYS_MSG_INSTANCE                               0x000038EB // SYS_MSG_INSTANCE
#define IDH_SYS_MSG_OBJECT                                 0x000038EC // SYS_MSG_OBJECT
#define IDH_SYS_MSG_QUEUE_STATUS                           0x000038ED // SYS_MSG_QUEUE_STATUS
#define IDH_SYS_MSG_RECEIVE_CALLBACK                       0x000038EE // SYS_MSG_RECEIVE_CALLBACK
#define IDH_SYS_MSG_RESULTS                                0x000038EF // SYS_MSG_RESULTS
#define IDH_SYS_MSGQ_ELEMENT                               0x000038F0 // SYS_MSGQ_ELEMENT
#define IDH_SYS_MSG_MAILBOXES_ADDONE                       0x000038F1 // SYS_MSG_MAILBOXES_ADDONE
#define IDH_SYS_MSG_NUM_MAILBOX_BITMAPS                    0x000038F2 // SYS_MSG_NUM_MAILBOX_BITMAPS
#define IDH_SYS_OBJ_HANDLE_INVALID                         0x000038F3 // SYS_OBJ_HANDLE_INVALID
#define IDH_SYS_OBJ_HANDLE_STATIC                          0x000038F4 // SYS_OBJ_HANDLE_STATIC
#define IDH_SYS_OBJ_HANDLE                                 0x000038F5 // SYS_OBJ_HANDLE
#define IDH_SYSTEM_MSG_Files                               0x000038F6 // SYSTEM MSG Files
#define IDH_sys_msg_h                                      0x000038F7 // sys_msg.h
#define IDH_sys_msg_config_h                               0x000038F8 // sys_msg_config.h
#define IDH_Ports_System_Service_Library                   0x000038F9 // Ports System Service Library
#define IDH_SYSTEM_PORTS_Introduction                      0x000038FA // SYSTEM PORTS Introduction
#define IDH_SYSTEM_PORTS_Using_the_Library                 0x000038FB // SYSTEM PORTS Using the Library
#define IDH_SYSTEM_PORTS_Abstraction_Model                 0x000038FC // SYSTEM PORTS Abstraction Model
#define IDH_SYSTEM_PORTS_Library_Overview                  0x000038FD // SYSTEM PORTS Library Overview
#define IDH_SYSTEM_PORTS_How_the_Library_Works             0x000038FE // SYSTEM PORTS How the Library Works
#define IDH_SYSTEM_PORTS_Pin_Control                       0x000038FF // SYSTEM PORTS Pin Control
#define IDH_SYSTEM_PORTS_Ports_Control                     0x00003900 // SYSTEM PORTS Ports Control
#define IDH_SYSTEM_PORTS_Change_Notification               0x00003901 // SYSTEM PORTS Change Notification
#define IDH_SYSTEM_PORTS_Peripheral_Pin_Select             0x00003902 // SYSTEM PORTS Peripheral Pin Select
#define IDH_SYSTEM_PORTS_Miscellaneous                     0x00003903 // SYSTEM PORTS Miscellaneous
#define IDH_SYSTEM_PORTS_Special_Considerations            0x00003904 // SYSTEM PORTS Special Considerations
#define IDH_SYSTEM_PORTS_Configuring_the_Library           0x00003905 // SYSTEM PORTS Configuring the Library
#define IDH_SYSTEM_PORTS_Building_the_Library              0x00003906 // SYSTEM PORTS Building the Library
#define IDH_SYSTEM_PORTS_Library_Interface                 0x00003907 // SYSTEM PORTS Library Interface
#define IDH_SYS_PORTS_PinModeSelect_PORTS_MODULE_ID_PORTS_ANALOG_PIN_PORTS_PIN_MODE 0x00003908 // SYS_PORTS_PinModeSelect@PORTS_MODULE_ID@PORTS_ANALOG_PIN@PORTS_PIN_MODE
#define IDH_SYS_PORTS_PinOpenDrainDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003909 // SYS_PORTS_PinOpenDrainDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinOpenDrainEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390A // SYS_PORTS_PinOpenDrainEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinPullUpDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390B // SYS_PORTS_PinPullUpDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinPullUpEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390C // SYS_PORTS_PinPullUpEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinRead_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390D // SYS_PORTS_PinRead@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinSet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390E // SYS_PORTS_PinSet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinToggle_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x0000390F // SYS_PORTS_PinToggle@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinWrite_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS_bool 0x00003910 // SYS_PORTS_PinWrite@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS@bool
#define IDH_SYS_PORTS_PinClear_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003911 // SYS_PORTS_PinClear@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinDirectionSelect_PORTS_MODULE_ID_SYS_PORTS_PIN_DIRECTION_PORTS_CHANNEL_PORTS_ 0x00003912 // SYS_PORTS_PinDirectionSelect@PORTS_MODULE_ID@SYS_PORTS_PIN_DIRECTION@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinLatchedGet_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003913 // SYS_PORTS_PinLatchedGet@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinPullDownDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003914 // SYS_PORTS_PinPullDownDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_PinPullDownEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS 0x00003915 // SYS_PORTS_PinPullDownEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS
#define IDH_SYS_PORTS_Clear_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x00003916 // SYS_PORTS_Clear@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_SYS_PORTS_DirectionGet_PORTS_MODULE_ID_PORTS_CHANNEL 0x00003917 // SYS_PORTS_DirectionGet@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_SYS_PORTS_DirectionSelect_PORTS_MODULE_ID_SYS_PORTS_PIN_DIRECTION_PORTS_CHANNEL_PORTS_DAT 0x00003918 // SYS_PORTS_DirectionSelect@PORTS_MODULE_ID@SYS_PORTS_PIN_DIRECTION@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_SYS_PORTS_OpenDrainDisable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x00003919 // SYS_PORTS_OpenDrainDisable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_SYS_PORTS_OpenDrainEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x0000391A // SYS_PORTS_OpenDrainEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_SYS_PORTS_Read_PORTS_MODULE_ID_PORTS_CHANNEL   0x0000391B // SYS_PORTS_Read@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_SYS_PORTS_Set_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_TYPE_PORTS_DATA_MASK 0x0000391C // SYS_PORTS_Set@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_TYPE@PORTS_DATA_MASK
#define IDH_SYS_PORTS_Toggle_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_MASK 0x0000391D // SYS_PORTS_Toggle@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_MASK
#define IDH_SYS_PORTS_Write_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_DATA_TYPE 0x0000391E // SYS_PORTS_Write@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_DATA_TYPE
#define IDH_SYS_PORTS_Initialize                           0x0000391F // SYS_PORTS_Initialize
#define IDH_SYS_PORTS_ChangeNotificationDisable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x00003920 // SYS_PORTS_ChangeNotificationDisable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_SYS_PORTS_ChangeNotificationEnable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN_SYS_PORTS_PULL 0x00003921 // SYS_PORTS_ChangeNotificationEnable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN@SYS_PORTS_PULLUP_PULLDOWN_STATUS
#define IDH_SYS_PORTS_ChangeNotificationGlobalDisable_PORTS_MODULE_ID 0x00003922 // SYS_PORTS_ChangeNotificationGlobalDisable@PORTS_MODULE_ID
#define IDH_SYS_PORTS_ChangeNotificationGlobalEnable_PORTS_MODULE_ID 0x00003923 // SYS_PORTS_ChangeNotificationGlobalEnable@PORTS_MODULE_ID
#define IDH_SYS_PORTS_ChangeNotificationInIdleModeDisable_PORTS_MODULE_ID 0x00003924 // SYS_PORTS_ChangeNotificationInIdleModeDisable@PORTS_MODULE_ID
#define IDH_SYS_PORTS_ChangeNotificationInIdleModeEnable_PORTS_MODULE_ID 0x00003925 // SYS_PORTS_ChangeNotificationInIdleModeEnable@PORTS_MODULE_ID
#define IDH_SYS_PORTS_ChangeNotificationPullUpDisable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x00003926 // SYS_PORTS_ChangeNotificationPullUpDisable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_SYS_PORTS_ChangeNotificationPullUpEnable_PORTS_MODULE_ID_PORTS_CHANGE_NOTICE_PIN 0x00003927 // SYS_PORTS_ChangeNotificationPullUpEnable@PORTS_MODULE_ID@PORTS_CHANGE_NOTICE_PIN
#define IDH_SYS_PORTS_RemapInput_PORTS_MODULE_ID_PORTS_REMAP_INPUT_FUNCTION_PORTS_REMAP_INPUT_PIN 0x00003928 // SYS_PORTS_RemapInput@PORTS_MODULE_ID@PORTS_REMAP_INPUT_FUNCTION@PORTS_REMAP_INPUT_PIN
#define IDH_SYS_PORTS_RemapOutput_PORTS_MODULE_ID_PORTS_REMAP_OUTPUT_FUNCTION_PORTS_REMAP_OUTPUT_PIN 0x00003929 // SYS_PORTS_RemapOutput@PORTS_MODULE_ID@PORTS_REMAP_OUTPUT_FUNCTION@PORTS_REMAP_OUTPUT_PIN
#define IDH_SYS_PORTS_InterruptEnable_PORTS_MODULE_ID_PORTS_CHANNEL_PORTS_BIT_POS_PORTS_PIN_INTERRUPT 0x0000392A // SYS_PORTS_InterruptEnable@PORTS_MODULE_ID@PORTS_CHANNEL@PORTS_BIT_POS@PORTS_PIN_INTERRUPT_TYPE
#define IDH_SYS_PORTS_InterruptStatusGet_PORTS_MODULE_ID_PORTS_CHANNEL 0x0000392B // SYS_PORTS_InterruptStatusGet@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_SYS_PORTS_LatchedGet_PORTS_MODULE_ID_PORTS_CHANNEL 0x0000392C // SYS_PORTS_LatchedGet@PORTS_MODULE_ID@PORTS_CHANNEL
#define IDH_SYSTEM_PORTS_Files                             0x0000392D // SYSTEM PORTS Files
#define IDH_sys_ports_h                                    0x0000392E // sys_ports.h
#define IDH_Random_Number_Generator_System_Service_Library 0x0000392F // Random Number Generator System Service Library
#define IDH_SYSTEM_RNG_Introduction                        0x00003930 // SYSTEM RNG Introduction
#define IDH_SYSTEM_RNG_Using_the_Library                   0x00003931 // SYSTEM RNG Using the Library
#define IDH_SYSTEM_RNG_Abstraction_Model                   0x00003932 // SYSTEM RNG Abstraction Model
#define IDH_SYSTEM_RNG_Library_Overview                    0x00003933 // SYSTEM RNG Library Overview
#define IDH_SYSTEM_RNG_How_the_Library_Works               0x00003934 // SYSTEM RNG How the Library Works
#define IDH_SYSTEM_RNG_Configuring_the_Library             0x00003935 // SYSTEM RNG Configuring the Library
#define IDH_SYS_RANDOM_CRYPTO_SEED_SIZE                    0x00003936 // SYS_RANDOM_CRYPTO_SEED_SIZE
#define IDH_SYSTEM_RNG_Building_the_Library                0x00003937 // SYSTEM RNG Building the Library
#define IDH_SYSTEM_RNG_Library_Interface                   0x00003938 // SYSTEM RNG Library Interface
#define IDH_SYS_RANDOM_CryptoBlockGet_void___size_t        0x00003939 // SYS_RANDOM_CryptoBlockGet@void *@size_t
#define IDH_SYS_RANDOM_CryptoByteGet                       0x0000393A // SYS_RANDOM_CryptoByteGet
#define IDH_SYS_RANDOM_CryptoEntropyAdd_uint8_t            0x0000393B // SYS_RANDOM_CryptoEntropyAdd@uint8_t
#define IDH_SYS_RANDOM_CryptoGet                           0x0000393C // SYS_RANDOM_CryptoGet
#define IDH_SYS_RANDOM_CryptoSeedSet_void___size_t         0x0000393D // SYS_RANDOM_CryptoSeedSet@void *@size_t
#define IDH_SYS_RANDOM_CryptoSeedSizeGet                   0x0000393E // SYS_RANDOM_CryptoSeedSizeGet
#define IDH_SYS_RANDOM_Deinitialize_SYS_MODULE_OBJ         0x0000393F // SYS_RANDOM_Deinitialize@SYS_MODULE_OBJ
#define IDH_SYS_RANDOM_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00003940 // SYS_RANDOM_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_RANDOM_PseudoGet                           0x00003941 // SYS_RANDOM_PseudoGet
#define IDH_SYS_RANDOM_PseudoSeedSet_uint32_t              0x00003942 // SYS_RANDOM_PseudoSeedSet@uint32_t
#define IDH_SYS_RANDOM_INIT                                0x00003943 // SYS_RANDOM_INIT
#define IDH_SYSTEM_RNG_Files                               0x00003944 // SYSTEM RNG Files
#define IDH_sys_random_h                                   0x00003945 // sys_random.h
#define IDH_sys_random_config_template_h                   0x00003946 // sys_random_config_template.h
#define IDH_RTCC_System_Service_Library                    0x00003947 // RTCC System Service Library
#define IDH_SYSTEM_RTCC_Introduction                       0x00003948 // SYSTEM RTCC Introduction
#define IDH_SYSTEM_RTCC_Using_the_Library                  0x00003949 // SYSTEM RTCC Using the Library
#define IDH_SYSTEM_RTCC_Abstraction_Model                  0x0000394A // SYSTEM RTCC Abstraction Model
#define IDH_SYSTEM_RTCC_Library_Overview                   0x0000394B // SYSTEM RTCC Library Overview
#define IDH_SYSTEM_RTCC_How_the_Library_Works              0x0000394C // SYSTEM RTCC How the Library Works
#define IDH_SYSTEM_RTCC_Building_the_Library               0x0000394D // SYSTEM RTCC Building the Library
#define IDH_SYSTEM_RTCC_Configuring_the_Library            0x0000394E // SYSTEM RTCC Configuring the Library
#define IDH_SYSTEM_RTCC_Library_Interface                  0x0000394F // SYSTEM RTCC Library Interface
#define IDH_SYS_RTCC_AlarmDateGet_SYS_RTCC_BCD_DATE__      0x00003950 // SYS_RTCC_AlarmDateGet@SYS_RTCC_BCD_DATE *
#define IDH_SYS_RTCC_AlarmDateSet_SYS_RTCC_BCD_DATE        0x00003951 // SYS_RTCC_AlarmDateSet@SYS_RTCC_BCD_DATE
#define IDH_SYS_RTCC_AlarmDisable                          0x00003952 // SYS_RTCC_AlarmDisable
#define IDH_SYS_RTCC_AlarmEnable                           0x00003953 // SYS_RTCC_AlarmEnable
#define IDH_SYS_RTCC_AlarmRegister_SYS_RTCC_ALARM_CALLBACK_uintptr_t 0x00003954 // SYS_RTCC_AlarmRegister@SYS_RTCC_ALARM_CALLBACK@uintptr_t
#define IDH_SYS_RTCC_AlarmTimeGet_SYS_RTCC_BCD_TIME__      0x00003955 // SYS_RTCC_AlarmTimeGet@SYS_RTCC_BCD_TIME *
#define IDH_SYS_RTCC_AlarmTimeSet_SYS_RTCC_BCD_TIME_bool   0x00003956 // SYS_RTCC_AlarmTimeSet@SYS_RTCC_BCD_TIME@bool
#define IDH_SYS_RTCC_DateGet_SYS_RTCC_BCD_DATE__           0x00003957 // SYS_RTCC_DateGet@SYS_RTCC_BCD_DATE *
#define IDH_SYS_RTCC_DateSet_SYS_RTCC_BCD_DATE             0x00003958 // SYS_RTCC_DateSet@SYS_RTCC_BCD_DATE
#define IDH_SYS_RTCC_Start                                 0x00003959 // SYS_RTCC_Start
#define IDH_SYS_RTCC_Stop                                  0x0000395A // SYS_RTCC_Stop
#define IDH_SYS_RTCC_Tasks_SYS_MODULE_OBJ                  0x0000395B // SYS_RTCC_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_RTCC_TimeBCD2Seconds_SYS_RTCC_BCD_TIME     0x0000395C // SYS_RTCC_TimeBCD2Seconds@SYS_RTCC_BCD_TIME
#define IDH_SYS_RTCC_TimeGet_SYS_RTCC_BCD_TIME__           0x0000395D // SYS_RTCC_TimeGet@SYS_RTCC_BCD_TIME *
#define IDH_SYS_RTCC_TimeSeconds2BCD_uint32_t              0x0000395E // SYS_RTCC_TimeSeconds2BCD@uint32_t
#define IDH_SYS_RTCC_TimeSet_SYS_RTCC_BCD_TIME_bool        0x0000395F // SYS_RTCC_TimeSet@SYS_RTCC_BCD_TIME@bool
#define IDH_SYS_RTCC_Initialize                            0x00003960 // SYS_RTCC_Initialize
#define IDH_SYS_RTCC_ALARM_CALLBACK                        0x00003961 // SYS_RTCC_ALARM_CALLBACK
#define IDH_SYS_RTCC_ALARM_HANDLE                          0x00003962 // SYS_RTCC_ALARM_HANDLE
#define IDH_SYS_RTCC_BCD_DATE                              0x00003963 // SYS_RTCC_BCD_DATE
#define IDH_SYS_RTCC_BCD_TIME                              0x00003964 // SYS_RTCC_BCD_TIME
#define IDH_SYS_RTCC_STATUS                                0x00003965 // SYS_RTCC_STATUS
#define IDH_SYS_RTCC_ALARM_HANDLE_INVALID                  0x00003966 // SYS_RTCC_ALARM_HANDLE_INVALID
#define IDH_SYS_RTCC_OBJECT                                0x00003967 // SYS_RTCC_OBJECT
#define IDH_RTCC_PLIB_ID                                   0x00003968 // RTCC_PLIB_ID
#define IDH_SYSTEM_RTCC_Files                              0x00003969 // SYSTEM RTCC Files
#define IDH_sys_rtcc_h                                     0x0000396A // sys_rtcc.h
#define IDH_Reset_System_Service_Library                   0x0000396B // Reset System Service Library
#define IDH_SYSTEM_RESET_Introduction                      0x0000396C // SYSTEM RESET Introduction
#define IDH_SYSTEM_RESET_Using_the_Library                 0x0000396D // SYSTEM RESET Using the Library
#define IDH_SYSTEM_RESET_Abstraction_Model                 0x0000396E // SYSTEM RESET Abstraction Model
#define IDH_SYSTEM_RESET_Library_Overview                  0x0000396F // SYSTEM RESET Library Overview
#define IDH_SYSTEM_RESET_How_the_Library_Works             0x00003970 // SYSTEM RESET How the Library Works
#define IDH_SYSTEM_RESET_Reset_Reason_Management           0x00003971 // SYSTEM RESET Reset Reason Management
#define IDH_SYSTEM_RESET_Triggering_a_Software_Reset       0x00003972 // SYSTEM RESET Triggering a Software Reset
#define IDH_SYSTEM_RESET_Configuring_the_Library           0x00003973 // SYSTEM RESET Configuring the Library
#define IDH_SYSTEM_RESET_Building_the_Library              0x00003974 // SYSTEM RESET Building the Library
#define IDH_SYSTEM_RESET_Library_Interface                 0x00003975 // SYSTEM RESET Library Interface
#define IDH_SYS_RESET_ReasonClear_RESET_REASON             0x00003976 // SYS_RESET_ReasonClear@RESET_REASON
#define IDH_SYS_RESET_ReasonGet                            0x00003977 // SYS_RESET_ReasonGet
#define IDH_SYS_RESET_SoftwareReset                        0x00003978 // SYS_RESET_SoftwareReset
#define IDH_SYS_RESET_NMIDelayCountSet_RESET_NMI_COUNT_TYPE 0x00003979 // SYS_RESET_NMIDelayCountSet@RESET_NMI_COUNT_TYPE
#define IDH_SYS_RESET_H                                    0x0000397A // SYS_RESET_H
#define IDH_SYS_RESET_PART_SPECIFIC                        0x0000397B // SYS_RESET_PART_SPECIFIC
#define IDH_SYSTEM_RESET_Files                             0x0000397C // SYSTEM RESET Files
#define IDH_sys_reset_h                                    0x0000397D // sys_reset.h
#define IDH_Timer_System_Service_Library                   0x0000397E // Timer System Service Library
#define IDH_SYSTEM_TMR_Introduction                        0x0000397F // SYSTEM TMR Introduction
#define IDH_SYSTEM_TMR_Using_the_Library                   0x00003980 // SYSTEM TMR Using the Library
#define IDH_SYSTEM_TMR_Abstraction_Model                   0x00003981 // SYSTEM TMR Abstraction Model
#define IDH_SYSTEM_TMR_Library_Overview                    0x00003982 // SYSTEM TMR Library Overview
#define IDH_SYSTEM_TMR_How_the_Library_Works               0x00003983 // SYSTEM TMR How the Library Works
#define IDH_SYSTEM_TMR_System_Interaction                  0x00003984 // SYSTEM TMR System Interaction
#define IDH_SYSTEM_TMR_Periodic_Callback                   0x00003985 // SYSTEM TMR Periodic Callback
#define IDH_SYSTEM_TMR_One_Shot_Callback                   0x00003986 // SYSTEM TMR One Shot Callback
#define IDH_SYSTEM_TMR_Delays                              0x00003987 // SYSTEM TMR Delays
#define IDH_SYSTEM_TMR_Miscellaneous                       0x00003988 // SYSTEM TMR Miscellaneous
#define IDH_SYSTEM_TMR_Examples                            0x00003989 // SYSTEM TMR Examples
#define IDH_SYSTEM_TMR_Configuring_the_Library             0x0000398A // SYSTEM TMR Configuring the Library
#define IDH__SYS_TMR_CONFIG_TEMPLATE_H                     0x0000398B // _SYS_TMR_CONFIG_TEMPLATE_H
#define IDH_SYSTEM_TMR_Building_the_Library                0x0000398C // SYSTEM TMR Building the Library
#define IDH_SYSTEM_TMR_Library_Interface                   0x0000398D // SYSTEM TMR Library Interface
#define IDH_SYS_TMR_Deinitialize_SYS_MODULE_OBJ            0x0000398E // SYS_TMR_Deinitialize@SYS_MODULE_OBJ
#define IDH_SYS_TMR_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x0000398F // SYS_TMR_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_TMR_Status_SYS_MODULE_OBJ                  0x00003990 // SYS_TMR_Status@SYS_MODULE_OBJ
#define IDH_SYS_TMR_Tasks_SYS_MODULE_OBJ                   0x00003991 // SYS_TMR_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_TMR_CallbackStop_SYS_TMR_HANDLE            0x00003992 // SYS_TMR_CallbackStop@SYS_TMR_HANDLE
#define IDH_SYS_TMR_CallbackPeriodic_uint32_t_uintptr_t_SYS_TMR_CALLBACK 0x00003993 // SYS_TMR_CallbackPeriodic@uint32_t@uintptr_t@SYS_TMR_CALLBACK
#define IDH_SYS_TMR_CallbackSingle_uint32_t_uintptr_t_SYS_TMR_CALLBACK 0x00003994 // SYS_TMR_CallbackSingle@uint32_t@uintptr_t@SYS_TMR_CALLBACK
#define IDH_SYS_TMR_DelayStatusGet_SYS_TMR_HANDLE          0x00003995 // SYS_TMR_DelayStatusGet@SYS_TMR_HANDLE
#define IDH_SYS_TMR_DelayMS_uint32_t                       0x00003996 // SYS_TMR_DelayMS@uint32_t
#define IDH_SYS_TMR_ObjectCountGet_SYS_TMR_HANDLE_uint32_t_ 0x00003997 // SYS_TMR_ObjectCountGet@SYS_TMR_HANDLE@uint32_t*
#define IDH_SYS_TMR_ObjectCreate_uint32_t_uintptr_t_SYS_TMR_CALLBACK_SYS_TMR_FLAGS 0x00003998 // SYS_TMR_ObjectCreate@uint32_t@uintptr_t@SYS_TMR_CALLBACK@SYS_TMR_FLAGS
#define IDH_SYS_TMR_ObjectDelete_SYS_TMR_HANDLE            0x00003999 // SYS_TMR_ObjectDelete@SYS_TMR_HANDLE
#define IDH_SYS_TMR_ObjectReload_SYS_TMR_HANDLE_uint32_t_uintptr_t_SYS_TMR_CALLBACK 0x0000399A // SYS_TMR_ObjectReload@SYS_TMR_HANDLE@uint32_t@uintptr_t@SYS_TMR_CALLBACK
#define IDH_SYS_TMR_TickCountGet                           0x0000399B // SYS_TMR_TickCountGet
#define IDH_SYS_TMR_TickCountGetLong                       0x0000399C // SYS_TMR_TickCountGetLong
#define IDH_SYS_TMR_TickCounterFrequencyGet                0x0000399D // SYS_TMR_TickCounterFrequencyGet
#define IDH_SYS_TMR_SystemCountGet                         0x0000399E // SYS_TMR_SystemCountGet
#define IDH_SYS_TMR_SystemCountFrequencyGet                0x0000399F // SYS_TMR_SystemCountFrequencyGet
#define IDH_SYS_TMR_ModuleStatusGet_SYS_MODULE_INDEX       0x000039A0 // SYS_TMR_ModuleStatusGet@SYS_MODULE_INDEX
#define IDH_SYS_TMR_CALLBACK                               0x000039A1 // SYS_TMR_CALLBACK
#define IDH_SYS_TMR_HANDLE                                 0x000039A2 // SYS_TMR_HANDLE
#define IDH_SYS_TMR_INIT                                   0x000039A3 // SYS_TMR_INIT
#define IDH_SYS_TMR_HANDLE_INVALID                         0x000039A4 // SYS_TMR_HANDLE_INVALID
#define IDH_SYS_TMR_INDEX_0                                0x000039A5 // SYS_TMR_INDEX_0
#define IDH_SYS_TMR_FLAGS                                  0x000039A6 // SYS_TMR_FLAGS
#define IDH_SYS_TMR_CLIENT_TOLERANCE                       0x000039A7 // SYS_TMR_CLIENT_TOLERANCE
#define IDH_SYS_TMR_DRIVER_INDEX                           0x000039A8 // SYS_TMR_DRIVER_INDEX
#define IDH_SYS_TMR_FREQUENCY                              0x000039A9 // SYS_TMR_FREQUENCY
#define IDH_SYS_TMR_FREQUENCY_TOLERANCE                    0x000039AA // SYS_TMR_FREQUENCY_TOLERANCE
#define IDH_SYS_TMR_INTERRUPT_NOTIFICATION                 0x000039AB // SYS_TMR_INTERRUPT_NOTIFICATION
#define IDH_SYS_TMR_MAX_CLIENT_OBJECTS                     0x000039AC // SYS_TMR_MAX_CLIENT_OBJECTS
#define IDH_SYS_TMR_MODULE_INIT                            0x000039AD // SYS_TMR_MODULE_INIT
#define IDH_SYS_TMR_UNIT_RESOLUTION                        0x000039AE // SYS_TMR_UNIT_RESOLUTION
#define IDH_SYSTEM_TMR_Files                               0x000039AF // SYSTEM TMR Files
#define IDH_sys_tmr_h                                      0x000039B0 // sys_tmr.h
#define IDH_sys_tmr_config_template_h                      0x000039B1 // sys_tmr_config_template.h
#define IDH_Touch_System_Service_Library                   0x000039B2 // Touch System Service Library
#define IDH_SYSTEM_TOUCH_Introduction                      0x000039B3 // SYSTEM TOUCH Introduction
#define IDH_SYSTEM_TOUCH_Using_the_Library                 0x000039B4 // SYSTEM TOUCH Using the Library
#define IDH_SYSTEM_TOUCH_Configuring_the_Library           0x000039B5 // SYSTEM TOUCH Configuring the Library
#define IDH_SYSTEM_TOUCH_Building_the_Library              0x000039B6 // SYSTEM TOUCH Building the Library
#define IDH_SYSTEM_TOUCH_Library_Interface                 0x000039B7 // SYSTEM TOUCH Library Interface
#define IDH_SYS_TOUCH_CalibrationSet_SYS_MODULE_INDEX_DRV_TOUCH_SAMPLE_POINTS__ 0x000039B8 // SYS_TOUCH_CalibrationSet@SYS_MODULE_INDEX@DRV_TOUCH_SAMPLE_POINTS *
#define IDH_SYS_TOUCH_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x000039B9 // SYS_TOUCH_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_SYS_TOUCH_Open_SYS_MODULE_INDEX                0x000039BA // SYS_TOUCH_Open@SYS_MODULE_INDEX
#define IDH_SYS_TOUCH_Tasks_SYS_MODULE_OBJ                 0x000039BB // SYS_TOUCH_Tasks@SYS_MODULE_OBJ
#define IDH_SYS_TOUCH_DrvObjGet_SYS_MODULE_INDEX           0x000039BC // SYS_TOUCH_DrvObjGet@SYS_MODULE_INDEX
#define IDH_SYS_TOUCH_RegisterObserver_SYS_MODULE_INDEX_void__callbackTOUCH_MSG_OBJ__pMsg 0x000039BD // SYS_TOUCH_RegisterObserver@SYS_MODULE_INDEX@void *callbackTOUCH_MSG_OBJ *pMsg
#define IDH_NVM_READ_FUNC                                  0x000039BE // NVM_READ_FUNC
#define IDH_NVM_SECTORERASE_FUNC                           0x000039BF // NVM_SECTORERASE_FUNC
#define IDH_NVM_WRITE_FUNC                                 0x000039C0 // NVM_WRITE_FUNC
#define IDH_SYS_TOUCH_HANDLE                               0x000039C1 // SYS_TOUCH_HANDLE
#define IDH_SYS_TOUCH_INDEX                                0x000039C2 // SYS_TOUCH_INDEX
#define IDH_SYS_TOUCH_INIT                                 0x000039C3 // SYS_TOUCH_INIT
#define IDH_SYS_TOUCH_STATUS                               0x000039C4 // SYS_TOUCH_STATUS
#define IDH_SYS_TOUCH_HANDLE_INVALID                       0x000039C5 // SYS_TOUCH_HANDLE_INVALID
#define IDH_TouchShowMessage                               0x000039C6 // TouchShowMessage
#define IDH_SYS_INPUT_DEVICE_TYPE                          0x000039C7 // SYS_INPUT_DEVICE_TYPE
#define IDH_SYS_INPUT_DEVICE_EVENT                         0x000039C8 // SYS_INPUT_DEVICE_EVENT
#define IDH__SYS_TOUCH_H                                   0x000039C9 // _SYS_TOUCH_H
#define IDH_TOUCH_MSG_OBJ                                  0x000039CA // TOUCH_MSG_OBJ
#define IDH_SYSTEM_TOUCH_Files                             0x000039CB // SYSTEM TOUCH Files
#define IDH_sys_touch_h                                    0x000039CC // sys_touch.h
#define IDH_Watchdog_Timer__WDT__System_Service_Library    0x000039CD // Watchdog Timer (WDT) System Service Library
#define IDH_SYSTEM_WDT_Introduction                        0x000039CE // SYSTEM WDT Introduction
#define IDH_SYSTEM_WDT_Using_the_Library                   0x000039CF // SYSTEM WDT Using the Library
#define IDH_SYSTEM_WDT_Abstraction_Model                   0x000039D0 // SYSTEM WDT Abstraction Model
#define IDH_SYSTEM_WDT_Library_Overview                    0x000039D1 // SYSTEM WDT Library Overview
#define IDH_SYSTEM_WDT_How_the_Library_Works               0x000039D2 // SYSTEM WDT How the Library Works
#define IDH_SYSTEM_WDT_Configuring_the_Library             0x000039D3 // SYSTEM WDT Configuring the Library
#define IDH_WDT_PLIB_ID                                    0x000039D4 // WDT_PLIB_ID
#define IDH_SYSTEM_WDT_Building_the_Library                0x000039D5 // SYSTEM WDT Building the Library
#define IDH_SYSTEM_WDT_Library_Interface                   0x000039D6 // SYSTEM WDT Library Interface
#define IDH_SYS_WDT_Disable                                0x000039D7 // SYS_WDT_Disable
#define IDH_SYS_WDT_Enable_bool                            0x000039D8 // SYS_WDT_Enable@bool
#define IDH_SYS_WDT_TimerClear                             0x000039D9 // SYS_WDT_TimerClear
#define IDH_SYSTEM_WDT_Files                               0x000039DA // SYSTEM WDT Files
#define IDH_sys_wdt_h                                      0x000039DB // sys_wdt.h
#define IDH_TCP_IP_Stack_Library_Help                      0x000039DC // TCP/IP Stack Library Help
#define IDH_TCP_IP_Library_Overview                        0x000039DD // TCP/IP Library Overview
#define IDH_TCPIP_OVERVIEW_Introduction                    0x000039DE // TCPIP OVERVIEW Introduction
#define IDH_TCPIP_OVERVIEW_Network_Metrics                 0x000039DF // TCPIP OVERVIEW Network Metrics
#define IDH_TCPIP_OVERVIEW_Flash_and_RAM_Usage             0x000039E0 // TCPIP OVERVIEW Flash and RAM Usage
#define IDH_TCPIP_OVERVIEW_Getting_Help                    0x000039E1 // TCPIP OVERVIEW Getting Help
#define IDH_TCPIP_OVERVIEW_Building_the_Library            0x000039E2 // TCPIP OVERVIEW Building the Library
#define IDH_TCPIP_PORTING_TCP_IP_Stack_Porting_Guide       0x000039E3 // TCPIP PORTING TCP/IP Stack Porting Guide
#define IDH_TCPIP_PORTING_Introduction                     0x000039E4 // TCPIP PORTING Introduction
#define IDH_TCPIP_PORTING_Upgrading_from_the_V5_TCP_IP_Stack_to_the_MPLAB_Harmony_TCP_IP_Stack 0x000039E5 // TCPIP PORTING Upgrading from the V5 TCP/IP Stack to the MPLAB Harmony TCP/IP Stack
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Key_Features 0x000039E6 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Key Features
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Structure 0x000039E7 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Structure
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Design 0x000039E8 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Design
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_API_Changes 0x000039E9 // TCPIP PORTING MPLAB Harmony TCP/IP Stack API Changes
#define IDH_TCPIP_PORTING_TCP_Changes                      0x000039EA // TCPIP PORTING TCP Changes
#define IDH_TCPIP_PORTING_UDP_Changes                      0x000039EB // TCPIP PORTING UDP Changes
#define IDH_TCPIP_PORTING_ARP_Changes                      0x000039EC // TCPIP PORTING ARP Changes
#define IDH_TCPIP_PORTING_Berkeley_Changes                 0x000039ED // TCPIP PORTING Berkeley Changes
#define IDH_TCPIP_PORTING_HTTP_Changes                     0x000039EE // TCPIP PORTING HTTP Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Storage_Changes 0x000039EF // TCPIP PORTING MPLAB Harmony TCP/IP Stack Storage Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Configuration_Changes 0x000039F0 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Configuration Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Configuration 0x000039F1 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Configuration
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Heap_Configuration 0x000039F2 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Heap Configuration
#define IDH_TCPIP_PORTING_New_MPLAB_Harmony_TCP_IP_Stack_API_Functions 0x000039F3 // TCPIP PORTING New MPLAB Harmony TCP/IP Stack API Functions
#define IDH_TCPIP_PORTING_Main_Program_Changes             0x000039F4 // TCPIP PORTING Main Program Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Initialization_Changes 0x000039F5 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Initialization Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Access_Changes 0x000039F6 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Access Changes
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Utilities 0x000039F7 // TCPIP PORTING MPLAB Harmony TCP/IP Stack Utilities
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_SSL_RSA_Usage 0x000039F8 // TCPIP PORTING MPLAB Harmony TCP/IP Stack SSL/RSA Usage
#define IDH_TCPIP_PORTING_Porting_Applications_from_the_V6_Beta_TCP_IP_Stack_to_the_MPLAB_Harmony_TCP 0x000039F9 // TCPIP PORTING Porting Applications from the V6 Beta TCP/IP Stack to the MPLAB Harmony TCP/IP Stack
#define IDH_TCPIP_PORTING_MPLAB_Harmony_TCP_IP_Stack_Function_Name_Compliance 0x000039FA // TCPIP PORTING MPLAB Harmony TCP/IP Stack Function Name Compliance
#define IDH_TCPIP_PORTING_Development_Information__Advance_Information_ 0x000039FB // TCPIP PORTING Development Information (Advance Information)
#define IDH_TCPIP_PORTING_Porting_the_MPLAB_Harmony_Drivers_and_Peripheral_Library 0x000039FC // TCPIP PORTING Porting the MPLAB Harmony Drivers and Peripheral Library
#define IDH_Announce_TCP_IP_Stack_Library                  0x000039FD // Announce TCP/IP Stack Library
#define IDH_TCPIP_ANNOUNCE_Introduction                    0x000039FE // TCPIP ANNOUNCE Introduction
#define IDH_TCPIP_ANNOUNCE_Using_the_Library               0x000039FF // TCPIP ANNOUNCE Using the Library
#define IDH_TCPIP_ANNOUNCE_Abstraction_Model               0x00003A00 // TCPIP ANNOUNCE Abstraction Model
#define IDH_TCPIP_ANNOUNCE_Discovering_the_Board           0x00003A01 // TCPIP ANNOUNCE Discovering the Board
#define IDH_TCPIP_ANNOUNCE_Configuring_the_Library         0x00003A02 // TCPIP ANNOUNCE Configuring the Library
#define IDH_TCPIP_ANNOUNCE_TASK_RATE                       0x00003A03 // TCPIP_ANNOUNCE_TASK_RATE
#define IDH_TCPIP_ANNOUNCE_MAX_PAYLOAD                     0x00003A04 // TCPIP_ANNOUNCE_MAX_PAYLOAD
#define IDH_TCPIP_ANNOUNCE_NETWORK_DIRECTED_BCAST          0x00003A05 // TCPIP_ANNOUNCE_NETWORK_DIRECTED_BCAST
#define IDH_TCPIP_ANNOUNCE_Building_the_Library            0x00003A06 // TCPIP ANNOUNCE Building the Library
#define IDH_TCPIP_ANNOUNCE_Files                           0x00003A07 // TCPIP ANNOUNCE Files
#define IDH_tcpip_announce_config_h                        0x00003A08 // tcpip_announce_config.h
#define IDH_ARP_TCP_IP_Stack_Library                       0x00003A09 // ARP TCP/IP Stack Library
#define IDH_TCPIP_ARP_Introduction                         0x00003A0A // TCPIP ARP Introduction
#define IDH_TCPIP_ARP_Using_the_Library                    0x00003A0B // TCPIP ARP Using the Library
#define IDH_TCPIP_ARP_Abstraction_Model                    0x00003A0C // TCPIP ARP Abstraction Model
#define IDH_TCPIP_ARP_Library_Overview                     0x00003A0D // TCPIP ARP Library Overview
#define IDH_TCPIP_ARP_How_the_Library_Works                0x00003A0E // TCPIP ARP How the Library Works
#define IDH_TCPIP_ARP_Configuring_the_Library              0x00003A0F // TCPIP ARP Configuring the Library
#define IDH_ARP_CACHE_DELETE_OLD                           0x00003A10 // ARP_CACHE_DELETE_OLD
#define IDH_TCPIP_ARP_CACHE_ENTRIES                        0x00003A11 // TCPIP_ARP_CACHE_ENTRIES
#define IDH_TCPIP_ARP_CACHE_ENTRY_RETRIES                  0x00003A12 // TCPIP_ARP_CACHE_ENTRY_RETRIES
#define IDH_TCPIP_ARP_CACHE_PENDING_ENTRY_TMO              0x00003A13 // TCPIP_ARP_CACHE_PENDING_ENTRY_TMO
#define IDH_TCPIP_ARP_CACHE_PENDING_RETRY_TMO              0x00003A14 // TCPIP_ARP_CACHE_PENDING_RETRY_TMO
#define IDH_TCPIP_ARP_CACHE_PERMANENT_QUOTA                0x00003A15 // TCPIP_ARP_CACHE_PERMANENT_QUOTA
#define IDH_TCPIP_ARP_CACHE_PURGE_QUANTA                   0x00003A16 // TCPIP_ARP_CACHE_PURGE_QUANTA
#define IDH_TCPIP_ARP_CACHE_PURGE_THRESHOLD                0x00003A17 // TCPIP_ARP_CACHE_PURGE_THRESHOLD
#define IDH_TCPIP_ARP_CACHE_SOLVED_ENTRY_TMO               0x00003A18 // TCPIP_ARP_CACHE_SOLVED_ENTRY_TMO
#define IDH_TCPIP_ARP_GRATUITOUS_PROBE_COUNT               0x00003A19 // TCPIP_ARP_GRATUITOUS_PROBE_COUNT
#define IDH_TCPIP_ARP_TASK_PROCESS_RATE                    0x00003A1A // TCPIP_ARP_TASK_PROCESS_RATE
#define IDH_TCPIP_ARP_PRIMARY_CACHE_ONLY                   0x00003A1B // TCPIP_ARP_PRIMARY_CACHE_ONLY
#define IDH_TCPIP_ARP_Building_the_Library                 0x00003A1C // TCPIP ARP Building the Library
#define IDH_TCPIP_ARP_Library_Interface                    0x00003A1D // TCPIP ARP Library Interface
#define IDH_TCPIP_ARP_EntryGet_TCPIP_NET_HANDLE_IPV4_ADDR__TCPIP_MAC_ADDR__bool 0x00003A1E // TCPIP_ARP_EntryGet@TCPIP_NET_HANDLE@IPV4_ADDR*@TCPIP_MAC_ADDR*@bool
#define IDH_TCPIP_ARP_EntryRemove_TCPIP_NET_HANDLE_IPV4_ADDR_ 0x00003A1F // TCPIP_ARP_EntryRemove@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_ARP_EntryRemoveNet_TCPIP_NET_HANDLE_IPV4_ADDR__IPV4_ADDR__TCPIP_ARP_ENTRY_TYPE 0x00003A20 // TCPIP_ARP_EntryRemoveNet@TCPIP_NET_HANDLE@IPV4_ADDR*@IPV4_ADDR*@TCPIP_ARP_ENTRY_TYPE
#define IDH_TCPIP_ARP_HandlerDeRegister_TCPIP_ARP_HANDLE   0x00003A21 // TCPIP_ARP_HandlerDeRegister@TCPIP_ARP_HANDLE
#define IDH_TCPIP_ARP_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_ARP_EVENT_HANDLER_void_ 0x00003A22 // TCPIP_ARP_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_ARP_EVENT_HANDLER@void*
#define IDH_TCPIP_ARP_IsResolved_TCPIP_NET_HANDLE_IPV4_ADDR__TCPIP_MAC_ADDR_ 0x00003A23 // TCPIP_ARP_IsResolved@TCPIP_NET_HANDLE@IPV4_ADDR*@TCPIP_MAC_ADDR*
#define IDH_TCPIP_ARP_Probe_TCPIP_NET_HANDLE_IPV4_ADDR__IPV4_ADDR__TCPIP_ARP_OPERATION_TYPE 0x00003A24 // TCPIP_ARP_Probe@TCPIP_NET_HANDLE@IPV4_ADDR*@IPV4_ADDR*@TCPIP_ARP_OPERATION_TYPE
#define IDH_TCPIP_ARP_Resolve_TCPIP_NET_HANDLE_IPV4_ADDR_  0x00003A25 // TCPIP_ARP_Resolve@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_ARP_Task                                 0x00003A26 // TCPIP_ARP_Task
#define IDH_TCPIP_ARP_EntrySet_TCPIP_NET_HANDLE_IPV4_ADDR__TCPIP_MAC_ADDR__bool 0x00003A27 // TCPIP_ARP_EntrySet@TCPIP_NET_HANDLE@IPV4_ADDR*@TCPIP_MAC_ADDR*@bool
#define IDH_TCPIP_ARP_CacheEntriesNoGet_TCPIP_NET_HANDLE_TCPIP_ARP_ENTRY_TYPE 0x00003A28 // TCPIP_ARP_CacheEntriesNoGet@TCPIP_NET_HANDLE@TCPIP_ARP_ENTRY_TYPE
#define IDH_TCPIP_ARP_CacheThresholdSet_TCPIP_NET_HANDLE_int_int 0x00003A29 // TCPIP_ARP_CacheThresholdSet@TCPIP_NET_HANDLE@int@int
#define IDH_TCPIP_ARP_EntryQuery_TCPIP_NET_HANDLE_size_t_TCPIP_ARP_ENTRY_QUERY_ 0x00003A2A // TCPIP_ARP_EntryQuery@TCPIP_NET_HANDLE@size_t@TCPIP_ARP_ENTRY_QUERY*
#define IDH_TCPIP_ARP_EntryRemoveAll_TCPIP_NET_HANDLE      0x00003A2B // TCPIP_ARP_EntryRemoveAll@TCPIP_NET_HANDLE
#define IDH_TCPIP_ARP_ENTRY_QUERY                          0x00003A2C // TCPIP_ARP_ENTRY_QUERY
#define IDH_TCPIP_ARP_ENTRY_TYPE                           0x00003A2D // TCPIP_ARP_ENTRY_TYPE
#define IDH_TCPIP_ARP_EVENT_HANDLER                        0x00003A2E // TCPIP_ARP_EVENT_HANDLER
#define IDH_TCPIP_ARP_EVENT_TYPE                           0x00003A2F // TCPIP_ARP_EVENT_TYPE
#define IDH_TCPIP_ARP_HANDLE                               0x00003A30 // TCPIP_ARP_HANDLE
#define IDH_TCPIP_ARP_OPERATION_TYPE                       0x00003A31 // TCPIP_ARP_OPERATION_TYPE
#define IDH_TCPIP_ARP_RESULT                               0x00003A32 // TCPIP_ARP_RESULT
#define IDH_TCPIP_ARP_MODULE_CONFIG                        0x00003A33 // TCPIP_ARP_MODULE_CONFIG
#define IDH_TCPIP_ARP_Files                                0x00003A34 // TCPIP ARP Files
#define IDH_arp_h                                          0x00003A35 // arp.h
#define IDH_arp_config_h                                   0x00003A36 // arp_config.h
#define IDH_Berkeley_TCP_IP_Stack_Library                  0x00003A37 // Berkeley TCP/IP Stack Library
#define IDH_TCPIP_BERKELEY_Introduction                    0x00003A38 // TCPIP BERKELEY Introduction
#define IDH_TCPIP_BERKELEY_Using_the_Library               0x00003A39 // TCPIP BERKELEY Using the Library
#define IDH_TCPIP_BERKELEY_Abstraction_Model               0x00003A3A // TCPIP BERKELEY Abstraction Model
#define IDH_TCPIP_BERKELEY_Library_Overview                0x00003A3B // TCPIP BERKELEY Library Overview
#define IDH_TCPIP_BERKELEY_Configuring_the_Library         0x00003A3C // TCPIP BERKELEY Configuring the Library
#define IDH_MAX_BSD_SOCKETS                                0x00003A3D // MAX_BSD_SOCKETS
#define IDH_TCPIP_BERKELEY_Building_the_Library            0x00003A3E // TCPIP BERKELEY Building the Library
#define IDH_TCPIP_BERKELEY_Library_Interface               0x00003A3F // TCPIP BERKELEY Library Interface
#define IDH_accept_SOCKET_struct_sockaddr__int_            0x00003A40 // accept@SOCKET@struct sockaddr*@int*
#define IDH_bind_SOCKET_struct_sockaddr__int               0x00003A41 // bind@SOCKET@struct sockaddr*@int
#define IDH_closesocket_SOCKET                             0x00003A42 // closesocket@SOCKET
#define IDH_connect_SOCKET_struct_sockaddr__int            0x00003A43 // connect@SOCKET@struct sockaddr*@int
#define IDH_gethostname_char__int                          0x00003A44 // gethostname@char*@int
#define IDH_listen_SOCKET_int                              0x00003A45 // listen@SOCKET@int
#define IDH_recv_SOCKET_char__int_int                      0x00003A46 // recv@SOCKET@char*@int@int
#define IDH_recvfrom_SOCKET_char__int_int_struct_sockaddr__int_ 0x00003A47 // recvfrom@SOCKET@char*@int@int@struct sockaddr*@int*
#define IDH_send_SOCKET_char__int_int                      0x00003A48 // send@SOCKET@char*@int@int
#define IDH_sendto_SOCKET_char__int_int_struct_sockaddr__int 0x00003A49 // sendto@SOCKET@char*@int@int@struct sockaddr*@int
#define IDH_socket_int_int_int                             0x00003A4A // socket@int@int@int
#define IDH_getsockopt_SOCKET_uint32_t_uint32_t_uint8_t___uint32_t__ 0x00003A4B // getsockopt@SOCKET@uint32_t@uint32_t@uint8_t *@uint32_t *
#define IDH_setsockopt_SOCKET_uint32_t_uint32_t_uint8_t___uint32_t 0x00003A4C // setsockopt@SOCKET@uint32_t@uint32_t@uint8_t *@uint32_t
#define IDH_gethostbyname_char__                           0x00003A4D // gethostbyname@char *
#define IDH_getsockname_SOCKET_struct_sockaddr___int__     0x00003A4E // getsockname@SOCKET@struct sockaddr *@int *
#define IDH_TCPIP_BSD_Socket_SOCKET                        0x00003A4F // TCPIP_BSD_Socket@SOCKET
#define IDH_freeaddrinfo_struct_addrinfo__                 0x00003A50 // freeaddrinfo@struct addrinfo *
#define IDH_getaddrinfo_char___char___struct_addrinfo___struct_addrinfo___ 0x00003A51 // getaddrinfo@char *@char *@struct addrinfo *@struct addrinfo **
#define IDH_TCPIP_BSD_Task                                 0x00003A52 // TCPIP_BSD_Task
#define IDH_AF_INET                                        0x00003A53 // AF_INET
#define IDH_INADDR_ANY                                     0x00003A54 // INADDR_ANY
#define IDH_INVALID_TCP_PORT                               0x00003A55 // INVALID_TCP_PORT
#define IDH_IP_ADDR_ANY                                    0x00003A56 // IP_ADDR_ANY
#define IDH_IPPROTO_IP                                     0x00003A57 // IPPROTO_IP
#define IDH_IPPROTO_TCP                                    0x00003A58 // IPPROTO_TCP
#define IDH_IPPROTO_UDP                                    0x00003A59 // IPPROTO_UDP
#define IDH_SOCK_DGRAM                                     0x00003A5A // SOCK_DGRAM
#define IDH_SOCK_STREAM                                    0x00003A5B // SOCK_STREAM
#define IDH_SOCKET_CNXN_IN_PROGRESS                        0x00003A5C // SOCKET_CNXN_IN_PROGRESS
#define IDH_SOCKET_DISCONNECTED                            0x00003A5D // SOCKET_DISCONNECTED
#define IDH_SOCKET_ERROR                                   0x00003A5E // SOCKET_ERROR
#define IDH_SOCKADDR                                       0x00003A5F // SOCKADDR
#define IDH_SOCKADDR_IN                                    0x00003A60 // SOCKADDR_IN
#define IDH_SOCKET                                         0x00003A61 // SOCKET
#define IDH_in_addr                                        0x00003A62 // in_addr
#define IDH_sockaddr                                       0x00003A63 // sockaddr
#define IDH_sockaddr_in                                    0x00003A64 // sockaddr_in
#define IDH_addrinfo                                       0x00003A65 // addrinfo
#define IDH_EAI_AGAIN                                      0x00003A66 // EAI_AGAIN
#define IDH_EAI_BADFLAGS                                   0x00003A67 // EAI_BADFLAGS
#define IDH_EAI_FAIL                                       0x00003A68 // EAI_FAIL
#define IDH_EAI_FAMILY                                     0x00003A69 // EAI_FAMILY
#define IDH_EAI_MEMORY                                     0x00003A6A // EAI_MEMORY
#define IDH_EAI_NONAME                                     0x00003A6B // EAI_NONAME
#define IDH_EAI_OVERFLOW                                   0x00003A6C // EAI_OVERFLOW
#define IDH_EAI_SERVICE                                    0x00003A6D // EAI_SERVICE
#define IDH_EAI_SOCKTYPE                                   0x00003A6E // EAI_SOCKTYPE
#define IDH_EAI_SYSTEM                                     0x00003A6F // EAI_SYSTEM
#define IDH_ICMP6_FILTER                                   0x00003A70 // ICMP6_FILTER
#define IDH_IP_ADD_MEMBERSHIP                              0x00003A71 // IP_ADD_MEMBERSHIP
#define IDH_IP_DROP_MEMBERSHIP                             0x00003A72 // IP_DROP_MEMBERSHIP
#define IDH_IP_MULTICAST_IF                                0x00003A73 // IP_MULTICAST_IF
#define IDH_IP_MULTICAST_LOOP                              0x00003A74 // IP_MULTICAST_LOOP
#define IDH_IP_MULTICAST_TTL                               0x00003A75 // IP_MULTICAST_TTL
#define IDH_IP_OPTIONS                                     0x00003A76 // IP_OPTIONS
#define IDH_IP_TOS                                         0x00003A77 // IP_TOS
#define IDH_IP_TTL                                         0x00003A78 // IP_TTL
#define IDH_IPPROTO_ICMPV6                                 0x00003A79 // IPPROTO_ICMPV6
#define IDH_IPPROTO_IPV6                                   0x00003A7A // IPPROTO_IPV6
#define IDH_IPV6_CHECKSUM                                  0x00003A7B // IPV6_CHECKSUM
#define IDH_IPV6_JOIN_GROUP                                0x00003A7C // IPV6_JOIN_GROUP
#define IDH_IPV6_LEAVE_GROUP                               0x00003A7D // IPV6_LEAVE_GROUP
#define IDH_IPV6_MULTICAST_HOPS                            0x00003A7E // IPV6_MULTICAST_HOPS
#define IDH_IPV6_MULTICAST_IF                              0x00003A7F // IPV6_MULTICAST_IF
#define IDH_IPV6_MULTICAST_LOOP                            0x00003A80 // IPV6_MULTICAST_LOOP
#define IDH_IPV6_UNICAST_HOPS                              0x00003A81 // IPV6_UNICAST_HOPS
#define IDH_IPV6_V6ONLY                                    0x00003A82 // IPV6_V6ONLY
#define IDH_SO_BROADCAST                                   0x00003A83 // SO_BROADCAST
#define IDH_SO_DEBUG                                       0x00003A84 // SO_DEBUG
#define IDH_SO_DONTROUTE                                   0x00003A85 // SO_DONTROUTE
#define IDH_SO_KEEPALIVE                                   0x00003A86 // SO_KEEPALIVE
#define IDH_SO_LINGER                                      0x00003A87 // SO_LINGER
#define IDH_SO_OOBINLINE                                   0x00003A88 // SO_OOBINLINE
#define IDH_SO_RCVBUF                                      0x00003A89 // SO_RCVBUF
#define IDH_SO_RCVLOWAT                                    0x00003A8A // SO_RCVLOWAT
#define IDH_SO_RCVTIMEO                                    0x00003A8B // SO_RCVTIMEO
#define IDH_SO_REUSEADDR                                   0x00003A8C // SO_REUSEADDR
#define IDH_SO_SNDBUF                                      0x00003A8D // SO_SNDBUF
#define IDH_SO_SNDLOWAT                                    0x00003A8E // SO_SNDLOWAT
#define IDH_SO_SNDTIMEO                                    0x00003A8F // SO_SNDTIMEO
#define IDH_SOL_SOCKET                                     0x00003A90 // SOL_SOCKET
#define IDH_TCP_NODELAY                                    0x00003A91 // TCP_NODELAY
#define IDH_linger                                         0x00003A92 // linger
#define IDH_hostent                                        0x00003A93 // hostent
#define IDH_HOST_NOT_FOUND                                 0x00003A94 // HOST_NOT_FOUND
#define IDH_NO_DATA                                        0x00003A95 // NO_DATA
#define IDH_NO_RECOVERY                                    0x00003A96 // NO_RECOVERY
#define IDH_TRY_AGAIN                                      0x00003A97 // TRY_AGAIN
#define IDH_in6_addr                                       0x00003A98 // in6_addr
#define IDH_sockaddr_in6                                   0x00003A99 // sockaddr_in6
#define IDH_sockaddr_storage                               0x00003A9A // sockaddr_storage
#define IDH_SOCKADDR_IN6                                   0x00003A9B // SOCKADDR_IN6
#define IDH_AF_INET6                                       0x00003A9C // AF_INET6
#define IDH___ss_aligntype                                 0x00003A9D // __ss_aligntype
#define IDH__BERKELEY_API_HEADER_FILE                      0x00003A9E // _BERKELEY_API_HEADER_FILE
#define IDH__SS_PADSIZE                                    0x00003A9F // _SS_PADSIZE
#define IDH__SS_SIZE                                       0x00003AA0 // _SS_SIZE
#define IDH_BERKELEY_MODULE_CONFIG                         0x00003AA1 // BERKELEY_MODULE_CONFIG
#define IDH_TCPIP_BERKELEY_Files                           0x00003AA2 // TCPIP BERKELEY Files
#define IDH_berkeley_api_h                                 0x00003AA3 // berkeley_api.h
#define IDH_berkeley_api_config_h                          0x00003AA4 // berkeley_api_config.h
#define IDH_DHCP_TCP_IP_Stack_Library                      0x00003AA5 // DHCP TCP/IP Stack Library
#define IDH_TCPIP_DHCP_Introduction                        0x00003AA6 // TCPIP DHCP Introduction
#define IDH_TCPIP_DHCP_Using_the_Library                   0x00003AA7 // TCPIP DHCP Using the Library
#define IDH_TCPIP_DHCP_Abstraction_Model                   0x00003AA8 // TCPIP DHCP Abstraction Model
#define IDH_TCPIP_DHCP_Library_Overview                    0x00003AA9 // TCPIP DHCP Library Overview
#define IDH_TCPIP_DHCP_How_the_Library_Works               0x00003AAA // TCPIP DHCP How the Library Works
#define IDH_TCPIP_DHCP_Configuring_the_Library             0x00003AAB // TCPIP DHCP Configuring the Library
#define IDH_TCPIP_DHCP_BOOT_FILE_NAME_SIZE                 0x00003AAC // TCPIP_DHCP_BOOT_FILE_NAME_SIZE
#define IDH_TCPIP_DHCP_STORE_BOOT_FILE_NAME                0x00003AAD // TCPIP_DHCP_STORE_BOOT_FILE_NAME
#define IDH_TCPIP_DHCP_Building_the_Library                0x00003AAE // TCPIP DHCP Building the Library
#define IDH_TCPIP_DHCP_Library_Interface                   0x00003AAF // TCPIP DHCP Library Interface
#define IDH_TCPIP_DHCP_Disable_TCPIP_NET_HANDLE            0x00003AB0 // TCPIP_DHCP_Disable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_Enable_TCPIP_NET_HANDLE             0x00003AB1 // TCPIP_DHCP_Enable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_HandlerDeRegister_TCPIP_DHCP_HANDLE 0x00003AB2 // TCPIP_DHCP_HandlerDeRegister@TCPIP_DHCP_HANDLE
#define IDH_TCPIP_DHCP_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_DHCP_EVENT_HANDLER_void_ 0x00003AB3 // TCPIP_DHCP_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_DHCP_EVENT_HANDLER@void*
#define IDH_TCPIP_DHCP_HostNameCallbackRegister_TCPIP_NET_HANDLE_TCPIP_DHCP_HOST_NAME_CALLBACK_bool 0x00003AB4 // TCPIP_DHCP_HostNameCallbackRegister@TCPIP_NET_HANDLE@TCPIP_DHCP_HOST_NAME_CALLBACK@bool
#define IDH_TCPIP_DHCP_Renew_TCPIP_NET_HANDLE              0x00003AB5 // TCPIP_DHCP_Renew@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_Request_TCPIP_NET_HANDLE_IPV4_ADDR  0x00003AB6 // TCPIP_DHCP_Request@TCPIP_NET_HANDLE@IPV4_ADDR
#define IDH_TCPIP_DHCP_IsBound_TCPIP_NET_HANDLE            0x00003AB7 // TCPIP_DHCP_IsBound@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_IsEnabled_TCPIP_NET_HANDLE          0x00003AB8 // TCPIP_DHCP_IsEnabled@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_IsServerDetected_TCPIP_NET_HANDLE   0x00003AB9 // TCPIP_DHCP_IsServerDetected@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_IsActive_TCPIP_NET_HANDLE           0x00003ABA // TCPIP_DHCP_IsActive@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCP_EVENT_HANDLER                       0x00003ABB // TCPIP_DHCP_EVENT_HANDLER
#define IDH_TCPIP_DHCP_EVENT_TYPE                          0x00003ABC // TCPIP_DHCP_EVENT_TYPE
#define IDH_TCPIP_DHCP_HANDLE                              0x00003ABD // TCPIP_DHCP_HANDLE
#define IDH_TCPIP_DHCP_MODULE_CONFIG                       0x00003ABE // TCPIP_DHCP_MODULE_CONFIG
#define IDH_TCPIP_DHCP_INFO                                0x00003ABF // TCPIP_DHCP_INFO
#define IDH_TCPIP_DHCP_STATUS                              0x00003AC0 // TCPIP_DHCP_STATUS
#define IDH_TCPIP_DHCP_HOST_NAME_CALLBACK                  0x00003AC1 // TCPIP_DHCP_HOST_NAME_CALLBACK
#define IDH_TCPIP_DHCP_HOST_NAME_SIZE                      0x00003AC2 // TCPIP_DHCP_HOST_NAME_SIZE
#define IDH_TCPIP_DHCP_Files                               0x00003AC3 // TCPIP DHCP Files
#define IDH_dhcp_h                                         0x00003AC4 // dhcp.h
#define IDH_dhcp_config_h                                  0x00003AC5 // dhcp_config.h
#define IDH_DHCP_Server_TCP_IP_Stack_Library               0x00003AC6 // DHCP Server TCP/IP Stack Library
#define IDH_TCPIP_DHCPSERVER_Introduction                  0x00003AC7 // TCPIP DHCPSERVER Introduction
#define IDH_TCPIP_DHCPSERVER_Using_the_Library             0x00003AC8 // TCPIP DHCPSERVER Using the Library
#define IDH_TCPIP_DHCPSERVER_Abstraction_Model             0x00003AC9 // TCPIP DHCPSERVER Abstraction Model
#define IDH_TCPIP_DHCPSERVER_Library_Overview              0x00003ACA // TCPIP DHCPSERVER Library Overview
#define IDH_TCPIP_DHCPSERVER_How_the_Library_Works         0x00003ACB // TCPIP DHCPSERVER How the Library Works
#define IDH_TCPIP_DHCPSERVER_Configuring_the_Library       0x00003ACC // TCPIP DHCPSERVER Configuring the Library
#define IDH_TCPIP_DHCPS_DEFAULT_IP_ADDRESS_RANGE_START     0x00003ACD // TCPIP_DHCPS_DEFAULT_IP_ADDRESS_RANGE_START
#define IDH_TCPIP_DHCPS_DEFAULT_SERVER_IP_ADDRESS          0x00003ACE // TCPIP_DHCPS_DEFAULT_SERVER_IP_ADDRESS
#define IDH_TCPIP_DHCPS_DEFAULT_SERVER_NETMASK_ADDRESS     0x00003ACF // TCPIP_DHCPS_DEFAULT_SERVER_NETMASK_ADDRESS
#define IDH_TCPIP_DHCPS_DEFAULT_SERVER_PRIMARY_DNS_ADDRESS 0x00003AD0 // TCPIP_DHCPS_DEFAULT_SERVER_PRIMARY_DNS_ADDRESS
#define IDH_TCPIP_DHCPS_DEFAULT_SERVER_SECONDARY_DNS_ADDRESS 0x00003AD1 // TCPIP_DHCPS_DEFAULT_SERVER_SECONDARY_DNS_ADDRESS
#define IDH_TCPIP_DHCPS_LEASE_DURATION                     0x00003AD2 // TCPIP_DHCPS_LEASE_DURATION
#define IDH_TCPIP_DHCPS_LEASE_ENTRIES_DEFAULT              0x00003AD3 // TCPIP_DHCPS_LEASE_ENTRIES_DEFAULT
#define IDH_TCPIP_DHCPS_LEASE_REMOVED_BEFORE_ACK           0x00003AD4 // TCPIP_DHCPS_LEASE_REMOVED_BEFORE_ACK
#define IDH_TCPIP_DHCPS_LEASE_SOLVED_ENTRY_TMO             0x00003AD5 // TCPIP_DHCPS_LEASE_SOLVED_ENTRY_TMO
#define IDH_TCPIP_DHCPS_TASK_PROCESS_RATE                  0x00003AD6 // TCPIP_DHCPS_TASK_PROCESS_RATE
#define IDH_TCPIP_DHCPSERVER_Building_the_Library          0x00003AD7 // TCPIP DHCPSERVER Building the Library
#define IDH_TCPIP_DHCPSERVER_Library_Interface             0x00003AD8 // TCPIP DHCPSERVER Library Interface
#define IDH_TCPIP_DHCPS_Disable_TCPIP_NET_HANDLE           0x00003AD9 // TCPIP_DHCPS_Disable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCPS_Enable_TCPIP_NET_HANDLE            0x00003ADA // TCPIP_DHCPS_Enable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCPS_RemovePoolEntries_TCPIP_NET_HANDLE_TCPIP_DHCPS_POOL_ENTRY_TYPE 0x00003ADB // TCPIP_DHCPS_RemovePoolEntries@TCPIP_NET_HANDLE@TCPIP_DHCPS_POOL_ENTRY_TYPE
#define IDH_TCPIP_DHCPS_LeaseEntryRemove_TCPIP_NET_HANDLE_TCPIP_MAC_ADDR_ 0x00003ADC // TCPIP_DHCPS_LeaseEntryRemove@TCPIP_NET_HANDLE@TCPIP_MAC_ADDR*
#define IDH_TCPIP_DHCP_RequestTimeoutSet_TCPIP_NET_HANDLE_uint16_t_uint16_t 0x00003ADD // TCPIP_DHCP_RequestTimeoutSet@TCPIP_NET_HANDLE@uint16_t@uint16_t
#define IDH_TCPIP_DHCP_Task                                0x00003ADE // TCPIP_DHCP_Task
#define IDH_TCPIP_DHCPS_Task                               0x00003ADF // TCPIP_DHCPS_Task
#define IDH_TCPIP_DHCPS_IsEnabled_TCPIP_NET_HANDLE         0x00003AE0 // TCPIP_DHCPS_IsEnabled@TCPIP_NET_HANDLE
#define IDH_TCPIP_DHCPS_GetPoolEntries_TCPIP_NET_HANDLE_TCPIP_DHCPS_POOL_ENTRY_TYPE 0x00003AE1 // TCPIP_DHCPS_GetPoolEntries@TCPIP_NET_HANDLE@TCPIP_DHCPS_POOL_ENTRY_TYPE
#define IDH_TCPIP_DHCPS_LeaseEntryGet_TCPIP_NET_HANDLE_TCPIP_DHCPS_LEASE_ENTRY__TCPIP_DHCPS_LEASE_HAN 0x00003AE2 // TCPIP_DHCPS_LeaseEntryGet@TCPIP_NET_HANDLE@TCPIP_DHCPS_LEASE_ENTRY*@TCPIP_DHCPS_LEASE_HANDLE
#define IDH_TCPIP_DHCP_InfoGet_TCPIP_NET_HANDLE_TCPIP_DHCP_INFO_ 0x00003AE3 // TCPIP_DHCP_InfoGet@TCPIP_NET_HANDLE@TCPIP_DHCP_INFO*
#define IDH_TCPIP_DHCPS_LEASE_ENTRY                        0x00003AE4 // TCPIP_DHCPS_LEASE_ENTRY
#define IDH_TCPIP_DHCPS_LEASE_HANDLE                       0x00003AE5 // TCPIP_DHCPS_LEASE_HANDLE
#define IDH_TCPIP_DHCPS_POOL_ENTRY_TYPE                    0x00003AE6 // TCPIP_DHCPS_POOL_ENTRY_TYPE
#define IDH_TCPIP_DHCPS_ADDRESS_CONFIG                     0x00003AE7 // TCPIP_DHCPS_ADDRESS_CONFIG
#define IDH_TCPIP_DHCP_CLIENT_ENABLED                      0x00003AE8 // TCPIP_DHCP_CLIENT_ENABLED
#define IDH_TCPIP_DHCP_TASK_TICK_RATE                      0x00003AE9 // TCPIP_DHCP_TASK_TICK_RATE
#define IDH_TCPIP_DHCP_TIMEOUT                             0x00003AEA // TCPIP_DHCP_TIMEOUT
#define IDH_TCPIP_DHCPS_MODULE_CONFIG                      0x00003AEB // TCPIP_DHCPS_MODULE_CONFIG
#define IDH_TCPIP_DHCPSERVER_Files                         0x00003AEC // TCPIP DHCPSERVER Files
#define IDH_dhcps_h                                        0x00003AED // dhcps.h
#define IDH_dhcps_config_h                                 0x00003AEE // dhcps_config.h
#define IDH_DHCPv6_TCP_IP_Stack_Library                    0x00003AEF // DHCPv6 TCP/IP Stack Library
#define IDH_TCPIP_DHCPv6_Introduction                      0x00003AF0 // TCPIP DHCPv6 Introduction
#define IDH_TCPIP_DHCPv6_Using_the_Library                 0x00003AF1 // TCPIP DHCPv6 Using the Library
#define IDH_TCPIP_DHCPv6_Abstraction_Model                 0x00003AF2 // TCPIP DHCPv6 Abstraction Model
#define IDH_TCPIP_DHCPv6_Library_Overview                  0x00003AF3 // TCPIP DHCPv6 Library Overview
#define IDH_TCPIP_DHCPv6_How_the_Library_Works             0x00003AF4 // TCPIP DHCPv6 How the Library Works
#define IDH_TCPIP_DHCPv6_Configuring_the_Library           0x00003AF5 // TCPIP DHCPv6 Configuring the Library
#define IDH_TCPIP_DHCPV6_CLIENT_DUID_TYPE                  0x00003AF6 // TCPIP_DHCPV6_CLIENT_DUID_TYPE
#define IDH_TCPIP_DHCPV6_CLIENT_PORT                       0x00003AF7 // TCPIP_DHCPV6_CLIENT_PORT
#define IDH_TCPIP_DHCPV6_DNS_SERVERS_NO                    0x00003AF8 // TCPIP_DHCPV6_DNS_SERVERS_NO
#define IDH_TCPIP_DHCPV6_DOMAIN_SEARCH_LIST_SIZE           0x00003AF9 // TCPIP_DHCPV6_DOMAIN_SEARCH_LIST_SIZE
#define IDH_TCPIP_DHCPV6_FORCED_SERVER_PREFERENCE          0x00003AFA // TCPIP_DHCPV6_FORCED_SERVER_PREFERENCE
#define IDH_TCPIP_DHCPV6_IA_FREE_DESCRIPTORS_NO            0x00003AFB // TCPIP_DHCPV6_IA_FREE_DESCRIPTORS_NO
#define IDH_TCPIP_DHCPV6_IA_SOLICIT_ADDRESS_PREF_LTIME     0x00003AFC // TCPIP_DHCPV6_IA_SOLICIT_ADDRESS_PREF_LTIME
#define IDH_TCPIP_DHCPV6_IA_SOLICIT_ADDRESS_VALID_LTIME    0x00003AFD // TCPIP_DHCPV6_IA_SOLICIT_ADDRESS_VALID_LTIME
#define IDH_TCPIP_DHCPV6_IANA_DEFAULT_T1                   0x00003AFE // TCPIP_DHCPV6_IANA_DEFAULT_T1
#define IDH_TCPIP_DHCPV6_IANA_DEFAULT_T2                   0x00003AFF // TCPIP_DHCPV6_IANA_DEFAULT_T2
#define IDH_TCPIP_DHCPV6_IANA_DESCRIPTORS_NO               0x00003B00 // TCPIP_DHCPV6_IANA_DESCRIPTORS_NO
#define IDH_TCPIP_DHCPV6_IANA_SOLICIT_ADDRESSES_NO         0x00003B01 // TCPIP_DHCPV6_IANA_SOLICIT_ADDRESSES_NO
#define IDH_TCPIP_DHCPV6_IANA_SOLICIT_DEFAULT_ADDRESS      0x00003B02 // TCPIP_DHCPV6_IANA_SOLICIT_DEFAULT_ADDRESS
#define IDH_TCPIP_DHCPV6_IANA_SOLICIT_T1                   0x00003B03 // TCPIP_DHCPV6_IANA_SOLICIT_T1
#define IDH_TCPIP_DHCPV6_IANA_SOLICIT_T2                   0x00003B04 // TCPIP_DHCPV6_IANA_SOLICIT_T2
#define IDH_TCPIP_DHCPV6_IATA_DEFAULT_T1                   0x00003B05 // TCPIP_DHCPV6_IATA_DEFAULT_T1
#define IDH_TCPIP_DHCPV6_IATA_DEFAULT_T2                   0x00003B06 // TCPIP_DHCPV6_IATA_DEFAULT_T2
#define IDH_TCPIP_DHCPV6_IATA_DESCRIPTORS_NO               0x00003B07 // TCPIP_DHCPV6_IATA_DESCRIPTORS_NO
#define IDH_TCPIP_DHCPV6_IATA_SOLICIT_ADDRESSES_NO         0x00003B08 // TCPIP_DHCPV6_IATA_SOLICIT_ADDRESSES_NO
#define IDH_TCPIP_DHCPV6_IATA_SOLICIT_DEFAULT_ADDRESS      0x00003B09 // TCPIP_DHCPV6_IATA_SOLICIT_DEFAULT_ADDRESS
#define IDH_TCPIP_DHCPV6_MESSAGE_BUFFER_SIZE               0x00003B0A // TCPIP_DHCPV6_MESSAGE_BUFFER_SIZE
#define IDH_TCPIP_DHCPV6_MESSAGE_BUFFERS                   0x00003B0B // TCPIP_DHCPV6_MESSAGE_BUFFERS
#define IDH_TCPIP_DHCPV6_MIN_UDP_TX_BUFFER_SIZE            0x00003B0C // TCPIP_DHCPV6_MIN_UDP_TX_BUFFER_SIZE
#define IDH_TCPIP_DHCPV6_SERVER_PORT                       0x00003B0D // TCPIP_DHCPV6_SERVER_PORT
#define IDH_TCPIP_DHCPV6_SKIP_DAD_PROCESS                  0x00003B0E // TCPIP_DHCPV6_SKIP_DAD_PROCESS
#define IDH_TCPIP_DHCPV6_STATUS_CODE_MESSAGE_LEN           0x00003B0F // TCPIP_DHCPV6_STATUS_CODE_MESSAGE_LEN
#define IDH_TCPIP_DHCPV6_TASK_TICK_RATE                    0x00003B10 // TCPIP_DHCPV6_TASK_TICK_RATE
#define IDH_TCPIP_STACK_USE_DHCPV6_CLIENT                  0x00003B11 // TCPIP_STACK_USE_DHCPV6_CLIENT
#define IDH_TCPIP_DHCPV6_USER_NOTIFICATION                 0x00003B12 // TCPIP_DHCPV6_USER_NOTIFICATION
#define IDH_TCPIP_DHCPv6_Building_the_Library              0x00003B13 // TCPIP DHCPv6 Building the Library
#define IDH_TCPIP_DHCPv6_Library_Interface                 0x00003B14 // TCPIP DHCPv6 Library Interface
#define IDH_TCPIP_DHCPV6_HandlerDeRegister_TCPIP_DHCPV6_HANDLE 0x00003B15 // TCPIP_DHCPV6_HandlerDeRegister@TCPIP_DHCPV6_HANDLE
#define IDH_TCPIP_DHCPV6_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_DHCPV6_EVENT_HANDLER_void_ 0x00003B16 // TCPIP_DHCPV6_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_DHCPV6_EVENT_HANDLER@void*
#define IDH_TCPIP_DHCPV6_Task                              0x00003B17 // TCPIP_DHCPV6_Task
#define IDH_TCPIP_DHCPV6_ClientInfoGet_TCPIP_NET_HANDLE_TCPIP_DHCPV6_CLIENT_INFO_ 0x00003B18 // TCPIP_DHCPV6_ClientInfoGet@TCPIP_NET_HANDLE@TCPIP_DHCPV6_CLIENT_INFO*
#define IDH_TCPIP_DHCPV6_IaInfoGet_TCPIP_NET_HANDLE_int_TCPIP_DHCPV6_IA_INFO_ 0x00003B19 // TCPIP_DHCPV6_IaInfoGet@TCPIP_NET_HANDLE@int@TCPIP_DHCPV6_IA_INFO*
#define IDH_TCPIP_DHCPV6_CLIENT_INFO                       0x00003B1A // TCPIP_DHCPV6_CLIENT_INFO
#define IDH_TCPIP_DHCPV6_CLIENT_STATE                      0x00003B1B // TCPIP_DHCPV6_CLIENT_STATE
#define IDH_TCPIP_DHCPV6_CONFIG_FLAGS                      0x00003B1C // TCPIP_DHCPV6_CONFIG_FLAGS
#define IDH_TCPIP_DHCPV6_DUID_TYPE                         0x00003B1D // TCPIP_DHCPV6_DUID_TYPE
#define IDH_TCPIP_DHCPV6_EVENT_HANDLER                     0x00003B1E // TCPIP_DHCPV6_EVENT_HANDLER
#define IDH_TCPIP_DHCPV6_HANDLE                            0x00003B1F // TCPIP_DHCPV6_HANDLE
#define IDH_TCPIP_DHCPV6_IA_EVENT                          0x00003B20 // TCPIP_DHCPV6_IA_EVENT
#define IDH_TCPIP_DHCPV6_IA_INFO                           0x00003B21 // TCPIP_DHCPV6_IA_INFO
#define IDH_TCPIP_DHCPV6_IA_STATE                          0x00003B22 // TCPIP_DHCPV6_IA_STATE
#define IDH_TCPIP_DHCPV6_IA_SUBSTATE                       0x00003B23 // TCPIP_DHCPV6_IA_SUBSTATE
#define IDH_TCPIP_DHCPV6_IA_TYPE                           0x00003B24 // TCPIP_DHCPV6_IA_TYPE
#define IDH_TCPIP_DHCPV6_MODULE_CONFIG                     0x00003B25 // TCPIP_DHCPV6_MODULE_CONFIG
#define IDH_TCPIP_DHCPV6_SERVER_STATUS_CODE                0x00003B26 // TCPIP_DHCPV6_SERVER_STATUS_CODE
#define IDH_TCPIP_DHCPv6_Files                             0x00003B27 // TCPIP DHCPv6 Files
#define IDH_dhcpv6_h                                       0x00003B28 // dhcpv6.h
#define IDH_dhcpv6_config_h                                0x00003B29 // dhcpv6_config.h
#define IDH_DNS_TCP_IP_Stack_Library                       0x00003B2A // DNS TCP/IP Stack Library
#define IDH_TCPIP_DNS_Introduction                         0x00003B2B // TCPIP DNS Introduction
#define IDH_TCPIP_DNS_Using_the_Library                    0x00003B2C // TCPIP DNS Using the Library
#define IDH_TCPIP_DNS_Abstraction_Model                    0x00003B2D // TCPIP DNS Abstraction Model
#define IDH_TCPIP_DNS_Library_Overview                     0x00003B2E // TCPIP DNS Library Overview
#define IDH_TCPIP_DNS_Configuring_the_Library              0x00003B2F // TCPIP DNS Configuring the Library
#define IDH_TCPIP_DNS_CLIENT_CACHE_ENTRIES                 0x00003B30 // TCPIP_DNS_CLIENT_CACHE_ENTRIES
#define IDH_TCPIP_DNS_CLIENT_CACHE_ENTRY_TMO               0x00003B31 // TCPIP_DNS_CLIENT_CACHE_ENTRY_TMO
#define IDH_TCPIP_DNS_CLIENT_CACHE_PER_IPV4_ADDRESS        0x00003B32 // TCPIP_DNS_CLIENT_CACHE_PER_IPV4_ADDRESS
#define IDH_TCPIP_DNS_CLIENT_CACHE_PER_IPV6_ADDRESS        0x00003B33 // TCPIP_DNS_CLIENT_CACHE_PER_IPV6_ADDRESS
#define IDH_TCPIP_DNS_CLIENT_SERVER_TMO                    0x00003B34 // TCPIP_DNS_CLIENT_SERVER_TMO
#define IDH_TCPIP_DNS_CLIENT_TASK_PROCESS_RATE             0x00003B35 // TCPIP_DNS_CLIENT_TASK_PROCESS_RATE
#define IDH_TCPIP_DNS_CLIENT_CACHE_DEFAULT_TTL_VAL         0x00003B36 // TCPIP_DNS_CLIENT_CACHE_DEFAULT_TTL_VAL
#define IDH_TCPIP_DNS_CLIENT_CACHE_UNSOLVED_ENTRY_TMO      0x00003B37 // TCPIP_DNS_CLIENT_CACHE_UNSOLVED_ENTRY_TMO
#define IDH_TCPIP_DNS_CLIENT_USER_NOTIFICATION             0x00003B38 // TCPIP_DNS_CLIENT_USER_NOTIFICATION
#define IDH_TCPIP_DNS_CLIENT_ADDRESS_TYPE                  0x00003B39 // TCPIP_DNS_CLIENT_ADDRESS_TYPE
#define IDH_TCPIP_DNS_CLIENT_LOOKUP_RETRY_TMO              0x00003B3A // TCPIP_DNS_CLIENT_LOOKUP_RETRY_TMO
#define IDH_TCPIP_DNS_CLIENT_MAX_HOSTNAME_LEN              0x00003B3B // TCPIP_DNS_CLIENT_MAX_HOSTNAME_LEN
#define IDH_TCPIP_DNS_CLIENT_MAX_SELECT_INTERFACES         0x00003B3C // TCPIP_DNS_CLIENT_MAX_SELECT_INTERFACES
#define IDH_TCPIP_DNS_Building_the_Library                 0x00003B3D // TCPIP DNS Building the Library
#define IDH_TCPIP_DNS_Library_Interface                    0x00003B3E // TCPIP DNS Library Interface
#define IDH_TCPIP_DNS_Enable_TCPIP_NET_HANDLE_TCPIP_DNS_ENABLE_FLAGS 0x00003B3F // TCPIP_DNS_Enable@TCPIP_NET_HANDLE@TCPIP_DNS_ENABLE_FLAGS
#define IDH_TCPIP_DNS_Disable_TCPIP_NET_HANDLE_bool        0x00003B40 // TCPIP_DNS_Disable@TCPIP_NET_HANDLE@bool
#define IDH_TCPIP_DNS_HandlerDeRegister_TCPIP_DNS_HANDLE   0x00003B41 // TCPIP_DNS_HandlerDeRegister@TCPIP_DNS_HANDLE
#define IDH_TCPIP_DNS_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_DNS_EVENT_HANDLER_void_ 0x00003B42 // TCPIP_DNS_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_DNS_EVENT_HANDLER@void*
#define IDH_TCPIP_DNS_IsEnabled_TCPIP_NET_HANDLE           0x00003B43 // TCPIP_DNS_IsEnabled@TCPIP_NET_HANDLE
#define IDH_TCPIP_DNS_IsNameResolved_char__IPV4_ADDR__IPV6_ADDR_ 0x00003B44 // TCPIP_DNS_IsNameResolved@char*@IPV4_ADDR*@IPV6_ADDR*
#define IDH_TCPIP_DNS_RemoveAll                            0x00003B45 // TCPIP_DNS_RemoveAll
#define IDH_TCPIP_DNS_RemoveEntry_char__                   0x00003B46 // TCPIP_DNS_RemoveEntry@char *
#define IDH_TCPIP_DNS_ClientTask                           0x00003B47 // TCPIP_DNS_ClientTask
#define IDH_TCPIP_DNS_ClientInfoGet_TCPIP_DNS_CLIENT_INFO_ 0x00003B48 // TCPIP_DNS_ClientInfoGet@TCPIP_DNS_CLIENT_INFO*
#define IDH_TCPIP_DNS_EntryQuery_TCPIP_DNS_ENTRY_QUERY___int 0x00003B49 // TCPIP_DNS_EntryQuery@TCPIP_DNS_ENTRY_QUERY *@int
#define IDH_TCPIP_DNS_GetIPAddressesNumber_char__IP_ADDRESS_TYPE 0x00003B4A // TCPIP_DNS_GetIPAddressesNumber@char*@IP_ADDRESS_TYPE
#define IDH_TCPIP_DNS_GetIPv4Addresses_char__int_IPV4_ADDR__int 0x00003B4B // TCPIP_DNS_GetIPv4Addresses@char*@int@IPV4_ADDR*@int
#define IDH_TCPIP_DNS_GetIPv6Addresses_char__int_IPV6_ADDR__int 0x00003B4C // TCPIP_DNS_GetIPv6Addresses@char*@int@IPV6_ADDR*@int
#define IDH_TCPIP_DNS_Resolve_char__TCPIP_DNS_RESOLVE_TYPE 0x00003B4D // TCPIP_DNS_Resolve@char*@TCPIP_DNS_RESOLVE_TYPE
#define IDH_TCPIP_DNS_Send_Query_char__TCPIP_DNS_RESOLVE_TYPE 0x00003B4E // TCPIP_DNS_Send_Query@char*@TCPIP_DNS_RESOLVE_TYPE
#define IDH_TCPIP_DNS_IsResolved_char__IP_MULTI_ADDRESS__IP_ADDRESS_TYPE 0x00003B4F // TCPIP_DNS_IsResolved@char*@IP_MULTI_ADDRESS*@IP_ADDRESS_TYPE
#define IDH_TCPIP_DNS_EVENT_HANDLER                        0x00003B50 // TCPIP_DNS_EVENT_HANDLER
#define IDH_TCPIP_DNS_EVENT_TYPE                           0x00003B51 // TCPIP_DNS_EVENT_TYPE
#define IDH_TCPIP_DNS_HANDLE                               0x00003B52 // TCPIP_DNS_HANDLE
#define IDH_TCPIP_DNS_RESULT                               0x00003B53 // TCPIP_DNS_RESULT
#define IDH_TCPIP_DNS_CLIENT_MODULE_CONFIG                 0x00003B54 // TCPIP_DNS_CLIENT_MODULE_CONFIG
#define IDH_TCPIP_DNS_CLIENT_INFO                          0x00003B55 // TCPIP_DNS_CLIENT_INFO
#define IDH_TCPIP_DNS_ENTRY_QUERY                          0x00003B56 // TCPIP_DNS_ENTRY_QUERY
#define IDH_TCPIP_DNS_ENABLE_FLAGS                         0x00003B57 // TCPIP_DNS_ENABLE_FLAGS
#define IDH_TCPIP_DNS_RESOLVE_TYPE                         0x00003B58 // TCPIP_DNS_RESOLVE_TYPE
#define IDH_TCPIP_DNS_Files                                0x00003B59 // TCPIP DNS Files
#define IDH_dns_h                                          0x00003B5A // dns.h
#define IDH_dns_config_h                                   0x00003B5B // dns_config.h
#define IDH_DNS_Server_TCP_IP_Stack_Library                0x00003B5C // DNS Server TCP/IP Stack Library
#define IDH_TCPIP_DNSS_Introduction                        0x00003B5D // TCPIP DNSS Introduction
#define IDH_TCPIP_DNSS_Using_the_Library                   0x00003B5E // TCPIP DNSS Using the Library
#define IDH_TCPIP_DNSS_Abstraction_Model                   0x00003B5F // TCPIP DNSS Abstraction Model
#define IDH_TCPIP_DNSS_Library_Overview                    0x00003B60 // TCPIP DNSS Library Overview
#define IDH_TCPIP_DNSS_Configuring_the_Library             0x00003B61 // TCPIP DNSS Configuring the Library
#define IDH_TCPIP_DNSS_CACHE_MAX_SERVER_ENTRIES            0x00003B62 // TCPIP_DNSS_CACHE_MAX_SERVER_ENTRIES
#define IDH_TCPIP_DNSS_CACHE_PER_IPV4_ADDRESS              0x00003B63 // TCPIP_DNSS_CACHE_PER_IPV4_ADDRESS
#define IDH_TCPIP_DNSS_CACHE_PER_IPV6_ADDRESS              0x00003B64 // TCPIP_DNSS_CACHE_PER_IPV6_ADDRESS
#define IDH_TCPIP_DNSS_HOST_NAME_LEN                       0x00003B65 // TCPIP_DNSS_HOST_NAME_LEN
#define IDH_TCPIP_DNSS_REPLY_BOARD_ADDR                    0x00003B66 // TCPIP_DNSS_REPLY_BOARD_ADDR
#define IDH_TCPIP_DNSS_TASK_PROCESS_RATE                   0x00003B67 // TCPIP_DNSS_TASK_PROCESS_RATE
#define IDH_TCPIP_DNSS_TTL_TIME                            0x00003B68 // TCPIP_DNSS_TTL_TIME
#define IDH_TCPIP_DNSS_Building_the_Library                0x00003B69 // TCPIP DNSS Building the Library
#define IDH_TCPIP_DNSS_Library_Interface                   0x00003B6A // TCPIP DNSS Library Interface
#define IDH_TCPIP_DNSS_AddressCntGet_int_uint8_t___uint8_t__ 0x00003B6B // TCPIP_DNSS_AddressCntGet@int@uint8_t *@uint8_t *
#define IDH_TCPIP_DNSS_CacheEntryRemove_char__IP_ADDRESS_TYPE_IP_MULTI_ADDRESS_ 0x00003B6C // TCPIP_DNSS_CacheEntryRemove@char*@IP_ADDRESS_TYPE@IP_MULTI_ADDRESS*
#define IDH_TCPIP_DNSS_Disable_TCPIP_NET_HANDLE            0x00003B6D // TCPIP_DNSS_Disable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DNSS_Enable_TCPIP_NET_HANDLE             0x00003B6E // TCPIP_DNSS_Enable@TCPIP_NET_HANDLE
#define IDH_TCPIP_DNSS_EntryAdd_char__IP_ADDRESS_TYPE_IP_MULTI_ADDRESS__uint32_t 0x00003B6F // TCPIP_DNSS_EntryAdd@char*@IP_ADDRESS_TYPE@IP_MULTI_ADDRESS*@uint32_t
#define IDH_TCPIP_DNSS_IsEnabled_TCPIP_NET_HANDLE          0x00003B70 // TCPIP_DNSS_IsEnabled@TCPIP_NET_HANDLE
#define IDH_TCPIP_DNSS_EntryGet_uint8_t___IP_ADDRESS_TYPE_int_IP_MULTI_ADDRESS__uint32_t__ 0x00003B71 // TCPIP_DNSS_EntryGet@uint8_t *@IP_ADDRESS_TYPE@int@IP_MULTI_ADDRESS*@uint32_t *
#define IDH_TCPIP_DNSS_Task                                0x00003B72 // TCPIP_DNSS_Task
#define IDH_TCPIP_DNSS_MODULE_CONFIG                       0x00003B73 // TCPIP_DNSS_MODULE_CONFIG
#define IDH_TCPIP_DNSS_RESULT                              0x00003B74 // TCPIP_DNSS_RESULT
#define IDH_TCPIP_DNSS_Files                               0x00003B75 // TCPIP DNSS Files
#define IDH_dnss_h                                         0x00003B76 // dnss.h
#define IDH_dnss_config_h                                  0x00003B77 // dnss_config.h
#define IDH_Dynamic_DNS_TCP_IP_Stack_Library               0x00003B78 // Dynamic DNS TCP/IP Stack Library
#define IDH_TCPIP_DDNS_Introduction                        0x00003B79 // TCPIP DDNS Introduction
#define IDH_TCPIP_DDNS_Using_the_Library                   0x00003B7A // TCPIP DDNS Using the Library
#define IDH_TCPIP_DDNS_Abstraction_Model                   0x00003B7B // TCPIP DDNS Abstraction Model
#define IDH_TCPIP_DDNS_Library_Overview                    0x00003B7C // TCPIP DDNS Library Overview
#define IDH_TCPIP_DDNS_Configuring_the_Library             0x00003B7D // TCPIP DDNS Configuring the Library
#define IDH_TCPIP_DDNS_CHECKIP_SERVER                      0x00003B7E // TCPIP_DDNS_CHECKIP_SERVER
#define IDH_TCPIP_DDNS_TASK_TICK_RATE                      0x00003B7F // TCPIP_DDNS_TASK_TICK_RATE
#define IDH_TCPIP_DDNS_Building_the_Library                0x00003B80 // TCPIP DDNS Building the Library
#define IDH_TCPIP_DDNS_Library_Interface                   0x00003B81 // TCPIP DDNS Library Interface
#define IDH_TCPIP_DDNS_LastIPGet                           0x00003B82 // TCPIP_DDNS_LastIPGet
#define IDH_TCPIP_DDNS_LastStatusGet                       0x00003B83 // TCPIP_DDNS_LastStatusGet
#define IDH_TCPIP_DDNS_ServiceSet_DDNS_SERVICES            0x00003B84 // TCPIP_DDNS_ServiceSet@DDNS_SERVICES
#define IDH_TCPIP_DDNS_UpdateForce                         0x00003B85 // TCPIP_DDNS_UpdateForce
#define IDH_TCPIP_DDNS_Task                                0x00003B86 // TCPIP_DDNS_Task
#define IDH_DDNS_MODULE_CONFIG                             0x00003B87 // DDNS_MODULE_CONFIG
#define IDH_DDNS_POINTERS                                  0x00003B88 // DDNS_POINTERS
#define IDH_DDNS_SERVICES                                  0x00003B89 // DDNS_SERVICES
#define IDH_DDNS_STATUS                                    0x00003B8A // DDNS_STATUS
#define IDH_TCPIP_DDNS_Files                               0x00003B8B // TCPIP DDNS Files
#define IDH_ddns_h                                         0x00003B8C // ddns.h
#define IDH_ddns_config_h                                  0x00003B8D // ddns_config.h
#define IDH_FTP_TCP_IP_Stack_Library                       0x00003B8E // FTP TCP/IP Stack Library
#define IDH_TCPIP_FTP_Introduction                         0x00003B8F // TCPIP FTP Introduction
#define IDH_TCPIP_FTP_Using_the_Library                    0x00003B90 // TCPIP FTP Using the Library
#define IDH_TCPIP_FTP_Abstraction_Model                    0x00003B91 // TCPIP FTP Abstraction Model
#define IDH_TCPIP_FTP_Library_Overview                     0x00003B92 // TCPIP FTP Library Overview
#define IDH_TCPIP_FTP_Configuring_the_Library              0x00003B93 // TCPIP FTP Configuring the Library
#define IDH_TCPIP_FTP_DATA_SKT_RX_BUFF_SIZE                0x00003B94 // TCPIP_FTP_DATA_SKT_RX_BUFF_SIZE
#define IDH_TCPIP_FTP_DATA_SKT_TX_BUFF_SIZE                0x00003B95 // TCPIP_FTP_DATA_SKT_TX_BUFF_SIZE
#define IDH_TCPIP_FTP_MAX_CONNECTIONS                      0x00003B96 // TCPIP_FTP_MAX_CONNECTIONS
#define IDH_TCPIP_FTP_PASSWD_LEN                           0x00003B97 // TCPIP_FTP_PASSWD_LEN
#define IDH_TCPIP_FTP_PUT_ENABLED                          0x00003B98 // TCPIP_FTP_PUT_ENABLED
#define IDH_TCPIP_FTP_USER_NAME_LEN                        0x00003B99 // TCPIP_FTP_USER_NAME_LEN
#define IDH_TCPIP_FTPS_TASK_TICK_RATE                      0x00003B9A // TCPIP_FTPS_TASK_TICK_RATE
#define IDH_TCPIP_FTP_TIMEOUT                              0x00003B9B // TCPIP_FTP_TIMEOUT
#define IDH_TCPIP_FTP_Building_the_Library                 0x00003B9C // TCPIP FTP Building the Library
#define IDH_TCPIP_FTP_Library_Interface                    0x00003B9D // TCPIP FTP Library Interface
#define IDH_TCPIP_FTP_ServerTask                           0x00003B9E // TCPIP_FTP_ServerTask
#define IDH_TCPIP_FTP_MODULE_CONFIG                        0x00003B9F // TCPIP_FTP_MODULE_CONFIG
#define IDH_TCPIP_FTP_Files                                0x00003BA0 // TCPIP FTP Files
#define IDH_ftp_h                                          0x00003BA1 // ftp.h
#define IDH_ftp_config_h                                   0x00003BA2 // ftp_config.h
#define IDH_HTTP_Server_TCP_IP_Stack_Library               0x00003BA3 // HTTP Server TCP/IP Stack Library
#define IDH_TCPIP_HTTP_Introduction                        0x00003BA4 // TCPIP HTTP Introduction
#define IDH_TCPIP_HTTP_Using_the_Library                   0x00003BA5 // TCPIP HTTP Using the Library
#define IDH_TCPIP_HTTP_Abstraction_Model                   0x00003BA6 // TCPIP HTTP Abstraction Model
#define IDH_TCPIP_HTTP_Library_Overview                    0x00003BA7 // TCPIP HTTP Library Overview
#define IDH_TCPIP_HTTP_HTTP_Features                       0x00003BA8 // TCPIP HTTP HTTP Features
#define IDH_TCPIP_HTTP_Dynamic_Variables                   0x00003BA9 // TCPIP HTTP Dynamic Variables
#define IDH_TCPIP_HTTP_Form_Processing                     0x00003BAA // TCPIP HTTP Form Processing
#define IDH_TCPIP_HTTP_Authentication                      0x00003BAB // TCPIP HTTP Authentication
#define IDH_TCPIP_HTTP_Cookies                             0x00003BAC // TCPIP HTTP Cookies
#define IDH_TCPIP_HTTP_Compression                         0x00003BAD // TCPIP HTTP Compression
#define IDH_TCPIP_HTTP_Configuring_the_Library             0x00003BAE // TCPIP HTTP Configuring the Library
#define IDH_TCPIP_STACK_USE_BASE64_DECODE                  0x00003BAF // TCPIP_STACK_USE_BASE64_DECODE
#define IDH_TCPIP_HTTP_CACHE_LEN                           0x00003BB0 // TCPIP_HTTP_CACHE_LEN
#define IDH_TCPIP_HTTP_CONFIG_FLAGS                        0x00003BB1 // TCPIP_HTTP_CONFIG_FLAGS
#define IDH_TCPIP_HTTP_DEFAULT_FILE                        0x00003BB2 // TCPIP_HTTP_DEFAULT_FILE
#define IDH_TCPIP_HTTP_DEFAULT_LEN                         0x00003BB3 // TCPIP_HTTP_DEFAULT_LEN
#define IDH_TCPIP_HTTP_MAX_CONNECTIONS                     0x00003BB4 // TCPIP_HTTP_MAX_CONNECTIONS
#define IDH_TCPIP_HTTP_MAX_DATA_LEN                        0x00003BB5 // TCPIP_HTTP_MAX_DATA_LEN
#define IDH_TCPIP_HTTP_MAX_HEADER_LEN                      0x00003BB6 // TCPIP_HTTP_MAX_HEADER_LEN
#define IDH_TCPIP_HTTP_MIN_CALLBACK_FREE                   0x00003BB7 // TCPIP_HTTP_MIN_CALLBACK_FREE
#define IDH_TCPIP_HTTP_SKT_RX_BUFF_SIZE                    0x00003BB8 // TCPIP_HTTP_SKT_RX_BUFF_SIZE
#define IDH_TCPIP_HTTP_SKT_TX_BUFF_SIZE                    0x00003BB9 // TCPIP_HTTP_SKT_TX_BUFF_SIZE
#define IDH_TCPIP_HTTP_TIMEOUT                             0x00003BBA // TCPIP_HTTP_TIMEOUT
#define IDH_TCPIP_HTTP_USE_AUTHENTICATION                  0x00003BBB // TCPIP_HTTP_USE_AUTHENTICATION
#define IDH_TCPIP_HTTP_USE_COOKIES                         0x00003BBC // TCPIP_HTTP_USE_COOKIES
#define IDH_TCPIP_HTTP_USE_POST                            0x00003BBD // TCPIP_HTTP_USE_POST
#define IDH_TCPIP_HTTPS_DEFAULT_FILE                       0x00003BBE // TCPIP_HTTPS_DEFAULT_FILE
#define IDH_TCPIP_HTTP_FILE_UPLOAD_ENABLE                  0x00003BBF // TCPIP_HTTP_FILE_UPLOAD_ENABLE
#define IDH_TCPIP_HTTP_FILE_UPLOAD_NAME                    0x00003BC0 // TCPIP_HTTP_FILE_UPLOAD_NAME
#define IDH_TCPIP_HTTP_TASK_RATE                           0x00003BC1 // TCPIP_HTTP_TASK_RATE
#define IDH_TCPIP_HTTP_NO_AUTH_WITHOUT_SSL                 0x00003BC2 // TCPIP_HTTP_NO_AUTH_WITHOUT_SSL
#define IDH_TCPIP_HTTP_FREE_FUNC                           0x00003BC3 // TCPIP_HTTP_FREE_FUNC
#define IDH_TCPIP_HTTP_MALLOC_FUNC                         0x00003BC4 // TCPIP_HTTP_MALLOC_FUNC
#define IDH_TCPIP_HTTP_Building_the_Library                0x00003BC5 // TCPIP HTTP Building the Library
#define IDH_TCPIP_HTTP_Library_Interface                   0x00003BC6 // TCPIP HTTP Library Interface
#define IDH_TCPIP_HTTP_ArgGet_uint8_t__uint8_t_            0x00003BC7 // TCPIP_HTTP_ArgGet@uint8_t*@uint8_t*
#define IDH_TCPIP_HTTP_CurrentConnectionByteCountDec_HTTP_CONN_HANDLE_uint32_t 0x00003BC8 // TCPIP_HTTP_CurrentConnectionByteCountDec@HTTP_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_CurrentConnectionByteCountGet_HTTP_CONN_HANDLE 0x00003BC9 // TCPIP_HTTP_CurrentConnectionByteCountGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionByteCountSet_HTTP_CONN_HANDLE_uint32_t 0x00003BCA // TCPIP_HTTP_CurrentConnectionByteCountSet@HTTP_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_CurrentConnectionCallbackPosGet_HTTP_CONN_HANDLE 0x00003BCB // TCPIP_HTTP_CurrentConnectionCallbackPosGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionCallbackPosSet_HTTP_CONN_HANDLE_uint32_t 0x00003BCC // TCPIP_HTTP_CurrentConnectionCallbackPosSet@HTTP_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_CurrentConnectionHasArgsGet_HTTP_CONN_HANDLE 0x00003BCD // TCPIP_HTTP_CurrentConnectionHasArgsGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionHasArgsSet_HTTP_CONN_HANDLE_uint8_t 0x00003BCE // TCPIP_HTTP_CurrentConnectionHasArgsSet@HTTP_CONN_HANDLE@uint8_t
#define IDH_TCPIP_HTTP_CurrentConnectionPostSmSet_HTTP_CONN_HANDLE_uint16_t 0x00003BCF // TCPIP_HTTP_CurrentConnectionPostSmSet@HTTP_CONN_HANDLE@uint16_t
#define IDH_TCPIP_HTTP_CurrentConnectionStatusGet_HTTP_CONN_HANDLE 0x00003BD0 // TCPIP_HTTP_CurrentConnectionStatusGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_FileAuthenticate_HTTP_CONN_HANDLE_uint8_t_ 0x00003BD1 // TCPIP_HTTP_FileAuthenticate@HTTP_CONN_HANDLE@uint8_t*
#define IDH_TCPIP_HTTP_GetExecute_HTTP_CONN_HANDLE         0x00003BD2 // TCPIP_HTTP_GetExecute@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_PostExecute_HTTP_CONN_HANDLE        0x00003BD3 // TCPIP_HTTP_PostExecute@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_Print_varname_HTTP_CONN_HANDLE_uint16_t_uint16_t____ 0x00003BD4 // TCPIP_HTTP_Print_varname@HTTP_CONN_HANDLE@uint16_t@uint16_t@...
#define IDH_TCPIP_HTTP_UserAuthenticate_HTTP_CONN_HANDLE_uint8_t__uint8_t_ 0x00003BD5 // TCPIP_HTTP_UserAuthenticate@HTTP_CONN_HANDLE@uint8_t*@uint8_t*
#define IDH_TCPIP_HTTP_CurrentConnectionDataBufferGet_HTTP_CONN_HANDLE 0x00003BD6 // TCPIP_HTTP_CurrentConnectionDataBufferGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionFileGet_HTTP_CONN_HANDLE 0x00003BD7 // TCPIP_HTTP_CurrentConnectionFileGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionIsAuthorizedGet_HTTP_CONN_HANDLE 0x00003BD8 // TCPIP_HTTP_CurrentConnectionIsAuthorizedGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionIsAuthorizedSet_HTTP_CONN_HANDLE_uint8_t 0x00003BD9 // TCPIP_HTTP_CurrentConnectionIsAuthorizedSet@HTTP_CONN_HANDLE@uint8_t
#define IDH_TCPIP_HTTP_CurrentConnectionPostSmGet_HTTP_CONN_HANDLE 0x00003BDA // TCPIP_HTTP_CurrentConnectionPostSmGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionSocketGet_HTTP_CONN_HANDLE 0x00003BDB // TCPIP_HTTP_CurrentConnectionSocketGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionStatusSet_HTTP_CONN_HANDLE_HTTP_STATUS 0x00003BDC // TCPIP_HTTP_CurrentConnectionStatusSet@HTTP_CONN_HANDLE@HTTP_STATUS
#define IDH_TCPIP_HTTP_CurrentConnectionUserDataGet_HTTP_CONN_HANDLE 0x00003BDD // TCPIP_HTTP_CurrentConnectionUserDataGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionUserDataSet_HTTP_CONN_HANDLE_void_ 0x00003BDE // TCPIP_HTTP_CurrentConnectionUserDataSet@HTTP_CONN_HANDLE@void*
#define IDH_TCPIP_HTTP_FileInclude_HTTP_CONN_HANDLE_uint8_t_ 0x00003BDF // TCPIP_HTTP_FileInclude@HTTP_CONN_HANDLE@uint8_t*
#define IDH_TCPIP_HTTP_PostNameRead_HTTP_CONN_HANDLE_uint8_t__uint16_t 0x00003BE0 // TCPIP_HTTP_PostNameRead@HTTP_CONN_HANDLE@uint8_t*@uint16_t
#define IDH_TCPIP_HTTP_PostValueRead_HTTP_CONN_HANDLE_uint8_t__uint16_t 0x00003BE1 // TCPIP_HTTP_PostValueRead@HTTP_CONN_HANDLE@uint8_t*@uint16_t
#define IDH_TCPIP_HTTP_URLDecode_uint8_t_                  0x00003BE2 // TCPIP_HTTP_URLDecode@uint8_t*
#define IDH_TCPIP_HTTP_PostReadPair                        0x00003BE3 // TCPIP_HTTP_PostReadPair
#define IDH_TCPIP_HTTP_Task                                0x00003BE4 // TCPIP_HTTP_Task
#define IDH_TCPIP_HTTP_ActiveConnectionCountGet_int_       0x00003BE5 // TCPIP_HTTP_ActiveConnectionCountGet@int*
#define IDH_TCPIP_HTTP_CurrentConnectionHandleGet_int      0x00003BE6 // TCPIP_HTTP_CurrentConnectionHandleGet@int
#define IDH_TCPIP_HTTP_CurrentConnectionIndexGet_HTTP_CONN_HANDLE 0x00003BE7 // TCPIP_HTTP_CurrentConnectionIndexGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionDataBufferSizeGet_HTTP_CONN_HANDLE 0x00003BE8 // TCPIP_HTTP_CurrentConnectionDataBufferSizeGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionSMSet_HTTP_CONN_HANDLE_uint8_t 0x00003BE9 // TCPIP_HTTP_CurrentConnectionSMSet@HTTP_CONN_HANDLE@uint8_t
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferCurrGet_HTTP_CONN_HANDLE 0x00003BEA // TCPIP_HTTP_CurrentConnectionUploadBufferCurrGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferCurrSet_HTTP_CONN_HANDLE_uint8_t_ 0x00003BEB // TCPIP_HTTP_CurrentConnectionUploadBufferCurrSet@HTTP_CONN_HANDLE@uint8_t*
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferEndGet_HTTP_CONN_HANDLE 0x00003BEC // TCPIP_HTTP_CurrentConnectionUploadBufferEndGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferEndSet_HTTP_CONN_HANDLE_uint8_t_ 0x00003BED // TCPIP_HTTP_CurrentConnectionUploadBufferEndSet@HTTP_CONN_HANDLE@uint8_t*
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferStartGet_HTTP_CONN_HANDLE 0x00003BEE // TCPIP_HTTP_CurrentConnectionUploadBufferStartGet@HTTP_CONN_HANDLE
#define IDH_TCPIP_HTTP_CurrentConnectionUploadBufferStartSet_HTTP_CONN_HANDLE_uint8_t_ 0x00003BEF // TCPIP_HTTP_CurrentConnectionUploadBufferStartSet@HTTP_CONN_HANDLE@uint8_t*
#define IDH_HTTP_CONN_HANDLE                               0x00003BF0 // HTTP_CONN_HANDLE
#define IDH_HTTP_FILE_TYPE                                 0x00003BF1 // HTTP_FILE_TYPE
#define IDH_HTTP_IO_RESULT                                 0x00003BF2 // HTTP_IO_RESULT
#define IDH_HTTP_MODULE_FLAGS                              0x00003BF3 // HTTP_MODULE_FLAGS
#define IDH_HTTP_READ_STATUS                               0x00003BF4 // HTTP_READ_STATUS
#define IDH_HTTP_STATUS                                    0x00003BF5 // HTTP_STATUS
#define IDH_TCPIP_HTTP_MODULE_CONFIG                       0x00003BF6 // TCPIP_HTTP_MODULE_CONFIG
#define IDH_TCPIP_HTTP_Files                               0x00003BF7 // TCPIP HTTP Files
#define IDH_http_h                                         0x00003BF8 // http.h
#define IDH_http_config_h                                  0x00003BF9 // http_config.h
#define IDH_HTTP_Net_TCP_IP_Stack_Library                  0x00003BFA // HTTP Net TCP/IP Stack Library
#define IDH_TCPIP_HTTP_NET_Introduction                    0x00003BFB // TCPIP HTTP NET Introduction
#define IDH_TCPIP_HTTP_NET_Using_the_Library               0x00003BFC // TCPIP HTTP NET Using the Library
#define IDH_TCPIP_HTTP_NET_Abstraction_Model               0x00003BFD // TCPIP HTTP NET Abstraction Model
#define IDH_TCPIP_HTTP_NET_Library_Overview                0x00003BFE // TCPIP HTTP NET Library Overview
#define IDH_TCPIP_HTTP_NET_HTTP_Net_Features               0x00003BFF // TCPIP HTTP NET HTTP Net Features
#define IDH_TCPIP_HTTP_NET_Dynamic_Variables_Processing    0x00003C00 // TCPIP HTTP NET Dynamic Variables Processing
#define IDH_TCPIP_HTTP_NET_Include_Files_Processing        0x00003C01 // TCPIP HTTP NET Include Files Processing
#define IDH_TCPIP_HTTP_NET_File_Processing                 0x00003C02 // TCPIP HTTP NET File Processing
#define IDH_TCPIP_HTTP_NET_SSI_Processing                  0x00003C03 // TCPIP HTTP NET SSI Processing
#define IDH_TCPIP_HTTP_NET_mpfs2_jar_Utility               0x00003C04 // TCPIP HTTP NET mpfs2.jar Utility
#define IDH_TCPIP_HTTP_NET_Configuring_the_Library         0x00003C05 // TCPIP HTTP NET Configuring the Library
#define IDH_TCPIP_HTTP_NET_CACHE_LEN                       0x00003C06 // TCPIP_HTTP_NET_CACHE_LEN
#define IDH_TCPIP_HTTP_NET_CONFIG_FLAGS                    0x00003C07 // TCPIP_HTTP_NET_CONFIG_FLAGS
#define IDH_TCPIP_HTTP_NET_COOKIE_BUFFER_SIZE              0x00003C08 // TCPIP_HTTP_NET_COOKIE_BUFFER_SIZE
#define IDH_TCPIP_HTTP_NET_DEFAULT_FILE                    0x00003C09 // TCPIP_HTTP_NET_DEFAULT_FILE
#define IDH_TCPIP_HTTP_NET_DYNVAR_ARG_MAX_NUMBER           0x00003C0A // TCPIP_HTTP_NET_DYNVAR_ARG_MAX_NUMBER
#define IDH_TCPIP_HTTP_NET_DYNVAR_DESCRIPTORS_NUMBER       0x00003C0B // TCPIP_HTTP_NET_DYNVAR_DESCRIPTORS_NUMBER
#define IDH_TCPIP_HTTP_NET_DYNVAR_MAX_LEN                  0x00003C0C // TCPIP_HTTP_NET_DYNVAR_MAX_LEN
#define IDH_TCPIP_HTTP_NET_FILE_UPLOAD_ENABLE              0x00003C0D // TCPIP_HTTP_NET_FILE_UPLOAD_ENABLE
#define IDH_TCPIP_HTTP_NET_FILE_UPLOAD_NAME                0x00003C0E // TCPIP_HTTP_NET_FILE_UPLOAD_NAME
#define IDH_TCPIP_HTTP_NET_FIND_PEEK_BUFF_SIZE             0x00003C0F // TCPIP_HTTP_NET_FIND_PEEK_BUFF_SIZE
#define IDH_TCPIP_HTTP_NET_MAX_CONNECTIONS                 0x00003C10 // TCPIP_HTTP_NET_MAX_CONNECTIONS
#define IDH_TCPIP_HTTP_NET_MAX_DATA_LEN                    0x00003C11 // TCPIP_HTTP_NET_MAX_DATA_LEN
#define IDH_TCPIP_HTTP_NET_MAX_HEADER_LEN                  0x00003C12 // TCPIP_HTTP_NET_MAX_HEADER_LEN
#define IDH_TCPIP_HTTP_NET_MAX_RECURSE_LEVEL               0x00003C13 // TCPIP_HTTP_NET_MAX_RECURSE_LEVEL
#define IDH_TCPIP_HTTP_NET_RESPONSE_BUFFER_SIZE            0x00003C14 // TCPIP_HTTP_NET_RESPONSE_BUFFER_SIZE
#define IDH_TCPIP_HTTP_NET_SKT_RX_BUFF_SIZE                0x00003C15 // TCPIP_HTTP_NET_SKT_RX_BUFF_SIZE
#define IDH_TCPIP_HTTP_NET_SKT_TX_BUFF_SIZE                0x00003C16 // TCPIP_HTTP_NET_SKT_TX_BUFF_SIZE
#define IDH_TCPIP_HTTP_NET_TASK_RATE                       0x00003C17 // TCPIP_HTTP_NET_TASK_RATE
#define IDH_TCPIP_HTTP_NET_TIMEOUT                         0x00003C18 // TCPIP_HTTP_NET_TIMEOUT
#define IDH_TCPIP_HTTP_NET_USE_AUTHENTICATION              0x00003C19 // TCPIP_HTTP_NET_USE_AUTHENTICATION
#define IDH_TCPIP_HTTP_NET_USE_COOKIES                     0x00003C1A // TCPIP_HTTP_NET_USE_COOKIES
#define IDH_TCPIP_HTTP_NET_USE_POST                        0x00003C1B // TCPIP_HTTP_NET_USE_POST
#define IDH_TCPIP_HTTP_NET_CHUNK_RETRIES                   0x00003C1C // TCPIP_HTTP_NET_CHUNK_RETRIES
#define IDH_TCPIP_HTTP_NET_CHUNKS_NUMBER                   0x00003C1D // TCPIP_HTTP_NET_CHUNKS_NUMBER
#define IDH_TCPIP_HTTP_NET_DYNVAR_PROCESS                  0x00003C1E // TCPIP_HTTP_NET_DYNVAR_PROCESS
#define IDH_TCPIP_HTTP_NET_DYNVAR_PROCESS_RETRIES          0x00003C1F // TCPIP_HTTP_NET_DYNVAR_PROCESS_RETRIES
#define IDH_TCPIP_HTTP_NET_FILE_PROCESS_BUFFER_RETRIES     0x00003C20 // TCPIP_HTTP_NET_FILE_PROCESS_BUFFER_RETRIES
#define IDH_TCPIP_HTTP_NET_FILE_PROCESS_BUFFER_SIZE        0x00003C21 // TCPIP_HTTP_NET_FILE_PROCESS_BUFFER_SIZE
#define IDH_TCPIP_HTTP_NET_FILE_PROCESS_BUFFERS_NUMBER     0x00003C22 // TCPIP_HTTP_NET_FILE_PROCESS_BUFFERS_NUMBER
#define IDH_TCPIP_HTTP_NET_FILENAME_MAX_LEN                0x00003C23 // TCPIP_HTTP_NET_FILENAME_MAX_LEN
#define IDH_TCPIP_HTTP_NET_SSI_ATTRIBUTES_MAX_NUMBER       0x00003C24 // TCPIP_HTTP_NET_SSI_ATTRIBUTES_MAX_NUMBER
#define IDH_TCPIP_HTTP_NET_SSI_CMD_MAX_LEN                 0x00003C25 // TCPIP_HTTP_NET_SSI_CMD_MAX_LEN
#define IDH_TCPIP_HTTP_NET_SSI_ECHO_NOT_FOUND_MESSAGE      0x00003C26 // TCPIP_HTTP_NET_SSI_ECHO_NOT_FOUND_MESSAGE
#define IDH_TCPIP_HTTP_NET_SSI_PROCESS                     0x00003C27 // TCPIP_HTTP_NET_SSI_PROCESS
#define IDH_TCPIP_HTTP_NET_SSI_STATIC_ATTTRIB_NUMBER       0x00003C28 // TCPIP_HTTP_NET_SSI_STATIC_ATTTRIB_NUMBER
#define IDH_TCPIP_HTTP_NET_SSI_VARIABLE_NAME_MAX_LENGTH    0x00003C29 // TCPIP_HTTP_NET_SSI_VARIABLE_NAME_MAX_LENGTH
#define IDH_TCPIP_HTTP_NET_SSI_VARIABLE_STRING_MAX_LENGTH  0x00003C2A // TCPIP_HTTP_NET_SSI_VARIABLE_STRING_MAX_LENGTH
#define IDH_TCPIP_HTTP_NET_SSI_VARIABLES_NUMBER            0x00003C2B // TCPIP_HTTP_NET_SSI_VARIABLES_NUMBER
#define IDH_TCPIP_HTTP_NET_CONNECTION_TIMEOUT              0x00003C2C // TCPIP_HTTP_NET_CONNECTION_TIMEOUT
#define IDH_TCPIP_HTTP_NET_FREE_FUNC                       0x00003C2D // TCPIP_HTTP_NET_FREE_FUNC
#define IDH_TCPIP_HTTP_NET_MALLOC_FUNC                     0x00003C2E // TCPIP_HTTP_NET_MALLOC_FUNC
#define IDH_TCPIP_HTTP_NET_Building_the_Library            0x00003C2F // TCPIP HTTP NET Building the Library
#define IDH_TCPIP_HTTP_NET_Library_Interface               0x00003C30 // TCPIP HTTP NET Library Interface
#define IDH_TCPIP_HTTP_NET_ActiveConnectionCountGet_int_   0x00003C31 // TCPIP_HTTP_NET_ActiveConnectionCountGet@int*
#define IDH_TCPIP_HTTP_NET_ConnectionByteCountDec_TCPIP_HTTP_NET_CONN_HANDLE_uint32_t 0x00003C32 // TCPIP_HTTP_NET_ConnectionByteCountDec@TCPIP_HTTP_NET_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_NET_ArgGet_uint8_t__uint8_t_        0x00003C33 // TCPIP_HTTP_NET_ArgGet@uint8_t*@uint8_t*
#define IDH_TCPIP_HTTP_NET_ConnectionByteCountSet_TCPIP_HTTP_NET_CONN_HANDLE_uint32_t 0x00003C34 // TCPIP_HTTP_NET_ConnectionByteCountSet@TCPIP_HTTP_NET_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_NET_ConnectionByteCountGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C35 // TCPIP_HTTP_NET_ConnectionByteCountGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionCallbackPosSet_TCPIP_HTTP_NET_CONN_HANDLE_uint32_t 0x00003C36 // TCPIP_HTTP_NET_ConnectionCallbackPosSet@TCPIP_HTTP_NET_CONN_HANDLE@uint32_t
#define IDH_TCPIP_HTTP_NET_ConnectionCallbackPosGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C37 // TCPIP_HTTP_NET_ConnectionCallbackPosGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionDataBufferGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C38 // TCPIP_HTTP_NET_ConnectionDataBufferGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionDiscard_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C39 // TCPIP_HTTP_NET_ConnectionDiscard@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionFileAuthenticate_TCPIP_HTTP_NET_CONN_HANDLE_char__TCPIP_HTTP_NET 0x00003C3A // TCPIP_HTTP_NET_ConnectionFileAuthenticate@TCPIP_HTTP_NET_CONN_HANDLE@char*@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_ConnectionFileGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C3B // TCPIP_HTTP_NET_ConnectionFileGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionHasArgsGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C3C // TCPIP_HTTP_NET_ConnectionHasArgsGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionFlush_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C3D // TCPIP_HTTP_NET_ConnectionFlush@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionIsAuthorizedGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C3E // TCPIP_HTTP_NET_ConnectionIsAuthorizedGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionGetExecute_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_NET_USER_CALLBA 0x00003C3F // TCPIP_HTTP_NET_ConnectionGetExecute@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_ConnectionPostNameRead_TCPIP_HTTP_NET_CONN_HANDLE_uint8_t__uint16_t 0x00003C40 // TCPIP_HTTP_NET_ConnectionPostNameRead@TCPIP_HTTP_NET_CONN_HANDLE@uint8_t*@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionHasArgsSet_TCPIP_HTTP_NET_CONN_HANDLE_uint8_t 0x00003C41 // TCPIP_HTTP_NET_ConnectionHasArgsSet@TCPIP_HTTP_NET_CONN_HANDLE@uint8_t
#define IDH_TCPIP_HTTP_NET_ConnectionPostSmGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C42 // TCPIP_HTTP_NET_ConnectionPostSmGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionIsAuthorizedSet_TCPIP_HTTP_NET_CONN_HANDLE_uint8_t 0x00003C43 // TCPIP_HTTP_NET_ConnectionIsAuthorizedSet@TCPIP_HTTP_NET_CONN_HANDLE@uint8_t
#define IDH_TCPIP_HTTP_NET_ConnectionPostValueRead_TCPIP_HTTP_NET_CONN_HANDLE_uint8_t__uint16_t 0x00003C44 // TCPIP_HTTP_NET_ConnectionPostValueRead@TCPIP_HTTP_NET_CONN_HANDLE@uint8_t*@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionNetHandle_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C45 // TCPIP_HTTP_NET_ConnectionNetHandle@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionSocketGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C46 // TCPIP_HTTP_NET_ConnectionSocketGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionPeek_TCPIP_HTTP_NET_CONN_HANDLE_void___uint16_t 0x00003C47 // TCPIP_HTTP_NET_ConnectionPeek@TCPIP_HTTP_NET_CONN_HANDLE@void *@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionStatusGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C48 // TCPIP_HTTP_NET_ConnectionStatusGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionPostExecute_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_NET_USER_CALLB 0x00003C49 // TCPIP_HTTP_NET_ConnectionPostExecute@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_ConnectionUserDataGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C4A // TCPIP_HTTP_NET_ConnectionUserDataGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionPostSmSet_TCPIP_HTTP_NET_CONN_HANDLE_uint16_t 0x00003C4B // TCPIP_HTTP_NET_ConnectionPostSmSet@TCPIP_HTTP_NET_CONN_HANDLE@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionRead_TCPIP_HTTP_NET_CONN_HANDLE_void___uint16_t 0x00003C4C // TCPIP_HTTP_NET_ConnectionRead@TCPIP_HTTP_NET_CONN_HANDLE@void *@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionReadBufferSize_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C4D // TCPIP_HTTP_NET_ConnectionReadBufferSize@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionReadIsReady_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C4E // TCPIP_HTTP_NET_ConnectionReadIsReady@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionStatusSet_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_NET_STATUS 0x00003C4F // TCPIP_HTTP_NET_ConnectionStatusSet@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_NET_STATUS
#define IDH_TCPIP_HTTP_NET_ConnectionStringFind_TCPIP_HTTP_NET_CONN_HANDLE_char__uint16_t_uint16_t 0x00003C50 // TCPIP_HTTP_NET_ConnectionStringFind@TCPIP_HTTP_NET_CONN_HANDLE@char*@uint16_t@uint16_t
#define IDH_TCPIP_HTTP_NET_ConnectionUserAuthenticate_TCPIP_HTTP_NET_CONN_HANDLE_char__char__TCPIP_HT 0x00003C51 // TCPIP_HTTP_NET_ConnectionUserAuthenticate@TCPIP_HTTP_NET_CONN_HANDLE@char*@char*@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_ConnectionUserDataSet_TCPIP_HTTP_NET_CONN_HANDLE_void_ 0x00003C52 // TCPIP_HTTP_NET_ConnectionUserDataSet@TCPIP_HTTP_NET_CONN_HANDLE@void*
#define IDH_TCPIP_HTTP_NET_DynAcknowledge_TCPIP_HTTP_NET_CONN_HANDLE_void__struct__tag_TCPIP_HTTP_NET 0x00003C53 // TCPIP_HTTP_NET_DynAcknowledge@TCPIP_HTTP_NET_CONN_HANDLE@void*@struct _tag_TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_DynamicWrite_TCPIP_HTTP_DYN_VAR_DCPT__void___uint16_t_bool 0x00003C54 // TCPIP_HTTP_NET_DynamicWrite@TCPIP_HTTP_DYN_VAR_DCPT*@void *@uint16_t@bool
#define IDH_TCPIP_HTTP_NET_DynamicWriteString_TCPIP_HTTP_DYN_VAR_DCPT__char__bool 0x00003C55 // TCPIP_HTTP_NET_DynamicWriteString@TCPIP_HTTP_DYN_VAR_DCPT*@char*@bool
#define IDH_TCPIP_HTTP_NET_DynPrint_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_DYN_VAR_DCPT__TCPIP_HTTP_NE 0x00003C56 // TCPIP_HTTP_NET_DynPrint@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_DYN_VAR_DCPT*@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_EventReport_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_NET_EVENT_TYPE_void__str 0x00003C57 // TCPIP_HTTP_NET_EventReport@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_NET_EVENT_TYPE@void*@struct _tag_TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_Task                            0x00003C58 // TCPIP_HTTP_NET_Task
#define IDH_TCPIP_HTTP_NET_URLDecode_uint8_t_              0x00003C59 // TCPIP_HTTP_NET_URLDecode@uint8_t*
#define IDH_TCPIP_HTTP_NET_UserHandlerDeregister_TCPIP_HTTP_NET_USER_HANDLE 0x00003C5A // TCPIP_HTTP_NET_UserHandlerDeregister@TCPIP_HTTP_NET_USER_HANDLE
#define IDH_TCPIP_HTTP_NET_UserHandlerRegister_TCPIP_HTTP_NET_USER_CALLBACK_ 0x00003C5B // TCPIP_HTTP_NET_UserHandlerRegister@TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_ConnectionDataBufferSizeGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C5C // TCPIP_HTTP_NET_ConnectionDataBufferSizeGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionDynamicDescriptors    0x00003C5D // TCPIP_HTTP_NET_ConnectionDynamicDescriptors
#define IDH_TCPIP_HTTP_NET_SSINotification_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_SSI_NOTIFY_DCPT__str 0x00003C5E // TCPIP_HTTP_NET_SSINotification@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_SSI_NOTIFY_DCPT*@struct _tag_TCPIP_HTTP_NET_USER_CALLBACK*
#define IDH_TCPIP_HTTP_NET_SSIVariableDelete_char_         0x00003C5F // TCPIP_HTTP_NET_SSIVariableDelete@char*
#define IDH_TCPIP_HTTP_NET_SSIVariableGet_char__TCPIP_HTTP_DYN_ARG_TYPE__int32_t_ 0x00003C60 // TCPIP_HTTP_NET_SSIVariableGet@char*@TCPIP_HTTP_DYN_ARG_TYPE*@int32_t*
#define IDH_TCPIP_HTTP_NET_SSIVariableGetByIndex_int_char___TCPIP_HTTP_DYN_ARG_TYPE__int32_t_ 0x00003C61 // TCPIP_HTTP_NET_SSIVariableGetByIndex@int@char**@TCPIP_HTTP_DYN_ARG_TYPE*@int32_t*
#define IDH_TCPIP_HTTP_NET_SSIVariableSet_char__TCPIP_HTTP_DYN_ARG_TYPE_char__int32_t 0x00003C62 // TCPIP_HTTP_NET_SSIVariableSet@char*@TCPIP_HTTP_DYN_ARG_TYPE@char*@int32_t
#define IDH_TCPIP_HTTP_NET_SSIVariablesNumberGet_int_      0x00003C63 // TCPIP_HTTP_NET_SSIVariablesNumberGet@int*
#define IDH_TCPIP_HTTP_NET_ConnectionHandleGet_int         0x00003C64 // TCPIP_HTTP_NET_ConnectionHandleGet@int
#define IDH_TCPIP_HTTP_NET_ConnectionIndexGet_TCPIP_HTTP_NET_CONN_HANDLE 0x00003C65 // TCPIP_HTTP_NET_ConnectionIndexGet@TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_DynamicFileInclude_TCPIP_HTTP_NET_CONN_HANDLE_TCPIP_HTTP_DYN_VAR_DCPT__cha 0x00003C66 // TCPIP_HTTP_NET_DynamicFileInclude@TCPIP_HTTP_NET_CONN_HANDLE@TCPIP_HTTP_DYN_VAR_DCPT*@char*
#define IDH_TCPIP_HTTP_DYN_ARG_DCPT                        0x00003C67 // TCPIP_HTTP_DYN_ARG_DCPT
#define IDH_TCPIP_HTTP_DYN_ARG_TYPE                        0x00003C68 // TCPIP_HTTP_DYN_ARG_TYPE
#define IDH_TCPIP_HTTP_DYN_PRINT_RES                       0x00003C69 // TCPIP_HTTP_DYN_PRINT_RES
#define IDH_TCPIP_HTTP_DYN_VAR_DCPT                        0x00003C6A // TCPIP_HTTP_DYN_VAR_DCPT
#define IDH_TCPIP_HTTP_DYN_VAR_FLAGS                       0x00003C6B // TCPIP_HTTP_DYN_VAR_FLAGS
#define IDH_TCPIP_HTTP_NET_CONN_HANDLE                     0x00003C6C // TCPIP_HTTP_NET_CONN_HANDLE
#define IDH_TCPIP_HTTP_NET_EVENT_TYPE                      0x00003C6D // TCPIP_HTTP_NET_EVENT_TYPE
#define IDH_TCPIP_HTTP_NET_IO_RESULT                       0x00003C6E // TCPIP_HTTP_NET_IO_RESULT
#define IDH_TCPIP_HTTP_NET_MODULE_CONFIG                   0x00003C6F // TCPIP_HTTP_NET_MODULE_CONFIG
#define IDH_TCPIP_HTTP_NET_MODULE_FLAGS                    0x00003C70 // TCPIP_HTTP_NET_MODULE_FLAGS
#define IDH_TCPIP_HTTP_NET_READ_STATUS                     0x00003C71 // TCPIP_HTTP_NET_READ_STATUS
#define IDH_TCPIP_HTTP_NET_STATUS                          0x00003C72 // TCPIP_HTTP_NET_STATUS
#define IDH_TCPIP_HTTP_NET_USER_CALLBACK                   0x00003C73 // TCPIP_HTTP_NET_USER_CALLBACK
#define IDH_TCPIP_HTTP_NET_USER_HANDLE                     0x00003C74 // TCPIP_HTTP_NET_USER_HANDLE
#define IDH_TCPIP_HTTP_NET_ConnectionPostReadPair          0x00003C75 // TCPIP_HTTP_NET_ConnectionPostReadPair
#define IDH_TCPIP_HTTP_SSI_ATTR_DCPT                       0x00003C76 // TCPIP_HTTP_SSI_ATTR_DCPT
#define IDH_TCPIP_HTTP_SSI_NOTIFY_DCPT                     0x00003C77 // TCPIP_HTTP_SSI_NOTIFY_DCPT
#define IDH_TCPIP_HTTP_NET_Files                           0x00003C78 // TCPIP HTTP NET Files
#define IDH_http_net_h                                     0x00003C79 // http_net.h
#define IDH_http_net_config_h                              0x00003C7A // http_net_config.h
#define IDH_ICMP_TCP_IP_Stack_Library                      0x00003C7B // ICMP TCP/IP Stack Library
#define IDH_TCPIP_ICMP_Introduction                        0x00003C7C // TCPIP ICMP Introduction
#define IDH_TCPIP_ICMP_Using_the_Library                   0x00003C7D // TCPIP ICMP Using the Library
#define IDH_TCPIP_ICMP_Abstraction_Model                   0x00003C7E // TCPIP ICMP Abstraction Model
#define IDH_TCPIP_ICMP_Library_Overview                    0x00003C7F // TCPIP ICMP Library Overview
#define IDH_TCPIP_ICMP_Configuring_the_Library             0x00003C80 // TCPIP ICMP Configuring the Library
#define IDH_TCPIP_ICMP_CLIENT_USER_NOTIFICATION            0x00003C81 // TCPIP_ICMP_CLIENT_USER_NOTIFICATION
#define IDH_TCPIP_ICMP_ECHO_REQUEST_TIMEOUT                0x00003C82 // TCPIP_ICMP_ECHO_REQUEST_TIMEOUT
#define IDH_TCPIP_ICMP_TASK_TICK_RATE                      0x00003C83 // TCPIP_ICMP_TASK_TICK_RATE
#define IDH_TCPIP_ICMP_Building_the_Library                0x00003C84 // TCPIP ICMP Building the Library
#define IDH_TCPIP_ICMP_Library_Interface                   0x00003C85 // TCPIP ICMP Library Interface
#define IDH_TCPIP_ICMP_CallbackDeregister_ICMP_HANDLE      0x00003C86 // TCPIP_ICMP_CallbackDeregister@ICMP_HANDLE
#define IDH_TCPIP_ICMP_CallbackRegister_void__callbackTCPIP_NET_HANDLE_hNetIf__IPV4_ADDR___remoteIP__ 0x00003C87 // TCPIP_ICMP_CallbackRegister@void *callbackTCPIP_NET_HANDLE hNetIf, IPV4_ADDR * remoteIP, void * data
#define IDH_TCPIP_ICMP_EchoRequestSend_TCPIP_NET_HANDLE_IPV4_ADDR___uint16_t_uint16_t 0x00003C88 // TCPIP_ICMP_EchoRequestSend@TCPIP_NET_HANDLE@IPV4_ADDR *@uint16_t@uint16_t
#define IDH_TCPIP_ICMP_Task                                0x00003C89 // TCPIP_ICMP_Task
#define IDH_TCPIP_ICMP_EchoRequest_TCPIP_ICMP_ECHO_REQUEST__TCPIP_ICMP_REQUEST_HANDLE_ 0x00003C8A // TCPIP_ICMP_EchoRequest@TCPIP_ICMP_ECHO_REQUEST*@TCPIP_ICMP_REQUEST_HANDLE*
#define IDH_TCPIP_ICMP_EchoRequestCancel_TCPIP_ICMP_REQUEST_HANDLE 0x00003C8B // TCPIP_ICMP_EchoRequestCancel@TCPIP_ICMP_REQUEST_HANDLE
#define IDH_ICMP_ECHO_RESULT                               0x00003C8C // ICMP_ECHO_RESULT
#define IDH_ICMP_HANDLE                                    0x00003C8D // ICMP_HANDLE
#define IDH_TCPIP_ICMP_MODULE_CONFIG                       0x00003C8E // TCPIP_ICMP_MODULE_CONFIG
#define IDH_TCPIP_ICMP_ECHO_REQUEST                        0x00003C8F // TCPIP_ICMP_ECHO_REQUEST
#define IDH_TCPIP_ICMP_ECHO_REQUEST_RESULT                 0x00003C90 // TCPIP_ICMP_ECHO_REQUEST_RESULT
#define IDH_TCPIP_ICMP_REQUEST_HANDLE                      0x00003C91 // TCPIP_ICMP_REQUEST_HANDLE
#define IDH_TCPIP_ICMP_Files                               0x00003C92 // TCPIP ICMP Files
#define IDH_icmp_h                                         0x00003C93 // icmp.h
#define IDH_icmp_config_h                                  0x00003C94 // icmp_config.h
#define IDH_ICMPv6_TCP_IP_Stack_Library                    0x00003C95 // ICMPv6 TCP/IP Stack Library
#define IDH_TCPIP_ICMPv6_Introduction                      0x00003C96 // TCPIP ICMPv6 Introduction
#define IDH_TCPIP_ICMPv6_Using_the_Library                 0x00003C97 // TCPIP ICMPv6 Using the Library
#define IDH_TCPIP_ICMPv6_Abstraction_Model                 0x00003C98 // TCPIP ICMPv6 Abstraction Model
#define IDH_TCPIP_ICMPv6_Library_Overview                  0x00003C99 // TCPIP ICMPv6 Library Overview
#define IDH_TCPIP_ICMPv6_Configuring_the_Library           0x00003C9A // TCPIP ICMPv6 Configuring the Library
#define IDH_TCPIP_ICMPv6_Building_the_Library              0x00003C9B // TCPIP ICMPv6 Building the Library
#define IDH_TCPIP_ICMPv6_Library_Interface                 0x00003C9C // TCPIP ICMPv6 Library Interface
#define IDH_TCPIP_ICMPV6_CallbackDeregister_ICMPV6_HANDLE  0x00003C9D // TCPIP_ICMPV6_CallbackDeregister@ICMPV6_HANDLE
#define IDH_TCPIP_ICMPV6_Flush_IPV6_PACKET__               0x00003C9E // TCPIP_ICMPV6_Flush@IPV6_PACKET *
#define IDH_TCPIP_ICMPV6_HeaderEchoRequestPut_TCPIP_NET_HANDLE_IPV6_ADDR___IPV6_ADDR___uint8_t_uint16 0x00003C9F // TCPIP_ICMPV6_HeaderEchoRequestPut@TCPIP_NET_HANDLE@IPV6_ADDR *@IPV6_ADDR *@uint8_t@uint16_t@uint16_t
#define IDH_TCPIP_ICMPV6_EchoRequestSend_TCPIP_NET_HANDLE_IPV6_ADDR___uint16_t_uint16_t_uint32_t 0x00003CA0 // TCPIP_ICMPV6_EchoRequestSend@TCPIP_NET_HANDLE@IPV6_ADDR *@uint16_t@uint16_t@uint32_t
#define IDH_TCPIP_ICMPV6_CallbackRegister_void__callbackTCPIP_NET_HANDLE_hNetIf__uint8_t_type__const_ 0x00003CA1 // TCPIP_ICMPV6_CallbackRegister@void *callbackTCPIP_NET_HANDLE hNetIf, uint8_t type, const IPV6_ADDR * localIP, const IPV6_ADDR * remoteIP, void * header
#define IDH_ICMPV6_ERR_PTB_CODE                            0x00003CA2 // ICMPV6_ERR_PTB_CODE
#define IDH_ICMPV6_INFO_EREQ_CODE                          0x00003CA3 // ICMPV6_INFO_EREQ_CODE
#define IDH_ICMPV6_INFO_ERPL_CODE                          0x00003CA4 // ICMPV6_INFO_ERPL_CODE
#define IDH_TCPIP_ICMPV6_PutHeaderEchoReply                0x00003CA5 // TCPIP_ICMPV6_PutHeaderEchoReply
#define IDH_ICMPV6_ERR_DU_CODE                             0x00003CA6 // ICMPV6_ERR_DU_CODE
#define IDH_ICMPV6_ERR_PP_CODE                             0x00003CA7 // ICMPV6_ERR_PP_CODE
#define IDH_ICMPV6_ERR_TE_CODE                             0x00003CA8 // ICMPV6_ERR_TE_CODE
#define IDH_ICMPV6_HANDLE                                  0x00003CA9 // ICMPV6_HANDLE
#define IDH_ICMPV6_HEADER_ECHO                             0x00003CAA // ICMPV6_HEADER_ECHO
#define IDH_ICMPV6_HEADER_ERROR                            0x00003CAB // ICMPV6_HEADER_ERROR
#define IDH_ICMPV6_PACKET_TYPES                            0x00003CAC // ICMPV6_PACKET_TYPES
#define IDH_TCPIP_ICMPV6_CLIENT_USER_NOTIFICATION          0x00003CAD // TCPIP_ICMPV6_CLIENT_USER_NOTIFICATION
#define IDH_TCPIP_ICMPv6_Files                             0x00003CAE // TCPIP ICMPv6 Files
#define IDH_icmpv6_h                                       0x00003CAF // icmpv6.h
#define IDH_icmpv6_config_h                                0x00003CB0 // icmpv6_config.h
#define IDH_IGMP_TCP_IP_Stack_Library                      0x00003CB1 // IGMP TCP/IP Stack Library
#define IDH_TCPIP_IGMP_Introduction                        0x00003CB2 // TCPIP IGMP Introduction
#define IDH_TCPIP_IGMP_Using_the_Library                   0x00003CB3 // TCPIP IGMP Using the Library
#define IDH_TCPIP_IGMP_Abstraction_Model                   0x00003CB4 // TCPIP IGMP Abstraction Model
#define IDH_TCPIP_IGMP_Library_Overview                    0x00003CB5 // TCPIP IGMP Library Overview
#define IDH_TCPIP_IGMP_Configuring_the_Library             0x00003CB6 // TCPIP IGMP Configuring the Library
#define IDH_TCPIP_IGMP_INTERFACES                          0x00003CB7 // TCPIP_IGMP_INTERFACES
#define IDH_TCPIP_IGMP_MCAST_GROUPS                        0x00003CB8 // TCPIP_IGMP_MCAST_GROUPS
#define IDH_TCPIP_IGMP_ROBUSTNESS_VARIABLE                 0x00003CB9 // TCPIP_IGMP_ROBUSTNESS_VARIABLE
#define IDH_TCPIP_IGMP_SOCKET_RECORDS_PER_SOURCE           0x00003CBA // TCPIP_IGMP_SOCKET_RECORDS_PER_SOURCE
#define IDH_TCPIP_IGMP_SOURCES_PER_GROUP                   0x00003CBB // TCPIP_IGMP_SOURCES_PER_GROUP
#define IDH_TCPIP_IGMP_TASK_TICK_RATE                      0x00003CBC // TCPIP_IGMP_TASK_TICK_RATE
#define IDH_TCPIP_IGMP_UNSOLICITED_REPORT_INTERVAL         0x00003CBD // TCPIP_IGMP_UNSOLICITED_REPORT_INTERVAL
#define IDH_TCPIP_IGMP_USER_NOTIFICATION                   0x00003CBE // TCPIP_IGMP_USER_NOTIFICATION
#define IDH_TCPIP_IGMPV2_SUPPORT_ONLY                      0x00003CBF // TCPIP_IGMPV2_SUPPORT_ONLY
#define IDH_TCPIP_STACK_USE_IGMP                           0x00003CC0 // TCPIP_STACK_USE_IGMP
#define IDH_TCPIP_IGMP_Building_the_Library                0x00003CC1 // TCPIP IGMP Building the Library
#define IDH_TCPIP_IGMP_Library_Interface                   0x00003CC2 // TCPIP IGMP Library Interface
#define IDH_TCPIP_IGMP_ExcludeSource_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR_IPV4_ADDR 0x00003CC3 // TCPIP_IGMP_ExcludeSource@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR@IPV4_ADDR
#define IDH_TCPIP_IGMP_GroupInfoGet_TCPIP_NET_HANDLE_IPV4_ADDR_TCPIP_IGMP_GROUP_INFO_ 0x00003CC4 // TCPIP_IGMP_GroupInfoGet@TCPIP_NET_HANDLE@IPV4_ADDR@TCPIP_IGMP_GROUP_INFO*
#define IDH_TCPIP_IGMP_GroupsGet_IPV4_ADDR__int_int_       0x00003CC5 // TCPIP_IGMP_GroupsGet@IPV4_ADDR*@int@int*
#define IDH_TCPIP_IGMP_HandlerDeRegister_TCPIP_IGMP_HANDLE 0x00003CC6 // TCPIP_IGMP_HandlerDeRegister@TCPIP_IGMP_HANDLE
#define IDH_TCPIP_IGMP_HandlerRegister_IPV4_ADDR_TCPIP_IGMP_EVENT_HANDLER_void_ 0x00003CC7 // TCPIP_IGMP_HandlerRegister@IPV4_ADDR@TCPIP_IGMP_EVENT_HANDLER@void*
#define IDH_TCPIP_IGMP_IncludeSource_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR_IPV4_ADDR 0x00003CC8 // TCPIP_IGMP_IncludeSource@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR@IPV4_ADDR
#define IDH_TCPIP_IGMP_Join_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR 0x00003CC9 // TCPIP_IGMP_Join@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR
#define IDH_TCPIP_IGMP_Leave_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR 0x00003CCA // TCPIP_IGMP_Leave@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR
#define IDH_TCPIP_IGMP_Subscribe_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR_TCPIP_IGMP_FILTER_TYPE_IPV4_AD 0x00003CCB // TCPIP_IGMP_Subscribe@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR@TCPIP_IGMP_FILTER_TYPE@IPV4_ADDR*@size_t*
#define IDH_TCPIP_IGMP_SubscribeGet_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR_TCPIP_IGMP_FILTER_TYPE__IPV 0x00003CCC // TCPIP_IGMP_SubscribeGet@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR@TCPIP_IGMP_FILTER_TYPE*@IPV4_ADDR*@size_t*
#define IDH_TCPIP_IGMP_Task                                0x00003CCD // TCPIP_IGMP_Task
#define IDH_TCPIP_IGMP_Unsubscribe_UDP_SOCKET_TCPIP_NET_HANDLE_IPV4_ADDR_IPV4_ADDR__size_t_ 0x00003CCE // TCPIP_IGMP_Unsubscribe@UDP_SOCKET@TCPIP_NET_HANDLE@IPV4_ADDR@IPV4_ADDR*@size_t*
#define IDH_TCPIP_IGMP_EVENT_HANDLER                       0x00003CCF // TCPIP_IGMP_EVENT_HANDLER
#define IDH_TCPIP_IGMP_EVENT_TYPE                          0x00003CD0 // TCPIP_IGMP_EVENT_TYPE
#define IDH_TCPIP_IGMP_FILTER_TYPE                         0x00003CD1 // TCPIP_IGMP_FILTER_TYPE
#define IDH_TCPIP_IGMP_GROUP_INFO                          0x00003CD2 // TCPIP_IGMP_GROUP_INFO
#define IDH_TCPIP_IGMP_HANDLE                              0x00003CD3 // TCPIP_IGMP_HANDLE
#define IDH_TCPIP_IGMP_MODULE_CONFIG                       0x00003CD4 // TCPIP_IGMP_MODULE_CONFIG
#define IDH_TCPIP_IGMP_RESULT                              0x00003CD5 // TCPIP_IGMP_RESULT
#define IDH_TCPIP_IGMP_Files                               0x00003CD6 // TCPIP IGMP Files
#define IDH_igmp_h                                         0x00003CD7 // igmp.h
#define IDH_igmp_config_h                                  0x00003CD8 // igmp_config.h
#define IDH_Iperf_TCP_IP_Stack_Library                     0x00003CD9 // Iperf TCP/IP Stack Library
#define IDH_TCPIP_IPERF_Introduction                       0x00003CDA // TCPIP IPERF Introduction
#define IDH_TCPIP_IPERF_Using_the_Library                  0x00003CDB // TCPIP IPERF Using the Library
#define IDH_TCPIP_IPERF_Using_iperf                        0x00003CDC // TCPIP IPERF Using iperf
#define IDH_TCPIP_IPERF_Configuring_the_Module             0x00003CDD // TCPIP IPERF Configuring the Module
#define IDH_TCPIP_IPERF_RX_BUFFER_SIZE                     0x00003CDE // TCPIP_IPERF_RX_BUFFER_SIZE
#define IDH_TCPIP_IPERF_TX_BUFFER_SIZE                     0x00003CDF // TCPIP_IPERF_TX_BUFFER_SIZE
#define IDH_TCPIP_IPERF_TX_QUEUE_LIMIT                     0x00003CE0 // TCPIP_IPERF_TX_QUEUE_LIMIT
#define IDH_TCPIP_IPERF_TX_WAIT_TMO                        0x00003CE1 // TCPIP_IPERF_TX_WAIT_TMO
#define IDH_TCPIP_IPERF_MAX_INSTANCES                      0x00003CE2 // TCPIP_IPERF_MAX_INSTANCES
#define IDH_TCPIP_IPERF_TIMING_ERROR_MARGIN                0x00003CE3 // TCPIP_IPERF_TIMING_ERROR_MARGIN
#define IDH_TCPIP_IPERF_TX_BW_LIMIT                        0x00003CE4 // TCPIP_IPERF_TX_BW_LIMIT
#define IDH_TCPIP_IPERF_Building_the_Library               0x00003CE5 // TCPIP IPERF Building the Library
#define IDH_TCPIP_IPERF_Files                              0x00003CE6 // TCPIP IPERF Files
#define IDH_iperf_config_h                                 0x00003CE7 // iperf_config.h
#define IDH_IPv4_TCP_IP_Stack_Library                      0x00003CE8 // IPv4 TCP/IP Stack Library
#define IDH_TCPIP_IPv4_Introduction                        0x00003CE9 // TCPIP IPv4 Introduction
#define IDH_TCPIP_IPv4_Using_the_Library                   0x00003CEA // TCPIP IPv4 Using the Library
#define IDH_TCPIP_IPv4_Abstraction_Model                   0x00003CEB // TCPIP IPv4 Abstraction Model
#define IDH_TCPIP_IPv4_Library_Overview                    0x00003CEC // TCPIP IPv4 Library Overview
#define IDH_TCPIP_IPv4_How_the_Library_Works               0x00003CED // TCPIP IPv4 How the Library Works
#define IDH_TCPIP_IPv4_Core_Functionality                  0x00003CEE // TCPIP IPv4 Core Functionality
#define IDH_TCPIP_IPv4_Configuring_the_Library             0x00003CEF // TCPIP IPv4 Configuring the Library
#define IDH_TCPIP_IPV4_FRAGMENT_MAX_NUMBER                 0x00003CF0 // TCPIP_IPV4_FRAGMENT_MAX_NUMBER
#define IDH_TCPIP_IPV4_FRAGMENT_MAX_STREAMS                0x00003CF1 // TCPIP_IPV4_FRAGMENT_MAX_STREAMS
#define IDH_TCPIP_IPV4_FRAGMENT_TIMEOUT                    0x00003CF2 // TCPIP_IPV4_FRAGMENT_TIMEOUT
#define IDH_TCPIP_IPV4_FRAGMENTATION                       0x00003CF3 // TCPIP_IPV4_FRAGMENTATION
#define IDH_TCPIP_IPV4_TASK_TICK_RATE                      0x00003CF4 // TCPIP_IPV4_TASK_TICK_RATE
#define IDH_TCPIP_IPv4_Building_the_Library                0x00003CF5 // TCPIP IPv4 Building the Library
#define IDH_TCPIP_IPv4_Library_Interface                   0x00003CF6 // TCPIP IPv4 Library Interface
#define IDH_TCPIP_IPV4_PacketGetDestAddress_TCPIP_MAC_PACKET_ 0x00003CF7 // TCPIP_IPV4_PacketGetDestAddress@TCPIP_MAC_PACKET*
#define IDH_TCPIP_IPV4_PacketGetSourceAddress_TCPIP_MAC_PACKET_ 0x00003CF8 // TCPIP_IPV4_PacketGetSourceAddress@TCPIP_MAC_PACKET*
#define IDH_TCPIP_IPV4_PacketTransmit_IPV4_PACKET_         0x00003CF9 // TCPIP_IPV4_PacketTransmit@IPV4_PACKET*
#define IDH_TCPIP_IPV4_SelectSourceInterface_TCPIP_NET_HANDLE_IPV4_ADDR__IPV4_ADDR__bool 0x00003CFA // TCPIP_IPV4_SelectSourceInterface@TCPIP_NET_HANDLE@IPV4_ADDR*@IPV4_ADDR*@bool
#define IDH_TCPIP_IPV4_Task                                0x00003CFB // TCPIP_IPV4_Task
#define IDH_TCPIP_IPV4_PacketFilterClear_TCPIP_IPV4_FILTER_TYPE 0x00003CFC // TCPIP_IPV4_PacketFilterClear@TCPIP_IPV4_FILTER_TYPE
#define IDH_TCPIP_IPV4_PacketFilterSet_TCPIP_IPV4_FILTER_TYPE 0x00003CFD // TCPIP_IPV4_PacketFilterSet@TCPIP_IPV4_FILTER_TYPE
#define IDH_TCPIP_IPV4_MacPacketTransmit_TCPIP_MAC_PACKET__TCPIP_NET_HANDLE_IPV4_ADDR_ 0x00003CFE // TCPIP_IPV4_MacPacketTransmit@TCPIP_MAC_PACKET*@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_IPV4_PacketAlloc_uint16_t_TCPIP_IPV4_OPTION_DCPT__int_TCPIP_MAC_PACKET_FLAGS 0x00003CFF // TCPIP_IPV4_PacketAlloc@uint16_t@TCPIP_IPV4_OPTION_DCPT*@int@TCPIP_MAC_PACKET_FLAGS
#define IDH_TCPIP_IPV4_PacketFormatTx_IPV4_PACKET__uint8_t_uint16_t_TCPIP_IPV4_PACKET_PARAMS_ 0x00003D00 // TCPIP_IPV4_PacketFormatTx@IPV4_PACKET*@uint8_t@uint16_t@TCPIP_IPV4_PACKET_PARAMS*
#define IDH_TCPIP_IPV4_PacketOptionFieldSet_IPV4_PACKET__uint16_t_bool 0x00003D01 // TCPIP_IPV4_PacketOptionFieldSet@IPV4_PACKET*@uint16_t@bool
#define IDH_TCPIP_IPV4_PacketOptionGet_TCPIP_MAC_PACKET__TCPIP_IPV4_OPTION_TYPE_IPV4_OPTION_FIELD__in 0x00003D02 // TCPIP_IPV4_PacketOptionGet@TCPIP_MAC_PACKET*@TCPIP_IPV4_OPTION_TYPE@IPV4_OPTION_FIELD*@int
#define IDH_TCPIP_IPV4_PacketOptionListGet_TCPIP_MAC_PACKET__TCPIP_IPV4_OPTION_DCPT__int 0x00003D03 // TCPIP_IPV4_PacketOptionListGet@TCPIP_MAC_PACKET*@TCPIP_IPV4_OPTION_DCPT*@int
#define IDH_TCPIP_STACK_NetMulticastGet                    0x00003D04 // TCPIP_STACK_NetMulticastGet
#define IDH_TCPIP_IPV4_IsFragmentationEnabled              0x00003D05 // TCPIP_IPV4_IsFragmentationEnabled
#define IDH_TCPIP_IPV4_MaxDatagramDataSizeGet_TCPIP_NET_HANDLE 0x00003D06 // TCPIP_IPV4_MaxDatagramDataSizeGet@TCPIP_NET_HANDLE
#define IDH_IPV4_HEADER                                    0x00003D07 // IPV4_HEADER
#define IDH_IPV4_HEADER_TYPE                               0x00003D08 // IPV4_HEADER_TYPE
#define IDH_IPV4_PACKET                                    0x00003D09 // IPV4_PACKET
#define IDH_TCPIP_IPV4_FILTER_TYPE                         0x00003D0A // TCPIP_IPV4_FILTER_TYPE
#define IDH_TCPIP_IPV4_MODULE_CONFIG                       0x00003D0B // TCPIP_IPV4_MODULE_CONFIG
#define IDH_IPV4_FRAGMENT_INFO                             0x00003D0C // IPV4_FRAGMENT_INFO
#define IDH_IPV4_OPTION_FIELD                              0x00003D0D // IPV4_OPTION_FIELD
#define IDH_IPV4_TYPE_OF_SERVICE                           0x00003D0E // IPV4_TYPE_OF_SERVICE
#define IDH_TCPIP_IPV4_OPTION_DCPT                         0x00003D0F // TCPIP_IPV4_OPTION_DCPT
#define IDH_TCPIP_IPV4_OPTION_TYPE                         0x00003D10 // TCPIP_IPV4_OPTION_TYPE
#define IDH_TCPIP_IPV4_PACKET_PARAMS                       0x00003D11 // TCPIP_IPV4_PACKET_PARAMS
#define IDH_TCPIP_IPV4_TOS_FLAGS                           0x00003D12 // TCPIP_IPV4_TOS_FLAGS
#define IDH_TCPIP_IPv4_Files                               0x00003D13 // TCPIP IPv4 Files
#define IDH_ipv4_h                                         0x00003D14 // ipv4.h
#define IDH_ip_config_h                                    0x00003D15 // ip_config.h
#define IDH_IPv6_TCP_IP_Stack_Library                      0x00003D16 // IPv6 TCP/IP Stack Library
#define IDH_TCPIP_IPv6_Introduction                        0x00003D17 // TCPIP IPv6 Introduction
#define IDH_TCPIP_IPv6_Using_the_Library                   0x00003D18 // TCPIP IPv6 Using the Library
#define IDH_TCPIP_IPv6_Abstraction_Model                   0x00003D19 // TCPIP IPv6 Abstraction Model
#define IDH_TCPIP_IPv6_Library_Overview                    0x00003D1A // TCPIP IPv6 Library Overview
#define IDH_TCPIP_IPv6_Configuring_the_Library             0x00003D1B // TCPIP IPv6 Configuring the Library
#define IDH_TCPIP_IPV6_DEFAULT_ALLOCATION_BLOCK_SIZE       0x00003D1C // TCPIP_IPV6_DEFAULT_ALLOCATION_BLOCK_SIZE
#define IDH_TCPIP_IPV6_DEFAULT_BASE_REACHABLE_TIME         0x00003D1D // TCPIP_IPV6_DEFAULT_BASE_REACHABLE_TIME
#define IDH_TCPIP_IPV6_DEFAULT_CUR_HOP_LIMIT               0x00003D1E // TCPIP_IPV6_DEFAULT_CUR_HOP_LIMIT
#define IDH_TCPIP_IPV6_DEFAULT_LINK_MTU                    0x00003D1F // TCPIP_IPV6_DEFAULT_LINK_MTU
#define IDH_TCPIP_IPV6_DEFAULT_RETRANSMIT_TIME             0x00003D20 // TCPIP_IPV6_DEFAULT_RETRANSMIT_TIME
#define IDH_TCPIP_IPV6_FRAGMENT_PKT_TIMEOUT                0x00003D21 // TCPIP_IPV6_FRAGMENT_PKT_TIMEOUT
#define IDH_TCPIP_IPV6_INIT_TASK_PROCESS_RATE              0x00003D22 // TCPIP_IPV6_INIT_TASK_PROCESS_RATE
#define IDH_TCPIP_IPV6_MINIMUM_LINK_MTU                    0x00003D23 // TCPIP_IPV6_MINIMUM_LINK_MTU
#define IDH_TCPIP_IPV6_NEIGHBOR_CACHE_ENTRY_STALE_TIMEOUT  0x00003D24 // TCPIP_IPV6_NEIGHBOR_CACHE_ENTRY_STALE_TIMEOUT
#define IDH_TCPIP_IPV6_QUEUE_MCAST_PACKET_LIMIT            0x00003D25 // TCPIP_IPV6_QUEUE_MCAST_PACKET_LIMIT
#define IDH_TCPIP_IPV6_QUEUE_NEIGHBOR_PACKET_LIMIT         0x00003D26 // TCPIP_IPV6_QUEUE_NEIGHBOR_PACKET_LIMIT
#define IDH_TCPIP_IPV6_QUEUED_MCAST_PACKET_TIMEOUT         0x00003D27 // TCPIP_IPV6_QUEUED_MCAST_PACKET_TIMEOUT
#define IDH_TCPIP_IPV6_RX_FRAGMENTED_BUFFER_SIZE           0x00003D28 // TCPIP_IPV6_RX_FRAGMENTED_BUFFER_SIZE
#define IDH_TCPIP_IPV6_TASK_PROCESS_RATE                   0x00003D29 // TCPIP_IPV6_TASK_PROCESS_RATE
#define IDH_TCPIP_IPV6_ULA_NTP_ACCESS_TMO                  0x00003D2A // TCPIP_IPV6_ULA_NTP_ACCESS_TMO
#define IDH_TCPIP_IPV6_ULA_NTP_VALID_WINDOW                0x00003D2B // TCPIP_IPV6_ULA_NTP_VALID_WINDOW
#define IDH_TCPIP_IPv6_Building_the_Library                0x00003D2C // TCPIP IPv6 Building the Library
#define IDH_TCPIP_IPv6_Library_Interface                   0x00003D2D // TCPIP IPv6 Library Interface
#define IDH_TCPIP_IPV6_AddressUnicastRemove_TCPIP_NET_HANDLE_IPV6_ADDR__ 0x00003D2E // TCPIP_IPV6_AddressUnicastRemove@TCPIP_NET_HANDLE@IPV6_ADDR *
#define IDH_TCPIP_IPV6_ArrayGet_TCPIP_MAC_PACKET__uint8_t___uint16_t 0x00003D2F // TCPIP_IPV6_ArrayGet@TCPIP_MAC_PACKET*@uint8_t *@uint16_t
#define IDH_TCPIP_IPV6_ArrayPutHelper_IPV6_PACKET___void___uint8_t_unsigned_short 0x00003D30 // TCPIP_IPV6_ArrayPutHelper@IPV6_PACKET *@void *@uint8_t@unsigned short
#define IDH_TCPIP_IPV6_DASSourceAddressSelect_TCPIP_NET_HANDLE_IPV6_ADDR___IPV6_ADDR__ 0x00003D31 // TCPIP_IPV6_DASSourceAddressSelect@TCPIP_NET_HANDLE@IPV6_ADDR *@IPV6_ADDR *
#define IDH_TCPIP_IPV6_DestAddressGet_IPV6_PACKET__        0x00003D32 // TCPIP_IPV6_DestAddressGet@IPV6_PACKET *
#define IDH_TCPIP_IPV6_DestAddressSet_IPV6_PACKET___IPV6_ADDR__ 0x00003D33 // TCPIP_IPV6_DestAddressSet@IPV6_PACKET *@IPV6_ADDR *
#define IDH_TCPIP_IPV6_Flush_IPV6_PACKET__                 0x00003D34 // TCPIP_IPV6_Flush@IPV6_PACKET *
#define IDH_TCPIP_IPV6_Get_TCPIP_MAC_PACKET__uint8_t_      0x00003D35 // TCPIP_IPV6_Get@TCPIP_MAC_PACKET*@uint8_t*
#define IDH_TCPIP_IPV6_HandlerDeregister_IPV6_HANDLE       0x00003D36 // TCPIP_IPV6_HandlerDeregister@IPV6_HANDLE
#define IDH_TCPIP_IPV6_HandlerRegister_TCPIP_NET_HANDLE_IPV6_EVENT_HANDLER_void_ 0x00003D37 // TCPIP_IPV6_HandlerRegister@TCPIP_NET_HANDLE@IPV6_EVENT_HANDLER@void*
#define IDH_TCPIP_IPV6_InterfaceIsReady_TCPIP_NET_HANDLE   0x00003D38 // TCPIP_IPV6_InterfaceIsReady@TCPIP_NET_HANDLE
#define IDH_TCPIP_IPV6_MulticastListenerAdd_TCPIP_NET_HANDLE_IPV6_ADDR__ 0x00003D39 // TCPIP_IPV6_MulticastListenerAdd@TCPIP_NET_HANDLE@IPV6_ADDR *
#define IDH_TCPIP_IPV6_MulticastListenerRemove_TCPIP_NET_HANDLE_IPV6_ADDR__ 0x00003D3A // TCPIP_IPV6_MulticastListenerRemove@TCPIP_NET_HANDLE@IPV6_ADDR *
#define IDH_TCPIP_IPV6_PacketFree_IPV6_PACKET__            0x00003D3B // TCPIP_IPV6_PacketFree@IPV6_PACKET *
#define IDH_TCPIP_IPV6_PayloadSet_IPV6_PACKET___uint8_t__unsigned_short 0x00003D3C // TCPIP_IPV6_PayloadSet@IPV6_PACKET *@uint8_t*@unsigned short
#define IDH_TCPIP_IPV6_Put_IPV6_PACKET___unsigned_char     0x00003D3D // TCPIP_IPV6_Put@IPV6_PACKET *@unsigned char
#define IDH_TCPIP_IPV6_SourceAddressGet_IPV6_PACKET__      0x00003D3E // TCPIP_IPV6_SourceAddressGet@IPV6_PACKET *
#define IDH_TCPIP_IPV6_SourceAddressSet_IPV6_PACKET___IPV6_ADDR__ 0x00003D3F // TCPIP_IPV6_SourceAddressSet@IPV6_PACKET *@IPV6_ADDR *
#define IDH_TCPIP_IPV6_TxIsPutReady_IPV6_PACKET___unsigned_short 0x00003D40 // TCPIP_IPV6_TxIsPutReady@IPV6_PACKET *@unsigned short
#define IDH_TCPIP_IPV6_TxPacketAllocate_TCPIP_NET_HANDLE_IPV6_PACKET_ACK_FNC_void_ 0x00003D41 // TCPIP_IPV6_TxPacketAllocate@TCPIP_NET_HANDLE@IPV6_PACKET_ACK_FNC@void*
#define IDH_TCPIP_IPV6_UniqueLocalUnicastAddressAdd_TCPIP_NET_HANDLE_uint16_t_IPV6_ULA_FLAGS_IP_MULTI 0x00003D42 // TCPIP_IPV6_UniqueLocalUnicastAddressAdd@TCPIP_NET_HANDLE@uint16_t@IPV6_ULA_FLAGS@IP_MULTI_ADDRESS*
#define IDH_TCPIP_IPV6_UnicastAddressAdd_TCPIP_NET_HANDLE_IPV6_ADDR___int_uint8_t 0x00003D43 // TCPIP_IPV6_UnicastAddressAdd@TCPIP_NET_HANDLE@IPV6_ADDR *@int@uint8_t
#define IDH_TCPIP_IPV6_RouterAddressAdd_TCPIP_NET_HANDLE_IPV6_ADDR___unsigned_long_int 0x00003D44 // TCPIP_IPV6_RouterAddressAdd@TCPIP_NET_HANDLE@IPV6_ADDR *@unsigned long@int
#define IDH_TCPIP_IPV6_DefaultRouterDelete_TCPIP_NET_HANDLE 0x00003D45 // TCPIP_IPV6_DefaultRouterDelete@TCPIP_NET_HANDLE
#define IDH_TCPIP_IPV6_DefaultRouterGet_TCPIP_NET_HANDLE   0x00003D46 // TCPIP_IPV6_DefaultRouterGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_IPV6_Task                                0x00003D47 // TCPIP_IPV6_Task
#define IDH_TCPIP_IPV6_IsFragmentationEnabled              0x00003D48 // TCPIP_IPV6_IsFragmentationEnabled
#define IDH_TCPIP_IPV6_MaxDatagramDataSizeGet_TCPIP_NET_HANDLE 0x00003D49 // TCPIP_IPV6_MaxDatagramDataSizeGet@TCPIP_NET_HANDLE
#define IDH_IP_VERSION_4                                   0x00003D4A // IP_VERSION_4
#define IDH_IP_VERSION_6                                   0x00003D4B // IP_VERSION_6
#define IDH_IPV6_DATA_DYNAMIC_BUFFER                       0x00003D4C // IPV6_DATA_DYNAMIC_BUFFER
#define IDH_IPV6_DATA_NETWORK_FIFO                         0x00003D4D // IPV6_DATA_NETWORK_FIFO
#define IDH_IPV6_DATA_NONE                                 0x00003D4E // IPV6_DATA_NONE
#define IDH_IPV6_DATA_PIC_RAM                              0x00003D4F // IPV6_DATA_PIC_RAM
#define IDH_IPV6_HEADER_OFFSET_DEST_ADDR                   0x00003D50 // IPV6_HEADER_OFFSET_DEST_ADDR
#define IDH_IPV6_HEADER_OFFSET_NEXT_HEADER                 0x00003D51 // IPV6_HEADER_OFFSET_NEXT_HEADER
#define IDH_IPV6_HEADER_OFFSET_PAYLOAD_LENGTH              0x00003D52 // IPV6_HEADER_OFFSET_PAYLOAD_LENGTH
#define IDH_IPV6_HEADER_OFFSET_SOURCE_ADDR                 0x00003D53 // IPV6_HEADER_OFFSET_SOURCE_ADDR
#define IDH_IPV6_NO_UPPER_LAYER_CHECKSUM                   0x00003D54 // IPV6_NO_UPPER_LAYER_CHECKSUM
#define IDH_IPV6_TLV_HBHO_PAYLOAD_JUMBOGRAM                0x00003D55 // IPV6_TLV_HBHO_PAYLOAD_JUMBOGRAM
#define IDH_IPV6_TLV_HBHO_ROUTER_ALERT                     0x00003D56 // IPV6_TLV_HBHO_ROUTER_ALERT
#define IDH_IPV6_TLV_PAD_1                                 0x00003D57 // IPV6_TLV_PAD_1
#define IDH_IPV6_TLV_PAD_N                                 0x00003D58 // IPV6_TLV_PAD_N
#define IDH_IPV6_TLV_UNREC_OPT_DISCARD_PP                  0x00003D59 // IPV6_TLV_UNREC_OPT_DISCARD_PP
#define IDH_IPV6_TLV_UNREC_OPT_DISCARD_PP_NOT_MC           0x00003D5A // IPV6_TLV_UNREC_OPT_DISCARD_PP_NOT_MC
#define IDH_IPV6_TLV_UNREC_OPT_DISCARD_SILENT              0x00003D5B // IPV6_TLV_UNREC_OPT_DISCARD_SILENT
#define IDH_IPV6_TLV_UNREC_OPT_SKIP_OPTION                 0x00003D5C // IPV6_TLV_UNREC_OPT_SKIP_OPTION
#define IDH_TCPIP_IPV6_PutArray                            0x00003D5D // TCPIP_IPV6_PutArray
#define IDH_IPV6_ACTION                                    0x00003D5E // IPV6_ACTION
#define IDH_IPV6_ADDRESS_POLICY                            0x00003D5F // IPV6_ADDRESS_POLICY
#define IDH_IPV6_ADDRESS_PREFERENCE                        0x00003D60 // IPV6_ADDRESS_PREFERENCE
#define IDH_IPV6_ADDRESS_TYPE                              0x00003D61 // IPV6_ADDRESS_TYPE
#define IDH_IPV6_DATA_SEGMENT_HEADER                       0x00003D62 // IPV6_DATA_SEGMENT_HEADER
#define IDH_IPV6_EVENT_HANDLER                             0x00003D63 // IPV6_EVENT_HANDLER
#define IDH_IPV6_EVENT_TYPE                                0x00003D64 // IPV6_EVENT_TYPE
#define IDH_IPV6_FRAGMENT_HEADER                           0x00003D65 // IPV6_FRAGMENT_HEADER
#define IDH_IPV6_HANDLE                                    0x00003D66 // IPV6_HANDLE
#define IDH_IPV6_HEADER                                    0x00003D67 // IPV6_HEADER
#define IDH_IPV6_NEXT_HEADER_TYPE                          0x00003D68 // IPV6_NEXT_HEADER_TYPE
#define IDH_IPV6_PACKET                                    0x00003D69 // IPV6_PACKET
#define IDH_IPV6_PACKET_ACK_FNC                            0x00003D6A // IPV6_PACKET_ACK_FNC
#define IDH_IPV6_RX_FRAGMENT_BUFFER                        0x00003D6B // IPV6_RX_FRAGMENT_BUFFER
#define IDH_IPV6_SEGMENT_TYPE                              0x00003D6C // IPV6_SEGMENT_TYPE
#define IDH_IPV6_TLV_OPTION_TYPE                           0x00003D6D // IPV6_TLV_OPTION_TYPE
#define IDH_IPV6_ULA_FLAGS                                 0x00003D6E // IPV6_ULA_FLAGS
#define IDH_IPV6_ULA_RESULT                                0x00003D6F // IPV6_ULA_RESULT
#define IDH_TCPIP_IPV6_MODULE_CONFIG                       0x00003D70 // TCPIP_IPV6_MODULE_CONFIG
#define IDH_TCPIP_IPv6_Files                               0x00003D71 // TCPIP IPv6 Files
#define IDH_ipv6_h                                         0x00003D72 // ipv6.h
#define IDH_ipv6_config_h                                  0x00003D73 // ipv6_config.h
#define IDH_MAC_TCP_IP_Stack_Library                       0x00003D74 // MAC TCP/IP Stack Library
#define IDH_TCPIP_MAC_Introduction                         0x00003D75 // TCPIP MAC Introduction
#define IDH_TCPIP_MAC_Using_the_Library                    0x00003D76 // TCPIP MAC Using the Library
#define IDH_TCPIP_MAC_Abstraction_Model                    0x00003D77 // TCPIP MAC Abstraction Model
#define IDH_TCPIP_MAC_Library_Overview                     0x00003D78 // TCPIP MAC Library Overview
#define IDH_TCPIP_MAC_How_the_Library_Works                0x00003D79 // TCPIP MAC How the Library Works
#define IDH_TCPIP_MAC_Core_Functionality                   0x00003D7A // TCPIP MAC Core Functionality
#define IDH_TCPIP_MAC_Configuring_the_Library              0x00003D7B // TCPIP MAC Configuring the Library
#define IDH_TCPIP_EMAC_ETH_OPEN_FLAGS                      0x00003D7C // TCPIP_EMAC_ETH_OPEN_FLAGS
#define IDH_TCPIP_EMAC_PHY_ADDRESS                         0x00003D7D // TCPIP_EMAC_PHY_ADDRESS
#define IDH_TCPIP_EMAC_PHY_CONFIG_FLAGS                    0x00003D7E // TCPIP_EMAC_PHY_CONFIG_FLAGS
#define IDH_TCPIP_EMAC_PHY_LINK_INIT_DELAY                 0x00003D7F // TCPIP_EMAC_PHY_LINK_INIT_DELAY
#define IDH_TCPIP_EMAC_RX_BUFF_SIZE                        0x00003D80 // TCPIP_EMAC_RX_BUFF_SIZE
#define IDH_TCPIP_EMAC_RX_DESCRIPTORS                      0x00003D81 // TCPIP_EMAC_RX_DESCRIPTORS
#define IDH_TCPIP_EMAC_RX_FRAGMENTS                        0x00003D82 // TCPIP_EMAC_RX_FRAGMENTS
#define IDH_TCPIP_EMAC_TX_DESCRIPTORS                      0x00003D83 // TCPIP_EMAC_TX_DESCRIPTORS
#define IDH_TCPIP_EMAC_RX_DEDICATED_BUFFERS                0x00003D84 // TCPIP_EMAC_RX_DEDICATED_BUFFERS
#define IDH_TCPIP_EMAC_RX_INIT_BUFFERS                     0x00003D85 // TCPIP_EMAC_RX_INIT_BUFFERS
#define IDH_TCPIP_EMAC_RX_LOW_FILL                         0x00003D86 // TCPIP_EMAC_RX_LOW_FILL
#define IDH_TCPIP_EMAC_RX_LOW_THRESHOLD                    0x00003D87 // TCPIP_EMAC_RX_LOW_THRESHOLD
#define IDH_TCPIP_EMAC_RX_FILTERS                          0x00003D88 // TCPIP_EMAC_RX_FILTERS
#define IDH_TCPIP_EMAC_LINK_MTU                            0x00003D89 // TCPIP_EMAC_LINK_MTU
#define IDH_TCPIP_EMAC_MAX_FRAME                           0x00003D8A // TCPIP_EMAC_MAX_FRAME
#define IDH_TCPIP_MAC_Building_the_Library                 0x00003D8B // TCPIP MAC Building the Library
#define IDH_TCPIP_MAC_Library_Interface                    0x00003D8C // TCPIP MAC Library Interface
#define IDH_TCPIP_MAC_Open_SYS_MODULE_INDEX_DRV_IO_INTENT  0x00003D8D // TCPIP_MAC_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_TCPIP_MAC_Close_DRV_HANDLE                     0x00003D8E // TCPIP_MAC_Close@DRV_HANDLE
#define IDH_TCPIP_MAC_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00003D8F // TCPIP_MAC_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_TCPIP_MAC_Deinitialize_SYS_MODULE_OBJ          0x00003D90 // TCPIP_MAC_Deinitialize@SYS_MODULE_OBJ
#define IDH_TCPIP_MAC_Reinitialize_SYS_MODULE_OBJ_SYS_MODULE_INIT___const 0x00003D91 // TCPIP_MAC_Reinitialize@SYS_MODULE_OBJ@SYS_MODULE_INIT * const
#define IDH_TCPIP_MAC_ParametersGet_DRV_HANDLE_TCPIP_MAC_PARAMETERS_ 0x00003D92 // TCPIP_MAC_ParametersGet@DRV_HANDLE@TCPIP_MAC_PARAMETERS*
#define IDH_TCPIP_MAC_StatisticsGet_DRV_HANDLE_TCPIP_MAC_RX_STATISTICS__TCPIP_MAC_TX_STATISTICS_ 0x00003D93 // TCPIP_MAC_StatisticsGet@DRV_HANDLE@TCPIP_MAC_RX_STATISTICS*@TCPIP_MAC_TX_STATISTICS*
#define IDH_TCPIP_MAC_LinkCheck_DRV_HANDLE                 0x00003D94 // TCPIP_MAC_LinkCheck@DRV_HANDLE
#define IDH_TCPIP_MAC_Status_SYS_MODULE_OBJ                0x00003D95 // TCPIP_MAC_Status@SYS_MODULE_OBJ
#define IDH_TCPIP_MAC_Tasks_SYS_MODULE_OBJ                 0x00003D96 // TCPIP_MAC_Tasks@SYS_MODULE_OBJ
#define IDH_TCPIP_MAC_Process_DRV_HANDLE                   0x00003D97 // TCPIP_MAC_Process@DRV_HANDLE
#define IDH_TCPIP_MAC_RegisterStatisticsGet_DRV_HANDLE_TCPIP_MAC_STATISTICS_REG_ENTRY__int_int_ 0x00003D98 // TCPIP_MAC_RegisterStatisticsGet@DRV_HANDLE@TCPIP_MAC_STATISTICS_REG_ENTRY*@int@int*
#define IDH_TCPIP_MAC_ConfigGet_DRV_HANDLE_void__size_t_size_t_ 0x00003D99 // TCPIP_MAC_ConfigGet@DRV_HANDLE@void*@size_t@size_t*
#define IDH_TCPIP_MAC_EventAcknowledge_DRV_HANDLE_TCPIP_MAC_EVENT 0x00003D9A // TCPIP_MAC_EventAcknowledge@DRV_HANDLE@TCPIP_MAC_EVENT
#define IDH_TCPIP_MAC_EventMaskSet_DRV_HANDLE_TCPIP_MAC_EVENT_bool 0x00003D9B // TCPIP_MAC_EventMaskSet@DRV_HANDLE@TCPIP_MAC_EVENT@bool
#define IDH_TCPIP_MAC_EventPendingGet_DRV_HANDLE           0x00003D9C // TCPIP_MAC_EventPendingGet@DRV_HANDLE
#define IDH_TCPIP_MAC_RxFilterHashTableEntrySet_DRV_HANDLE_TCPIP_MAC_ADDR_ 0x00003D9D // TCPIP_MAC_RxFilterHashTableEntrySet@DRV_HANDLE@TCPIP_MAC_ADDR*
#define IDH_TCPIP_MAC_PacketTx_DRV_HANDLE_TCPIP_MAC_PACKET__ 0x00003D9E // TCPIP_MAC_PacketTx@DRV_HANDLE@TCPIP_MAC_PACKET *
#define IDH_TCPIP_MAC_PacketRx_DRV_HANDLE_TCPIP_MAC_RES__TCPIP_MAC_PACKET_RX_STAT__ 0x00003D9F // TCPIP_MAC_PacketRx@DRV_HANDLE@TCPIP_MAC_RES*@TCPIP_MAC_PACKET_RX_STAT**
#define IDH_TCPIP_MAC_ACTION                               0x00003DA0 // TCPIP_MAC_ACTION
#define IDH_TCPIP_MAC_ADDR                                 0x00003DA1 // TCPIP_MAC_ADDR
#define IDH_TCPIP_MAC_DATA_SEGMENT                         0x00003DA2 // TCPIP_MAC_DATA_SEGMENT
#define IDH__tag_MAC_DATA_SEGMENT                          0x00003DA3 // _tag_MAC_DATA_SEGMENT
#define IDH_TCPIP_MAC_ETHERNET_HEADER                      0x00003DA4 // TCPIP_MAC_ETHERNET_HEADER
#define IDH_TCPIP_MAC_EVENT                                0x00003DA5 // TCPIP_MAC_EVENT
#define IDH_TCPIP_MAC_EventF                               0x00003DA6 // TCPIP_MAC_EventF
#define IDH_TCPIP_MAC_HANDLE                               0x00003DA7 // TCPIP_MAC_HANDLE
#define IDH_TCPIP_MAC_HEAP_CallocF                         0x00003DA8 // TCPIP_MAC_HEAP_CallocF
#define IDH_TCPIP_MAC_HEAP_FreeF                           0x00003DA9 // TCPIP_MAC_HEAP_FreeF
#define IDH_TCPIP_MAC_HEAP_HANDLE                          0x00003DAA // TCPIP_MAC_HEAP_HANDLE
#define IDH_TCPIP_MAC_HEAP_MallocF                         0x00003DAB // TCPIP_MAC_HEAP_MallocF
#define IDH_TCPIP_MAC_MODULE_CTRL                          0x00003DAC // TCPIP_MAC_MODULE_CTRL
#define IDH_TCPIP_MAC_PACKET                               0x00003DAD // TCPIP_MAC_PACKET
#define IDH__tag_TCPIP_MAC_PACKET                          0x00003DAE // _tag_TCPIP_MAC_PACKET
#define IDH_TCPIP_MAC_PACKET_ACK_FUNC                      0x00003DAF // TCPIP_MAC_PACKET_ACK_FUNC
#define IDH_TCPIP_MAC_PACKET_FLAGS                         0x00003DB0 // TCPIP_MAC_PACKET_FLAGS
#define IDH_TCPIP_MAC_PACKET_RX_STAT                       0x00003DB1 // TCPIP_MAC_PACKET_RX_STAT
#define IDH_TCPIP_MAC_PKT_ACK_RES                          0x00003DB2 // TCPIP_MAC_PKT_ACK_RES
#define IDH_TCPIP_MAC_PKT_AckF                             0x00003DB3 // TCPIP_MAC_PKT_AckF
#define IDH_TCPIP_MAC_PKT_AllocF                           0x00003DB4 // TCPIP_MAC_PKT_AllocF
#define IDH_TCPIP_MAC_PKT_FreeF                            0x00003DB5 // TCPIP_MAC_PKT_FreeF
#define IDH_TCPIP_MAC_POWER_MODE                           0x00003DB6 // TCPIP_MAC_POWER_MODE
#define IDH_TCPIP_MAC_PROCESS_FLAGS                        0x00003DB7 // TCPIP_MAC_PROCESS_FLAGS
#define IDH_TCPIP_MAC_RES                                  0x00003DB8 // TCPIP_MAC_RES
#define IDH_TCPIP_MAC_SEGMENT_FLAGS                        0x00003DB9 // TCPIP_MAC_SEGMENT_FLAGS
#define IDH_TCPIP_MAC_RX_STATISTICS                        0x00003DBA // TCPIP_MAC_RX_STATISTICS
#define IDH_TCPIP_MAC_TX_STATISTICS                        0x00003DBB // TCPIP_MAC_TX_STATISTICS
#define IDH_TCPIP_MAC_INIT                                 0x00003DBC // TCPIP_MAC_INIT
#define IDH_TCPIP_MAC_PARAMETERS                           0x00003DBD // TCPIP_MAC_PARAMETERS
#define IDH_TCPIP_MAC_PKT_AllocFDbg                        0x00003DBE // TCPIP_MAC_PKT_AllocFDbg
#define IDH_TCPIP_MAC_PKT_FreeFDbg                         0x00003DBF // TCPIP_MAC_PKT_FreeFDbg
#define IDH_TCPIP_MAC_HEAP_CallocFDbg                      0x00003DC0 // TCPIP_MAC_HEAP_CallocFDbg
#define IDH_TCPIP_MAC_HEAP_FreeFDbg                        0x00003DC1 // TCPIP_MAC_HEAP_FreeFDbg
#define IDH_TCPIP_MAC_HEAP_MallocFDbg                      0x00003DC2 // TCPIP_MAC_HEAP_MallocFDbg
#define IDH_TCPIP_MAC_STATISTICS_REG_ENTRY                 0x00003DC3 // TCPIP_MAC_STATISTICS_REG_ENTRY
#define IDH_TCPIP_MAC_TYPE                                 0x00003DC4 // TCPIP_MAC_TYPE
#define IDH_TCPIP_MAC_SYNCH_REQUEST                        0x00003DC5 // TCPIP_MAC_SYNCH_REQUEST
#define IDH_TCPIP_MAC_SynchReqF                            0x00003DC6 // TCPIP_MAC_SynchReqF
#define IDH_TCPIP_MODULE_MAC_ID                            0x00003DC7 // TCPIP_MODULE_MAC_ID
#define IDH_TCPIP_MODULE_MAC_MRF24WN_CONFIG                0x00003DC8 // TCPIP_MODULE_MAC_MRF24WN_CONFIG
#define IDH_TCPIP_MAC_RX_FILTER_TYPE                       0x00003DC9 // TCPIP_MAC_RX_FILTER_TYPE
#define IDH_TCPIP_MAC_LINK_MTU                             0x00003DCA // TCPIP_MAC_LINK_MTU
#define IDH_TCPIP_MODULE_MAC_PIC32WK_CONFIG                0x00003DCB // TCPIP_MODULE_MAC_PIC32WK_CONFIG
#define IDH_TCPIP_MODULE_MAC_WINC1500_CONFIG               0x00003DCC // TCPIP_MODULE_MAC_WINC1500_CONFIG
#define IDH_TCPIP_MODULE_MAC_WILC1000_CONFIG               0x00003DCD // TCPIP_MODULE_MAC_WILC1000_CONFIG
#define IDH_TCPIP_MAC_Files                                0x00003DCE // TCPIP MAC Files
#define IDH_tcpip_mac_h                                    0x00003DCF // tcpip_mac.h
#define IDH_tcpip_mac_config_h                             0x00003DD0 // tcpip_mac_config.h
#define IDH_Manager_TCP_IP_Stack_Library                   0x00003DD1 // Manager TCP/IP Stack Library
#define IDH_TCPIP_MANAGER_Introduction                     0x00003DD2 // TCPIP MANAGER Introduction
#define IDH_TCPIP_MANAGER_Using_the_Library                0x00003DD3 // TCPIP MANAGER Using the Library
#define IDH_TCPIP_MANAGER_Abstraction_Model                0x00003DD4 // TCPIP MANAGER Abstraction Model
#define IDH_TCPIP_MANAGER_Library_Overview                 0x00003DD5 // TCPIP MANAGER Library Overview
#define IDH_TCPIP_MANAGER_How_the_Library_Works            0x00003DD6 // TCPIP MANAGER How the Library Works
#define IDH_TCPIP_MANAGER_Core_Functionality               0x00003DD7 // TCPIP MANAGER Core Functionality
#define IDH_TCPIP_MANAGER_Configuring_the_Library          0x00003DD8 // TCPIP MANAGER Configuring the Library
#define IDH_TCPIP_MANAGER_Building_the_Library             0x00003DD9 // TCPIP MANAGER Building the Library
#define IDH_TCPIP_MANAGER_Library_Interface                0x00003DDA // TCPIP MANAGER Library Interface
#define IDH_TCPIP_Helper_FormatNetBIOSName_uint8_t         0x00003DDB // TCPIP_Helper_FormatNetBIOSName@uint8_t
#define IDH_TCPIP_Helper_htonl_uint32_t                    0x00003DDC // TCPIP_Helper_htonl@uint32_t
#define IDH_TCPIP_Helper_htons_uint16_t                    0x00003DDD // TCPIP_Helper_htons@uint16_t
#define IDH_TCPIP_Helper_IPAddressToString_IPV4_ADDR__char__size_t 0x00003DDE // TCPIP_Helper_IPAddressToString@IPV4_ADDR*@char*@size_t
#define IDH_TCPIP_Helper_IPv6AddressToString_IPV6_ADDR___char__size_t 0x00003DDF // TCPIP_Helper_IPv6AddressToString@IPV6_ADDR *@char*@size_t
#define IDH_TCPIP_Helper_IsBcastAddress_IPV4_ADDR_         0x00003DE0 // TCPIP_Helper_IsBcastAddress@IPV4_ADDR*
#define IDH_TCPIP_Helper_IsMcastAddress_IPV4_ADDR_         0x00003DE1 // TCPIP_Helper_IsMcastAddress@IPV4_ADDR*
#define IDH_TCPIP_Helper_IsPrivateAddress_uint32_t         0x00003DE2 // TCPIP_Helper_IsPrivateAddress@uint32_t
#define IDH_TCPIP_Helper_MACAddressToString_TCPIP_MAC_ADDR__char__size_t 0x00003DE3 // TCPIP_Helper_MACAddressToString@TCPIP_MAC_ADDR*@char*@size_t
#define IDH_TCPIP_Helper_ntohl_uint32_t                    0x00003DE4 // TCPIP_Helper_ntohl@uint32_t
#define IDH_TCPIP_Helper_ntohs_uint16_t                    0x00003DE5 // TCPIP_Helper_ntohs@uint16_t
#define IDH_TCPIP_Helper_StringToIPAddress_char__IPV4_ADDR_ 0x00003DE6 // TCPIP_Helper_StringToIPAddress@char*@IPV4_ADDR*
#define IDH_TCPIP_Helper_StringToIPv6Address_char___IPV6_ADDR__ 0x00003DE7 // TCPIP_Helper_StringToIPv6Address@char *@IPV6_ADDR *
#define IDH_TCPIP_Helper_StringToMACAddress_char__uint8_t  0x00003DE8 // TCPIP_Helper_StringToMACAddress@char*@uint8_t
#define IDH_TCPIP_Helper_htonll_uint64_t                   0x00003DE9 // TCPIP_Helper_htonll@uint64_t
#define IDH_TCPIP_Helper_ntohll_uint64_t                   0x00003DEA // TCPIP_Helper_ntohll@uint64_t
#define IDH_TCPIP_Helper_SecurePortGetByIndex_int_bool_int_ 0x00003DEB // TCPIP_Helper_SecurePortGetByIndex@int@bool@int*
#define IDH_TCPIP_Helper_SecurePortSet_uint16_t_bool_bool  0x00003DEC // TCPIP_Helper_SecurePortSet@uint16_t@bool@bool
#define IDH_TCPIP_Helper_TCPSecurePortGet_uint16_t         0x00003DED // TCPIP_Helper_TCPSecurePortGet@uint16_t
#define IDH_TCPIP_Helper_UDPSecurePortGet_uint16_t         0x00003DEE // TCPIP_Helper_UDPSecurePortGet@uint16_t
#define IDH_TCPIP_Helper_Base64Decode_uint8_t__uint16_t_uint8_t__uint16_t 0x00003DEF // TCPIP_Helper_Base64Decode@uint8_t*@uint16_t@uint8_t*@uint16_t
#define IDH_TCPIP_Helper_Base64Encode_uint8_t__uint16_t_uint8_t__uint16_t 0x00003DF0 // TCPIP_Helper_Base64Encode@uint8_t*@uint16_t@uint8_t*@uint16_t
#define IDH_TCPIP_STACK_HandlerDeregister_TCPIP_EVENT_HANDLE 0x00003DF1 // TCPIP_STACK_HandlerDeregister@TCPIP_EVENT_HANDLE
#define IDH_TCPIP_STACK_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_EVENT_TCPIP_STACK_EVENT_HANDLER_void_ 0x00003DF2 // TCPIP_STACK_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_EVENT@TCPIP_STACK_EVENT_HANDLER@void*
#define IDH_TCPIP_STACK_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00003DF3 // TCPIP_STACK_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_TCPIP_STACK_Deinitialize_SYS_MODULE_OBJ        0x00003DF4 // TCPIP_STACK_Deinitialize@SYS_MODULE_OBJ
#define IDH_TCPIP_STACK_Task_SYS_MODULE_OBJ                0x00003DF5 // TCPIP_STACK_Task@SYS_MODULE_OBJ
#define IDH_TCPIP_STACK_VersionGet_SYS_MODULE_INDEX        0x00003DF6 // TCPIP_STACK_VersionGet@SYS_MODULE_INDEX
#define IDH_TCPIP_STACK_VersionStrGet_SYS_MODULE_INDEX     0x00003DF7 // TCPIP_STACK_VersionStrGet@SYS_MODULE_INDEX
#define IDH_TCPIP_STACK_MACObjectGet_TCPIP_NET_HANDLE      0x00003DF8 // TCPIP_STACK_MACObjectGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_MODULE_SignalFunctionDeregister_TCPIP_MODULE_SIGNAL_HANDLE 0x00003DF9 // TCPIP_MODULE_SignalFunctionDeregister@TCPIP_MODULE_SIGNAL_HANDLE
#define IDH_TCPIP_MODULE_SignalFunctionRegister_TCPIP_STACK_MODULE_TCPIP_MODULE_SIGNAL_FUNC 0x00003DFA // TCPIP_MODULE_SignalFunctionRegister@TCPIP_STACK_MODULE@TCPIP_MODULE_SIGNAL_FUNC
#define IDH_TCPIP_MODULE_SignalGet_TCPIP_STACK_MODULE      0x00003DFB // TCPIP_MODULE_SignalGet@TCPIP_STACK_MODULE
#define IDH_TCPIP_STACK_IndexToNet_int                     0x00003DFC // TCPIP_STACK_IndexToNet@int
#define IDH_TCPIP_STACK_NetBIOSName_TCPIP_NET_HANDLE       0x00003DFD // TCPIP_STACK_NetBIOSName@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetBiosNameSet_TCPIP_NET_HANDLE_char_ 0x00003DFE // TCPIP_STACK_NetBiosNameSet@TCPIP_NET_HANDLE@char*
#define IDH_TCPIP_STACK_NetDefaultGet                      0x00003DFF // TCPIP_STACK_NetDefaultGet
#define IDH_TCPIP_STACK_NetDefaultSet_TCPIP_NET_HANDLE     0x00003E00 // TCPIP_STACK_NetDefaultSet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetHandleGet_char_                 0x00003E01 // TCPIP_STACK_NetHandleGet@char*
#define IDH_TCPIP_STACK_NetIndexGet_TCPIP_NET_HANDLE       0x00003E02 // TCPIP_STACK_NetIndexGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetMask_TCPIP_NET_HANDLE           0x00003E03 // TCPIP_STACK_NetMask@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetNameGet_TCPIP_NET_HANDLE        0x00003E04 // TCPIP_STACK_NetNameGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NumberOfNetworksGet                0x00003E05 // TCPIP_STACK_NumberOfNetworksGet
#define IDH_TCPIP_STACK_EventsPendingGet_TCPIP_NET_HANDLE  0x00003E06 // TCPIP_STACK_EventsPendingGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetIsReady_TCPIP_NET_HANDLE        0x00003E07 // TCPIP_STACK_NetIsReady@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetMACRegisterStatisticsGet_TCPIP_NET_HANDLE_TCPIP_MAC_STATISTICS_REG_ENTRY__ 0x00003E08 // TCPIP_STACK_NetMACRegisterStatisticsGet@TCPIP_NET_HANDLE@TCPIP_MAC_STATISTICS_REG_ENTRY*@int@int*
#define IDH_TCPIP_STACK_NetAliasNameGet_TCPIP_NET_HANDLE_char__int 0x00003E09 // TCPIP_STACK_NetAliasNameGet@TCPIP_NET_HANDLE@char*@int
#define IDH_TCPIP_STACK_InitializeDataGet_SYS_MODULE_OBJ_TCPIP_STACK_INIT_ 0x00003E0A // TCPIP_STACK_InitializeDataGet@SYS_MODULE_OBJ@TCPIP_STACK_INIT*
#define IDH_TCPIP_STACK_NetMulticastSet_TCPIP_NET_HANDLE   0x00003E0B // TCPIP_STACK_NetMulticastSet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetGetType_TCPIP_NET_HANDLE        0x00003E0C // TCPIP_STACK_NetGetType@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetIsLinked_TCPIP_NET_HANDLE       0x00003E0D // TCPIP_STACK_NetIsLinked@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetIsUp_TCPIP_NET_HANDLE           0x00003E0E // TCPIP_STACK_NetIsUp@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetUp_TCPIP_NET_HANDLE_TCPIP_NETWORK_CONFIG_ 0x00003E0F // TCPIP_STACK_NetUp@TCPIP_NET_HANDLE@TCPIP_NETWORK_CONFIG*
#define IDH_TCPIP_STACK_NetDown_TCPIP_NET_HANDLE           0x00003E10 // TCPIP_STACK_NetDown@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddress_TCPIP_NET_HANDLE        0x00003E11 // TCPIP_STACK_NetAddress@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressBcast_TCPIP_NET_HANDLE   0x00003E12 // TCPIP_STACK_NetAddressBcast@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressDnsPrimary_TCPIP_NET_HANDLE 0x00003E13 // TCPIP_STACK_NetAddressDnsPrimary@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressDnsPrimarySet_TCPIP_NET_HANDLE_IPV4_ADDR_ 0x00003E14 // TCPIP_STACK_NetAddressDnsPrimarySet@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_STACK_NetAddressDnsSecond_TCPIP_NET_HANDLE 0x00003E15 // TCPIP_STACK_NetAddressDnsSecond@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressDnsSecondSet_TCPIP_NET_HANDLE_IPV4_ADDR_ 0x00003E16 // TCPIP_STACK_NetAddressDnsSecondSet@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_STACK_NetAddressGateway_TCPIP_NET_HANDLE 0x00003E17 // TCPIP_STACK_NetAddressGateway@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressGatewaySet_TCPIP_NET_HANDLE_IPV4_ADDR_ 0x00003E18 // TCPIP_STACK_NetAddressGatewaySet@TCPIP_NET_HANDLE@IPV4_ADDR*
#define IDH_TCPIP_STACK_NetAddressMac_TCPIP_NET_HANDLE     0x00003E19 // TCPIP_STACK_NetAddressMac@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetAddressMacSet_TCPIP_NET_HANDLE_TCPIP_MAC_ADDR_ 0x00003E1A // TCPIP_STACK_NetAddressMacSet@TCPIP_NET_HANDLE@TCPIP_MAC_ADDR*
#define IDH_TCPIP_STACK_NetAddressSet_TCPIP_NET_HANDLE_IPV4_ADDR__IPV4_ADDR__bool 0x00003E1B // TCPIP_STACK_NetAddressSet@TCPIP_NET_HANDLE@IPV4_ADDR*@IPV4_ADDR*@bool
#define IDH_TCPIP_STACK_NetIPv6AddressGet_TCPIP_NET_HANDLE_IPV6_ADDR_TYPE_IPV6_ADDR_STRUCT__IPV6_ADDR 0x00003E1C // TCPIP_STACK_NetIPv6AddressGet@TCPIP_NET_HANDLE@IPV6_ADDR_TYPE@IPV6_ADDR_STRUCT*@IPV6_ADDR_HANDLE
#define IDH_TCPIP_STACK_ModuleConfigGet_TCPIP_STACK_MODULE_void__size_t_size_t_ 0x00003E1D // TCPIP_STACK_ModuleConfigGet@TCPIP_STACK_MODULE@void*@size_t@size_t*
#define IDH_TCPIP_STACK_NetMACIdGet_TCPIP_NET_HANDLE       0x00003E1E // TCPIP_STACK_NetMACIdGet@TCPIP_NET_HANDLE
#define IDH_TCPIP_STACK_NetMACStatisticsGet_TCPIP_NET_HANDLE_TCPIP_MAC_RX_STATISTICS__TCPIP_MAC_TX_ST 0x00003E1F // TCPIP_STACK_NetMACStatisticsGet@TCPIP_NET_HANDLE@TCPIP_MAC_RX_STATISTICS*@TCPIP_MAC_TX_STATISTICS*
#define IDH_TCPIP_STACK_Status_SYS_MODULE_OBJ              0x00003E20 // TCPIP_STACK_Status@SYS_MODULE_OBJ
#define IDH_TCPIP_STACK_NetConfigGet_TCPIP_NET_HANDLE_void__size_t_size_t_ 0x00003E21 // TCPIP_STACK_NetConfigGet@TCPIP_NET_HANDLE@void*@size_t@size_t*
#define IDH_TCPIP_STACK_NetConfigSet_void__void__size_t_size_t_ 0x00003E22 // TCPIP_STACK_NetConfigSet@void*@void*@size_t@size_t*
#define IDH_TCPIP_STACK_HEAP_FreeSize_TCPIP_STACK_HEAP_HANDLE 0x00003E23 // TCPIP_STACK_HEAP_FreeSize@TCPIP_STACK_HEAP_HANDLE
#define IDH_TCPIP_STACK_HEAP_LastError_TCPIP_STACK_HEAP_HANDLE 0x00003E24 // TCPIP_STACK_HEAP_LastError@TCPIP_STACK_HEAP_HANDLE
#define IDH_TCPIP_STACK_HEAP_MaxSize_TCPIP_STACK_HEAP_HANDLE 0x00003E25 // TCPIP_STACK_HEAP_MaxSize@TCPIP_STACK_HEAP_HANDLE
#define IDH_TCPIP_STACK_HEAP_Size_TCPIP_STACK_HEAP_HANDLE  0x00003E26 // TCPIP_STACK_HEAP_Size@TCPIP_STACK_HEAP_HANDLE
#define IDH_TCPIP_STACK_HeapHandleGet_TCPIP_STACK_HEAP_TYPE_int 0x00003E27 // TCPIP_STACK_HeapHandleGet@TCPIP_STACK_HEAP_TYPE@int
#define IDH_TCPIP_NET_HANDLE                               0x00003E28 // TCPIP_NET_HANDLE
#define IDH_TCPIP_EVENT                                    0x00003E29 // TCPIP_EVENT
#define IDH_TCPIP_EVENT_HANDLE                             0x00003E2A // TCPIP_EVENT_HANDLE
#define IDH_TCPIP_STACK_EVENT_HANDLER                      0x00003E2B // TCPIP_STACK_EVENT_HANDLER
#define IDH_TCPIP_Helper_ntohl                             0x00003E2C // TCPIP_Helper_ntohl
#define IDH_TCPIP_Helper_ntohs                             0x00003E2D // TCPIP_Helper_ntohs
#define IDH_TCPIP_STACK_IF_NAME_ALIAS_ETH                  0x00003E2E // TCPIP_STACK_IF_NAME_ALIAS_ETH
#define IDH_TCPIP_STACK_IF_NAME_ALIAS_UNK                  0x00003E2F // TCPIP_STACK_IF_NAME_ALIAS_UNK
#define IDH_TCPIP_STACK_IF_NAME_ALIAS_WLAN                 0x00003E30 // TCPIP_STACK_IF_NAME_ALIAS_WLAN
#define IDH_IP_ADDR                                        0x00003E31 // IP_ADDR
#define IDH_IP_ADDRESS_TYPE                                0x00003E32 // IP_ADDRESS_TYPE
#define IDH_IP_MULTI_ADDRESS                               0x00003E33 // IP_MULTI_ADDRESS
#define IDH_IPV4_ADDR                                      0x00003E34 // IPV4_ADDR
#define IDH_IPV6_ADDR                                      0x00003E35 // IPV6_ADDR
#define IDH_IPV6_ADDR_HANDLE                               0x00003E36 // IPV6_ADDR_HANDLE
#define IDH_IPV6_ADDR_SCOPE                                0x00003E37 // IPV6_ADDR_SCOPE
#define IDH_IPV6_ADDR_STRUCT                               0x00003E38 // IPV6_ADDR_STRUCT
#define IDH_IPV6_ADDR_TYPE                                 0x00003E39 // IPV6_ADDR_TYPE
#define IDH_TCPIP_NETWORK_CONFIG                           0x00003E3A // TCPIP_NETWORK_CONFIG
#define IDH_TCPIP_NETWORK_CONFIG_FLAGS                     0x00003E3B // TCPIP_NETWORK_CONFIG_FLAGS
#define IDH_TCPIP_STACK_INIT                               0x00003E3C // TCPIP_STACK_INIT
#define IDH_TCPIP_STACK_MODULE                             0x00003E3D // TCPIP_STACK_MODULE
#define IDH_TCPIP_STACK_MODULE_CONFIG                      0x00003E3E // TCPIP_STACK_MODULE_CONFIG
#define IDH_TCPIP_MODULE_SIGNAL                            0x00003E3F // TCPIP_MODULE_SIGNAL
#define IDH_TCPIP_MODULE_SIGNAL_FUNC                       0x00003E40 // TCPIP_MODULE_SIGNAL_FUNC
#define IDH_TCPIP_MODULE_SIGNAL_HANDLE                     0x00003E41 // TCPIP_MODULE_SIGNAL_HANDLE
#define IDH_TCPIP_STACK_IF_NAME_97J60                      0x00003E42 // TCPIP_STACK_IF_NAME_97J60
#define IDH_TCPIP_STACK_IF_NAME_ENCJ60                     0x00003E43 // TCPIP_STACK_IF_NAME_ENCJ60
#define IDH_TCPIP_STACK_IF_NAME_ENCJ600                    0x00003E44 // TCPIP_STACK_IF_NAME_ENCJ600
#define IDH_TCPIP_STACK_IF_NAME_NONE                       0x00003E45 // TCPIP_STACK_IF_NAME_NONE
#define IDH_TCPIP_STACK_HEAP_HANDLE                        0x00003E46 // TCPIP_STACK_HEAP_HANDLE
#define IDH_TCPIP_STACK_IF_NAME_PIC32INT                   0x00003E47 // TCPIP_STACK_IF_NAME_PIC32INT
#define IDH_TCPIP_STACK_HEAP_RES                           0x00003E48 // TCPIP_STACK_HEAP_RES
#define IDH_TCPIP_STACK_IF_POWER_DOWN                      0x00003E49 // TCPIP_STACK_IF_POWER_DOWN
#define IDH_TCPIP_STACK_HEAP_TYPE                          0x00003E4A // TCPIP_STACK_HEAP_TYPE
#define IDH_TCPIP_STACK_IF_POWER_FULL                      0x00003E4B // TCPIP_STACK_IF_POWER_FULL
#define IDH_TCPIP_STACK_IF_POWER_LOW                       0x00003E4C // TCPIP_STACK_IF_POWER_LOW
#define IDH_TCPIP_STACK_IF_POWER_NONE                      0x00003E4D // TCPIP_STACK_IF_POWER_NONE
#define IDH_TCPIP_STACK_VERSION_MAJOR                      0x00003E4E // TCPIP_STACK_VERSION_MAJOR
#define IDH_TCPIP_STACK_VERSION_MINOR                      0x00003E4F // TCPIP_STACK_VERSION_MINOR
#define IDH_TCPIP_STACK_VERSION_PATCH                      0x00003E50 // TCPIP_STACK_VERSION_PATCH
#define IDH_TCPIP_STACK_VERSION_STR                        0x00003E51 // TCPIP_STACK_VERSION_STR
#define IDH_TCPIP_Helper_ntohll                            0x00003E52 // TCPIP_Helper_ntohll
#define IDH_TCPIP_STACK_IF_NAME_MRF24WN                    0x00003E53 // TCPIP_STACK_IF_NAME_MRF24WN
#define IDH_TCPIP_NETWORK_TYPE                             0x00003E54 // TCPIP_NETWORK_TYPE
#define IDH_TCPIP_STACK_IF_NAME_WINC1500                   0x00003E55 // TCPIP_STACK_IF_NAME_WINC1500
#define IDH_TCPIP_STACK_IF_NAME_WILC1000                   0x00003E56 // TCPIP_STACK_IF_NAME_WILC1000
#define IDH_TCPIP_STACK_HEAP_CONFIG                        0x00003E57 // TCPIP_STACK_HEAP_CONFIG
#define IDH_TCPIP_STACK_HEAP_EXTERNAL_CONFIG               0x00003E58 // TCPIP_STACK_HEAP_EXTERNAL_CONFIG
#define IDH_TCPIP_STACK_HEAP_FLAGS                         0x00003E59 // TCPIP_STACK_HEAP_FLAGS
#define IDH_TCPIP_STACK_HEAP_INTERNAL_CONFIG               0x00003E5A // TCPIP_STACK_HEAP_INTERNAL_CONFIG
#define IDH_TCPIP_STACK_HEAP_POOL_CONFIG                   0x00003E5B // TCPIP_STACK_HEAP_POOL_CONFIG
#define IDH_TCPIP_STACK_HEAP_POOL_ENTRY                    0x00003E5C // TCPIP_STACK_HEAP_POOL_ENTRY
#define IDH_TCPIP_STACK_HEAP_USAGE                         0x00003E5D // TCPIP_STACK_HEAP_USAGE
#define IDH_TCPIP_MANAGER_Files                            0x00003E5E // TCPIP MANAGER Files
#define IDH_tcpip_manager_h                                0x00003E5F // tcpip_manager.h
#define IDH_tcpip_helpers_h                                0x00003E60 // tcpip_helpers.h
#define IDH_tcpip_h                                        0x00003E61 // tcpip.h
#define IDH_tcpip_heap_h                                   0x00003E62 // tcpip_heap.h
#define IDH_NBNS_TCP_IP_Stack_Library                      0x00003E63 // NBNS TCP/IP Stack Library
#define IDH_TCPIP_NBNS_Introduction                        0x00003E64 // TCPIP NBNS Introduction
#define IDH_TCPIP_NBNS_Using_the_Library                   0x00003E65 // TCPIP NBNS Using the Library
#define IDH_TCPIP_NBNS_Abstraction_Model                   0x00003E66 // TCPIP NBNS Abstraction Model
#define IDH_TCPIP_NBNS_Library_Overview                    0x00003E67 // TCPIP NBNS Library Overview
#define IDH_TCPIP_NBNS_Configuring_the_Library             0x00003E68 // TCPIP NBNS Configuring the Library
#define IDH_TCPIP_NBNS_TASK_TICK_RATE                      0x00003E69 // TCPIP_NBNS_TASK_TICK_RATE
#define IDH_TCPIP_NBNS_Building_the_Library                0x00003E6A // TCPIP NBNS Building the Library
#define IDH_TCPIP_NBNS_Library_Interface                   0x00003E6B // TCPIP NBNS Library Interface
#define IDH_TCPIP_NBNS_Task                                0x00003E6C // TCPIP_NBNS_Task
#define IDH_TCPIP_NBNS_MODULE_CONFIG                       0x00003E6D // TCPIP_NBNS_MODULE_CONFIG
#define IDH_TCPIP_NBNS_Files                               0x00003E6E // TCPIP NBNS Files
#define IDH_nbns_h                                         0x00003E6F // nbns.h
#define IDH_nbns_config_h                                  0x00003E70 // nbns_config.h
#define IDH_NDP_TCP_IP_Stack_Library                       0x00003E71 // NDP TCP/IP Stack Library
#define IDH_TCPIP_NDP_Introduction                         0x00003E72 // TCPIP NDP Introduction
#define IDH_TCPIP_NDP_Using_the_Library                    0x00003E73 // TCPIP NDP Using the Library
#define IDH_TCPIP_NDP_Abstraction_Model                    0x00003E74 // TCPIP NDP Abstraction Model
#define IDH_TCPIP_NDP_Library_Overview                     0x00003E75 // TCPIP NDP Library Overview
#define IDH_TCPIP_NDP_Configuring_the_Library              0x00003E76 // TCPIP NDP Configuring the Library
#define IDH_TCPIP_IPV6_MTU_INCREASE_TIMEOUT                0x00003E77 // TCPIP_IPV6_MTU_INCREASE_TIMEOUT
#define IDH_TCPIP_IPV6_NDP_DELAY_FIRST_PROBE_TIME          0x00003E78 // TCPIP_IPV6_NDP_DELAY_FIRST_PROBE_TIME
#define IDH_TCPIP_IPV6_NDP_MAX_ANYCAST_DELAY_TIME          0x00003E79 // TCPIP_IPV6_NDP_MAX_ANYCAST_DELAY_TIME
#define IDH_TCPIP_IPV6_NDP_MAX_MULTICAST_SOLICIT           0x00003E7A // TCPIP_IPV6_NDP_MAX_MULTICAST_SOLICIT
#define IDH_TCPIP_IPV6_NDP_MAX_NEIGHBOR_ADVERTISEMENT      0x00003E7B // TCPIP_IPV6_NDP_MAX_NEIGHBOR_ADVERTISEMENT
#define IDH_TCPIP_IPV6_NDP_MAX_RTR_SOLICITATION_DELAY      0x00003E7C // TCPIP_IPV6_NDP_MAX_RTR_SOLICITATION_DELAY
#define IDH_TCPIP_IPV6_NDP_MAX_RTR_SOLICITATIONS           0x00003E7D // TCPIP_IPV6_NDP_MAX_RTR_SOLICITATIONS
#define IDH_TCPIP_IPV6_NDP_MAX_UNICAST_SOLICIT             0x00003E7E // TCPIP_IPV6_NDP_MAX_UNICAST_SOLICIT
#define IDH_TCPIP_IPV6_NDP_REACHABLE_TIME                  0x00003E7F // TCPIP_IPV6_NDP_REACHABLE_TIME
#define IDH_TCPIP_IPV6_NDP_RETRANS_TIMER                   0x00003E80 // TCPIP_IPV6_NDP_RETRANS_TIMER
#define IDH_TCPIP_IPV6_NDP_RTR_SOLICITATION_INTERVAL       0x00003E81 // TCPIP_IPV6_NDP_RTR_SOLICITATION_INTERVAL
#define IDH_TCPIP_IPV6_NDP_TASK_TIMER_RATE                 0x00003E82 // TCPIP_IPV6_NDP_TASK_TIMER_RATE
#define IDH_TCPIP_IPV6_NDP_VALID_LIFETIME_TWO_HOURS        0x00003E83 // TCPIP_IPV6_NDP_VALID_LIFETIME_TWO_HOURS
#define IDH_TCPIP_NDP_Building_the_Library                 0x00003E84 // TCPIP NDP Building the Library
#define IDH_TCPIP_NDP_Library_Interface                    0x00003E85 // TCPIP NDP Library Interface
#define IDH_TCPIP_NDP_NborReachConfirm_TCPIP_NET_HANDLE_IPV6_ADDR__ 0x00003E86 // TCPIP_NDP_NborReachConfirm@TCPIP_NET_HANDLE@IPV6_ADDR *
#define IDH_TCPIP_NDP_Files                                0x00003E87 // TCPIP NDP Files
#define IDH_ndp_h                                          0x00003E88 // ndp.h
#define IDH_ndp_config_h                                   0x00003E89 // ndp_config.h
#define IDH_TCPIP_REBOOT_Reboot_TCP_IP_Stack_Library       0x00003E8A // TCPIP REBOOT Reboot TCP/IP Stack Library
#define IDH_TCPIP_REBOOT_Introduction                      0x00003E8B // TCPIP REBOOT Introduction
#define IDH_TCPIP_REBOOT_Using_the_Library                 0x00003E8C // TCPIP REBOOT Using the Library
#define IDH_TCPIP_REBOOT_Abstraction_Model                 0x00003E8D // TCPIP REBOOT Abstraction Model
#define IDH_TCPIP_REBOOT_Configuring_the_Library___Driver  0x00003E8E // TCPIP REBOOT Configuring the Library - Driver
#define IDH_TCPIP_REBOOT_MESSAGE                           0x00003E8F // TCPIP_REBOOT_MESSAGE
#define IDH_TCPIP_REBOOT_SAME_SUBNET_ONLY                  0x00003E90 // TCPIP_REBOOT_SAME_SUBNET_ONLY
#define IDH_TCPIP_REBOOT_TASK_TICK_RATE                    0x00003E91 // TCPIP_REBOOT_TASK_TICK_RATE
#define IDH_TCPIP_REBOOT_Building_the_Library              0x00003E92 // TCPIP REBOOT Building the Library
#define IDH_TCPIP_REBOOT_Files                             0x00003E93 // TCPIP REBOOT Files
#define IDH_tcpip_reboot_config_h                          0x00003E94 // tcpip_reboot_config.h
#define IDH_SMTP_TCP_IP_Stack_Library                      0x00003E95 // SMTP TCP/IP Stack Library
#define IDH_TCPIP_SMTP_Introduction                        0x00003E96 // TCPIP SMTP Introduction
#define IDH_TCPIP_SMTP_Using_the_Library                   0x00003E97 // TCPIP SMTP Using the Library
#define IDH_TCPIP_SMTP_Abstraction_Model                   0x00003E98 // TCPIP SMTP Abstraction Model
#define IDH_TCPIP_SMTP_Library_Overview                    0x00003E99 // TCPIP SMTP Library Overview
#define IDH_TCPIP_SMTP_SMTP_Client_Examples                0x00003E9A // TCPIP SMTP SMTP Client Examples
#define IDH_TCPIP_SMTP_SMTP_Client_Short_Message_Example   0x00003E9B // TCPIP SMTP SMTP Client Short Message Example
#define IDH_TCPIP_SMTP_SMTP_Client_Long_Message_Example    0x00003E9C // TCPIP SMTP SMTP Client Long Message Example
#define IDH_TCPIP_SMTP_Configuring_the_Library             0x00003E9D // TCPIP SMTP Configuring the Library
#define IDH_TCPIP_SMTP_SERVER_REPLY_TIMEOUT                0x00003E9E // TCPIP_SMTP_SERVER_REPLY_TIMEOUT
#define IDH_TCPIP_SMTP_TASK_TICK_RATE                      0x00003E9F // TCPIP_SMTP_TASK_TICK_RATE
#define IDH_TCPIP_SMTP_WRITE_READY_SPACE                   0x00003EA0 // TCPIP_SMTP_WRITE_READY_SPACE
#define IDH_TCPIP_SMTP_MAX_WRITE_SIZE                      0x00003EA1 // TCPIP_SMTP_MAX_WRITE_SIZE
#define IDH_TCPIP_SMTP_Building_the_Library                0x00003EA2 // TCPIP SMTP Building the Library
#define IDH_TCPIP_SMTP_Library_Interface                   0x00003EA3 // TCPIP SMTP Library Interface
#define IDH_TCPIP_SMTP_ArrayPut_uint8_t__uint16_t          0x00003EA4 // TCPIP_SMTP_ArrayPut@uint8_t*@uint16_t
#define IDH_TCPIP_SMTP_Flush                               0x00003EA5 // TCPIP_SMTP_Flush
#define IDH_TCPIP_SMTP_IsBusy                              0x00003EA6 // TCPIP_SMTP_IsBusy
#define IDH_TCPIP_SMTP_IsPutReady                          0x00003EA7 // TCPIP_SMTP_IsPutReady
#define IDH_TCPIP_SMTP_Put_char                            0x00003EA8 // TCPIP_SMTP_Put@char
#define IDH_TCPIP_SMTP_PutIsDone                           0x00003EA9 // TCPIP_SMTP_PutIsDone
#define IDH_TCPIP_SMTP_StringPut_char_                     0x00003EAA // TCPIP_SMTP_StringPut@char*
#define IDH_TCPIP_SMTP_UsageBegin                          0x00003EAB // TCPIP_SMTP_UsageBegin
#define IDH_TCPIP_SMTP_UsageEnd                            0x00003EAC // TCPIP_SMTP_UsageEnd
#define IDH_TCPIP_SMTP_MailSend_TCPIP_SMTP_CLIENT_MESSAGE_ 0x00003EAD // TCPIP_SMTP_MailSend@TCPIP_SMTP_CLIENT_MESSAGE*
#define IDH_TCPIP_SMTP_ClientTask                          0x00003EAE // TCPIP_SMTP_ClientTask
#define IDH_SMTP_CONNECT_ERROR                             0x00003EAF // SMTP_CONNECT_ERROR
#define IDH_SMTP_RESOLVE_ERROR                             0x00003EB0 // SMTP_RESOLVE_ERROR
#define IDH_SMTP_SUCCESS                                   0x00003EB1 // SMTP_SUCCESS
#define IDH_TCPIP_SMTP_CLIENT_MODULE_CONFIG                0x00003EB2 // TCPIP_SMTP_CLIENT_MODULE_CONFIG
#define IDH_TCPIP_SMTP_CLIENT_MESSAGE                      0x00003EB3 // TCPIP_SMTP_CLIENT_MESSAGE
#define IDH_TCPIP_SMTP_Files                               0x00003EB4 // TCPIP SMTP Files
#define IDH_smtp_h                                         0x00003EB5 // smtp.h
#define IDH_smtp_config_h                                  0x00003EB6 // smtp_config.h
#define IDH_SMTPC_TCP_IP_Stack_Library                     0x00003EB7 // SMTPC TCP/IP Stack Library
#define IDH_TCPIP_SMTPC_Introduction                       0x00003EB8 // TCPIP SMTPC Introduction
#define IDH_TCPIP_SMTPC_Using_the_Library                  0x00003EB9 // TCPIP SMTPC Using the Library
#define IDH_TCPIP_SMTPC_Abstraction_Model                  0x00003EBA // TCPIP SMTPC Abstraction Model
#define IDH_TCPIP_SMTPC_Library_Overview                   0x00003EBB // TCPIP SMTPC Library Overview
#define IDH_TCPIP_SMTPC_Configuring_the_Library            0x00003EBC // TCPIP SMTPC Configuring the Library
#define IDH_TCPIP_SMTPC_CLIENT_ADDR_BUFFER_SIZE            0x00003EBD // TCPIP_SMTPC_CLIENT_ADDR_BUFFER_SIZE
#define IDH_TCPIP_SMTPC_CLIENT_AUTH_BUFFER_SIZE            0x00003EBE // TCPIP_SMTPC_CLIENT_AUTH_BUFFER_SIZE
#define IDH_TCPIP_SMTPC_CLIENT_MESSAGE_DATE                0x00003EBF // TCPIP_SMTPC_CLIENT_MESSAGE_DATE
#define IDH_TCPIP_SMTPC_INTERNAL_RETRY_TIMEOUT             0x00003EC0 // TCPIP_SMTPC_INTERNAL_RETRY_TIMEOUT
#define IDH_TCPIP_SMTPC_MAIL_CONNECTIONS                   0x00003EC1 // TCPIP_SMTPC_MAIL_CONNECTIONS
#define IDH_TCPIP_SMTPC_MAIL_RETRIES                       0x00003EC2 // TCPIP_SMTPC_MAIL_RETRIES
#define IDH_TCPIP_SMTPC_PLAIN_LINE_BUFF_SIZE               0x00003EC3 // TCPIP_SMTPC_PLAIN_LINE_BUFF_SIZE
#define IDH_TCPIP_SMTPC_SERVER_DATA_TIMEOUT                0x00003EC4 // TCPIP_SMTPC_SERVER_DATA_TIMEOUT
#define IDH_TCPIP_SMTPC_SERVER_REPLY_BUFFER_SIZE           0x00003EC5 // TCPIP_SMTPC_SERVER_REPLY_BUFFER_SIZE
#define IDH_TCPIP_SMTPC_SERVER_REPLY_TIMEOUT               0x00003EC6 // TCPIP_SMTPC_SERVER_REPLY_TIMEOUT
#define IDH_TCPIP_SMTPC_SERVER_TRANSIENT_RETRY_TIMEOUT     0x00003EC7 // TCPIP_SMTPC_SERVER_TRANSIENT_RETRY_TIMEOUT
#define IDH_TCPIP_SMTPC_SKT_RX_BUFF_SIZE                   0x00003EC8 // TCPIP_SMTPC_SKT_RX_BUFF_SIZE
#define IDH_TCPIP_SMTPC_SKT_TX_BUFF_SIZE                   0x00003EC9 // TCPIP_SMTPC_SKT_TX_BUFF_SIZE
#define IDH_TCPIP_SMTPC_TASK_TICK_RATE                     0x00003ECA // TCPIP_SMTPC_TASK_TICK_RATE
#define IDH_TCPIP_SMTPC_TLS_HANDSHAKE_TIMEOUT              0x00003ECB // TCPIP_SMTPC_TLS_HANDSHAKE_TIMEOUT
#define IDH_TCPIP_SMTPC_USE_MAIL_COMMAND                   0x00003ECC // TCPIP_SMTPC_USE_MAIL_COMMAND
#define IDH_TCPIP_SMTPC_Building_the_Library               0x00003ECD // TCPIP SMTPC Building the Library
#define IDH_TCPIP_SMTPC_Library_Interface                  0x00003ECE // TCPIP SMTPC Library Interface
#define IDH_TCPIP_SMTPC_MailMessage_TCPIP_SMTPC_MAIL_MESSAGE__TCPIP_SMTPC_MESSAGE_RESULT_ 0x00003ECF // TCPIP_SMTPC_MailMessage@TCPIP_SMTPC_MAIL_MESSAGE*@TCPIP_SMTPC_MESSAGE_RESULT*
#define IDH_TCPIP_SMTPC_MessageQuery_TCPIP_SMTPC_MESSAGE_HANDLE_TCPIP_SMTPC_MESSAGE_QUERY_ 0x00003ED0 // TCPIP_SMTPC_MessageQuery@TCPIP_SMTPC_MESSAGE_HANDLE@TCPIP_SMTPC_MESSAGE_QUERY*
#define IDH_TCPIP_SMTPC_Task                               0x00003ED1 // TCPIP_SMTPC_Task
#define IDH_TCPIP_SMTPC_ATTACH_BUFFER                      0x00003ED2 // TCPIP_SMTPC_ATTACH_BUFFER
#define IDH_TCPIP_SMTPC_ATTACH_FILE                        0x00003ED3 // TCPIP_SMTPC_ATTACH_FILE
#define IDH_TCPIP_SMTPC_ATTACH_TYPE                        0x00003ED4 // TCPIP_SMTPC_ATTACH_TYPE
#define IDH_TCPIP_SMTPC_ENCODE_TYPE                        0x00003ED5 // TCPIP_SMTPC_ENCODE_TYPE
#define IDH_TCPIP_SMTPC_MAIL_FLAGS                         0x00003ED6 // TCPIP_SMTPC_MAIL_FLAGS
#define IDH_TCPIP_SMTPC_MAIL_MESSAGE                       0x00003ED7 // TCPIP_SMTPC_MAIL_MESSAGE
#define IDH_TCPIP_SMTPC_MESSAGE_CALLBACK                   0x00003ED8 // TCPIP_SMTPC_MESSAGE_CALLBACK
#define IDH_TCPIP_SMTPC_MESSAGE_HANDLE                     0x00003ED9 // TCPIP_SMTPC_MESSAGE_HANDLE
#define IDH_TCPIP_SMTPC_MESSAGE_QUERY                      0x00003EDA // TCPIP_SMTPC_MESSAGE_QUERY
#define IDH_TCPIP_SMTPC_MESSAGE_REPORT                     0x00003EDB // TCPIP_SMTPC_MESSAGE_REPORT
#define IDH_TCPIP_SMTPC_MESSAGE_RESULT                     0x00003EDC // TCPIP_SMTPC_MESSAGE_RESULT
#define IDH_TCPIP_SMTPC_MESSAGE_STATUS                     0x00003EDD // TCPIP_SMTPC_MESSAGE_STATUS
#define IDH_TCPIP_SMTPC_MESSAGE_WARNING                    0x00003EDE // TCPIP_SMTPC_MESSAGE_WARNING
#define IDH_TCPIP_SMTPC_MODULE_CONFIG                      0x00003EDF // TCPIP_SMTPC_MODULE_CONFIG
#define IDH_TCPIP_SMTPC_SERVER_REPLY_CALLBACK              0x00003EE0 // TCPIP_SMTPC_SERVER_REPLY_CALLBACK
#define IDH_TCPIP_SMTPC_Files                              0x00003EE1 // TCPIP SMTPC Files
#define IDH_smtpc_h                                        0x00003EE2 // smtpc.h
#define IDH_smtpc_config_h                                 0x00003EE3 // smtpc_config.h
#define IDH_SNMP_TCP_IP_Stack_Library                      0x00003EE4 // SNMP TCP/IP Stack Library
#define IDH_TCPIP_SNMP_Introduction                        0x00003EE5 // TCPIP SNMP Introduction
#define IDH_TCPIP_SNMP_Using_the_Library                   0x00003EE6 // TCPIP SNMP Using the Library
#define IDH_TCPIP_SNMP_Abstraction_Model                   0x00003EE7 // TCPIP SNMP Abstraction Model
#define IDH_TCPIP_SNMP_Library_Overview                    0x00003EE8 // TCPIP SNMP Library Overview
#define IDH_TCPIP_SNMP_Configuring_the_Library             0x00003EE9 // TCPIP SNMP Configuring the Library
#define IDH_TCPIP_SNMP_BIB_FILE_NAME                       0x00003EEA // TCPIP_SNMP_BIB_FILE_NAME
#define IDH_TCPIP_SNMP_COMMUNITY_MAX_LEN                   0x00003EEB // TCPIP_SNMP_COMMUNITY_MAX_LEN
#define IDH_TCPIP_SNMP_MAX_COMMUNITY_SUPPORT               0x00003EEC // TCPIP_SNMP_MAX_COMMUNITY_SUPPORT
#define IDH_TCPIP_SNMP_MAX_MSG_SIZE                        0x00003EED // TCPIP_SNMP_MAX_MSG_SIZE
#define IDH_TCPIP_SNMP_MAX_NON_REC_ID_OID                  0x00003EEE // TCPIP_SNMP_MAX_NON_REC_ID_OID
#define IDH_TCPIP_SNMP_NOTIFY_COMMUNITY_LEN                0x00003EEF // TCPIP_SNMP_NOTIFY_COMMUNITY_LEN
#define IDH_TCPIP_SNMP_OID_MAX_LEN                         0x00003EF0 // TCPIP_SNMP_OID_MAX_LEN
#define IDH_TCPIP_SNMP_TASK_PROCESS_RATE                   0x00003EF1 // TCPIP_SNMP_TASK_PROCESS_RATE
#define IDH_TCPIP_SNMP_TRAP_COMMUNITY_MAX_LEN              0x00003EF2 // TCPIP_SNMP_TRAP_COMMUNITY_MAX_LEN
#define IDH_TCPIP_SNMP_TRAP_COMMUNITY_MAX_LEN_MEM_USE      0x00003EF3 // TCPIP_SNMP_TRAP_COMMUNITY_MAX_LEN_MEM_USE
#define IDH_TCPIP_SNMP_TRAP_TABLE_SIZE                     0x00003EF4 // TCPIP_SNMP_TRAP_TABLE_SIZE
#define IDH_TCPIP_SNMPV3_AUTH_LOCALIZED_PASSWORD_KEY_LEN   0x00003EF5 // TCPIP_SNMPV3_AUTH_LOCALIZED_PASSWORD_KEY_LEN
#define IDH_TCPIP_SNMPV3_AUTH_LOCALIZED_PASSWORD_KEY_LEN_MEM_USE 0x00003EF6 // TCPIP_SNMPV3_AUTH_LOCALIZED_PASSWORD_KEY_LEN_MEM_USE
#define IDH_TCPIP_SNMPV3_PRIV_LOCALIZED_PASSWORD_KEY_LEN   0x00003EF7 // TCPIP_SNMPV3_PRIV_LOCALIZED_PASSWORD_KEY_LEN
#define IDH_TCPIP_SNMPV3_PRIV_LOCALIZED_PASSWORD_KEY_LEN_MEM_USE 0x00003EF8 // TCPIP_SNMPV3_PRIV_LOCALIZED_PASSWORD_KEY_LEN_MEM_USE
#define IDH_TCPIP_SNMPV3_USER_SECURITY_NAME_LEN            0x00003EF9 // TCPIP_SNMPV3_USER_SECURITY_NAME_LEN
#define IDH_TCPIP_SNMPV3_USER_SECURITY_NAME_LEN_MEM_USE    0x00003EFA // TCPIP_SNMPV3_USER_SECURITY_NAME_LEN_MEM_USE
#define IDH_TCPIP_SNMPV3_USM_MAX_USER                      0x00003EFB // TCPIP_SNMPV3_USM_MAX_USER
#define IDH_TCPIP_SNMP_Building_the_Library                0x00003EFC // TCPIP SNMP Building the Library
#define IDH_TCPIP_SNMP_SNMP_Server__Agent_                 0x00003EFD // TCPIP SNMP SNMP Server (Agent)
#define IDH_TCPIP_SNMP_SNMP_Server_Introduction            0x00003EFE // TCPIP SNMP SNMP Server Introduction
#define IDH_TCPIP_SNMP_SNMP_Server_MIB_Files               0x00003EFF // TCPIP SNMP SNMP Server MIB Files
#define IDH_TCPIP_SNMP_SNMP_Server_MIB_Browsers            0x00003F00 // TCPIP SNMP SNMP Server MIB Browsers
#define IDH_TCPIP_SNMP_SNMP_Server_SNMP_Traps              0x00003F01 // TCPIP SNMP SNMP Server SNMP Traps
#define IDH_TCPIP_SNMP_SNMP_Server_HTTP_Configuration      0x00003F02 // TCPIP SNMP SNMP Server HTTP Configuration
#define IDH_TCPIP_SNMP_Library_Interface                   0x00003F03 // TCPIP SNMP Library Interface
#define IDH_TCPIP_SNMP_NotifyIsReady_IP_MULTI_ADDRESS__SNMP_TRAP_IP_ADDRESS_TYPE 0x00003F04 // TCPIP_SNMP_NotifyIsReady@IP_MULTI_ADDRESS*@SNMP_TRAP_IP_ADDRESS_TYPE
#define IDH_TCPIP_SNMP_NotifyPrepare_IP_MULTI_ADDRESS__char__uint8_t_SNMP_ID_uint8_t_uint32_t 0x00003F05 // TCPIP_SNMP_NotifyPrepare@IP_MULTI_ADDRESS*@char*@uint8_t@SNMP_ID@uint8_t@uint32_t
#define IDH_TCPIP_SNMP_TrapTimeGet                         0x00003F06 // TCPIP_SNMP_TrapTimeGet
#define IDH_TCPIP_SNMP_ClientGetNet_int___TCPIP_NET_HANDLE 0x00003F07 // TCPIP_SNMP_ClientGetNet@int *@TCPIP_NET_HANDLE
#define IDH_TCPIP_SNMP_ExactIndexGet_SNMP_ID_SNMP_INDEX__  0x00003F08 // TCPIP_SNMP_ExactIndexGet@SNMP_ID@SNMP_INDEX *
#define IDH_TCPIP_SNMP_IsValidCommunity_uint8_t_           0x00003F09 // TCPIP_SNMP_IsValidCommunity@uint8_t*
#define IDH_TCPIP_SNMP_IsValidLength_SNMP_ID_uint8_t_uint8_t 0x00003F0A // TCPIP_SNMP_IsValidLength@SNMP_ID@uint8_t@uint8_t
#define IDH_TCPIP_SNMP_MibIDSet_uint32_t                   0x00003F0B // TCPIP_SNMP_MibIDSet@uint32_t
#define IDH_TCPIP_SNMP_NextIndexGet_SNMP_ID_SNMP_INDEX_    0x00003F0C // TCPIP_SNMP_NextIndexGet@SNMP_ID@SNMP_INDEX*
#define IDH_TCPIP_SNMP_ReadCommunityGet_int_int_uint8_t__  0x00003F0D // TCPIP_SNMP_ReadCommunityGet@int@int@uint8_t *
#define IDH_TCPIP_SNMP_RecordIDValidation_uint8_t_bool_uint16_t_uint8_t___uint8_t 0x00003F0E // TCPIP_SNMP_RecordIDValidation@uint8_t@bool@uint16_t@uint8_t *@uint8_t
#define IDH_TCPIP_SNMP_SendFailureTrap                     0x00003F0F // TCPIP_SNMP_SendFailureTrap
#define IDH_TCPIP_SNMP_TrapInterFaceSet_TCPIP_NET_HANDLE   0x00003F10 // TCPIP_SNMP_TrapInterFaceSet@TCPIP_NET_HANDLE
#define IDH_TCPIP_SNMP_TRAPMibIDGet_uint32_t__             0x00003F11 // TCPIP_SNMP_TRAPMibIDGet@uint32_t *
#define IDH_TCPIP_SNMP_TrapSendFlagGet_bool__              0x00003F12 // TCPIP_SNMP_TrapSendFlagGet@bool *
#define IDH_TCPIP_SNMP_TrapSendFlagSet_bool                0x00003F13 // TCPIP_SNMP_TrapSendFlagSet@bool
#define IDH_TCPIP_SNMP_TrapSpecificNotificationGet_uint8_t__ 0x00003F14 // TCPIP_SNMP_TrapSpecificNotificationGet@uint8_t *
#define IDH_TCPIP_SNMP_TrapSpecificNotificationSet_uint8_t_uint8_t_SNMP_ID 0x00003F15 // TCPIP_SNMP_TrapSpecificNotificationSet@uint8_t@uint8_t@SNMP_ID
#define IDH_TCPIP_SNMP_VarbindGet_SNMP_ID_SNMP_INDEX_uint8_t__SNMP_VAL_ 0x00003F16 // TCPIP_SNMP_VarbindGet@SNMP_ID@SNMP_INDEX@uint8_t*@SNMP_VAL*
#define IDH_TCPIP_SNMP_VarbindSet_SNMP_ID_SNMP_INDEX_uint8_t_SNMP_VAL 0x00003F17 // TCPIP_SNMP_VarbindSet@SNMP_ID@SNMP_INDEX@uint8_t@SNMP_VAL
#define IDH_TCPIP_SNMP_WriteCommunityGet_int_int_uint8_t__ 0x00003F18 // TCPIP_SNMP_WriteCommunityGet@int@int@uint8_t *
#define IDH_TCPIP_SNMP_AuthTrapFlagGet_bool__              0x00003F19 // TCPIP_SNMP_AuthTrapFlagGet@bool *
#define IDH_TCPIP_SNMP_AuthTrapFlagSet_bool                0x00003F1A // TCPIP_SNMP_AuthTrapFlagSet@bool
#define IDH_TCPIP_SNMP_IsTrapEnabled                       0x00003F1B // TCPIP_SNMP_IsTrapEnabled
#define IDH_TCPIP_SNMP_TRAPTypeGet                         0x00003F1C // TCPIP_SNMP_TRAPTypeGet
#define IDH_TCPIP_SNMP_TRAPv1Notify_SNMP_ID_SNMP_VAL_SNMP_INDEX_SNMP_TRAP_IP_ADDRESS_TYPE 0x00003F1D // TCPIP_SNMP_TRAPv1Notify@SNMP_ID@SNMP_VAL@SNMP_INDEX@SNMP_TRAP_IP_ADDRESS_TYPE
#define IDH_TCPIP_SNMP_TRAPv2Notify_SNMP_ID_SNMP_VAL_SNMP_INDEX_SNMP_TRAP_IP_ADDRESS_TYPE 0x00003F1E // TCPIP_SNMP_TRAPv2Notify@SNMP_ID@SNMP_VAL@SNMP_INDEX@SNMP_TRAP_IP_ADDRESS_TYPE
#define IDH_TCPIP_SNMPV3_TrapTypeGet                       0x00003F1F // TCPIP_SNMPV3_TrapTypeGet
#define IDH_TCPIP_SNMP_ValidateTrapIntf_TCPIP_NET_HANDLE   0x00003F20 // TCPIP_SNMP_ValidateTrapIntf@TCPIP_NET_HANDLE
#define IDH_TCPIP_SNMP_ReadCommunitySet_int_int_uint8_t__  0x00003F21 // TCPIP_SNMP_ReadCommunitySet@int@int@uint8_t *
#define IDH_TCPIP_SNMP_WriteCommunitySet_int_int_uint8_t__ 0x00003F22 // TCPIP_SNMP_WriteCommunitySet@int@int@uint8_t *
#define IDH_TCPIP_SNMP_SocketIDGet_UDP_SOCKET__            0x00003F23 // TCPIP_SNMP_SocketIDGet@UDP_SOCKET *
#define IDH_TCPIP_SNMP_SocketIDSet_UDP_SOCKET              0x00003F24 // TCPIP_SNMP_SocketIDSet@UDP_SOCKET
#define IDH_TCPIP_SNMP_Task                                0x00003F25 // TCPIP_SNMP_Task
#define IDH_TCPIP_SNMPV3_EngineUserDataBaseGet_TCPIP_SNMPV3_USERDATABASECONFIG_TYPE_uint8_t_uint8_t_v 0x00003F26 // TCPIP_SNMPV3_EngineUserDataBaseGet@TCPIP_SNMPV3_USERDATABASECONFIG_TYPE@uint8_t@uint8_t@void *
#define IDH_TCPIP_SNMPV3_EngineUserDataBaseSet_TCPIP_SNMPV3_USERDATABASECONFIG_TYPE_uint8_t_uint8_t_v 0x00003F27 // TCPIP_SNMPV3_EngineUserDataBaseSet@TCPIP_SNMPV3_USERDATABASECONFIG_TYPE@uint8_t@uint8_t@void *
#define IDH_TCPIP_SNMPv3_TrapConfigDataGet_uint8_t_uint8_t___uint8_t__ 0x00003F28 // TCPIP_SNMPv3_TrapConfigDataGet@uint8_t@uint8_t *@uint8_t *
#define IDH_TCPIP_SNMPv3_Notify_SNMP_ID_SNMP_VAL_SNMP_INDEX_uint8_t_SNMP_TRAP_IP_ADDRESS_TYPE 0x00003F29 // TCPIP_SNMPv3_Notify@SNMP_ID@SNMP_VAL@SNMP_INDEX@uint8_t@SNMP_TRAP_IP_ADDRESS_TYPE
#define IDH_SNMP_END_OF_VAR                                0x00003F2A // SNMP_END_OF_VAR
#define IDH_SNMP_INDEX_INVALID                             0x00003F2B // SNMP_INDEX_INVALID
#define IDH_SNMP_START_OF_VAR                              0x00003F2C // SNMP_START_OF_VAR
#define IDH_SNMP_V1                                        0x00003F2D // SNMP_V1
#define IDH_SNMP_V2C                                       0x00003F2E // SNMP_V2C
#define IDH_SNMP_V3                                        0x00003F2F // SNMP_V3
#define IDH_SNMP_COMMUNITY_TYPE                            0x00003F30 // SNMP_COMMUNITY_TYPE
#define IDH_SNMP_ID                                        0x00003F31 // SNMP_ID
#define IDH_SNMP_INDEX                                     0x00003F32 // SNMP_INDEX
#define IDH_SNMP_NON_MIB_RECD_INFO                         0x00003F33 // SNMP_NON_MIB_RECD_INFO
#define IDH_SNMP_TRAP_IP_ADDRESS_TYPE                      0x00003F34 // SNMP_TRAP_IP_ADDRESS_TYPE
#define IDH_SNMP_VAL                                       0x00003F35 // SNMP_VAL
#define IDH_SNMP_GENERIC_TRAP_NOTIFICATION_TYPE            0x00003F36 // SNMP_GENERIC_TRAP_NOTIFICATION_TYPE
#define IDH_SNMP_VENDOR_SPECIFIC_TRAP_NOTIFICATION_TYPE    0x00003F37 // SNMP_VENDOR_SPECIFIC_TRAP_NOTIFICATION_TYPE
#define IDH_SNMPV3_HMAC_HASH_TYPE                          0x00003F38 // SNMPV3_HMAC_HASH_TYPE
#define IDH_SNMPV3_PRIV_PROT_TYPE                          0x00003F39 // SNMPV3_PRIV_PROT_TYPE
#define IDH_STD_BASED_SNMP_MESSAGE_PROCESSING_MODEL        0x00003F3A // STD_BASED_SNMP_MESSAGE_PROCESSING_MODEL
#define IDH_STD_BASED_SNMP_SECURITY_MODEL                  0x00003F3B // STD_BASED_SNMP_SECURITY_MODEL
#define IDH_STD_BASED_SNMPV3_SECURITY_LEVEL                0x00003F3C // STD_BASED_SNMPV3_SECURITY_LEVEL
#define IDH_TCPIP_SNMPV3_USERDATABASECONFIG_TYPE           0x00003F3D // TCPIP_SNMPV3_USERDATABASECONFIG_TYPE
#define IDH_TCPIP_SNMP_COMMUNITY_CONFIG                    0x00003F3E // TCPIP_SNMP_COMMUNITY_CONFIG
#define IDH_TCPIP_SNMP_MODULE_CONFIG                       0x00003F3F // TCPIP_SNMP_MODULE_CONFIG
#define IDH_TCPIP_SNMPV3_TARGET_ENTRY_CONFIG               0x00003F40 // TCPIP_SNMPV3_TARGET_ENTRY_CONFIG
#define IDH_TCPIP_SNMPV3_USM_USER_CONFIG                   0x00003F41 // TCPIP_SNMPV3_USM_USER_CONFIG
#define IDH_TCPIP_SNMP_Files                               0x00003F42 // TCPIP SNMP Files
#define IDH_snmp_h                                         0x00003F43 // snmp.h
#define IDH_snmpv3_h                                       0x00003F44 // snmpv3.h
#define IDH_snmp_config_h                                  0x00003F45 // snmp_config.h
#define IDH_snmpv3_config_h                                0x00003F46 // snmpv3_config.h
#define IDH_SNTP_TCP_IP_Stack_Library                      0x00003F47 // SNTP TCP/IP Stack Library
#define IDH_TCPIP_SNTP_Introduction                        0x00003F48 // TCPIP SNTP Introduction
#define IDH_TCPIP_SNTP_Using_the_Library                   0x00003F49 // TCPIP SNTP Using the Library
#define IDH_TCPIP_SNTP_Abstraction_Model                   0x00003F4A // TCPIP SNTP Abstraction Model
#define IDH_TCPIP_SNTP_Library_Overview                    0x00003F4B // TCPIP SNTP Library Overview
#define IDH_TCPIP_SNTP_Configuring_the_Library             0x00003F4C // TCPIP SNTP Configuring the Library
#define IDH_TCPIP_NTP_DEFAULT_CONNECTION_TYPE              0x00003F4D // TCPIP_NTP_DEFAULT_CONNECTION_TYPE
#define IDH_TCPIP_NTP_DEFAULT_IF                           0x00003F4E // TCPIP_NTP_DEFAULT_IF
#define IDH_TCPIP_NTP_EPOCH                                0x00003F4F // TCPIP_NTP_EPOCH
#define IDH_TCPIP_NTP_FAST_QUERY_INTERVAL                  0x00003F50 // TCPIP_NTP_FAST_QUERY_INTERVAL
#define IDH_TCPIP_NTP_MAX_STRATUM                          0x00003F51 // TCPIP_NTP_MAX_STRATUM
#define IDH_TCPIP_NTP_QUERY_INTERVAL                       0x00003F52 // TCPIP_NTP_QUERY_INTERVAL
#define IDH_TCPIP_NTP_REPLY_TIMEOUT                        0x00003F53 // TCPIP_NTP_REPLY_TIMEOUT
#define IDH_TCPIP_NTP_RX_QUEUE_LIMIT                       0x00003F54 // TCPIP_NTP_RX_QUEUE_LIMIT
#define IDH_TCPIP_NTP_SERVER                               0x00003F55 // TCPIP_NTP_SERVER
#define IDH_TCPIP_NTP_SERVER_MAX_LENGTH                    0x00003F56 // TCPIP_NTP_SERVER_MAX_LENGTH
#define IDH_TCPIP_NTP_TASK_TICK_RATE                       0x00003F57 // TCPIP_NTP_TASK_TICK_RATE
#define IDH_TCPIP_NTP_TIME_STAMP_TMO                       0x00003F58 // TCPIP_NTP_TIME_STAMP_TMO
#define IDH_TCPIP_NTP_VERSION                              0x00003F59 // TCPIP_NTP_VERSION
#define IDH_TCPIP_EMAC_AUTO_FLOW_CONTROL_ENABLE            0x00003F5A // TCPIP_EMAC_AUTO_FLOW_CONTROL_ENABLE
#define IDH_TCPIP_EMAC_FLOW_CONTROL_EMPTY_WMARK            0x00003F5B // TCPIP_EMAC_FLOW_CONTROL_EMPTY_WMARK
#define IDH_TCPIP_EMAC_FLOW_CONTROL_FULL_WMARK             0x00003F5C // TCPIP_EMAC_FLOW_CONTROL_FULL_WMARK
#define IDH_TCPIP_EMAC_FLOW_CONTROL_PAUSE_BYTES            0x00003F5D // TCPIP_EMAC_FLOW_CONTROL_PAUSE_BYTES
#define IDH_TCPIP_SNTP_Building_the_Library                0x00003F5E // TCPIP SNTP Building the Library
#define IDH_TCPIP_SNTP_Library_Interface                   0x00003F5F // TCPIP SNTP Library Interface
#define IDH_TCPIP_SNTP_ConnectionInitiate                  0x00003F60 // TCPIP_SNTP_ConnectionInitiate
#define IDH_TCPIP_SNTP_LastErrorGet                        0x00003F61 // TCPIP_SNTP_LastErrorGet
#define IDH_TCPIP_SNTP_UTCSecondsGet                       0x00003F62 // TCPIP_SNTP_UTCSecondsGet
#define IDH_TCPIP_SNTP_ConnectionParamSet_TCPIP_NET_HANDLE_IP_ADDRESS_TYPE_char_ 0x00003F63 // TCPIP_SNTP_ConnectionParamSet@TCPIP_NET_HANDLE@IP_ADDRESS_TYPE@char*
#define IDH_TCPIP_SNTP_Task                                0x00003F64 // TCPIP_SNTP_Task
#define IDH_TCPIP_SNTP_HandlerDeRegister_TCPIP_SNTP_HANDLE 0x00003F65 // TCPIP_SNTP_HandlerDeRegister@TCPIP_SNTP_HANDLE
#define IDH_TCPIP_SNTP_HandlerRegister_TCPIP_SNTP_EVENT_HANDLER 0x00003F66 // TCPIP_SNTP_HandlerRegister@TCPIP_SNTP_EVENT_HANDLER
#define IDH_TCPIP_SNTP_TimeGet_uint32_t__uint32_t_         0x00003F67 // TCPIP_SNTP_TimeGet@uint32_t*@uint32_t*
#define IDH_TCPIP_SNTP_TimeStampGet_TCPIP_SNTP_TIME_STAMP__uint32_t_ 0x00003F68 // TCPIP_SNTP_TimeStampGet@TCPIP_SNTP_TIME_STAMP*@uint32_t*
#define IDH_TCPIP_SNTP_TimeStampStatus                     0x00003F69 // TCPIP_SNTP_TimeStampStatus
#define IDH_TCPIP_SNTP_MODULE_CONFIG                       0x00003F6A // TCPIP_SNTP_MODULE_CONFIG
#define IDH_TCPIP_SNTP_RESULT                              0x00003F6B // TCPIP_SNTP_RESULT
#define IDH_TCPIP_SNTP_EVENT                               0x00003F6C // TCPIP_SNTP_EVENT
#define IDH_TCPIP_SNTP_EVENT_HANDLER                       0x00003F6D // TCPIP_SNTP_EVENT_HANDLER
#define IDH_TCPIP_SNTP_EVENT_TIME_DATA                     0x00003F6E // TCPIP_SNTP_EVENT_TIME_DATA
#define IDH_TCPIP_SNTP_HANDLE                              0x00003F6F // TCPIP_SNTP_HANDLE
#define IDH_TCPIP_SNTP_TIME_STAMP                          0x00003F70 // TCPIP_SNTP_TIME_STAMP
#define IDH_TCPIP_SNTP_Files                               0x00003F71 // TCPIP SNTP Files
#define IDH_sntp_h                                         0x00003F72 // sntp.h
#define IDH_sntp_config_h                                  0x00003F73 // sntp_config.h
#define IDH_TCP_TCP_IP_Stack_Library                       0x00003F74 // TCP TCP/IP Stack Library
#define IDH_TCPIP_TCP_Introduction                         0x00003F75 // TCPIP TCP Introduction
#define IDH_TCPIP_TCP_Using_the_Library                    0x00003F76 // TCPIP TCP Using the Library
#define IDH_TCPIP_TCP_Abstraction_Model                    0x00003F77 // TCPIP TCP Abstraction Model
#define IDH_TCPIP_TCP_Library_Overview                     0x00003F78 // TCPIP TCP Library Overview
#define IDH_TCPIP_TCP_How_the_Library_Works                0x00003F79 // TCPIP TCP How the Library Works
#define IDH_TCPIP_TCP_Core_Functionality                   0x00003F7A // TCPIP TCP Core Functionality
#define IDH_TCPIP_TCP_Configuring_the_Library              0x00003F7B // TCPIP TCP Configuring the Library
#define IDH_TCPIP_TCP_AUTO_TRANSMIT_TIMEOUT_VAL            0x00003F7C // TCPIP_TCP_AUTO_TRANSMIT_TIMEOUT_VAL
#define IDH_TCPIP_TCP_CLOSE_WAIT_TIMEOUT                   0x00003F7D // TCPIP_TCP_CLOSE_WAIT_TIMEOUT
#define IDH_TCPIP_TCP_DELAYED_ACK_TIMEOUT                  0x00003F7E // TCPIP_TCP_DELAYED_ACK_TIMEOUT
#define IDH_TCPIP_TCP_FIN_WAIT_2_TIMEOUT                   0x00003F7F // TCPIP_TCP_FIN_WAIT_2_TIMEOUT
#define IDH_TCPIP_TCP_KEEP_ALIVE_TIMEOUT                   0x00003F80 // TCPIP_TCP_KEEP_ALIVE_TIMEOUT
#define IDH_TCPIP_TCP_MAX_RETRIES                          0x00003F81 // TCPIP_TCP_MAX_RETRIES
#define IDH_TCPIP_TCP_MAX_SEG_SIZE_TX                      0x00003F82 // TCPIP_TCP_MAX_SEG_SIZE_TX
#define IDH_TCPIP_TCP_MAX_SOCKETS                          0x00003F83 // TCPIP_TCP_MAX_SOCKETS
#define IDH_TCPIP_TCP_MAX_SYN_RETRIES                      0x00003F84 // TCPIP_TCP_MAX_SYN_RETRIES
#define IDH_TCPIP_TCP_MAX_UNACKED_KEEP_ALIVES              0x00003F85 // TCPIP_TCP_MAX_UNACKED_KEEP_ALIVES
#define IDH_TCPIP_TCP_SOCKET_DEFAULT_RX_SIZE               0x00003F86 // TCPIP_TCP_SOCKET_DEFAULT_RX_SIZE
#define IDH_TCPIP_TCP_SOCKET_DEFAULT_TX_SIZE               0x00003F87 // TCPIP_TCP_SOCKET_DEFAULT_TX_SIZE
#define IDH_TCPIP_TCP_START_TIMEOUT_VAL                    0x00003F88 // TCPIP_TCP_START_TIMEOUT_VAL
#define IDH_TCPIP_TCP_TASK_TICK_RATE                       0x00003F89 // TCPIP_TCP_TASK_TICK_RATE
#define IDH_TCPIP_TCP_WINDOW_UPDATE_TIMEOUT_VAL            0x00003F8A // TCPIP_TCP_WINDOW_UPDATE_TIMEOUT_VAL
#define IDH_TCPIP_TCP_DYNAMIC_OPTIONS                      0x00003F8B // TCPIP_TCP_DYNAMIC_OPTIONS
#define IDH_TCPIP_TCP_MSL_TIMEOUT                          0x00003F8C // TCPIP_TCP_MSL_TIMEOUT
#define IDH_TCPIP_TCP_QUIET_TIME                           0x00003F8D // TCPIP_TCP_QUIET_TIME
#define IDH_TCPIP_TCP_COMMANDS                             0x00003F8E // TCPIP_TCP_COMMANDS
#define IDH_TCPIP_TCP_Building_the_Library                 0x00003F8F // TCPIP TCP Building the Library
#define IDH_TCPIP_TCP_Library_Interface                    0x00003F90 // TCPIP TCP Library Interface
#define IDH_TCPIP_TCP_ServerOpen_IP_ADDRESS_TYPE_TCP_PORT_IP_MULTI_ADDRESS_ 0x00003F91 // TCPIP_TCP_ServerOpen@IP_ADDRESS_TYPE@TCP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_TCP_ClientOpen_IP_ADDRESS_TYPE_TCP_PORT_IP_MULTI_ADDRESS_ 0x00003F92 // TCPIP_TCP_ClientOpen@IP_ADDRESS_TYPE@TCP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_TCP_Close_TCP_SOCKET                     0x00003F93 // TCPIP_TCP_Close@TCP_SOCKET
#define IDH_TCPIP_TCP_Connect_TCP_SOCKET                   0x00003F94 // TCPIP_TCP_Connect@TCP_SOCKET
#define IDH_TCPIP_TCP_Bind_TCP_SOCKET_IP_ADDRESS_TYPE_TCP_PORT_IP_MULTI_ADDRESS_ 0x00003F95 // TCPIP_TCP_Bind@TCP_SOCKET@IP_ADDRESS_TYPE@TCP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_TCP_RemoteBind_TCP_SOCKET_IP_ADDRESS_TYPE_TCP_PORT_IP_MULTI_ADDRESS_ 0x00003F96 // TCPIP_TCP_RemoteBind@TCP_SOCKET@IP_ADDRESS_TYPE@TCP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_TCP_IsConnected_TCP_SOCKET               0x00003F97 // TCPIP_TCP_IsConnected@TCP_SOCKET
#define IDH_TCPIP_TCP_WasReset_TCP_SOCKET                  0x00003F98 // TCPIP_TCP_WasReset@TCP_SOCKET
#define IDH_TCPIP_TCP_Disconnect_TCP_SOCKET                0x00003F99 // TCPIP_TCP_Disconnect@TCP_SOCKET
#define IDH_TCPIP_TCP_Abort_TCP_SOCKET_bool                0x00003F9A // TCPIP_TCP_Abort@TCP_SOCKET@bool
#define IDH_TCPIP_TCP_OptionsGet_TCP_SOCKET_TCP_SOCKET_OPTION_void_ 0x00003F9B // TCPIP_TCP_OptionsGet@TCP_SOCKET@TCP_SOCKET_OPTION@void*
#define IDH_TCPIP_TCP_OptionsSet_TCP_SOCKET_TCP_SOCKET_OPTION_void_ 0x00003F9C // TCPIP_TCP_OptionsSet@TCP_SOCKET@TCP_SOCKET_OPTION@void*
#define IDH_TCPIP_TCP_SocketInfoGet_TCP_SOCKET_TCP_SOCKET_INFO_ 0x00003F9D // TCPIP_TCP_SocketInfoGet@TCP_SOCKET@TCP_SOCKET_INFO*
#define IDH_TCPIP_TCP_SocketNetGet_TCP_SOCKET              0x00003F9E // TCPIP_TCP_SocketNetGet@TCP_SOCKET
#define IDH_TCPIP_TCP_SocketNetSet_TCP_SOCKET_TCPIP_NET_HANDLE 0x00003F9F // TCPIP_TCP_SocketNetSet@TCP_SOCKET@TCPIP_NET_HANDLE
#define IDH_TCPIP_TCP_SignalHandlerDeregister_TCP_SOCKET_TCPIP_TCP_SIGNAL_HANDLE 0x00003FA0 // TCPIP_TCP_SignalHandlerDeregister@TCP_SOCKET@TCPIP_TCP_SIGNAL_HANDLE
#define IDH_TCPIP_TCP_SignalHandlerRegister_TCP_SOCKET_TCPIP_TCP_SIGNAL_TYPE_TCPIP_TCP_SIGNAL_FUNCTIO 0x00003FA1 // TCPIP_TCP_SignalHandlerRegister@TCP_SOCKET@TCPIP_TCP_SIGNAL_TYPE@TCPIP_TCP_SIGNAL_FUNCTION@void*
#define IDH_TCPIP_TCP_Task                                 0x00003FA2 // TCPIP_TCP_Task
#define IDH_TCPIP_TCP_SocketsNumberGet                     0x00003FA3 // TCPIP_TCP_SocketsNumberGet
#define IDH_TCPIP_TCP_SocketTraceSet_TCP_SOCKET_bool       0x00003FA4 // TCPIP_TCP_SocketTraceSet@TCP_SOCKET@bool
#define IDH_TCPIP_TCP_Put_TCP_SOCKET_uint8_t               0x00003FA5 // TCPIP_TCP_Put@TCP_SOCKET@uint8_t
#define IDH_TCPIP_TCP_PutIsReady_TCP_SOCKET                0x00003FA6 // TCPIP_TCP_PutIsReady@TCP_SOCKET
#define IDH_TCPIP_TCP_StringPut_TCP_SOCKET_uint8_t_        0x00003FA7 // TCPIP_TCP_StringPut@TCP_SOCKET@uint8_t*
#define IDH_TCPIP_TCP_ArrayPut_TCP_SOCKET_uint8_t__uint16_t 0x00003FA8 // TCPIP_TCP_ArrayPut@TCP_SOCKET@uint8_t*@uint16_t
#define IDH_TCPIP_TCP_Flush_TCP_SOCKET                     0x00003FA9 // TCPIP_TCP_Flush@TCP_SOCKET
#define IDH_TCPIP_TCP_FifoTxFullGet_TCP_SOCKET             0x00003FAA // TCPIP_TCP_FifoTxFullGet@TCP_SOCKET
#define IDH_TCPIP_TCP_FifoTxFreeGet_TCP_SOCKET             0x00003FAB // TCPIP_TCP_FifoTxFreeGet@TCP_SOCKET
#define IDH_TCPIP_TCP_IsReady                              0x00003FAC // TCPIP_TCP_IsReady
#define IDH_TCPIP_TCP_GetIsReady_TCP_SOCKET                0x00003FAD // TCPIP_TCP_GetIsReady@TCP_SOCKET
#define IDH_TCPIP_TCP_ArrayGet_TCP_SOCKET_uint8_t__uint16_t 0x00003FAE // TCPIP_TCP_ArrayGet@TCP_SOCKET@uint8_t*@uint16_t
#define IDH_TCPIP_TCP_ArrayPeek_TCP_SOCKET_uint8_t___uint16_t_uint16_t 0x00003FAF // TCPIP_TCP_ArrayPeek@TCP_SOCKET@uint8_t *@uint16_t@uint16_t
#define IDH_TCPIP_TCP_ArrayFind_TCP_SOCKET_uint8_t__uint16_t_uint16_t_uint16_t_bool 0x00003FB0 // TCPIP_TCP_ArrayFind@TCP_SOCKET@uint8_t*@uint16_t@uint16_t@uint16_t@bool
#define IDH_TCPIP_TCP_Find_TCP_SOCKET_uint8_t_uint16_t_uint16_t_bool 0x00003FB1 // TCPIP_TCP_Find@TCP_SOCKET@uint8_t@uint16_t@uint16_t@bool
#define IDH_TCPIP_TCP_Get_TCP_SOCKET_uint8_t_              0x00003FB2 // TCPIP_TCP_Get@TCP_SOCKET@uint8_t*
#define IDH_TCPIP_TCP_Peek_TCP_SOCKET_uint16_t             0x00003FB3 // TCPIP_TCP_Peek@TCP_SOCKET@uint16_t
#define IDH_TCPIP_TCP_Discard_TCP_SOCKET                   0x00003FB4 // TCPIP_TCP_Discard@TCP_SOCKET
#define IDH_TCPIP_TCP_FifoRxFreeGet_TCP_SOCKET             0x00003FB5 // TCPIP_TCP_FifoRxFreeGet@TCP_SOCKET
#define IDH_TCPIP_TCP_FifoSizeAdjust_TCP_SOCKET_uint16_t_uint16_t_TCP_ADJUST_FLAGS 0x00003FB6 // TCPIP_TCP_FifoSizeAdjust@TCP_SOCKET@uint16_t@uint16_t@TCP_ADJUST_FLAGS
#define IDH_TCPIP_TCP_FifoRxFullGet                        0x00003FB7 // TCPIP_TCP_FifoRxFullGet
#define IDH_TCP_ADJUST_FLAGS                               0x00003FB8 // TCP_ADJUST_FLAGS
#define IDH_TCP_OPTION_LINGER_DATA                         0x00003FB9 // TCP_OPTION_LINGER_DATA
#define IDH_TCP_PORT                                       0x00003FBA // TCP_PORT
#define IDH_TCP_SOCKET                                     0x00003FBB // TCP_SOCKET
#define IDH_TCP_SOCKET_INFO                                0x00003FBC // TCP_SOCKET_INFO
#define IDH_TCP_SOCKET_OPTION                              0x00003FBD // TCP_SOCKET_OPTION
#define IDH_INVALID_SOCKET                                 0x00003FBE // INVALID_SOCKET
#define IDH_TCP_OPTION_THRES_FLUSH_TYPE                    0x00003FBF // TCP_OPTION_THRES_FLUSH_TYPE
#define IDH_TCPIP_TCP_MODULE_CONFIG                        0x00003FC0 // TCPIP_TCP_MODULE_CONFIG
#define IDH_TCP_OPTION_KEEP_ALIVE_DATA                     0x00003FC1 // TCP_OPTION_KEEP_ALIVE_DATA
#define IDH_TCPIP_TCP_SIGNAL_FUNCTION                      0x00003FC2 // TCPIP_TCP_SIGNAL_FUNCTION
#define IDH_TCPIP_TCP_SIGNAL_HANDLE                        0x00003FC3 // TCPIP_TCP_SIGNAL_HANDLE
#define IDH_TCPIP_TCP_SIGNAL_TYPE                          0x00003FC4 // TCPIP_TCP_SIGNAL_TYPE
#define IDH_TCPIP_TCP_STATE                                0x00003FC5 // TCPIP_TCP_STATE
#define IDH_TCPIP_TCP_Files                                0x00003FC6 // TCPIP TCP Files
#define IDH_tcp_h                                          0x00003FC7 // tcp.h
#define IDH_tcp_config_h                                   0x00003FC8 // tcp_config.h
#define IDH_TFTP_TCP_IP_Stack_Library                      0x00003FC9 // TFTP TCP/IP Stack Library
#define IDH_TCPIP_TFTP_Introduction                        0x00003FCA // TCPIP TFTP Introduction
#define IDH_TCPIP_TFTP_Using_the_Library                   0x00003FCB // TCPIP TFTP Using the Library
#define IDH_TCPIP_TFTP_Library_Overview                    0x00003FCC // TCPIP TFTP Library Overview
#define IDH_TCPIP_TFTP_How_the_Library_Works               0x00003FCD // TCPIP TFTP How the Library Works
#define IDH_TCPIP_TFTP_TFTP_Client_Server_Communication    0x00003FCE // TCPIP TFTP TFTP Client Server Communication
#define IDH_TCPIP_TFTP_Configuring_the_Library             0x00003FCF // TCPIP TFTP Configuring the Library
#define IDH_TCPIP_TFTPC_ARP_TIMEOUT                        0x00003FD0 // TCPIP_TFTPC_ARP_TIMEOUT
#define IDH_TCPIP_TFTPC_CMD_PROCESS_TIMEOUT                0x00003FD1 // TCPIP_TFTPC_CMD_PROCESS_TIMEOUT
#define IDH_TCPIP_TFTPC_DEFAULT_IF                         0x00003FD2 // TCPIP_TFTPC_DEFAULT_IF
#define IDH_TCPIP_TFTPC_FILENAME_LEN                       0x00003FD3 // TCPIP_TFTPC_FILENAME_LEN
#define IDH_TCPIP_TFTPC_HOSTNAME_LEN                       0x00003FD4 // TCPIP_TFTPC_HOSTNAME_LEN
#define IDH_TCPIP_TFTPC_MAX_RETRIES                        0x00003FD5 // TCPIP_TFTPC_MAX_RETRIES
#define IDH_TCPIP_TFTPC_TASK_TICK_RATE                     0x00003FD6 // TCPIP_TFTPC_TASK_TICK_RATE
#define IDH_TCPIP_TFTPC_USER_NOTIFICATION                  0x00003FD7 // TCPIP_TFTPC_USER_NOTIFICATION
#define IDH_TCPIP_TFTP_Building_the_Library                0x00003FD8 // TCPIP TFTP Building the Library
#define IDH_TCPIP_TFTP_Library_Interface                   0x00003FD9 // TCPIP TFTP Library Interface
#define IDH_TCPIP_TFTPC_Task                               0x00003FDA // TCPIP_TFTPC_Task
#define IDH_TCPIP_TFTPC_GetEventNotification               0x00003FDB // TCPIP_TFTPC_GetEventNotification
#define IDH_TCPIP_TFTPC_HandlerDeRegister_TCPIP_TFTPC_HANDLE 0x00003FDC // TCPIP_TFTPC_HandlerDeRegister@TCPIP_TFTPC_HANDLE
#define IDH_TCPIP_TFTPC_HandlerRegister_TCPIP_NET_HANDLE_TCPIP_TFTPC_EVENT_HANDLER_void_ 0x00003FDD // TCPIP_TFTPC_HandlerRegister@TCPIP_NET_HANDLE@TCPIP_TFTPC_EVENT_HANDLER@void*
#define IDH_TCPIP_TFTPC_SetServerAddress_IP_MULTI_ADDRESS__IP_ADDRESS_TYPE 0x00003FDE // TCPIP_TFTPC_SetServerAddress@IP_MULTI_ADDRESS*@IP_ADDRESS_TYPE
#define IDH_TCPIP_TFTPC_SetCommand_IP_MULTI_ADDRESS__IP_ADDRESS_TYPE_TCPIP_TFTP_CMD_TYPE_char__ 0x00003FDF // TCPIP_TFTPC_SetCommand@IP_MULTI_ADDRESS*@IP_ADDRESS_TYPE@TCPIP_TFTP_CMD_TYPE@char *
#define IDH_TCPIP_TFTP_CMD_TYPE                            0x00003FE0 // TCPIP_TFTP_CMD_TYPE
#define IDH_TCPIP_TFTPC_MODULE_CONFIG                      0x00003FE1 // TCPIP_TFTPC_MODULE_CONFIG
#define IDH_TCPIP_TFTPC_EVENT_HANDLER                      0x00003FE2 // TCPIP_TFTPC_EVENT_HANDLER
#define IDH_TCPIP_TFTPC_EVENT_TYPE                         0x00003FE3 // TCPIP_TFTPC_EVENT_TYPE
#define IDH_TCPIP_TFTPC_HANDLE                             0x00003FE4 // TCPIP_TFTPC_HANDLE
#define IDH_TCPIP_TFTPC_OPERATION_RESULT                   0x00003FE5 // TCPIP_TFTPC_OPERATION_RESULT
#define IDH_TCPIP_TFTP_Files                               0x00003FE6 // TCPIP TFTP Files
#define IDH_tftpc_h                                        0x00003FE7 // tftpc.h
#define IDH_tftpc_config_h                                 0x00003FE8 // tftpc_config.h
#define IDH_Telnet_TCP_IP_Stack_Library                    0x00003FE9 // Telnet TCP/IP Stack Library
#define IDH_TCPIP_TELNET_Introduction                      0x00003FEA // TCPIP TELNET Introduction
#define IDH_TCPIP_TELNET_Using_the_Library                 0x00003FEB // TCPIP TELNET Using the Library
#define IDH_TCPIP_TELNET_Abstraction_Model                 0x00003FEC // TCPIP TELNET Abstraction Model
#define IDH_TCPIP_TELNET_Library_Overview                  0x00003FED // TCPIP TELNET Library Overview
#define IDH_TCPIP_TELNET_Configuring_the_Library           0x00003FEE // TCPIP TELNET Configuring the Library
#define IDH_TCPIP_TELNET_MAX_CONNECTIONS                   0x00003FEF // TCPIP_TELNET_MAX_CONNECTIONS
#define IDH_TCPIP_TELNET_PASSWORD                          0x00003FF0 // TCPIP_TELNET_PASSWORD
#define IDH_TCPIP_TELNET_TASK_TICK_RATE                    0x00003FF1 // TCPIP_TELNET_TASK_TICK_RATE
#define IDH_TCPIP_TELNET_USERNAME                          0x00003FF2 // TCPIP_TELNET_USERNAME
#define IDH_TCPIP_TELNET_Building_the_Library              0x00003FF3 // TCPIP TELNET Building the Library
#define IDH_TCPIP_TELNET_Library_Interface                 0x00003FF4 // TCPIP TELNET Library Interface
#define IDH_TCPIP_TELNET_Task                              0x00003FF5 // TCPIP_TELNET_Task
#define IDH_TCPIP_TELNET_MODULE_CONFIG                     0x00003FF6 // TCPIP_TELNET_MODULE_CONFIG
#define IDH_TCPIP_TELNET_Files                             0x00003FF7 // TCPIP TELNET Files
#define IDH_telnet_h                                       0x00003FF8 // telnet.h
#define IDH_telnet_config_h                                0x00003FF9 // telnet_config.h
#define IDH_UDP_TCP_IP_Stack_Library                       0x00003FFA // UDP TCP/IP Stack Library
#define IDH_TCPIP_UDP_Introduction                         0x00003FFB // TCPIP UDP Introduction
#define IDH_TCPIP_UDP_Using_the_Library                    0x00003FFC // TCPIP UDP Using the Library
#define IDH_TCPIP_UDP_Abstraction_Model                    0x00003FFD // TCPIP UDP Abstraction Model
#define IDH_TCPIP_UDP_Library_Overview                     0x00003FFE // TCPIP UDP Library Overview
#define IDH_TCPIP_UDP_How_the_Library_Works                0x00003FFF // TCPIP UDP How the Library Works
#define IDH_TCPIP_UDP_Core_Functionality                   0x00004000 // TCPIP UDP Core Functionality
#define IDH_TCPIP_UDP_Configuring_the_Library              0x00004001 // TCPIP UDP Configuring the Library
#define IDH_TCPIP_UDP_MAX_SOCKETS                          0x00004002 // TCPIP_UDP_MAX_SOCKETS
#define IDH_TCPIP_UDP_SOCKET_DEFAULT_RX_QUEUE_LIMIT        0x00004003 // TCPIP_UDP_SOCKET_DEFAULT_RX_QUEUE_LIMIT
#define IDH_TCPIP_UDP_SOCKET_DEFAULT_TX_QUEUE_LIMIT        0x00004004 // TCPIP_UDP_SOCKET_DEFAULT_TX_QUEUE_LIMIT
#define IDH_TCPIP_UDP_SOCKET_DEFAULT_TX_SIZE               0x00004005 // TCPIP_UDP_SOCKET_DEFAULT_TX_SIZE
#define IDH_TCPIP_UDP_SOCKET_POOL_BUFFER_SIZE              0x00004006 // TCPIP_UDP_SOCKET_POOL_BUFFER_SIZE
#define IDH_TCPIP_UDP_SOCKET_POOL_BUFFERS                  0x00004007 // TCPIP_UDP_SOCKET_POOL_BUFFERS
#define IDH_TCPIP_UDP_USE_RX_CHECKSUM                      0x00004008 // TCPIP_UDP_USE_RX_CHECKSUM
#define IDH_TCPIP_UDP_USE_TX_CHECKSUM                      0x00004009 // TCPIP_UDP_USE_TX_CHECKSUM
#define IDH_TCPIP_UDP_USE_POOL_BUFFERS                     0x0000400A // TCPIP_UDP_USE_POOL_BUFFERS
#define IDH_TCPIP_UDP_COMMANDS                             0x0000400B // TCPIP_UDP_COMMANDS
#define IDH_TCPIP_UDP_Building_the_Library                 0x0000400C // TCPIP UDP Building the Library
#define IDH_TCPIP_UDP_Library_Interface                    0x0000400D // TCPIP UDP Library Interface
#define IDH_TCPIP_UDP_ServerOpen_IP_ADDRESS_TYPE_UDP_PORT_IP_MULTI_ADDRESS_ 0x0000400E // TCPIP_UDP_ServerOpen@IP_ADDRESS_TYPE@UDP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_ClientOpen_IP_ADDRESS_TYPE_UDP_PORT_IP_MULTI_ADDRESS_ 0x0000400F // TCPIP_UDP_ClientOpen@IP_ADDRESS_TYPE@UDP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_IsOpened                             0x00004010 // TCPIP_UDP_IsOpened
#define IDH_TCPIP_UDP_IsConnected_UDP_SOCKET               0x00004011 // TCPIP_UDP_IsConnected@UDP_SOCKET
#define IDH_TCPIP_UDP_Bind_UDP_SOCKET_IP_ADDRESS_TYPE_UDP_PORT_IP_MULTI_ADDRESS_ 0x00004012 // TCPIP_UDP_Bind@UDP_SOCKET@IP_ADDRESS_TYPE@UDP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_RemoteBind_UDP_SOCKET_IP_ADDRESS_TYPE_UDP_PORT_IP_MULTI_ADDRESS_ 0x00004013 // TCPIP_UDP_RemoteBind@UDP_SOCKET@IP_ADDRESS_TYPE@UDP_PORT@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_Close_UDP_SOCKET                     0x00004014 // TCPIP_UDP_Close@UDP_SOCKET
#define IDH_TCPIP_UDP_OptionsGet_UDP_SOCKET_UDP_SOCKET_OPTION_void_ 0x00004015 // TCPIP_UDP_OptionsGet@UDP_SOCKET@UDP_SOCKET_OPTION@void*
#define IDH_TCPIP_UDP_OptionsSet_UDP_SOCKET_UDP_SOCKET_OPTION_void_ 0x00004016 // TCPIP_UDP_OptionsSet@UDP_SOCKET@UDP_SOCKET_OPTION@void*
#define IDH_TCPIP_UDP_SocketInfoGet_UDP_SOCKET_UDP_SOCKET_INFO_ 0x00004017 // TCPIP_UDP_SocketInfoGet@UDP_SOCKET@UDP_SOCKET_INFO*
#define IDH_TCPIP_UDP_SocketNetGet_UDP_SOCKET              0x00004018 // TCPIP_UDP_SocketNetGet@UDP_SOCKET
#define IDH_TCPIP_UDP_SocketNetSet_UDP_SOCKET_TCPIP_NET_HANDLE 0x00004019 // TCPIP_UDP_SocketNetSet@UDP_SOCKET@TCPIP_NET_HANDLE
#define IDH_TCPIP_UDP_TxOffsetSet_UDP_SOCKET_uint16_t_bool 0x0000401A // TCPIP_UDP_TxOffsetSet@UDP_SOCKET@uint16_t@bool
#define IDH_TCPIP_UDP_SourceIPAddressSet_UDP_SOCKET_IP_ADDRESS_TYPE_IP_MULTI_ADDRESS_ 0x0000401B // TCPIP_UDP_SourceIPAddressSet@UDP_SOCKET@IP_ADDRESS_TYPE@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_BcastIPV4AddressSet_UDP_SOCKET_UDP_SOCKET_BCAST_TYPE_TCPIP_NET_HANDLE 0x0000401C // TCPIP_UDP_BcastIPV4AddressSet@UDP_SOCKET@UDP_SOCKET_BCAST_TYPE@TCPIP_NET_HANDLE
#define IDH_TCPIP_UDP_DestinationIPAddressSet_UDP_SOCKET_IP_ADDRESS_TYPE_IP_MULTI_ADDRESS_ 0x0000401D // TCPIP_UDP_DestinationIPAddressSet@UDP_SOCKET@IP_ADDRESS_TYPE@IP_MULTI_ADDRESS*
#define IDH_TCPIP_UDP_DestinationPortSet_UDP_SOCKET_UDP_PORT 0x0000401E // TCPIP_UDP_DestinationPortSet@UDP_SOCKET@UDP_PORT
#define IDH_TCPIP_UDP_Disconnect_UDP_SOCKET_bool           0x0000401F // TCPIP_UDP_Disconnect@UDP_SOCKET@bool
#define IDH_TCPIP_UDP_SignalHandlerDeregister_UDP_SOCKET_TCPIP_UDP_SIGNAL_HANDLE 0x00004020 // TCPIP_UDP_SignalHandlerDeregister@UDP_SOCKET@TCPIP_UDP_SIGNAL_HANDLE
#define IDH_TCPIP_UDP_SignalHandlerRegister_UDP_SOCKET_TCPIP_UDP_SIGNAL_TYPE_TCPIP_UDP_SIGNAL_FUNCTIO 0x00004021 // TCPIP_UDP_SignalHandlerRegister@UDP_SOCKET@TCPIP_UDP_SIGNAL_TYPE@TCPIP_UDP_SIGNAL_FUNCTION@void*
#define IDH_TCPIP_UDP_Task                                 0x00004022 // TCPIP_UDP_Task
#define IDH_TCPIP_UDP_SocketsNumberGet                     0x00004023 // TCPIP_UDP_SocketsNumberGet
#define IDH_TCPIP_UDP_PutIsReady_UDP_SOCKET                0x00004024 // TCPIP_UDP_PutIsReady@UDP_SOCKET
#define IDH_TCPIP_UDP_TxPutIsReady_UDP_SOCKET_unsigned_short 0x00004025 // TCPIP_UDP_TxPutIsReady@UDP_SOCKET@unsigned short
#define IDH_TCPIP_UDP_ArrayPut_UDP_SOCKET_uint8_t___uint16_t 0x00004026 // TCPIP_UDP_ArrayPut@UDP_SOCKET@uint8_t *@uint16_t
#define IDH_TCPIP_UDP_StringPut_UDP_SOCKET_uint8_t__       0x00004027 // TCPIP_UDP_StringPut@UDP_SOCKET@uint8_t *
#define IDH_TCPIP_UDP_Put_UDP_SOCKET_uint8_t               0x00004028 // TCPIP_UDP_Put@UDP_SOCKET@uint8_t
#define IDH_TCPIP_UDP_TxCountGet_UDP_SOCKET                0x00004029 // TCPIP_UDP_TxCountGet@UDP_SOCKET
#define IDH_TCPIP_UDP_Flush_UDP_SOCKET                     0x0000402A // TCPIP_UDP_Flush@UDP_SOCKET
#define IDH_TCPIP_UDP_GetIsReady_UDP_SOCKET                0x0000402B // TCPIP_UDP_GetIsReady@UDP_SOCKET
#define IDH_TCPIP_UDP_ArrayGet_UDP_SOCKET_uint8_t___uint16_t 0x0000402C // TCPIP_UDP_ArrayGet@UDP_SOCKET@uint8_t *@uint16_t
#define IDH_TCPIP_UDP_Get_UDP_SOCKET_uint8_t__             0x0000402D // TCPIP_UDP_Get@UDP_SOCKET@uint8_t *
#define IDH_TCPIP_UDP_RxOffsetSet_UDP_SOCKET_uint16_t      0x0000402E // TCPIP_UDP_RxOffsetSet@UDP_SOCKET@uint16_t
#define IDH_TCPIP_UDP_Discard_UDP_SOCKET                   0x0000402F // TCPIP_UDP_Discard@UDP_SOCKET
#define IDH_INVALID_UDP_SOCKET                             0x00004030 // INVALID_UDP_SOCKET
#define IDH_UDP_PORT                                       0x00004031 // UDP_PORT
#define IDH_UDP_SOCKET                                     0x00004032 // UDP_SOCKET
#define IDH_UDP_SOCKET_BCAST_TYPE                          0x00004033 // UDP_SOCKET_BCAST_TYPE
#define IDH_UDP_SOCKET_INFO                                0x00004034 // UDP_SOCKET_INFO
#define IDH_UDP_SOCKET_OPTION                              0x00004035 // UDP_SOCKET_OPTION
#define IDH_TCPIP_UDP_MODULE_CONFIG                        0x00004036 // TCPIP_UDP_MODULE_CONFIG
#define IDH_TCPIP_UDP_SIGNAL_FUNCTION                      0x00004037 // TCPIP_UDP_SIGNAL_FUNCTION
#define IDH_TCPIP_UDP_SIGNAL_HANDLE                        0x00004038 // TCPIP_UDP_SIGNAL_HANDLE
#define IDH_TCPIP_UDP_SIGNAL_TYPE                          0x00004039 // TCPIP_UDP_SIGNAL_TYPE
#define IDH_UDP_MULTICAST_FLAGS                            0x0000403A // UDP_MULTICAST_FLAGS
#define IDH_UDP_OPTION_MULTICAST_DATA                      0x0000403B // UDP_OPTION_MULTICAST_DATA
#define IDH_TCPIP_UDP_Files                                0x0000403C // TCPIP UDP Files
#define IDH_udp_h                                          0x0000403D // udp.h
#define IDH_udp_config_h                                   0x0000403E // udp_config.h
#define IDH_Zeroconf_TCP_IP_Stack_Library                  0x0000403F // Zeroconf TCP/IP Stack Library
#define IDH_TCPIP_ZEROCONF_Introduction                    0x00004040 // TCPIP ZEROCONF Introduction
#define IDH_TCPIP_ZEROCONF_Using_the_Library               0x00004041 // TCPIP ZEROCONF Using the Library
#define IDH_TCPIP_ZEROCONF_Abstraction_Model               0x00004042 // TCPIP ZEROCONF Abstraction Model
#define IDH_TCPIP_ZEROCONF_Library_Overview                0x00004043 // TCPIP ZEROCONF Library Overview
#define IDH_TCPIP_ZEROCONF_Core_Functionality              0x00004044 // TCPIP ZEROCONF Core Functionality
#define IDH_TCPIP_ZEROCONF_Enabling                        0x00004045 // TCPIP ZEROCONF Enabling
#define IDH_TCPIP_ZEROCONF_Link_Local__Zeroconf_           0x00004046 // TCPIP ZEROCONF Link Local (Zeroconf)
#define IDH_TCPIP_ZEROCONF_mDNS                            0x00004047 // TCPIP ZEROCONF mDNS
#define IDH_TCPIP_ZEROCONF_Service_Discovery               0x00004048 // TCPIP ZEROCONF Service Discovery
#define IDH_TCPIP_ZEROCONF_Demonstration                   0x00004049 // TCPIP ZEROCONF Demonstration
#define IDH_TCPIP_ZEROCONF_Zeroconf_Enabled_Environments   0x0000404A // TCPIP ZEROCONF Zeroconf Enabled Environments
#define IDH_TCPIP_ZEROCONF_Configuring_the_Library         0x0000404B // TCPIP ZEROCONF Configuring the Library
#define IDH_TCPIP_ZEROCONF_Building_the_Library            0x0000404C // TCPIP ZEROCONF Building the Library
#define IDH_TCPIP_ZEROCONF_Library_Interface               0x0000404D // TCPIP ZEROCONF Library Interface
#define IDH_TCPIP_MDNS_ServiceDeregister_TCPIP_NET_HANDLE  0x0000404E // TCPIP_MDNS_ServiceDeregister@TCPIP_NET_HANDLE
#define IDH_TCPIP_MDNS_ServiceRegister_TCPIP_NET_HANDLE_char___char___uint16_t_uint8_t___uint8_t_void 0x0000404F // TCPIP_MDNS_ServiceRegister@TCPIP_NET_HANDLE@char *@char *@uint16_t@uint8_t *@uint8_t@void *call_backchar *name, MDNSD_ERR_CODE err, void *context@void *
#define IDH_TCPIP_MDNS_ServiceUpdate_TCPIP_NET_HANDLE_uint16_t_uint8_t__ 0x00004050 // TCPIP_MDNS_ServiceUpdate@TCPIP_NET_HANDLE@uint16_t@uint8_t *
#define IDH_TCPIP_MDNS_Task                                0x00004051 // TCPIP_MDNS_Task
#define IDH_TCPIP_ZCLL_Disable_TCPIP_NET_HANDLE            0x00004052 // TCPIP_ZCLL_Disable@TCPIP_NET_HANDLE
#define IDH_TCPIP_ZCLL_Enable_TCPIP_NET_HANDLE             0x00004053 // TCPIP_ZCLL_Enable@TCPIP_NET_HANDLE
#define IDH_TCPIP_ZCLL_IsEnabled_TCPIP_NET_HANDLE          0x00004054 // TCPIP_ZCLL_IsEnabled@TCPIP_NET_HANDLE
#define IDH_TCPIP_ZCLL_Task                                0x00004055 // TCPIP_ZCLL_Task
#define IDH_MDNSD_ERR_CODE                                 0x00004056 // MDNSD_ERR_CODE
#define IDH_ZCLL_MODULE_CONFIG                             0x00004057 // ZCLL_MODULE_CONFIG
#define IDH_TCPIP_ZEROCONF_Files                           0x00004058 // TCPIP ZEROCONF Files
#define IDH_zero_conf_link_local_h                         0x00004059 // zero_conf_link_local.h
#define IDH_zero_conf_multicast_dns_h                      0x0000405A // zero_conf_multicast_dns.h
#define IDH_Test_Libraries_Help                            0x0000405B // Test Libraries Help
#define IDH_Test_Harness_Library                           0x0000405C // Test Harness Library
#define IDH_TEST_HARNESS_LIB_Introduction                  0x0000405D // TEST HARNESS LIB Introduction
#define IDH_TEST_HARNESS_LIB_Library_Overview              0x0000405E // TEST HARNESS LIB Library Overview
#define IDH_TEST_HARNESS_LIB_State_Machine                 0x0000405F // TEST HARNESS LIB State Machine
#define IDH_TEST_HARNESS_LIB_Using_the_Library             0x00004060 // TEST HARNESS LIB Using the Library
#define IDH_TEST_HARNESS_LIB_How_the_Library_Works         0x00004061 // TEST HARNESS LIB How the Library Works
#define IDH_TEST_HARNESS_LIB_Core_Functionality            0x00004062 // TEST HARNESS LIB Core Functionality
#define IDH_TEST_HARNESS_LIB_Configuring_the_Library       0x00004063 // TEST HARNESS LIB Configuring the Library
#define IDH_TEST_HARNESS_MAX_NUM_TASKS_PER_LIBRARY         0x00004064 // TEST_HARNESS_MAX_NUM_TASKS_PER_LIBRARY
#define IDH_TEST_HARNESS_MAX_NUM_INSTANCES_PER_LIBRARY     0x00004065 // TEST_HARNESS_MAX_NUM_INSTANCES_PER_LIBRARY
#define IDH_TEST_IDLE_SLEEP_MS                             0x00004066 // TEST_IDLE_SLEEP_MS
#define IDH_TEST_IDLE_SLEEP_MS_LIBRARY                     0x00004067 // TEST_IDLE_SLEEP_MS_LIBRARY
#define IDH_TEST_TIMER_CLOCK_PRESCALER                     0x00004068 // TEST_TIMER_CLOCK_PRESCALER
#define IDH_TEST_TIMER_CLOCK_SOURCE                        0x00004069 // TEST_TIMER_CLOCK_SOURCE
#define IDH_TEST_TIMER_ID                                  0x0000406A // TEST_TIMER_ID
#define IDH_TEST_TIMER_INCREMENT_PERIOD                    0x0000406B // TEST_TIMER_INCREMENT_PERIOD
#define IDH_TEST_TIMER_INTERRUPT_PRIORITY                  0x0000406C // TEST_TIMER_INTERRUPT_PRIORITY
#define IDH_TEST_TIMER_INTERRUPT_SOURCE                    0x0000406D // TEST_TIMER_INTERRUPT_SOURCE
#define IDH_TEST_TIMER_INTERRUPT_SUBPRIORITY               0x0000406E // TEST_TIMER_INTERRUPT_SUBPRIORITY
#define IDH_TEST_TIMER_INTERRUPT_VECTOR                    0x0000406F // TEST_TIMER_INTERRUPT_VECTOR
#define IDH_TEST_TIMER_MS_PER_INCREMENT                    0x00004070 // TEST_TIMER_MS_PER_INCREMENT
#define IDH_TEST_TIMER_MS_TIMEOUT                          0x00004071 // TEST_TIMER_MS_TIMEOUT
#define IDH_TEST_HARNESS_LIB_Building_the_Library          0x00004072 // TEST HARNESS LIB Building the Library
#define IDH_TEST_HARNESS_LIB_Library_Interface             0x00004073 // TEST HARNESS LIB Library Interface
#define IDH_TEST_Initialize_TEST_INIT_DATA__               0x00004074 // TEST_Initialize@TEST_INIT_DATA *
#define IDH_TEST_Tasks_unsigned_int                        0x00004075 // TEST_Tasks@unsigned int
#define IDH_TEST_HarnessTasks                              0x00004076 // TEST_HarnessTasks
#define IDH_TEST_LibraryTasksPolled_unsigned_int_SYS_MODULE_INDEX_SYS_MODULE_TASKS_ROUTINE 0x00004077 // TEST_LibraryTasksPolled@unsigned int@SYS_MODULE_INDEX@SYS_MODULE_TASKS_ROUTINE
#define IDH_TEST_LibraryTasksISR_unsigned_int_SYS_MODULE_INDEX_SYS_MODULE_TASKS_ROUTINE_INT_SOURCE 0x00004078 // TEST_LibraryTasksISR@unsigned int@SYS_MODULE_INDEX@SYS_MODULE_TASKS_ROUTINE@INT_SOURCE
#define IDH_TEST_PlatformInitialize                        0x00004079 // TEST_PlatformInitialize
#define IDH_TEST_PlatformReady                             0x0000407A // TEST_PlatformReady
#define IDH_TEST_HasCompleted                              0x0000407B // TEST_HasCompleted
#define IDH_TEST_HasPassedSubtest_bool                     0x0000407C // TEST_HasPassedSubtest@bool
#define IDH_TEST_LibraryInitialize                         0x0000407D // TEST_LibraryInitialize
#define IDH_TEST_TimerIncrement                            0x0000407E // TEST_TimerIncrement
#define IDH_LIBRARY_UNDER_TEST                             0x0000407F // LIBRARY_UNDER_TEST
#define IDH_TEST_DATA                                      0x00004080 // TEST_DATA
#define IDH_TEST_INIT_DATA                                 0x00004081 // TEST_INIT_DATA
#define IDH_TEST_MODULE_INITIALIZE_ROUTINE                 0x00004082 // TEST_MODULE_INITIALIZE_ROUTINE
#define IDH_TEST_MODULE_START_FUNCTION                     0x00004083 // TEST_MODULE_START_FUNCTION
#define IDH_TEST_MODULE_STATUS_ROUTINE                     0x00004084 // TEST_MODULE_STATUS_ROUTINE
#define IDH_TEST_MODULE_TASKS_ROUTINE                      0x00004085 // TEST_MODULE_TASKS_ROUTINE
#define IDH_TEST_HARNESS_LIB_Files                         0x00004086 // TEST HARNESS LIB Files
#define IDH_test_harness_h                                 0x00004087 // test_harness.h
#define IDH_test_config_template_h                         0x00004088 // test_config_template.h
#define IDH_USB_Library_Help                               0x00004089 // USB Library Help
#define IDH_USB_Device_Library                             0x0000408A // USB Device Library
#define IDH_USB_Device_Library___Getting_Started           0x0000408B // USB Device Library - Getting Started
#define IDH_USB_MID_Introduction                           0x0000408C // USB MID Introduction
#define IDH_USB_MID_USB_Device_Library_Architecture        0x0000408D // USB MID USB Device Library Architecture
#define IDH_USB_MID_USB_Device_Library___Application_Interaction 0x0000408E // USB MID USB Device Library - Application Interaction
#define IDH_USB_MID_Creating_Your_Own_USB_Device           0x0000408F // USB MID Creating Your Own USB Device
#define IDH_USB_Device_Stack_Porting_Guide                 0x00004090 // USB Device Stack Porting Guide
#define IDH_USB_DEV_PORTING_Introduction                   0x00004091 // USB DEV PORTING Introduction
#define IDH_USB_DEV_PORTING_Source_Files_to_Include        0x00004092 // USB DEV PORTING Source Files to Include
#define IDH_USB_DEV_PORTING_Initializing_the_USB_Device_Stack 0x00004093 // USB DEV PORTING Initializing the USB Device Stack
#define IDH_USB_DEV_PORTING_Configuring_the_Stack          0x00004094 // USB DEV PORTING Configuring the Stack
#define IDH_USB_DEV_PORTING_Calling_the_Device_Layer_API   0x00004095 // USB DEV PORTING Calling the Device Layer API
#define IDH_USB_DEV_PORTING_Event_Handling                 0x00004096 // USB DEV PORTING Event Handling
#define IDH_USB_DEV_PORTING_Initializing_and_Communicating_with_the_Endpoint 0x00004097 // USB DEV PORTING Initializing and Communicating with the Endpoint
#define IDH_USB_DEV_PORTING_Handling_Endpoint_0__EP0__Packets 0x00004098 // USB DEV PORTING Handling Endpoint 0 (EP0) Packets
#define IDH_USB_DEV_PORTING_USB_Device_Stack_Porting_Example 0x00004099 // USB DEV PORTING USB Device Stack Porting Example
#define IDH_USB_DEV_PORTING_Prerequisites                  0x0000409A // USB DEV PORTING Prerequisites
#define IDH_USB_DEV_PORTING_USB_Device_Stack_in_MLA_and_MPLAB_Harmony 0x0000409B // USB DEV PORTING USB Device Stack in MLA and MPLAB Harmony
#define IDH_USB_DEV_PORTING_MLA_and_MPLAB_Harmony_USB_Device_Stack_Files 0x0000409C // USB DEV PORTING MLA and MPLAB Harmony USB Device Stack Files
#define IDH_USB_DEV_PORTING_Source_Code_Analysis           0x0000409D // USB DEV PORTING Source Code Analysis
#define IDH_USB_DEV_PORTING_Fuse_Configuration_and_Initialization 0x0000409E // USB DEV PORTING Fuse Configuration and Initialization
#define IDH_USB_DEV_PORTING_Demonstration_Application_Logic 0x0000409F // USB DEV PORTING Demonstration Application Logic
#define IDH_USB_DEV_PORTING_Porting_Event_Handling         0x000040A0 // USB DEV PORTING Porting Event Handling
#define IDH_USB_DEV_PORTING_Invoking_the_Tasks_Routine     0x000040A1 // USB DEV PORTING Invoking the Tasks Routine
#define IDH_USB_DEV_PORTING_USB_Device_Descriptors         0x000040A2 // USB DEV PORTING USB Device Descriptors
#define IDH_USB_DEV_PORTING_Device_Stack_Configuration     0x000040A3 // USB DEV PORTING Device Stack Configuration
#define IDH_USB_Audio_1_0_Device_Library                   0x000040A4 // USB Audio 1.0 Device Library
#define IDH_USB_AUDDEV_V1_0_Introduction                   0x000040A5 // USB AUDDEV V1_0 Introduction
#define IDH_USB_AUDDEV_V1_0_Using_the_Library              0x000040A6 // USB AUDDEV V1_0 Using the Library
#define IDH_USB_AUDDEV_V1_0_Abstraction_Model              0x000040A7 // USB AUDDEV V1_0 Abstraction Model
#define IDH_USB_AUDDEV_V1_0_Library_Architecture           0x000040A8 // USB AUDDEV V1_0 Library Architecture
#define IDH_USB_AUDDEV_V1_0_How_the_Library_Works          0x000040A9 // USB AUDDEV V1_0 How the Library Works
#define IDH_USB_AUDDEV_V1_0__Initializing_the_Library      0x000040AA // USB AUDDEV V1_0  Initializing the Library
#define IDH_USB_AUDDEV_V1_0_Event_Handling                 0x000040AB // USB AUDDEV V1_0 Event Handling
#define IDH_USB_AUDDEV_V1_0_Transferring_Data              0x000040AC // USB AUDDEV V1_0 Transferring Data
#define IDH_USB_AUDDEV_V1_0_Configuring_the_Library        0x000040AD // USB AUDDEV V1_0 Configuring the Library
#define IDH_USB_DEVICE_AUDIO_INSTANCES_NUMBER              0x000040AE // USB_DEVICE_AUDIO_INSTANCES_NUMBER
#define IDH_USB_DEVICE_AUDIO_MAX_ALTERNATE_SETTING         0x000040AF // USB_DEVICE_AUDIO_MAX_ALTERNATE_SETTING
#define IDH_USB_DEVICE_AUDIO_MAX_STREAMING_INTERFACES      0x000040B0 // USB_DEVICE_AUDIO_MAX_STREAMING_INTERFACES
#define IDH_USB_DEVICE_AUDIO_QUEUE_DEPTH_COMBINED          0x000040B1 // USB_DEVICE_AUDIO_QUEUE_DEPTH_COMBINED
#define IDH_USB_AUDDEV_V1_0_Building_the_Library           0x000040B2 // USB AUDDEV V1_0 Building the Library
#define IDH_USB_AUDDEV_V1_0_Library_Interface              0x000040B3 // USB AUDDEV V1_0 Library Interface
#define IDH_USB_DEVICE_AUDIO_EventHandlerSet_USB_DEVICE_AUDIO_INDEX_USB_DEVICE_AUDIO_EVENT_HANDLER_ui 0x000040B4 // USB_DEVICE_AUDIO_EventHandlerSet@USB_DEVICE_AUDIO_INDEX@USB_DEVICE_AUDIO_EVENT_HANDLER@uintptr_t
#define IDH_USB_DEVICE_AUDIO_Read_USB_DEVICE_AUDIO_INDEX_USB_DEVICE_AUDIO_TRANSFER_HANDLE__uint8_t_vo 0x000040B5 // USB_DEVICE_AUDIO_Read@USB_DEVICE_AUDIO_INDEX@USB_DEVICE_AUDIO_TRANSFER_HANDLE*@uint8_t@void *@size_t
#define IDH_USB_DEVICE_AUDIO_TransferCancel_USB_DEVICE_AUDIO_INDEX_USB_DEVICE_AUDIO_TRANSFER_HANDLE 0x000040B6 // USB_DEVICE_AUDIO_TransferCancel@USB_DEVICE_AUDIO_INDEX@USB_DEVICE_AUDIO_TRANSFER_HANDLE
#define IDH_USB_DEVICE_AUDIO_Write_USB_DEVICE_AUDIO_INDEX_USB_DEVICE_AUDIO_TRANSFER_HANDLE___uint8_t_ 0x000040B7 // USB_DEVICE_AUDIO_Write@USB_DEVICE_AUDIO_INDEX@USB_DEVICE_AUDIO_TRANSFER_HANDLE *@uint8_t@void *@size_t
#define IDH_USB_DEVICE_AUDIO_StatusSend_USB_DEVICE_AUDIO_INDEX_USB_DEVICE_AUDIO_TRANSFER_HANDLE__USB_ 0x000040B8 // USB_DEVICE_AUDIO_StatusSend@USB_DEVICE_AUDIO_INDEX@USB_DEVICE_AUDIO_TRANSFER_HANDLE*@USB_AUDIO_INTERRUPT_STATUS_WORD*
#define IDH_USB_DEVICE_AUDIO_EVENT_RESPONSE_NONE           0x000040B9 // USB_DEVICE_AUDIO_EVENT_RESPONSE_NONE
#define IDH_USB_DEVICE_AUDIO_TRANSFER_HANDLE_INVALID       0x000040BA // USB_DEVICE_AUDIO_TRANSFER_HANDLE_INVALID
#define IDH_USB_DEVICE_AUDIO_EVENT                         0x000040BB // USB_DEVICE_AUDIO_EVENT
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_READ_COMPLETE      0x000040BC // USB_DEVICE_AUDIO_EVENT_DATA_READ_COMPLETE
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_WRITE_COMPLETE     0x000040BD // USB_DEVICE_AUDIO_EVENT_DATA_WRITE_COMPLETE
#define IDH_USB_DEVICE_AUDIO_EVENT_HANDLER                 0x000040BE // USB_DEVICE_AUDIO_EVENT_HANDLER
#define IDH_USB_DEVICE_AUDIO_EVENT_RESPONSE                0x000040BF // USB_DEVICE_AUDIO_EVENT_RESPONSE
#define IDH_USB_DEVICE_AUDIO_INDEX                         0x000040C0 // USB_DEVICE_AUDIO_INDEX
#define IDH_USB_DEVICE_AUDIO_RESULT                        0x000040C1 // USB_DEVICE_AUDIO_RESULT
#define IDH_USB_DEVICE_AUDIO_TRANSFER_HANDLE               0x000040C2 // USB_DEVICE_AUDIO_TRANSFER_HANDLE
#define IDH_USB_DEVICE_AUDIO_FUNCTION_DRIVER               0x000040C3 // USB_DEVICE_AUDIO_FUNCTION_DRIVER
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_CUR    0x000040C4 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_CUR
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MAX    0x000040C5 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MAX
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MEM    0x000040C6 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MEM
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MIN    0x000040C7 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_MIN
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_RES    0x000040C8 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_GET_RES
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_CUR    0x000040C9 // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_CUR
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MAX    0x000040CA // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MAX
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MEM    0x000040CB // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MEM
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MIN    0x000040CC // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_MIN
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_RES    0x000040CD // USB_DEVICE_AUDIO_EVENT_DATA_CONTROL_SET_RES
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_INTERFACE_SETTING_CHANGED 0x000040CE // USB_DEVICE_AUDIO_EVENT_DATA_INTERFACE_SETTING_CHANGED
#define IDH_USB_DEVICE_AUDIO_INIT                          0x000040CF // USB_DEVICE_AUDIO_INIT
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_ENTITY_GET_STAT    0x000040D0 // USB_DEVICE_AUDIO_EVENT_DATA_ENTITY_GET_STAT
#define IDH_USB_DEVICE_AUDIO_TRANSFER_ABORT_NOTIFY         0x000040D1 // USB_DEVICE_AUDIO_TRANSFER_ABORT_NOTIFY
#define IDH_USB_DEVICE_AUDIO_EVENT_DATA_STATUS_SEND_COMPLETE 0x000040D2 // USB_DEVICE_AUDIO_EVENT_DATA_STATUS_SEND_COMPLETE
#define IDH_USB_AUDDEV_V1_0_Files                          0x000040D3 // USB AUDDEV V1_0 Files
#define IDH_usb_device_audio_v1_0_h                        0x000040D4 // usb_device_audio_v1_0.h
#define IDH_usb_device_audio_v1_0_config_template_h        0x000040D5 // usb_device_audio_v1_0_config_template.h
#define IDH_USB_Audio_2_0_Device_Library                   0x000040D6 // USB Audio 2.0 Device Library
#define IDH_USB_AUDDEV_V2_0_Introduction                   0x000040D7 // USB AUDDEV V2_0 Introduction
#define IDH_USB_AUDDEV_V2_0_Using_the_Library              0x000040D8 // USB AUDDEV V2_0 Using the Library
#define IDH_USB_AUDDEV_V2_0_Abstraction_Model              0x000040D9 // USB AUDDEV V2_0 Abstraction Model
#define IDH_USB_AUDDEV_V2_0_Library_Architecture           0x000040DA // USB AUDDEV V2_0 Library Architecture
#define IDH_USB_AUDDEV_V2_0_How_the_Library_Works          0x000040DB // USB AUDDEV V2_0 How the Library Works
#define IDH_USB_AUDDEV_V2_0_Initializing_the_Library       0x000040DC // USB AUDDEV V2_0 Initializing the Library
#define IDH_USB_AUDDEV_V2_0_Event_Handling                 0x000040DD // USB AUDDEV V2_0 Event Handling
#define IDH_USB_AUDDEV_V2_0_Transferring_Data              0x000040DE // USB AUDDEV V2_0 Transferring Data
#define IDH_USB_AUDDEV_V2_0_Configuring_the_Library        0x000040DF // USB AUDDEV V2_0 Configuring the Library
#define IDH_USB_DEVICE_AUDIO_V2_INSTANCES_NUMBER           0x000040E0 // USB_DEVICE_AUDIO_V2_INSTANCES_NUMBER
#define IDH_USB_DEVICE_AUDIO_V2_MAX_ALTERNATE_SETTING      0x000040E1 // USB_DEVICE_AUDIO_V2_MAX_ALTERNATE_SETTING
#define IDH_USB_DEVICE_AUDIO_V2_MAX_STREAMING_INTERFACES   0x000040E2 // USB_DEVICE_AUDIO_V2_MAX_STREAMING_INTERFACES
#define IDH_USB_DEVICE_AUDIO_V2_QUEUE_DEPTH_COMBINED       0x000040E3 // USB_DEVICE_AUDIO_V2_QUEUE_DEPTH_COMBINED
#define IDH_USB_AUDDEV_V2_0_Building_the_Library           0x000040E4 // USB AUDDEV V2_0 Building the Library
#define IDH_USB_AUDDEV_V2_0_Library_Interface              0x000040E5 // USB AUDDEV V2_0 Library Interface
#define IDH_USB_AUDDEV_V2_0_Functions                      0x000040E6 // USB AUDDEV V2_0 Functions
#define IDH_USB_DEVICE_AUDIO_V2_EventHandlerSet_USB_DEVICE_AUDIO_V2_INDEX_USB_DEVICE_AUDIO_V2_EVENT_H 0x000040E7 // USB_DEVICE_AUDIO_V2_EventHandlerSet@USB_DEVICE_AUDIO_V2_INDEX@USB_DEVICE_AUDIO_V2_EVENT_HANDLER@uintptr_t
#define IDH_USB_DEVICE_AUDIO_V2_Read_USB_DEVICE_AUDIO_V2_INDEX_USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE__u 0x000040E8 // USB_DEVICE_AUDIO_V2_Read@USB_DEVICE_AUDIO_V2_INDEX@USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE*@uint8_t@void *@size_t
#define IDH_USB_DEVICE_AUDIO_V2_TransferCancel_USB_DEVICE_AUDIO_V2_INDEX_USB_DEVICE_AUDIO_V2_TRANSFER 0x000040E9 // USB_DEVICE_AUDIO_V2_TransferCancel@USB_DEVICE_AUDIO_V2_INDEX@USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE
#define IDH_USB_DEVICE_AUDIO_V2_Write_USB_DEVICE_AUDIO_V2_INDEX_USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE__ 0x000040EA // USB_DEVICE_AUDIO_V2_Write@USB_DEVICE_AUDIO_V2_INDEX@USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE *@uint8_t@void *@size_t
#define IDH_USB_AUDDEV_V2_0_Data_Types_and_Constants       0x000040EB // USB AUDDEV V2_0 Data Types and Constants
#define IDH_USB_DEVICE_AUDIO_V2_EVENT                      0x000040EC // USB_DEVICE_AUDIO_V2_EVENT
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_DATA_READ_COMPLETE   0x000040ED // USB_DEVICE_AUDIO_V2_EVENT_DATA_READ_COMPLETE
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_DATA_SET_ALTERNATE_INTERFACE 0x000040EE // USB_DEVICE_AUDIO_V2_EVENT_DATA_SET_ALTERNATE_INTERFACE
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_DATA_WRITE_COMPLETE  0x000040EF // USB_DEVICE_AUDIO_V2_EVENT_DATA_WRITE_COMPLETE
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_HANDLER              0x000040F0 // USB_DEVICE_AUDIO_V2_EVENT_HANDLER
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_RESPONSE             0x000040F1 // USB_DEVICE_AUDIO_V2_EVENT_RESPONSE
#define IDH_USB_DEVICE_AUDIO_V2_INDEX                      0x000040F2 // USB_DEVICE_AUDIO_V2_INDEX
#define IDH_USB_DEVICE_AUDIO_V2_INIT                       0x000040F3 // USB_DEVICE_AUDIO_V2_INIT
#define IDH_USB_DEVICE_AUDIO_V2_RESULT                     0x000040F4 // USB_DEVICE_AUDIO_V2_RESULT
#define IDH_USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE            0x000040F5 // USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE
#define IDH_USB_DEVICE_AUDIO_V2_EVENT_RESPONSE_NONE        0x000040F6 // USB_DEVICE_AUDIO_V2_EVENT_RESPONSE_NONE
#define IDH_USB_DEVICE_AUDIO_V2_FUNCTION_DRIVER            0x000040F7 // USB_DEVICE_AUDIO_V2_FUNCTION_DRIVER
#define IDH_USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE_INVALID    0x000040F8 // USB_DEVICE_AUDIO_V2_TRANSFER_HANDLE_INVALID
#define IDH_USB_AUDDEV_V2_0_Files                          0x000040F9 // USB AUDDEV V2_0 Files
#define IDH_usb_device_audio_v2_0_h                        0x000040FA // usb_device_audio_v2_0.h
#define IDH_usb_device_audio_v2_0_config_template_h        0x000040FB // usb_device_audio_v2_0_config_template.h
#define IDH_USB_Device_Layer_Library                       0x000040FC // USB Device Layer Library
#define IDH_USB_DEVLAYER_Introduction                      0x000040FD // USB DEVLAYER Introduction
#define IDH_USB_DEVLAYER_Using_the_Library                 0x000040FE // USB DEVLAYER Using the Library
#define IDH_USB_DEVLAYER_Abstraction_Model                 0x000040FF // USB DEVLAYER Abstraction Model
#define IDH_USB_DEVLAYER_Library_Overview                  0x00004100 // USB DEVLAYER Library Overview
#define IDH_USB_DEVLAYER_How_the_Library_Works             0x00004101 // USB DEVLAYER How the Library Works
#define IDH_USB_DEVLAYER_Initializing_the_library          0x00004102 // USB DEVLAYER Initializing the library
#define IDH_USB_DEVLAYER_Master_Descriptor_Table           0x00004103 // USB DEVLAYER Master Descriptor Table
#define IDH_USB_DEVLAYER_Function_Driver_Registration_Table 0x00004104 // USB DEVLAYER Function Driver Registration Table
#define IDH_USB_DEVLAYER_Initializing_the_Device_Layer     0x00004105 // USB DEVLAYER Initializing the Device Layer
#define IDH_USB_DEVLAYER_Device_Layer_Task_Routines        0x00004106 // USB DEVLAYER Device Layer Task Routines
#define IDH_USB_DEVLAYER_Application_Client_Interaction    0x00004107 // USB DEVLAYER Application Client Interaction
#define IDH_USB_DEVLAYER_Event_Handling                    0x00004108 // USB DEVLAYER Event Handling
#define IDH_USB_DEVLAYER_Device_Layer_Control_Transfer     0x00004109 // USB DEVLAYER Device Layer Control Transfer
#define IDH_USB_DEVLAYER_String_Descriptor_Table           0x0000410A // USB DEVLAYER String Descriptor Table
#define IDH_USB_DEVLAYER_BOS_Descriptor_Support            0x0000410B // USB DEVLAYER BOS Descriptor Support
#define IDH_USB_DEVLAYER_Library_Configuration             0x0000410C // USB DEVLAYER Library Configuration
#define IDH_USB_DEVICE_INSTANCES_NUMBER                    0x0000410D // USB_DEVICE_INSTANCES_NUMBER
#define IDH_USB_DEVICE_ENDPOINT_QUEUE_DEPTH_COMBINED       0x0000410E // USB_DEVICE_ENDPOINT_QUEUE_DEPTH_COMBINED
#define IDH_USB_DEVICE_SET_DESCRIPTOR_EVENT_ENABLE         0x0000410F // USB_DEVICE_SET_DESCRIPTOR_EVENT_ENABLE
#define IDH_USB_DEVICE_SOF_EVENT_ENABLE                    0x00004110 // USB_DEVICE_SOF_EVENT_ENABLE
#define IDH_USB_DEVICE_SYNCH_FRAME_EVENT_ENABLE            0x00004111 // USB_DEVICE_SYNCH_FRAME_EVENT_ENABLE
#define IDH_USB_DEVICE_EP0_BUFFER_SIZE                     0x00004112 // USB_DEVICE_EP0_BUFFER_SIZE
#define IDH_USB_DEVICE_MICROSOFT_OS_DESCRIPTOR_SUPPORT_ENABLE 0x00004113 // USB_DEVICE_MICROSOFT_OS_DESCRIPTOR_SUPPORT_ENABLE
#define IDH_USB_DEVLAYER_Building_the_Library              0x00004114 // USB DEVLAYER Building the Library
#define IDH_USB_DEVLAYER_Library_Interface                 0x00004115 // USB DEVLAYER Library Interface
#define IDH_USB_DEVICE_Initialize_SYS_MODULE_INDEX_SYS_MODULE_INIT___const 0x00004116 // USB_DEVICE_Initialize@SYS_MODULE_INDEX@SYS_MODULE_INIT * const
#define IDH_USB_DEVICE_Deinitialize_SYS_MODULE_OBJ         0x00004117 // USB_DEVICE_Deinitialize@SYS_MODULE_OBJ
#define IDH_USB_DEVICE_Status_SYS_MODULE_OBJ               0x00004118 // USB_DEVICE_Status@SYS_MODULE_OBJ
#define IDH_USB_DEVICE_Tasks_SYS_MODULE_OBJ                0x00004119 // USB_DEVICE_Tasks@SYS_MODULE_OBJ
#define IDH_USB_DEVICE_Open_SYS_MODULE_INDEX_DRV_IO_INTENT 0x0000411A // USB_DEVICE_Open@SYS_MODULE_INDEX@DRV_IO_INTENT
#define IDH_USB_DEVICE_Close_USB_DEVICE_HANDLE             0x0000411B // USB_DEVICE_Close@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_ClientStatusGet_USB_DEVICE_HANDLE   0x0000411C // USB_DEVICE_ClientStatusGet@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_EventHandlerSet_USB_DEVICE_HANDLE_USB_DEVICE_EVENT_HANDLER_uintptr_t 0x0000411D // USB_DEVICE_EventHandlerSet@USB_DEVICE_HANDLE@USB_DEVICE_EVENT_HANDLER@uintptr_t
#define IDH_USB_DEVICE_PowerStateSet_USB_DEVICE_HANDLE_USB_DEVICE_POWER_STATE 0x0000411E // USB_DEVICE_PowerStateSet@USB_DEVICE_HANDLE@USB_DEVICE_POWER_STATE
#define IDH_USB_DEVICE_RemoteWakeupStatusGet_USB_DEVICE_HANDLE 0x0000411F // USB_DEVICE_RemoteWakeupStatusGet@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_IsSuspended_USB_DEVICE_HANDLE       0x00004120 // USB_DEVICE_IsSuspended@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_RemoteWakeupStart_USB_DEVICE_HANDLE 0x00004121 // USB_DEVICE_RemoteWakeupStart@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_RemoteWakeupStartTimed_USB_DEVICE_HANDLE 0x00004122 // USB_DEVICE_RemoteWakeupStartTimed@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_RemoteWakeupStop_USB_DEVICE_HANDLE  0x00004123 // USB_DEVICE_RemoteWakeupStop@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_StateGet_USB_DEVICE_HANDLE          0x00004124 // USB_DEVICE_StateGet@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_Attach_USB_DEVICE_HANDLE            0x00004125 // USB_DEVICE_Attach@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_Detach_USB_DEVICE_HANDLE            0x00004126 // USB_DEVICE_Detach@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_ActiveConfigurationGet_USB_DEVICE_HANDLE 0x00004127 // USB_DEVICE_ActiveConfigurationGet@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_ActiveSpeedGet_USB_DEVICE_HANDLE    0x00004128 // USB_DEVICE_ActiveSpeedGet@USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_EndpointIsStalled_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS 0x00004129 // USB_DEVICE_EndpointIsStalled@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS
#define IDH_USB_DEVICE_EndpointStall_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS 0x0000412A // USB_DEVICE_EndpointStall@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS
#define IDH_USB_DEVICE_EndpointStallClear_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS 0x0000412B // USB_DEVICE_EndpointStallClear@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS
#define IDH_USB_DEVICE_EndpointDisable_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS 0x0000412C // USB_DEVICE_EndpointDisable@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS
#define IDH_USB_DEVICE_EndpointEnable_USB_DEVICE_HANDLE_uint8_t_USB_ENDPOINT_ADDRESS_USB_TRANSFER_TYP 0x0000412D // USB_DEVICE_EndpointEnable@USB_DEVICE_HANDLE@uint8_t@USB_ENDPOINT_ADDRESS@USB_TRANSFER_TYPE@size_t
#define IDH_USB_DEVICE_EndpointIsEnabled_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS 0x0000412E // USB_DEVICE_EndpointIsEnabled@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS
#define IDH_USB_DEVICE_EndpointRead_USB_DEVICE_HANDLE_USB_DEVICE_TRANSFER_HANDLE___USB_ENDPOINT_ADDRE 0x0000412F // USB_DEVICE_EndpointRead@USB_DEVICE_HANDLE@USB_DEVICE_TRANSFER_HANDLE *@USB_ENDPOINT_ADDRESS@void *@size_t
#define IDH_USB_DEVICE_EndpointTransferCancel_USB_DEVICE_HANDLE_USB_ENDPOINT_ADDRESS_USB_DEVICE_TRANS 0x00004130 // USB_DEVICE_EndpointTransferCancel@USB_DEVICE_HANDLE@USB_ENDPOINT_ADDRESS@USB_DEVICE_TRANSFER_HANDLE
#define IDH_USB_DEVICE_EndpointWrite_USB_DEVICE_HANDLE_USB_DEVICE_TRANSFER_HANDLE___USB_ENDPOINT_ADDR 0x00004131 // USB_DEVICE_EndpointWrite@USB_DEVICE_HANDLE@USB_DEVICE_TRANSFER_HANDLE *@USB_ENDPOINT_ADDRESS@void *@size_t@USB_DEVICE_TRANSFER_FLAGS
#define IDH_USB_DEVICE_ControlReceive_USB_DEVICE_HANDLE_void___size_t 0x00004132 // USB_DEVICE_ControlReceive@USB_DEVICE_HANDLE@void *@size_t
#define IDH_USB_DEVICE_ControlSend_USB_DEVICE_HANDLE_void___size_t 0x00004133 // USB_DEVICE_ControlSend@USB_DEVICE_HANDLE@void *@size_t
#define IDH_USB_DEVICE_ControlStatus_USB_DEVICE_HANDLE_USB_DEVICE_CONTROL_STATUS 0x00004134 // USB_DEVICE_ControlStatus@USB_DEVICE_HANDLE@USB_DEVICE_CONTROL_STATUS
#define IDH_USB_DEVICE_INDEX_0                             0x00004135 // USB_DEVICE_INDEX_0
#define IDH_USB_DEVICE_INDEX_1                             0x00004136 // USB_DEVICE_INDEX_1
#define IDH_USB_DEVICE_INDEX_2                             0x00004137 // USB_DEVICE_INDEX_2
#define IDH_USB_DEVICE_INDEX_3                             0x00004138 // USB_DEVICE_INDEX_3
#define IDH_USB_DEVICE_INDEX_4                             0x00004139 // USB_DEVICE_INDEX_4
#define IDH_USB_DEVICE_INDEX_5                             0x0000413A // USB_DEVICE_INDEX_5
#define IDH_USB_DEVICE_CONTROL_STATUS                      0x0000413B // USB_DEVICE_CONTROL_STATUS
#define IDH_USB_DEVICE_CONTROL_TRANSFER_RESULT             0x0000413C // USB_DEVICE_CONTROL_TRANSFER_RESULT
#define IDH_USB_DEVICE_EVENT                               0x0000413D // USB_DEVICE_EVENT
#define IDH_USB_DEVICE_HANDLE                              0x0000413E // USB_DEVICE_HANDLE
#define IDH_USB_DEVICE_INIT                                0x0000413F // USB_DEVICE_INIT
#define IDH_USB_DEVICE_POWER_STATE                         0x00004140 // USB_DEVICE_POWER_STATE
#define IDH_USB_DEVICE_REMOTE_WAKEUP_STATUS                0x00004141 // USB_DEVICE_REMOTE_WAKEUP_STATUS
#define IDH_USB_DEVICE_EVENT_DATA_CONFIGURED               0x00004142 // USB_DEVICE_EVENT_DATA_CONFIGURED
#define IDH_USB_DEVICE_HANDLE_INVALID                      0x00004143 // USB_DEVICE_HANDLE_INVALID
#define IDH_USB_DEVICE_EVENT_RESPONSE_NONE                 0x00004144 // USB_DEVICE_EVENT_RESPONSE_NONE
#define IDH_USB_DEVICE_CLIENT_STATUS                       0x00004145 // USB_DEVICE_CLIENT_STATUS
#define IDH_USB_DEVICE_CONFIGURATION_DESCRIPTORS_TABLE     0x00004146 // USB_DEVICE_CONFIGURATION_DESCRIPTORS_TABLE
#define IDH_USB_DEVICE_EVENT_HANDLER                       0x00004147 // USB_DEVICE_EVENT_HANDLER
#define IDH_USB_DEVICE_EVENT_RESPONSE                      0x00004148 // USB_DEVICE_EVENT_RESPONSE
#define IDH_USB_DEVICE_FUNCTION_REGISTRATION_TABLE         0x00004149 // USB_DEVICE_FUNCTION_REGISTRATION_TABLE
#define IDH_USB_DEVICE_MASTER_DESCRIPTOR                   0x0000414A // USB_DEVICE_MASTER_DESCRIPTOR
#define IDH_USB_DEVICE_STRING_DESCRIPTORS_TABLE            0x0000414B // USB_DEVICE_STRING_DESCRIPTORS_TABLE
#define IDH_USB_DEVICE_EVENT_DATA_ENDPOINT_READ_COMPLETE   0x0000414C // USB_DEVICE_EVENT_DATA_ENDPOINT_READ_COMPLETE
#define IDH_USB_DEVICE_EVENT_DATA_ENDPOINT_WRITE_COMPLETE  0x0000414D // USB_DEVICE_EVENT_DATA_ENDPOINT_WRITE_COMPLETE
#define IDH_USB_DEVICE_EVENT_DATA_SET_DESCRIPTOR           0x0000414E // USB_DEVICE_EVENT_DATA_SET_DESCRIPTOR
#define IDH_USB_DEVICE_EVENT_DATA_SOF                      0x0000414F // USB_DEVICE_EVENT_DATA_SOF
#define IDH_USB_DEVICE_EVENT_DATA_SYNCH_FRAME              0x00004150 // USB_DEVICE_EVENT_DATA_SYNCH_FRAME
#define IDH_USB_DEVICE_RESULT                              0x00004151 // USB_DEVICE_RESULT
#define IDH_USB_DEVICE_TRANSFER_FLAGS                      0x00004152 // USB_DEVICE_TRANSFER_FLAGS
#define IDH_USB_DEVICE_TRANSFER_HANDLE                     0x00004153 // USB_DEVICE_TRANSFER_HANDLE
#define IDH_USB_DEVICE_TRANSFER_HANDLE_INVALID             0x00004154 // USB_DEVICE_TRANSFER_HANDLE_INVALID
#define IDH_USB_DEVICE_IRP                                 0x00004155 // USB_DEVICE_IRP
#define IDH_USB_DEVICE_IRP_FLAG                            0x00004156 // USB_DEVICE_IRP_FLAG
#define IDH_USB_DEVICE_IRP_STATUS                          0x00004157 // USB_DEVICE_IRP_STATUS
#define IDH_USB_ENDPOINT                                   0x00004158 // USB_ENDPOINT
#define IDH_USB_ERROR                                      0x00004159 // USB_ERROR
#define IDH_USB_HOST_IRP                                   0x0000415A // USB_HOST_IRP
#define IDH_USB_HOST_IRP_FLAG                              0x0000415B // USB_HOST_IRP_FLAG
#define IDH_USB_HOST_IRP_STATUS                            0x0000415C // USB_HOST_IRP_STATUS
#define IDH_USB_SPEED                                      0x0000415D // USB_SPEED
#define IDH_USB_ENDPOINT_AND_DIRECTION                     0x0000415E // USB_ENDPOINT_AND_DIRECTION
#define IDH_USB_DATA_DIRECTION                             0x0000415F // USB_DATA_DIRECTION
#define IDH_USB_DEVICE_BOS_DESCRIPTOR_SUPPORT_ENABLE       0x00004160 // USB_DEVICE_BOS_DESCRIPTOR_SUPPORT_ENABLE
#define IDH_USB_DEVICE_DRIVER_INITIALIZE_EXPLICIT          0x00004161 // USB_DEVICE_DRIVER_INITIALIZE_EXPLICIT
#define IDH_USB_DEVICE_STRING_DESCRIPTOR_TABLE_ADVANCED_ENABLE 0x00004162 // USB_DEVICE_STRING_DESCRIPTOR_TABLE_ADVANCED_ENABLE
#define IDH_USB_DEVLAYER_Files                             0x00004163 // USB DEVLAYER Files
#define IDH_usb_device_h                                   0x00004164 // usb_device.h
#define IDH_usb_common_h                                   0x00004165 // usb_common.h
#define IDH_usb_device_config_template_h                   0x00004166 // usb_device_config_template.h
#define IDH_USB_Device_CDC_Library                         0x00004167 // USB Device CDC Library
#define IDH_USB_DEVCDC_Introduction                        0x00004168 // USB DEVCDC Introduction
#define IDH_USB_DEVCDC_Using_the_Library                   0x00004169 // USB DEVCDC Using the Library
#define IDH_USB_DEVCDC_Library_Architecture                0x0000416A // USB DEVCDC Library Architecture
#define IDH_USB_DEVCDC_Abstraction_Model                   0x0000416B // USB DEVCDC Abstraction Model
#define IDH_USB_DEVCDC_Abstract_Control_Model__ACM_        0x0000416C // USB DEVCDC Abstract Control Model (ACM)
#define IDH_USB_DEVCDC_How_the_Library_Works               0x0000416D // USB DEVCDC How the Library Works
#define IDH_USB_DEVCDC_Library_Initialization              0x0000416E // USB DEVCDC Library Initialization
#define IDH_USB_DEVCDC_Event_Handling                      0x0000416F // USB DEVCDC Event Handling
#define IDH_USB_DEVCDC_Sending_Data                        0x00004170 // USB DEVCDC Sending Data
#define IDH_USB_DEVCDC_Receiving_Data                      0x00004171 // USB DEVCDC Receiving Data
#define IDH_USB_DEVCDC_Configuring_the_Library             0x00004172 // USB DEVCDC Configuring the Library
#define IDH_USB_DEVICE_CDC_INSTANCES_NUMBER                0x00004173 // USB_DEVICE_CDC_INSTANCES_NUMBER
#define IDH_USB_DEVICE_CDC_QUEUE_DEPTH_COMBINED            0x00004174 // USB_DEVICE_CDC_QUEUE_DEPTH_COMBINED
#define IDH_USB_DEVCDC_Building_the_Library                0x00004175 // USB DEVCDC Building the Library
#define IDH_USB_DEVCDC_Library_Interface                   0x00004176 // USB DEVCDC Library Interface
#define IDH_USB_DEVICE_CDC_EventHandlerSet_USB_DEVICE_CDC_INDEX_USB_DEVICE_CDC_EVENT_HANDLER_uintptr_ 0x00004177 // USB_DEVICE_CDC_EventHandlerSet@USB_DEVICE_CDC_INDEX@USB_DEVICE_CDC_EVENT_HANDLER@uintptr_t
#define IDH_USB_DEVICE_CDC_Read_USB_DEVICE_CDC_INDEX_USB_DEVICE_CDC_TRANSFER_HANDLE___void___size_t 0x00004178 // USB_DEVICE_CDC_Read@USB_DEVICE_CDC_INDEX@USB_DEVICE_CDC_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_DEVICE_CDC_Write_USB_DEVICE_CDC_INDEX_USB_DEVICE_CDC_TRANSFER_HANDLE___void___size_t_ 0x00004179 // USB_DEVICE_CDC_Write@USB_DEVICE_CDC_INDEX@USB_DEVICE_CDC_TRANSFER_HANDLE *@void *@size_t@USB_DEVICE_CDC_TRANSFER_FLAGS
#define IDH_USB_DEVICE_CDC_SerialStateNotificationSend_USB_DEVICE_CDC_INDEX_USB_DEVICE_CDC_TRANSFER_H 0x0000417A // USB_DEVICE_CDC_SerialStateNotificationSend@USB_DEVICE_CDC_INDEX@USB_DEVICE_CDC_TRANSFER_HANDLE *@USB_CDC_SERIAL_STATE *
#define IDH_USB_DEVICE_CDC_EVENT                           0x0000417B // USB_DEVICE_CDC_EVENT
#define IDH_USB_DEVICE_CDC_EVENT_DATA_READ_COMPLETE        0x0000417C // USB_DEVICE_CDC_EVENT_DATA_READ_COMPLETE
#define IDH_USB_DEVICE_CDC_EVENT_DATA_SERIAL_STATE_NOTIFICATION_COMPLETE 0x0000417D // USB_DEVICE_CDC_EVENT_DATA_SERIAL_STATE_NOTIFICATION_COMPLETE
#define IDH_USB_DEVICE_CDC_EVENT_DATA_WRITE_COMPLETE       0x0000417E // USB_DEVICE_CDC_EVENT_DATA_WRITE_COMPLETE
#define IDH_USB_DEVICE_CDC_EVENT_HANDLER                   0x0000417F // USB_DEVICE_CDC_EVENT_HANDLER
#define IDH_USB_DEVICE_CDC_EVENT_RESPONSE                  0x00004180 // USB_DEVICE_CDC_EVENT_RESPONSE
#define IDH_USB_DEVICE_CDC_EVENT_DATA_SEND_BREAK           0x00004181 // USB_DEVICE_CDC_EVENT_DATA_SEND_BREAK
#define IDH_USB_DEVICE_CDC_INDEX                           0x00004182 // USB_DEVICE_CDC_INDEX
#define IDH_USB_DEVICE_CDC_INIT                            0x00004183 // USB_DEVICE_CDC_INIT
#define IDH_USB_DEVICE_CDC_RESULT                          0x00004184 // USB_DEVICE_CDC_RESULT
#define IDH_USB_DEVICE_CDC_TRANSFER_FLAGS                  0x00004185 // USB_DEVICE_CDC_TRANSFER_FLAGS
#define IDH_USB_DEVICE_CDC_TRANSFER_HANDLE                 0x00004186 // USB_DEVICE_CDC_TRANSFER_HANDLE
#define IDH_USB_DEVICE_CDC_EVENT_RESPONSE_NONE             0x00004187 // USB_DEVICE_CDC_EVENT_RESPONSE_NONE
#define IDH_USB_DEVICE_CDC_TRANSFER_HANDLE_INVALID         0x00004188 // USB_DEVICE_CDC_TRANSFER_HANDLE_INVALID
#define IDH_USB_DEVICE_CDC_FUNCTION_DRIVER                 0x00004189 // USB_DEVICE_CDC_FUNCTION_DRIVER
#define IDH_USB_DEVICE_CDC_INDEX_0                         0x0000418A // USB_DEVICE_CDC_INDEX_0
#define IDH_USB_DEVICE_CDC_INDEX_1                         0x0000418B // USB_DEVICE_CDC_INDEX_1
#define IDH_USB_DEVICE_CDC_INDEX_2                         0x0000418C // USB_DEVICE_CDC_INDEX_2
#define IDH_USB_DEVICE_CDC_INDEX_3                         0x0000418D // USB_DEVICE_CDC_INDEX_3
#define IDH_USB_DEVICE_CDC_INDEX_4                         0x0000418E // USB_DEVICE_CDC_INDEX_4
#define IDH_USB_DEVICE_CDC_INDEX_5                         0x0000418F // USB_DEVICE_CDC_INDEX_5
#define IDH_USB_DEVICE_CDC_INDEX_6                         0x00004190 // USB_DEVICE_CDC_INDEX_6
#define IDH_USB_DEVICE_CDC_INDEX_7                         0x00004191 // USB_DEVICE_CDC_INDEX_7
#define IDH_USB_DEVCDC_Files                               0x00004192 // USB DEVCDC Files
#define IDH_usb_device_cdc_h                               0x00004193 // usb_device_cdc.h
#define IDH_usb_device_cdc_config_template_h               0x00004194 // usb_device_cdc_config_template.h
#define IDH_USB_HID_Device_Library                         0x00004195 // USB HID Device Library
#define IDH_USB_HIDDEV_Introduction                        0x00004196 // USB HIDDEV Introduction
#define IDH_USB_HIDDEV_Using_the_Library                   0x00004197 // USB HIDDEV Using the Library
#define IDH_USB_HIDDEV_Architecture_Overview               0x00004198 // USB HIDDEV Architecture Overview
#define IDH_USB_HIDDEV_Library_Architecture                0x00004199 // USB HIDDEV Library Architecture
#define IDH_USB_HIDDEV_How_the_Library_Works               0x0000419A // USB HIDDEV How the Library Works
#define IDH_USB_HIDDEV_Library_Initialization              0x0000419B // USB HIDDEV Library Initialization
#define IDH_USB_HIDDEV_Event_Handling                      0x0000419C // USB HIDDEV Event Handling
#define IDH_USB_HIDDEV_Sending_a_Report                    0x0000419D // USB HIDDEV Sending a Report
#define IDH_USB_HIDDEV_Receiving_a_Report                  0x0000419E // USB HIDDEV Receiving a Report
#define IDH_USB_HIDDEV_Configuring_the_Library             0x0000419F // USB HIDDEV Configuring the Library
#define IDH_USB_DEVICE_HID_INSTANCES_NUMBER                0x000041A0 // USB_DEVICE_HID_INSTANCES_NUMBER
#define IDH_USB_DEVICE_HID_QUEUE_DEPTH_COMINED             0x000041A1 // USB_DEVICE_HID_QUEUE_DEPTH_COMINED
#define IDH_USB_HIDDEV_Building_the_Library                0x000041A2 // USB HIDDEV Building the Library
#define IDH_USB_HIDDEV_Library_Interface                   0x000041A3 // USB HIDDEV Library Interface
#define IDH_USB_DEVICE_HID_EventHandlerSet_USB_DEVICE_HID_INDEX_USB_DEVICE_HID_EVENT_HANDLER_uintptr_ 0x000041A4 // USB_DEVICE_HID_EventHandlerSet@USB_DEVICE_HID_INDEX@USB_DEVICE_HID_EVENT_HANDLER@uintptr_t
#define IDH_USB_DEVICE_HID_ReportReceive_USB_DEVICE_HID_INDEX_USB_DEVICE_HID_TRANSFER_HANDLE___void__ 0x000041A5 // USB_DEVICE_HID_ReportReceive@USB_DEVICE_HID_INDEX@USB_DEVICE_HID_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_DEVICE_HID_ReportSend_USB_DEVICE_HID_INDEX_USB_DEVICE_HID_TRANSFER_HANDLE___void___si 0x000041A6 // USB_DEVICE_HID_ReportSend@USB_DEVICE_HID_INDEX@USB_DEVICE_HID_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_DEVICE_HID_TransferCancel_USB_DEVICE_HID_INDEX_USB_DEVICE_HID_TRANSFER_HANDLE 0x000041A7 // USB_DEVICE_HID_TransferCancel@USB_DEVICE_HID_INDEX@USB_DEVICE_HID_TRANSFER_HANDLE
#define IDH_USB_DEVICE_HID_EVENT                           0x000041A8 // USB_DEVICE_HID_EVENT
#define IDH_USB_DEVICE_HID_EVENT_DATA_GET_REPORT           0x000041A9 // USB_DEVICE_HID_EVENT_DATA_GET_REPORT
#define IDH_USB_DEVICE_HID_EVENT_DATA_REPORT_RECEIVED      0x000041AA // USB_DEVICE_HID_EVENT_DATA_REPORT_RECEIVED
#define IDH_USB_DEVICE_HID_EVENT_DATA_REPORT_SENT          0x000041AB // USB_DEVICE_HID_EVENT_DATA_REPORT_SENT
#define IDH_USB_DEVICE_HID_EVENT_DATA_SET_IDLE             0x000041AC // USB_DEVICE_HID_EVENT_DATA_SET_IDLE
#define IDH_USB_DEVICE_HID_EVENT_DATA_SET_REPORT           0x000041AD // USB_DEVICE_HID_EVENT_DATA_SET_REPORT
#define IDH_USB_DEVICE_HID_INDEX                           0x000041AE // USB_DEVICE_HID_INDEX
#define IDH_USB_DEVICE_HID_EVENT_DATA_GET_IDLE             0x000041AF // USB_DEVICE_HID_EVENT_DATA_GET_IDLE
#define IDH_USB_DEVICE_HID_TRANSFER_HANDLE                 0x000041B0 // USB_DEVICE_HID_TRANSFER_HANDLE
#define IDH_USB_DEVICE_HID_EVENT_DATA_SET_PROTOCOL         0x000041B1 // USB_DEVICE_HID_EVENT_DATA_SET_PROTOCOL
#define IDH_USB_DEVICE_HID_EVENT_HANDLER                   0x000041B2 // USB_DEVICE_HID_EVENT_HANDLER
#define IDH_USB_DEVICE_HID_EVENT_RESPONSE                  0x000041B3 // USB_DEVICE_HID_EVENT_RESPONSE
#define IDH_USB_DEVICE_HID_INIT                            0x000041B4 // USB_DEVICE_HID_INIT
#define IDH_USB_DEVICE_HID_RESULT                          0x000041B5 // USB_DEVICE_HID_RESULT
#define IDH_USB_DEVICE_HID_EVENT_RESPONSE_NONE             0x000041B6 // USB_DEVICE_HID_EVENT_RESPONSE_NONE
#define IDH_USB_DEVICE_HID_TRANSFER_HANDLE_INVALID         0x000041B7 // USB_DEVICE_HID_TRANSFER_HANDLE_INVALID
#define IDH_USB_DEVICE_HID_FUNCTION_DRIVER                 0x000041B8 // USB_DEVICE_HID_FUNCTION_DRIVER
#define IDH_USB_DEVICE_HID_INDEX_0                         0x000041B9 // USB_DEVICE_HID_INDEX_0
#define IDH_USB_DEVICE_HID_INDEX_1                         0x000041BA // USB_DEVICE_HID_INDEX_1
#define IDH_USB_DEVICE_HID_INDEX_2                         0x000041BB // USB_DEVICE_HID_INDEX_2
#define IDH_USB_DEVICE_HID_INDEX_3                         0x000041BC // USB_DEVICE_HID_INDEX_3
#define IDH_USB_DEVICE_HID_INDEX_4                         0x000041BD // USB_DEVICE_HID_INDEX_4
#define IDH_USB_DEVICE_HID_INDEX_5                         0x000041BE // USB_DEVICE_HID_INDEX_5
#define IDH_USB_DEVICE_HID_INDEX_6                         0x000041BF // USB_DEVICE_HID_INDEX_6
#define IDH_USB_DEVICE_HID_INDEX_7                         0x000041C0 // USB_DEVICE_HID_INDEX_7
#define IDH_USB_HIDDEV_Files                               0x000041C1 // USB HIDDEV Files
#define IDH_usb_device_hid_h                               0x000041C2 // usb_device_hid.h
#define IDH_usb_device_hid_config_template_h               0x000041C3 // usb_device_hid_config_template.h
#define IDH_USB_MSD_Device_Library                         0x000041C4 // USB MSD Device Library
#define IDH_USB_MSDDEV_Introduction                        0x000041C5 // USB MSDDEV Introduction
#define IDH_USB_MSDDEV_Using_the_Library                   0x000041C6 // USB MSDDEV Using the Library
#define IDH_USB_MSDDEV_Abstraction_Model                   0x000041C7 // USB MSDDEV Abstraction Model
#define IDH_USB_MSDDEV_Library_Overview                    0x000041C8 // USB MSDDEV Library Overview
#define IDH_USB_MSDDEV_How_the_Library_Works               0x000041C9 // USB MSDDEV How the Library Works
#define IDH_USB_MSDDEV_Library_Initialization              0x000041CA // USB MSDDEV Library Initialization
#define IDH_USB_MSDDEV_Data_Transfer                       0x000041CB // USB MSDDEV Data Transfer
#define IDH_USB_MSD_Configuring_the_Library                0x000041CC // USB MSD Configuring the Library
#define IDH_USB_DEVICE_MSD_INSTANCES_NUMBER                0x000041CD // USB_DEVICE_MSD_INSTANCES_NUMBER
#define IDH_USB_DEVICE_MSD_LUNS_NUMBER                     0x000041CE // USB_DEVICE_MSD_LUNS_NUMBER
#define IDH_USB_MSDDEV_Building_the_Library                0x000041CF // USB MSDDEV Building the Library
#define IDH_USB_MSDDEV_Library_Interface                   0x000041D0 // USB MSDDEV Library Interface
#define IDH_USB_DEVICE_MSD_MEDIA_FUNCTIONS                 0x000041D1 // USB_DEVICE_MSD_MEDIA_FUNCTIONS
#define IDH_USB_DEVICE_MSD_INIT                            0x000041D2 // USB_DEVICE_MSD_INIT
#define IDH_USB_DEVICE_MSD_MEDIA_INIT_DATA                 0x000041D3 // USB_DEVICE_MSD_MEDIA_INIT_DATA
#define IDH_USB_DEVICE_MSD_FUNCTION_DRIVER                 0x000041D4 // USB_DEVICE_MSD_FUNCTION_DRIVER
#define IDH_USB_MSDDEV_Files                               0x000041D5 // USB MSDDEV Files
#define IDH_usb_device_msd_h                               0x000041D6 // usb_device_msd.h
#define IDH_usb_device_msd_config_template_h               0x000041D7 // usb_device_msd_config_template.h
#define IDH_USB_Vendor_Device_Library                      0x000041D8 // USB Vendor Device Library
#define IDH_USB_VENDORDEV_Introduction                     0x000041D9 // USB VENDORDEV Introduction
#define IDH_USB_VENDORDEV_Using_the_Library                0x000041DA // USB VENDORDEV Using the Library
#define IDH_USB_VENDORDEV_Abstraction_Model                0x000041DB // USB VENDORDEV Abstraction Model
#define IDH_USB_VENDORDEV_Library_Overview                 0x000041DC // USB VENDORDEV Library Overview
#define IDH_USB_VENDORDEV_How_the_Library_Works            0x000041DD // USB VENDORDEV How the Library Works
#define IDH_USB_VENDORDEV_Library_Initialization           0x000041DE // USB VENDORDEV Library Initialization
#define IDH_USB_VENDORDEV_Event_Handling                   0x000041DF // USB VENDORDEV Event Handling
#define IDH_USB_VENDORDEV_Control_Transfer_Events          0x000041E0 // USB VENDORDEV Control Transfer Events
#define IDH_USB_VENDORDEV_Endpoint_Data_Transfer_Events    0x000041E1 // USB VENDORDEV Endpoint Data Transfer Events
#define IDH_USB_VENDORDEV_Endpoint_Management              0x000041E2 // USB VENDORDEV Endpoint Management
#define IDH_USB_VENDORDEV_Endpoint_Data_Transfer           0x000041E3 // USB VENDORDEV Endpoint Data Transfer
#define IDH_USB_VENDORDEV_Configuring_the_Library          0x000041E4 // USB VENDORDEV Configuring the Library
#define IDH_USB_VENDORDEV_Building_the_Library             0x000041E5 // USB VENDORDEV Building the Library
#define IDH_USB_VENDORDEV_Library_Interface                0x000041E6 // USB VENDORDEV Library Interface
#define IDH_USB_Host_Library                               0x000041E7 // USB Host Library
#define IDH_USB_Host_Library___Getting_Started             0x000041E8 // USB Host Library - Getting Started
#define IDH_USB_HOST_GS_Introduction                       0x000041E9 // USB HOST GS Introduction
#define IDH_USB_HOST_GS_USB_Host_Library_Architecture      0x000041EA // USB HOST GS USB Host Library Architecture
#define IDH_USB_HOST_GS_USB_Host_Library___Application_Interaction 0x000041EB // USB HOST GS USB Host Library - Application Interaction
#define IDH_USB_Host_Library_Migration_Guide               0x000041EC // USB Host Library Migration Guide
#define IDH_USB_HOST_MIGRATION_Introduction                0x000041ED // USB HOST MIGRATION Introduction
#define IDH_USB_HOST_MIGRATION_USB_Host_Layer              0x000041EE // USB HOST MIGRATION USB Host Layer
#define IDH_USB_HOST_MIGRATION_MSD_and_SCSI_Drivers        0x000041EF // USB HOST MIGRATION MSD and SCSI Drivers
#define IDH_USB_HOST_MIGRATION_USB_CDC_Host_Client_Driver  0x000041F0 // USB HOST MIGRATION USB CDC Host Client Driver
#define IDH_USB_Host_Layer_Library                         0x000041F1 // USB Host Layer Library
#define IDH_USB_HOST_Introduction                          0x000041F2 // USB HOST Introduction
#define IDH_USB_HOST_Using_the_Library                     0x000041F3 // USB HOST Using the Library
#define IDH_USB_HOST_Abstraction_Model                     0x000041F4 // USB HOST Abstraction Model
#define IDH_USB_HOST_Library_Overview                      0x000041F5 // USB HOST Library Overview
#define IDH_USB_HOST_How_the_Library_Works                 0x000041F6 // USB HOST How the Library Works
#define IDH_USB_HOST_Host_Layer_Initialization             0x000041F7 // USB HOST Host Layer Initialization
#define IDH_USB_HOST_Host_Layer___Application_Interaction  0x000041F8 // USB HOST Host Layer - Application Interaction
#define IDH_USB_HOST_Event_Handling                        0x000041F9 // USB HOST Event Handling
#define IDH_USB_HOST_Configuring_the_Library               0x000041FA // USB HOST Configuring the Library
#define IDH_USB_HOST_CONTROLLERS_NUMBER                    0x000041FB // USB_HOST_CONTROLLERS_NUMBER
#define IDH_USB_HOST_DEVICE_INTERFACES_NUMBER              0x000041FC // USB_HOST_DEVICE_INTERFACES_NUMBER
#define IDH_USB_HOST_DEVICES_NUMBER                        0x000041FD // USB_HOST_DEVICES_NUMBER
#define IDH_USB_HOST_HUB_SUPPORT_ENABLE                    0x000041FE // USB_HOST_HUB_SUPPORT_ENABLE
#define IDH_USB_HOST_HUB_TIER_LEVEL                        0x000041FF // USB_HOST_HUB_TIER_LEVEL
#define IDH_USB_HOST_PIPES_NUMBER                          0x00004200 // USB_HOST_PIPES_NUMBER
#define IDH_USB_HOST_TRANSFERS_NUMBER                      0x00004201 // USB_HOST_TRANSFERS_NUMBER
#define IDH_USB_HOST_Building_the_Library                  0x00004202 // USB HOST Building the Library
#define IDH_USB_HOST_Library_Interface                     0x00004203 // USB HOST Library Interface
#define IDH_USB_HOST_Deinitialize_SYS_MODULE_OBJ           0x00004204 // USB_HOST_Deinitialize@SYS_MODULE_OBJ
#define IDH_USB_HOST_Status_SYS_MODULE_OBJ                 0x00004205 // USB_HOST_Status@SYS_MODULE_OBJ
#define IDH_USB_HOST_Tasks_SYS_MODULE_OBJ                  0x00004206 // USB_HOST_Tasks@SYS_MODULE_OBJ
#define IDH_USB_HOST_BusEnable_USB_HOST_BUS                0x00004207 // USB_HOST_BusEnable@USB_HOST_BUS
#define IDH_USB_HOST_BusIsEnabled_USB_HOST_BUS             0x00004208 // USB_HOST_BusIsEnabled@USB_HOST_BUS
#define IDH_USB_HOST_BusIsSuspended_USB_HOST_BUS           0x00004209 // USB_HOST_BusIsSuspended@USB_HOST_BUS
#define IDH_USB_HOST_BusResume_USB_HOST_BUS                0x0000420A // USB_HOST_BusResume@USB_HOST_BUS
#define IDH_USB_HOST_BusSuspend_USB_HOST_BUS               0x0000420B // USB_HOST_BusSuspend@USB_HOST_BUS
#define IDH_USB_HOST_DeviceGetFirst_USB_HOST_BUS_USB_HOST_DEVICE_INFO__ 0x0000420C // USB_HOST_DeviceGetFirst@USB_HOST_BUS@USB_HOST_DEVICE_INFO *
#define IDH_USB_HOST_DeviceGetNext_USB_HOST_DEVICE_INFO__  0x0000420D // USB_HOST_DeviceGetNext@USB_HOST_DEVICE_INFO *
#define IDH_USB_HOST_DeviceIsSuspended_USB_HOST_DEVICE_OBJ_HANDLE 0x0000420E // USB_HOST_DeviceIsSuspended@USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_USB_HOST_DeviceResume_USB_HOST_DEVICE_OBJ_HANDLE 0x0000420F // USB_HOST_DeviceResume@USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_USB_HOST_DeviceSpeedGet_USB_HOST_DEVICE_OBJ_HANDLE_USB_SPEED__ 0x00004210 // USB_HOST_DeviceSpeedGet@USB_HOST_DEVICE_OBJ_HANDLE@USB_SPEED *
#define IDH_USB_HOST_DeviceStringDescriptorGet_USB_HOST_DEVICE_OBJ_HANDLE_USB_HOST_DEVICE_STRING_uint 0x00004211 // USB_HOST_DeviceStringDescriptorGet@USB_HOST_DEVICE_OBJ_HANDLE@USB_HOST_DEVICE_STRING@uint16_t@void *@size_t@USB_HOST_REQUEST_HANDLE *@USB_HOST_STRING_REQUEST_COMPLETE_CALLBACK@uintptr_t
#define IDH_USB_HOST_DeviceSuspend_USB_HOST_DEVICE_OBJ_HANDLE 0x00004212 // USB_HOST_DeviceSuspend@USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_USB_HOST_EventHandlerSet_USB_HOST_EVENT_HANDLER_uintptr_t 0x00004213 // USB_HOST_EventHandlerSet@USB_HOST_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_Initialize_SYS_MODULE_INIT__          0x00004214 // USB_HOST_Initialize@SYS_MODULE_INIT *
#define IDH_USB_HOST_BusDisable_USB_HOST_BUS               0x00004215 // USB_HOST_BusDisable@USB_HOST_BUS
#define IDH_USB_HOST_BusIsDisabled_USB_HOST_BUS            0x00004216 // USB_HOST_BusIsDisabled@USB_HOST_BUS
#define IDH_USB_HOST_INIT                                  0x00004217 // USB_HOST_INIT
#define IDH_USB_HOST_EVENT_RESPONSE                        0x00004218 // USB_HOST_EVENT_RESPONSE
#define IDH____tplFlags_driverType____TPL_FLAG_CLASS_SUBCLASS_PROTOCOL_ 0x00004219 // \ .tplFlags.driverType = (TPL_FLAG_CLASS_SUBCLASS_PROTOCOL)
#define IDH____tplFlags_driverType____TPL_FLAG_VID_PID_    0x0000421A // \ .tplFlags.driverType = (TPL_FLAG_VID_PID)
#define IDH_0                                              0x0000421B // 0
#define IDH_0x0000                                         0x0000421C // 0x0000
#define IDH_0xFF                                           0x0000421D // 0xFF
#define IDH_0xFF__                                         0x0000421E // 0xFF }
#define IDH_0xFFFF                                         0x0000421F // 0xFFFF
#define IDH_0xFFFF__                                       0x00004220 // 0xFFFF }
#define IDH_1                                              0x00004221 // 1
#define IDH_classCode                                      0x00004222 // classCode
#define IDH_false                                          0x00004223 // false
#define IDH_initData                                       0x00004224 // initData
#define IDH_mask                                           0x00004225 // mask
#define IDH_pid                                            0x00004226 // pid
#define IDH_pid__                                          0x00004227 // pid }
#define IDH_subClassCode                                   0x00004228 // subClassCode
#define IDH_true                                           0x00004229 // true
#define IDH_USB_HOST_BUS                                   0x0000422A // USB_HOST_BUS
#define IDH_USB_HOST_DEVICE_INFO                           0x0000422B // USB_HOST_DEVICE_INFO
#define IDH_USB_HOST_DEVICE_OBJ_HANDLE                     0x0000422C // USB_HOST_DEVICE_OBJ_HANDLE
#define IDH_USB_HOST_DEVICE_STRING                         0x0000422D // USB_HOST_DEVICE_STRING
#define IDH_USB_HOST_EVENT                                 0x0000422E // USB_HOST_EVENT
#define IDH_USB_HOST_EVENT_HANDLER                         0x0000422F // USB_HOST_EVENT_HANDLER
#define IDH_USB_HOST_HCD                                   0x00004230 // USB_HOST_HCD
#define IDH_USB_HOST_REQUEST_HANDLE                        0x00004231 // USB_HOST_REQUEST_HANDLE
#define IDH_USB_HOST_RESULT                                0x00004232 // USB_HOST_RESULT
#define IDH_USB_HOST_STRING_REQUEST_COMPLETE_CALLBACK      0x00004233 // USB_HOST_STRING_REQUEST_COMPLETE_CALLBACK
#define IDH_USB_HOST_TARGET_PERIPHERAL_LIST_ENTRY          0x00004234 // USB_HOST_TARGET_PERIPHERAL_LIST_ENTRY
#define IDH_USB_HOST_TPL_ENTRY                             0x00004235 // USB_HOST_TPL_ENTRY
#define IDH_vid                                            0x00004236 // vid
#define IDH_USB_HOST_BUS_ALL                               0x00004237 // USB_HOST_BUS_ALL
#define IDH_USB_HOST_DEVICE_OBJ_HANDLE_INVALID             0x00004238 // USB_HOST_DEVICE_OBJ_HANDLE_INVALID
#define IDH_USB_HOST_DEVICE_STRING_LANG_ID_DEFAULT         0x00004239 // USB_HOST_DEVICE_STRING_LANG_ID_DEFAULT
#define IDH_USB_HOST_REQUEST_HANDLE_INVALID                0x0000423A // USB_HOST_REQUEST_HANDLE_INVALID
#define IDH_USB_HOST_RESULT_MIN                            0x0000423B // USB_HOST_RESULT_MIN
#define IDH_USB_HOST_Files                                 0x0000423C // USB HOST Files
#define IDH_usb_host_h                                     0x0000423D // usb_host.h
#define IDH_usb_host_config_template_h                     0x0000423E // usb_host_config_template.h
#define IDH_USB_Audio_v1_0_Host_Client_Driver_Library      0x0000423F // USB Audio v1.0 Host Client Driver Library
#define IDH_USB_AUDIO1_0_HOST_Introduction                 0x00004240 // USB AUDIO1_0 HOST Introduction
#define IDH_USB_AUDIO1_0_HOST_Using_the_Library            0x00004241 // USB AUDIO1_0 HOST Using the Library
#define IDH_USB_AUDIO1_0_HOST_Abstraction_Model            0x00004242 // USB AUDIO1_0 HOST Abstraction Model
#define IDH_USB_AUDIO1_0_HOST_Library_Architecture         0x00004243 // USB AUDIO1_0 HOST Library Architecture
#define IDH_USB_AUDIO1_0_HOST_How_the_Library_Works        0x00004244 // USB AUDIO1_0 HOST How the Library Works
#define IDH_USB_AUDIO1_0_HOST_TPL_Table_Configuration_for_Audio_v1_0_Devices 0x00004245 // USB AUDIO1_0 HOST TPL Table Configuration for Audio v1.0 Devices
#define IDH_USB_AUDIO1_0_HOST_Detecting_Device_Attach      0x00004246 // USB AUDIO1_0 HOST Detecting Device Attach
#define IDH_USB_AUDIO1_0_HOST_Obtaining_Audio_v1_0_Device_Audio_Stream_Details 0x00004247 // USB AUDIO1_0 HOST Obtaining Audio v1.0 Device Audio Stream Details
#define IDH_USB_AUDIO1_0_HOST_Obtaining_an_Audio_Stream    0x00004248 // USB AUDIO1_0 HOST Obtaining an Audio Stream
#define IDH_USB_AUDIO1_0_HOST_Audio_Stream_Event_Handling  0x00004249 // USB AUDIO1_0 HOST Audio Stream Event Handling
#define IDH_USB_AUDIO1_0_HOST_Enabling_Audio_Stream        0x0000424A // USB AUDIO1_0 HOST Enabling Audio Stream
#define IDH_USB_AUDIO1_0_HOST_Setting_the_Desired_Audio_Stream_Sampling_Rate 0x0000424B // USB AUDIO1_0 HOST Setting the Desired Audio Stream Sampling Rate
#define IDH_USB_AUDIO1_0_HOST_Audio_Data_Streaming         0x0000424C // USB AUDIO1_0 HOST Audio Data Streaming
#define IDH_USB_AUDIO1_0_HOST_Sending_Class_Specific_Control_Transfers 0x0000424D // USB AUDIO1_0 HOST Sending Class Specific Control Transfers
#define IDH_USB_AUDIO1_0_HOST_Configuring_the_Library      0x0000424E // USB AUDIO1_0 HOST Configuring the Library
#define IDH_USB_HOST_AUDIO_V1_ATTACH_LISTENERS_NUMBER      0x0000424F // USB_HOST_AUDIO_V1_ATTACH_LISTENERS_NUMBER
#define IDH_USB_HOST_AUDIO_V1_INSTANCES_NUMBER             0x00004250 // USB_HOST_AUDIO_V1_INSTANCES_NUMBER
#define IDH_USB_HOST_AUDIO_V1_STREAMING_INTERFACE_ALTERNATE_SETTINGS_NUMBER 0x00004251 // USB_HOST_AUDIO_V1_STREAMING_INTERFACE_ALTERNATE_SETTINGS_NUMBER
#define IDH_USB_HOST_AUDIO_V1_STREAMING_INTERFACES_NUMBER  0x00004252 // USB_HOST_AUDIO_V1_STREAMING_INTERFACES_NUMBER
#define IDH_USB_AUDIO1_0_HOST_Building_the_Library         0x00004253 // USB AUDIO1_0 HOST Building the Library
#define IDH_USB_AUDIO1_0_HOST_Library_Interface            0x00004254 // USB AUDIO1_0 HOST Library Interface
#define IDH_USB_HOST_AUDIO_V1_AttachEventHandlerSet_USB_HOST_AUDIO_V1_ATTACH_EVENT_HANDLER_uintptr_t 0x00004255 // USB_HOST_AUDIO_V1_AttachEventHandlerSet@USB_HOST_AUDIO_V1_ATTACH_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_AUDIO_V1_0_ControlRequest_USB_HOST_AUDIO_V1_0_OBJ_USB_HOST_AUDIO_V1_0_REQUEST_HA 0x00004256 // USB_HOST_AUDIO_V1_0_ControlRequest@USB_HOST_AUDIO_V1_0_OBJ@USB_HOST_AUDIO_V1_0_REQUEST_HANDLE *@USB_SETUP_PACKET *@void *@USB_HOST_AUDIO_V1_0_CONTROL_CALLBACK@uintptr_t
#define IDH_USB_HOST_AUDIO_V1_ControlEntityGetFirst_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_E 0x00004257 // USB_HOST_AUDIO_V1_ControlEntityGetFirst@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ *
#define IDH_USB_HOST_AUDIO_V1_ControlEntityGetNext_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_EN 0x00004258 // USB_HOST_AUDIO_V1_ControlEntityGetNext@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ *
#define IDH_USB_HOST_AUDIO_V1_DeviceObjHandleGet_USB_HOST_AUDIO_V1_OBJ 0x00004259 // USB_HOST_AUDIO_V1_DeviceObjHandleGet@USB_HOST_AUDIO_V1_OBJ
#define IDH_USB_HOST_AUDIO_V1_EntityObjectGet_USB_HOST_AUDIO_V1_OBJ_uint8_t_USB_HOST_AUDIO_V1_CONTROL 0x0000425A // USB_HOST_AUDIO_V1_EntityObjectGet@USB_HOST_AUDIO_V1_OBJ@uint8_t@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ*
#define IDH_USB_HOST_AUDIO_V1_EntityRequestCallbackSet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_ENTITY 0x0000425B // USB_HOST_AUDIO_V1_EntityRequestCallbackSet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_ENTITY_REQUEST_CALLBACK@uintptr_t
#define IDH_USB_HOST_AUDIO_V1_EntityTypeGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ENTITY_OB 0x0000425C // USB_HOST_AUDIO_V1_EntityTypeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelMuteExists_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CO 0x0000425D // USB_HOST_AUDIO_V1_FeatureUnitChannelMuteExists@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@uint8_t
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelMuteGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTR 0x0000425E // USB_HOST_AUDIO_V1_FeatureUnitChannelMuteGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@bool *
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelMuteSet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTR 0x0000425F // USB_HOST_AUDIO_V1_FeatureUnitChannelMuteSet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@bool *
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelNumbersGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CO 0x00004260 // USB_HOST_AUDIO_V1_FeatureUnitChannelNumbersGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeExists_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_ 0x00004261 // USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeExists@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@uint8_t
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CON 0x00004262 // USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@uint16_t *
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeSet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CON 0x00004263 // USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeSet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@uint16_t *
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitIDGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ENTITY 0x00004264 // USB_HOST_AUDIO_V1_FeatureUnitIDGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitSourceIDGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ 0x00004265 // USB_HOST_AUDIO_V1_FeatureUnitSourceIDGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_TerminalAssociationGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ 0x00004266 // USB_HOST_AUDIO_V1_TerminalAssociationGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_TerminalIDGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ENTITY_OB 0x00004267 // USB_HOST_AUDIO_V1_TerminalIDGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_TerminalInputChannelNumbersGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_ 0x00004268 // USB_HOST_AUDIO_V1_TerminalInputChannelNumbersGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_TerminalSourceIDGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ENT 0x00004269 // USB_HOST_AUDIO_V1_TerminalSourceIDGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_TerminalTypeGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_CONTROL_ENTITY_ 0x0000426A // USB_HOST_AUDIO_V1_TerminalTypeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_0_NumberOfStreamGroupsGet_USB_HOST_AUDIO_V1_0_OBJ 0x0000426B // USB_HOST_AUDIO_V1_0_NumberOfStreamGroupsGet@USB_HOST_AUDIO_V1_0_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamClose_USB_HOST_AUDIO_V1_STREAM_HANDLE 0x0000426C // USB_HOST_AUDIO_V1_StreamClose@USB_HOST_AUDIO_V1_STREAM_HANDLE
#define IDH_USB_HOST_AUDIO_V1_StreamEventHandlerSet_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1 0x0000426D // USB_HOST_AUDIO_V1_StreamEventHandlerSet@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_STREAM_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_AUDIO_V1_0_StreamDisable_USB_HOST_AUDIO_V1_0_STREAM_HANDLE_USB_HOST_AUDIO_V1_0_R 0x0000426E // USB_HOST_AUDIO_V1_0_StreamDisable@USB_HOST_AUDIO_V1_0_STREAM_HANDLE@USB_HOST_AUDIO_V1_0_REQUEST_HANDLE *
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceGetFirst_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_STRE 0x0000426F // USB_HOST_AUDIO_V1_StreamingInterfaceGetFirst@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ*
#define IDH_USB_HOST_AUDIO_V1_0_StreamEnable_USB_HOST_AUDIO_V1_0_STREAM_HANDLE_USB_HOST_AUDIO_V1_0_RE 0x00004270 // USB_HOST_AUDIO_V1_0_StreamEnable@USB_HOST_AUDIO_V1_0_STREAM_HANDLE@USB_HOST_AUDIO_V1_0_REQUEST_HANDLE *
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceGetNext_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_STREA 0x00004271 // USB_HOST_AUDIO_V1_StreamingInterfaceGetNext@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ*
#define IDH_USB_HOST_AUDIO_V1_0_StreamEventHandlerSet_USB_HOST_AUDIO_V1_0_STREAM_HANDLE_USB_HOST_AUDI 0x00004272 // USB_HOST_AUDIO_V1_0_StreamEventHandlerSet@USB_HOST_AUDIO_V1_0_STREAM_HANDLE@USB_HOST_AUDIO_V1_0_STREAM_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSet_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1 0x00004273 // USB_HOST_AUDIO_V1_StreamingInterfaceSet@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_0_StreamGetFirst_USB_HOST_AUDIO_V1_0_OBJ_uint8_t_USB_HOST_AUDIO_V1_0_ST 0x00004274 // USB_HOST_AUDIO_V1_0_StreamGetFirst@USB_HOST_AUDIO_V1_0_OBJ@uint8_t@USB_HOST_AUDIO_V1_0_STREAM_INFO *
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSettingGetFirst_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_ 0x00004275 // USB_HOST_AUDIO_V1_StreamingInterfaceSettingGetFirst@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ *
#define IDH_USB_HOST_AUDIO_V1_0_StreamGetNext_USB_HOST_AUDIO_V1_0_STREAM_OBJ_USB_HOST_AUDIO_V1_0_STRE 0x00004276 // USB_HOST_AUDIO_V1_0_StreamGetNext@USB_HOST_AUDIO_V1_0_STREAM_OBJ@USB_HOST_AUDIO_V1_0_STREAM_INFO *
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSettingGetNext_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V 0x00004277 // USB_HOST_AUDIO_V1_StreamingInterfaceSettingGetNext@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ *
#define IDH_USB_HOST_AUDIO_V1_0_StreamSamplingRateSet_USB_HOST_AUDIO_V1_0_STREAM_HANDLE_USB_HOST_AUDI 0x00004278 // USB_HOST_AUDIO_V1_0_StreamSamplingRateSet@USB_HOST_AUDIO_V1_0_STREAM_HANDLE@USB_HOST_AUDIO_V1_0_REQUEST_HANDLE *@uint32_t *
#define IDH_USB_HOST_AUDIO_V1_StreamOpen_USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ 0x00004279 // USB_HOST_AUDIO_V1_StreamOpen@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamRead_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1_STREAM_TRA 0x0000427A // USB_HOST_AUDIO_V1_StreamRead@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_AUDIO_V1_StreamWrite_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1_STREAM_TR 0x0000427B // USB_HOST_AUDIO_V1_StreamWrite@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceBitResolutionGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO 0x0000427C // USB_HOST_AUDIO_V1_StreamingInterfaceBitResolutionGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceChannelNumbersGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDI 0x0000427D // USB_HOST_AUDIO_V1_StreamingInterfaceChannelNumbersGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceDirectionGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_ 0x0000427E // USB_HOST_AUDIO_V1_StreamingInterfaceDirectionGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceFormatTagGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_ 0x0000427F // USB_HOST_AUDIO_V1_StreamingInterfaceFormatTagGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSamplingFrequenciesGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST 0x00004280 // USB_HOST_AUDIO_V1_StreamingInterfaceSamplingFrequenciesGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSamplingFrequencyTypeGet_USB_HOST_AUDIO_V1_OBJ_USB_HO 0x00004281 // USB_HOST_AUDIO_V1_StreamingInterfaceSamplingFrequencyTypeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceSubFrameSizeGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_ 0x00004282 // USB_HOST_AUDIO_V1_StreamingInterfaceSubFrameSizeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamingInterfaceTerminalLinkGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_ 0x00004283 // USB_HOST_AUDIO_V1_StreamingInterfaceTerminalLinkGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ@USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_StreamSamplingFrequencyGet_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUD 0x00004284 // USB_HOST_AUDIO_V1_StreamSamplingFrequencyGet@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint32_t *
#define IDH_USB_HOST_AUDIO_V1_StreamSamplingFrequencySet_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUD 0x00004285 // USB_HOST_AUDIO_V1_StreamSamplingFrequencySet@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint32_t *
#define IDH_USB_HOST_AUDIO_V1_0_StreamRead_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1_STREAM_T 0x00004286 // USB_HOST_AUDIO_V1_0_StreamRead@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_AUDIO_V1_0_StreamWrite_USB_HOST_AUDIO_V1_STREAM_HANDLE_USB_HOST_AUDIO_V1_STREAM_ 0x00004287 // USB_HOST_AUDIO_V1_0_StreamWrite@USB_HOST_AUDIO_V1_STREAM_HANDLE@USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_AUDIO_V1_TerminalInputChannelConfigGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V1_C 0x00004288 // USB_HOST_AUDIO_V1_TerminalInputChannelConfigGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeRangeGet_USB_HOST_AUDIO_V1_OBJ_USB_HOST_AUDIO_V 0x00004289 // USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeRangeGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@void *@size_t
#define IDH_USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeSubRangeNumbersGet_USB_HOST_AUDIO_V1_OBJ_USB_HO 0x0000428A // USB_HOST_AUDIO_V1_FeatureUnitChannelVolumeSubRangeNumbersGet@USB_HOST_AUDIO_V1_OBJ@USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ@USB_HOST_AUDIO_V1_REQUEST_HANDLE *@uint8_t@uint16_t *
#define IDH_USB_HOST_AUDIO_V1_ATTACH_EVENT_HANDLER         0x0000428B // USB_HOST_AUDIO_V1_ATTACH_EVENT_HANDLER
#define IDH_USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ           0x0000428C // USB_HOST_AUDIO_V1_CONTROL_ENTITY_OBJ
#define IDH_USB_HOST_AUDIO_V1_ENTITY_REQUEST_CALLBACK      0x0000428D // USB_HOST_AUDIO_V1_ENTITY_REQUEST_CALLBACK
#define IDH_USB_HOST_AUDIO_V1_EVENT                        0x0000428E // USB_HOST_AUDIO_V1_EVENT
#define IDH_USB_HOST_AUDIO_V1_OBJ                          0x0000428F // USB_HOST_AUDIO_V1_OBJ
#define IDH_USB_HOST_AUDIO_V1_REQUEST_HANDLE               0x00004290 // USB_HOST_AUDIO_V1_REQUEST_HANDLE
#define IDH_USB_HOST_AUDIO_V1_RESULT                       0x00004291 // USB_HOST_AUDIO_V1_RESULT
#define IDH_USB_HOST_AUDIO_V1_0_ATTACH_EVENT_HANDLER       0x00004292 // USB_HOST_AUDIO_V1_0_ATTACH_EVENT_HANDLER
#define IDH_USB_HOST_AUDIO_V1_STREAM_DIRECTION             0x00004293 // USB_HOST_AUDIO_V1_STREAM_DIRECTION
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT                 0x00004294 // USB_HOST_AUDIO_V1_STREAM_EVENT
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_HANDLER         0x00004295 // USB_HOST_AUDIO_V1_STREAM_EVENT_HANDLER
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_INTERFACE_SET_COMPLETE_DATA 0x00004296 // USB_HOST_AUDIO_V1_STREAM_EVENT_INTERFACE_SET_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_CONTROL_CALLBACK           0x00004297 // USB_HOST_AUDIO_V1_0_CONTROL_CALLBACK
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_READ_COMPLETE_DATA 0x00004298 // USB_HOST_AUDIO_V1_STREAM_EVENT_READ_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_EVENT                      0x00004299 // USB_HOST_AUDIO_V1_0_EVENT
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_RESPONSE        0x0000429A // USB_HOST_AUDIO_V1_STREAM_EVENT_RESPONSE
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_SAMPLING_RATE_SET_COMPLETE_DATA 0x0000429B // USB_HOST_AUDIO_V1_STREAM_EVENT_SAMPLING_RATE_SET_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_OBJ                        0x0000429C // USB_HOST_AUDIO_V1_0_OBJ
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_WRITE_COMPLETE_DATA 0x0000429D // USB_HOST_AUDIO_V1_STREAM_EVENT_WRITE_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_REQUEST_HANDLE             0x0000429E // USB_HOST_AUDIO_V1_0_REQUEST_HANDLE
#define IDH_USB_HOST_AUDIO_V1_STREAM_HANDLE                0x0000429F // USB_HOST_AUDIO_V1_STREAM_HANDLE
#define IDH_USB_HOST_AUDIO_V1_0_RESULT                     0x000042A0 // USB_HOST_AUDIO_V1_0_RESULT
#define IDH_USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE       0x000042A1 // USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_DIRECTION           0x000042A2 // USB_HOST_AUDIO_V1_0_STREAM_DIRECTION
#define IDH_USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ      0x000042A3 // USB_HOST_AUDIO_V1_STREAMING_INTERFACE_OBJ
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT               0x000042A4 // USB_HOST_AUDIO_V1_0_STREAM_EVENT
#define IDH_USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ 0x000042A5 // USB_HOST_AUDIO_V1_STREAMING_INTERFACE_SETTING_OBJ
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_DISABLE_COMPLETE_DATA 0x000042A6 // USB_HOST_AUDIO_V1_0_STREAM_EVENT_DISABLE_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_ENABLE_COMPLETE_DATA 0x000042A7 // USB_HOST_AUDIO_V1_0_STREAM_EVENT_ENABLE_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_HANDLER       0x000042A8 // USB_HOST_AUDIO_V1_0_STREAM_EVENT_HANDLER
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_READ_COMPLETE_DATA 0x000042A9 // USB_HOST_AUDIO_V1_0_STREAM_EVENT_READ_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_RESPONSE      0x000042AA // USB_HOST_AUDIO_V1_0_STREAM_EVENT_RESPONSE
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_WRITE_COMPLETE_DATA 0x000042AB // USB_HOST_AUDIO_V1_0_STREAM_EVENT_WRITE_COMPLETE_DATA
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_HANDLE              0x000042AC // USB_HOST_AUDIO_V1_0_STREAM_HANDLE
#define IDH_USB_HOST_AUDIO_V1_INTERFACE                    0x000042AD // USB_HOST_AUDIO_V1_INTERFACE
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_INFO                0x000042AE // USB_HOST_AUDIO_V1_0_STREAM_INFO
#define IDH_USB_HOST_AUDIO_V1_REQUEST_HANDLE_INVALID       0x000042AF // USB_HOST_AUDIO_V1_REQUEST_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_OBJ                 0x000042B0 // USB_HOST_AUDIO_V1_0_STREAM_OBJ
#define IDH_USB_HOST_AUDIO_V1_STREAM_HANDLE_INVALID        0x000042B1 // USB_HOST_AUDIO_V1_STREAM_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_RESULT              0x000042B2 // USB_HOST_AUDIO_V1_0_STREAM_RESULT
#define IDH_USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE_INVALID 0x000042B3 // USB_HOST_AUDIO_V1_STREAM_TRANSFER_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_TRANSFER_HANDLE     0x000042B4 // USB_HOST_AUDIO_V1_0_STREAM_TRANSFER_HANDLE
#define IDH_USB_HOST_AUDIO_V1_0_INTERFACE                  0x000042B5 // USB_HOST_AUDIO_V1_0_INTERFACE
#define IDH_USB_HOST_AUDIO_V1_0_REQUEST_HANDLE_INVALID     0x000042B6 // USB_HOST_AUDIO_V1_0_REQUEST_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_HANDLE_INVALID      0x000042B7 // USB_HOST_AUDIO_V1_0_STREAM_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_TRANSFER_HANDLE_INVALID 0x000042B8 // USB_HOST_AUDIO_V1_0_STREAM_TRANSFER_HANDLE_INVALID
#define IDH_USB_HOST_AUDIO_V1_0_AttachEventHandlerSet      0x000042B9 // USB_HOST_AUDIO_V1_0_AttachEventHandlerSet
#define IDH_USB_HOST_AUDIO_V1_0_DeviceObjHandleGet         0x000042BA // USB_HOST_AUDIO_V1_0_DeviceObjHandleGet
#define IDH_USB_HOST_AUDIO_V1_0_DIRECTION_IN               0x000042BB // USB_HOST_AUDIO_V1_0_DIRECTION_IN
#define IDH_USB_HOST_AUDIO_V1_0_DIRECTION_OUT              0x000042BC // USB_HOST_AUDIO_V1_0_DIRECTION_OUT
#define IDH_USB_HOST_AUDIO_V1_0_EVENT_ATTACH               0x000042BD // USB_HOST_AUDIO_V1_0_EVENT_ATTACH
#define IDH_USB_HOST_AUDIO_V1_0_EVENT_DETACH               0x000042BE // USB_HOST_AUDIO_V1_0_EVENT_DETACH
#define IDH_USB_HOST_AUDIO_V1_0_STREAM_EVENT_RESPONSE_NONE 0x000042BF // USB_HOST_AUDIO_V1_0_STREAM_EVENT_RESPONSE_NONE
#define IDH_USB_HOST_AUDIO_V1_0_StreamClose                0x000042C0 // USB_HOST_AUDIO_V1_0_StreamClose
#define IDH_USB_HOST_AUDIO_V1_0_StreamOpen                 0x000042C1 // USB_HOST_AUDIO_V1_0_StreamOpen
#define IDH_USB_HOST_AUDIO_V1_SAMPLING_FREQUENCIES_NUMBER  0x000042C2 // USB_HOST_AUDIO_V1_SAMPLING_FREQUENCIES_NUMBER
#define IDH_USB_HOST_AUDIO_V1_STREAM_EVENT_SAMPLING_RATE_GET_COMPLETE_DATA 0x000042C3 // USB_HOST_AUDIO_V1_STREAM_EVENT_SAMPLING_RATE_GET_COMPLETE_DATA
#define IDH_USB_AUDIO1_0_HOST_Files                        0x000042C4 // USB AUDIO1_0 HOST Files
#define IDH_usb_host_audio_v1_0_h                          0x000042C5 // usb_host_audio_v1_0.h
#define IDH_usb_host_audio_v1_0_config_template_h          0x000042C6 // usb_host_audio_v1_0_config_template.h
#define IDH_USB_CDC_Host_Library                           0x000042C7 // USB CDC Host Library
#define IDH_USB_CDC_HOST_Introduction                      0x000042C8 // USB CDC HOST Introduction
#define IDH_USB_CDC_HOST_Using_the_Library                 0x000042C9 // USB CDC HOST Using the Library
#define IDH_USB_CDC_HOST_Abstraction_Model                 0x000042CA // USB CDC HOST Abstraction Model
#define IDH_USB_CDC_HOST_Library_Overview                  0x000042CB // USB CDC HOST Library Overview
#define IDH_USB_CDC_HOST_How_the_Library_Works             0x000042CC // USB CDC HOST How the Library Works
#define IDH_USB_CDC_HOST_TPL_Table_Configuration_for_CDC_Devices 0x000042CD // USB CDC HOST TPL Table Configuration for CDC Devices
#define IDH_USB_CDC_HOST_Detecting_Device_Attach           0x000042CE // USB CDC HOST Detecting Device Attach
#define IDH_USB_CDC_HOST_Opening_the_CDC_Host_Client_Driver 0x000042CF // USB CDC HOST Opening the CDC Host Client Driver
#define IDH_USB_CDC_HOST_Sending_Class_specific_Control_Transfers 0x000042D0 // USB CDC HOST Sending Class-specific Control Transfers
#define IDH_USB_CDC_HOST_Reading_and_Writing_Data          0x000042D1 // USB CDC HOST Reading and Writing Data
#define IDH_USB_CDC_HOST_Event_Handling                    0x000042D2 // USB CDC HOST Event Handling
#define IDH_USB_CDC_HOST_Configuring_the_Library           0x000042D3 // USB CDC HOST Configuring the Library
#define IDH_USB_HOST_CDC_ATTACH_LISTENERS_NUMBER           0x000042D4 // USB_HOST_CDC_ATTACH_LISTENERS_NUMBER
#define IDH_USB_HOST_CDC_INSTANCES_NUMBER                  0x000042D5 // USB_HOST_CDC_INSTANCES_NUMBER
#define IDH_USB_CDC_HOST_Building_the_Library              0x000042D6 // USB CDC HOST Building the Library
#define IDH_USB_CDC_HOST_Library_Interface                 0x000042D7 // USB CDC HOST Library Interface
#define IDH_USB_HOST_CDC_Open_USB_HOST_CDC_OBJ             0x000042D8 // USB_HOST_CDC_Open@USB_HOST_CDC_OBJ
#define IDH_USB_HOST_CDC_Close_USB_HOST_CDC_HANDLE         0x000042D9 // USB_HOST_CDC_Close@USB_HOST_CDC_HANDLE
#define IDH_USB_HOST_CDC_AttachEventHandlerSet_USB_HOST_CDC_ATTACH_EVENT_HANDLER_uintptr_t 0x000042DA // USB_HOST_CDC_AttachEventHandlerSet@USB_HOST_CDC_ATTACH_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_CDC_EventHandlerSet_USB_HOST_CDC_HANDLE_USB_HOST_CDC_EVENT_HANDLER_uintptr_t 0x000042DB // USB_HOST_CDC_EventHandlerSet@USB_HOST_CDC_HANDLE@USB_HOST_CDC_EVENT_HANDLER@uintptr_t
#define IDH_USB_HOST_CDC_DeviceObjHandleGet_USB_HOST_CDC_OBJ 0x000042DC // USB_HOST_CDC_DeviceObjHandleGet@USB_HOST_CDC_OBJ
#define IDH_USB_HOST_CDC_Read_USB_HOST_CDC_HANDLE_USB_HOST_CDC_TRANSFER_HANDLE___void___size_t 0x000042DD // USB_HOST_CDC_Read@USB_HOST_CDC_HANDLE@USB_HOST_CDC_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_CDC_SerialStateNotificationGet_USB_HOST_CDC_HANDLE_USB_HOST_CDC_TRANSFER_HANDLE_ 0x000042DE // USB_HOST_CDC_SerialStateNotificationGet@USB_HOST_CDC_HANDLE@USB_HOST_CDC_TRANSFER_HANDLE *@USB_CDC_SERIAL_STATE *
#define IDH_USB_HOST_CDC_Write_USB_HOST_CDC_HANDLE_USB_HOST_CDC_TRANSFER_HANDLE___void___size_t 0x000042DF // USB_HOST_CDC_Write@USB_HOST_CDC_HANDLE@USB_HOST_CDC_TRANSFER_HANDLE *@void *@size_t
#define IDH_USB_HOST_CDC_ACM_BreakSend_USB_HOST_CDC_HANDLE_USB_HOST_CDC_REQUEST_HANDLE___uint16_t 0x000042E0 // USB_HOST_CDC_ACM_BreakSend@USB_HOST_CDC_HANDLE@USB_HOST_CDC_REQUEST_HANDLE *@uint16_t
#define IDH_USB_HOST_CDC_ACM_ControlLineStateSet_USB_HOST_CDC_HANDLE_USB_HOST_CDC_REQUEST_HANDLE___US 0x000042E1 // USB_HOST_CDC_ACM_ControlLineStateSet@USB_HOST_CDC_HANDLE@USB_HOST_CDC_REQUEST_HANDLE *@USB_CDC_CONTROL_LINE_STATE *
#define IDH_USB_HOST_CDC_ACM_LineCodingGet_USB_HOST_CDC_HANDLE_USB_HOST_CDC_REQUEST_HANDLE___USB_CDC_ 0x000042E2 // USB_HOST_CDC_ACM_LineCodingGet@USB_HOST_CDC_HANDLE@USB_HOST_CDC_REQUEST_HANDLE *@USB_CDC_LINE_CODING *
#define IDH_USB_HOST_CDC_ACM_LineCodingSet_USB_HOST_CDC_HANDLE_USB_HOST_CDC_REQUEST_HANDLE___USB_CDC_ 0x000042E3 // USB_HOST_CDC_ACM_LineCodingSet@USB_HOST_CDC_HANDLE@USB_HOST_CDC_REQUEST_HANDLE *@USB_CDC_LINE_CODING *
#define IDH_USB_HOST_CDC_EVENT                             0x000042E4 // USB_HOST_CDC_EVENT
#define IDH_USB_HOST_CDC_RESULT                            0x000042E5 // USB_HOST_CDC_RESULT
#define IDH_USB_HOST_CDC_TRANSFER_HANDLE                   0x000042E6 // USB_HOST_CDC_TRANSFER_HANDLE
#define IDH_USB_HOST_CDC_TRANSFER_HANDLE_INVALID           0x000042E7 // USB_HOST_CDC_TRANSFER_HANDLE_INVALID
#define IDH_USB_HOST_CDC_ATTACH_EVENT_HANDLER              0x000042E8 // USB_HOST_CDC_ATTACH_EVENT_HANDLER
#define IDH_USB_HOST_CDC_EVENT_ACM_GET_LINE_CODING_COMPLETE_DATA 0x000042E9 // USB_HOST_CDC_EVENT_ACM_GET_LINE_CODING_COMPLETE_DATA
#define IDH_USB_HOST_CDC_HANDLE                            0x000042EA // USB_HOST_CDC_HANDLE
#define IDH_USB_HOST_CDC_EVENT_ACM_SEND_BREAK_COMPLETE_DATA 0x000042EB // USB_HOST_CDC_EVENT_ACM_SEND_BREAK_COMPLETE_DATA
#define IDH_USB_HOST_CDC_EVENT_ACM_SET_CONTROL_LINE_STATE_COMPLETE_DATA 0x000042EC // USB_HOST_CDC_EVENT_ACM_SET_CONTROL_LINE_STATE_COMPLETE_DATA
#define IDH_USB_HOST_CDC_EVENT_ACM_SET_LINE_CODING_COMPLETE_DATA 0x000042ED // USB_HOST_CDC_EVENT_ACM_SET_LINE_CODING_COMPLETE_DATA
#define IDH_USB_HOST_CDC_EVENT_HANDLER                     0x000042EE // USB_HOST_CDC_EVENT_HANDLER
#define IDH_USB_HOST_CDC_EVENT_READ_COMPLETE_DATA          0x000042EF // USB_HOST_CDC_EVENT_READ_COMPLETE_DATA
#define IDH_USB_HOST_CDC_EVENT_RESPONSE                    0x000042F0 // USB_HOST_CDC_EVENT_RESPONSE
#define IDH_USB_HOST_CDC_EVENT_SERIAL_STATE_NOTIFICATION_RECEIVED_DATA 0x000042F1 // USB_HOST_CDC_EVENT_SERIAL_STATE_NOTIFICATION_RECEIVED_DATA
#define IDH_USB_HOST_CDC_EVENT_WRITE_COMPLETE_DATA         0x000042F2 // USB_HOST_CDC_EVENT_WRITE_COMPLETE_DATA
#define IDH_USB_HOST_CDC_OBJ                               0x000042F3 // USB_HOST_CDC_OBJ
#define IDH_USB_HOST_CDC_REQUEST_HANDLE                    0x000042F4 // USB_HOST_CDC_REQUEST_HANDLE
#define IDH_USB_HOST_CDC_INTERFACE                         0x000042F5 // USB_HOST_CDC_INTERFACE
#define IDH_USB_HOST_CDC_REQUEST_HANDLE_INVALID            0x000042F6 // USB_HOST_CDC_REQUEST_HANDLE_INVALID
#define IDH_USB_HOST_CDC_HANDLE_INVALID                    0x000042F7 // USB_HOST_CDC_HANDLE_INVALID
#define IDH_USB_CDC_HOST_Files                             0x000042F8 // USB CDC HOST Files
#define IDH_usb_host_cdc_h                                 0x000042F9 // usb_host_cdc.h
#define IDH_usb_host_cdc_acm_h                             0x000042FA // usb_host_cdc_acm.h
#define IDH_usb_host_cdc_config_template_h                 0x000042FB // usb_host_cdc_config_template.h
#define IDH_USB_HID_Host_Mouse_Driver_Library              0x000042FC // USB HID Host Mouse Driver Library
#define IDH_USB_HID_HOST_MOUSE_Introduction                0x000042FD // USB HID HOST MOUSE Introduction
#define IDH_USB_HID_HOST_MOUSE_Using_the_Library           0x000042FE // USB HID HOST MOUSE Using the Library
#define IDH_USB_HID_HOST_MOUSE_Library_Architecture        0x000042FF // USB HID HOST MOUSE Library Architecture
#define IDH_USB_HID_HOST_MOUSE_Abstraction_Model           0x00004300 // USB HID HOST MOUSE Abstraction Model
#define IDH_USB_HID_HOST_MOUSE_How_the_Library_Works       0x00004301 // USB HID HOST MOUSE How the Library Works
#define IDH_USB_HID_HOST_MOUSE_HID_Device_TPL_Table_Configuration 0x00004302 // USB HID HOST MOUSE HID Device TPL Table Configuration
#define IDH_USB_HID_HOST_MOUSE_Detecting_Device_Attach     0x00004303 // USB HID HOST MOUSE Detecting Device Attach
#define IDH_USB_HID_HOST_MOUSE_Mouse_Data_Event_Handling   0x00004304 // USB HID HOST MOUSE Mouse Data Event Handling
#define IDH_USB_HID_HOST_MOUSE_Configuring_the_Library     0x00004305 // USB HID HOST MOUSE Configuring the Library
#define IDH_USB_HID_GLOBAL_PUSH_POP_STACK_SIZE             0x00004306 // USB_HID_GLOBAL_PUSH_POP_STACK_SIZE
#define IDH_USB_HOST_HID_INSTANCES_NUMBER                  0x00004307 // USB_HOST_HID_INSTANCES_NUMBER
#define IDH_USB_HOST_HID_INTERRUPT_IN_ENDPOINTS_NUMBER     0x00004308 // USB_HOST_HID_INTERRUPT_IN_ENDPOINTS_NUMBER
#define IDH_USB_HOST_HID_MOUSE_BUTTONS_NUMBER              0x00004309 // USB_HOST_HID_MOUSE_BUTTONS_NUMBER
#define IDH_USB_HOST_HID_USAGE_DRIVER_SUPPORT_NUMBER       0x0000430A // USB_HOST_HID_USAGE_DRIVER_SUPPORT_NUMBER
#define IDH_USB_HID_HOST_MOUSE_Building_the_Library        0x0000430B // USB HID HOST MOUSE Building the Library
#define IDH_USB_HID_HOST_MOUSE_Library_Interface           0x0000430C // USB HID HOST MOUSE Library Interface
#define IDH_USB_HOST_HID_MOUSE_EventHandlerSet_USB_HOST_HID_MOUSE_EVENT_HANDLER 0x0000430D // USB_HOST_HID_MOUSE_EventHandlerSet@USB_HOST_HID_MOUSE_EVENT_HANDLER
#define IDH__USB_HOST_HID_MOUSE_EventHandler_USB_HOST_HID_OBJ_HANDLE_USB_HOST_HID_EVENT_void__ 0x0000430E // _USB_HOST_HID_MOUSE_EventHandler@USB_HOST_HID_OBJ_HANDLE@USB_HOST_HID_EVENT@void *
#define IDH__USB_HOST_HID_MOUSE_Task_USB_HOST_HID_OBJ_HANDLE 0x0000430F // _USB_HOST_HID_MOUSE_Task@USB_HOST_HID_OBJ_HANDLE
#define IDH_USB_HOST_HID_MOUSE_DATA                        0x00004310 // USB_HOST_HID_MOUSE_DATA
#define IDH_USB_HOST_HID_MOUSE_EVENT                       0x00004311 // USB_HOST_HID_MOUSE_EVENT
#define IDH_USB_HOST_HID_MOUSE_EVENT_HANDLER               0x00004312 // USB_HOST_HID_MOUSE_EVENT_HANDLER
#define IDH_USB_HOST_HID_MOUSE_HANDLE                      0x00004313 // USB_HOST_HID_MOUSE_HANDLE
#define IDH_USB_HOST_HID_MOUSE_RESULT                      0x00004314 // USB_HOST_HID_MOUSE_RESULT
#define IDH_USB_HOST_HID_MOUSE_RESULT_MIN                  0x00004315 // USB_HOST_HID_MOUSE_RESULT_MIN
#define IDH_USB_HOST_HID_MOUSE_HANDLE_INVALID              0x00004316 // USB_HOST_HID_MOUSE_HANDLE_INVALID
#define IDH_USB_HID_HOST_MOUSE_Files                       0x00004317 // USB HID HOST MOUSE Files
#define IDH_usb_host_hid_mouse_h                           0x00004318 // usb_host_hid_mouse.h
#define IDH_usb_host_hid_config_template_h                 0x00004319 // usb_host_hid_config_template.h
#define IDH_USB_Hub_Host_Client_Driver_Library             0x0000431A // USB Hub Host Client Driver Library
#define IDH_USB_HUB_HOST_Introduction                      0x0000431B // USB HUB HOST Introduction
#define IDH_USB_HUB_HOST_Abstraction_Model                 0x0000431C // USB HUB HOST Abstraction Model
#define IDH_USB_HUB_HOST_Library_Architecture              0x0000431D // USB HUB HOST Library Architecture
#define IDH_USB_HUB_HOST_Using_the_Library                 0x0000431E // USB HUB HOST Using the Library
#define IDH_USB_HUB_HOST_How_the_Library_Works             0x0000431F // USB HUB HOST How the Library Works
#define IDH_USB_HUB_HOST_Hub_TPL_Table_Configuration       0x00004320 // USB HUB HOST Hub TPL Table Configuration
#define IDH_USB_HUB_HOST_USB_Host_Hub_Driver_Test_Results  0x00004321 // USB HUB HOST USB Host Hub Driver Test Results
#define IDH_USB_HUB_HOST_Configuring_the_Library           0x00004322 // USB HUB HOST Configuring the Library
#define IDH_USB_HOST_HUB_INSTANCES_NUMBER                  0x00004323 // USB_HOST_HUB_INSTANCES_NUMBER
#define IDH_USB_HOST_HUB_PORTS_NUMBER                      0x00004324 // USB_HOST_HUB_PORTS_NUMBER
#define IDH_USB_HUB_HOST_Building_the_Library              0x00004325 // USB HUB HOST Building the Library
#define IDH_USB_HUB_HOST_Library_Interface                 0x00004326 // USB HUB HOST Library Interface
#define IDH_USB_HOST_HUB_INTERFACE                         0x00004327 // USB_HOST_HUB_INTERFACE
#define IDH_USB_HUB_HOST_Files                             0x00004328 // USB HUB HOST Files
#define IDH_usb_host_hub_h                                 0x00004329 // usb_host_hub.h
#define IDH_usb_host_hub_config_template_h                 0x0000432A // usb_host_hub_config_template.h
#define IDH_USB_MSD_Host_Library                           0x0000432B // USB MSD Host Library
#define IDH_USB_MSD_HOST_Introduction                      0x0000432C // USB MSD HOST Introduction
#define IDH_USB_MSD_HOST_Using_the_Library                 0x0000432D // USB MSD HOST Using the Library
#define IDH_USB_MSD_HOST_Library_Architecture              0x0000432E // USB MSD HOST Library Architecture
#define IDH_USB_MSD_HOST_Abstraction_Model                 0x0000432F // USB MSD HOST Abstraction Model
#define IDH_USB_MSD_HOST_How_the_Library_Works             0x00004330 // USB MSD HOST How the Library Works
#define IDH_USB_MSD_HOST_MSD_TPL_Table_Configuration       0x00004331 // USB MSD HOST MSD TPL Table Configuration
#define IDH_USB_MSD_HOST_Data_Transfer                     0x00004332 // USB MSD HOST Data Transfer
#define IDH_USB_MSD_HOST_Configuring_the_Library           0x00004333 // USB MSD HOST Configuring the Library
#define IDH_USB_HOST_MSD_INSTANCES_NUMBER                  0x00004334 // USB_HOST_MSD_INSTANCES_NUMBER
#define IDH_USB_HOST_MSD_LUNS_NUMBER                       0x00004335 // USB_HOST_MSD_LUNS_NUMBER
#define IDH_USB_MSD_HOST_Building_the_Library              0x00004336 // USB MSD HOST Building the Library
#define IDH_USB_MSD_HOST_Library_Interface                 0x00004337 // USB MSD HOST Library Interface
#define IDH_USB_HOST_MSD_Transfer_USB_HOST_MSD_LUN_HANDLE_uint8_t___uint8_t_void___size_t_USB_HOST_MS 0x00004338 // USB_HOST_MSD_Transfer@USB_HOST_MSD_LUN_HANDLE@uint8_t *@uint8_t@void *@size_t@USB_HOST_MSD_TRANSFER_DIRECTION@USB_HOST_MSD_TRANSFER_CALLBACK@uintptr_t
#define IDH_USB_HOST_MSD_TransferErrorTasks_USB_HOST_MSD_LUN_HANDLE 0x00004339 // USB_HOST_MSD_TransferErrorTasks@USB_HOST_MSD_LUN_HANDLE
#define IDH_USB_HOST_MSD_RESULT                            0x0000433A // USB_HOST_MSD_RESULT
#define IDH_USB_HOST_MSD_TRANSFER_CALLBACK                 0x0000433B // USB_HOST_MSD_TRANSFER_CALLBACK
#define IDH_USB_HOST_MSD_TRANSFER_DIRECTION                0x0000433C // USB_HOST_MSD_TRANSFER_DIRECTION
#define IDH_USB_HOST_MSD_TRANSFER_HANDLE                   0x0000433D // USB_HOST_MSD_TRANSFER_HANDLE
#define IDH_USB_HOST_MSD_INTERFACE                         0x0000433E // USB_HOST_MSD_INTERFACE
#define IDH_USB_HOST_MSD_TRANSFER_HANDLE_INVALID           0x0000433F // USB_HOST_MSD_TRANSFER_HANDLE_INVALID
#define IDH_USB_HOST_MSD_LUN_HANDLE                        0x00004340 // USB_HOST_MSD_LUN_HANDLE
#define IDH_USB_HOST_MSD_LUN_HANDLE_INVALID                0x00004341 // USB_HOST_MSD_LUN_HANDLE_INVALID
#define IDH_USB_HOST_MSD_ERROR_CODE                        0x00004342 // USB_HOST_MSD_ERROR_CODE
#define IDH_USB_MSD_HOST_Files                             0x00004343 // USB MSD HOST Files
#define IDH_usb_host_msd_h                                 0x00004344 // usb_host_msd.h
#define IDH_usb_host_msd_config_template_h                 0x00004345 // usb_host_msd_config_template.h
#define IDH_Third_Party_Library_Help                       0x00004346 // Third-Party Library Help
#define IDH_Third_Party_Library_Overview                   0x00004347 // Third-Party Library Overview
#define IDH_3RDPARTY_OVERVIEW_Introduction                 0x00004348 // 3RDPARTY OVERVIEW Introduction
#define IDH_3RDPARTY_OVERVIEW_SW_License_Agreement         0x00004349 // 3RDPARTY OVERVIEW SW License Agreement
#define IDH_Decoder_Library_Help                           0x0000434A // Decoder Library Help
#define IDH_3RDPARTY_DECODER_Introduction                  0x0000434B // 3RDPARTY DECODER Introduction
#define IDH_Express_Logic_ThreadX_Help                     0x0000434C // Express Logic ThreadX Help
#define IDH_3RDPARTY_THREADX_Introduction                  0x0000434D // 3RDPARTY THREADX Introduction
#define IDH_FreeRTOS_Library_Help                          0x0000434E // FreeRTOS Library Help
#define IDH_3RDPARTY_FREERTOS_Introduction                 0x0000434F // 3RDPARTY FREERTOS Introduction
#define IDH_InterNiche_Help                                0x00004350 // InterNiche Help
#define IDH_3RDPARTY_INICHE_Introduction                   0x00004351 // 3RDPARTY INICHE Introduction
#define IDH_iReasoning_MIB_Browser                         0x00004352 // iReasoning MIB Browser
#define IDH_3RDPARTY_iREASONING_Introduction               0x00004353 // 3RDPARTY iREASONING Introduction
#define IDH_3RDPARTY_iREASONING_Getting_Started            0x00004354 // 3RDPARTY iREASONING Getting Started
#define IDH_3RDPARTY_iREASONING_Configuring_the_Browser    0x00004355 // 3RDPARTY iREASONING Configuring the Browser
#define IDH_3RDPARTY_iREASONING_SNMP_Operations            0x00004356 // 3RDPARTY iREASONING SNMP Operations
#define IDH_3RDPARTY_iREASONING_Get_Operation              0x00004357 // 3RDPARTY iREASONING Get Operation
#define IDH_3RDPARTY_iREASONING_Get_Next_Operation         0x00004358 // 3RDPARTY iREASONING Get_Next Operation
#define IDH_3RDPARTY_iREASONING_Get_Bulk_Operation         0x00004359 // 3RDPARTY iREASONING Get_Bulk Operation
#define IDH_3RDPARTY_iREASONING_Set_Operation              0x0000435A // 3RDPARTY iREASONING Set Operation
#define IDH_3RDPARTY_iREASONING_Trap_Test                  0x0000435B // 3RDPARTY iREASONING Trap Test
#define IDH_3RDPARTY_iREASONING_HTTP_Configuration         0x0000435C // 3RDPARTY iREASONING HTTP Configuration
#define IDH_Micrium_Library_Help                           0x0000435D // Micrium Library Help
#define IDH_3RDPARTY_MICRIUM_Introduction                  0x0000435E // 3RDPARTY MICRIUM Introduction
#define IDH_OPENRTOS_Library_Help                          0x0000435F // OPENRTOS Library Help
#define IDH_3RDPARTY_OPENRTOS_Introduction                 0x00004360 // 3RDPARTY OPENRTOS Introduction
#define IDH_SEGGER_EMBOS_Library_Help                      0x00004361 // SEGGER EMBOS Library Help
#define IDH_3RDPARTY_EMBOS_Introduction                    0x00004362 // 3RDPARTY EMBOS Introduction
#define IDH_SEGGER_EMWIN_Graphics_Library_Help             0x00004363 // SEGGER EMWIN Graphics Library Help
#define IDH_SEGGER_EMWIN_Introduction                      0x00004364 // SEGGER EMWIN Introduction
#define IDH_SEGGER_EMWIN_Using_the_Library                 0x00004365 // SEGGER EMWIN Using the Library
#define IDH_SEGGER_EMWIN_Abstraction_Model                 0x00004366 // SEGGER EMWIN Abstraction Model
#define IDH_SEGGER_EMWIN_Library_Overview                  0x00004367 // SEGGER EMWIN Library Overview
#define IDH_SEGGER_EMWIN_MW_How_the_Library_Works__Middleware_ 0x00004368 // SEGGER EMWIN MW How the Library Works (Middleware)
#define IDH_SEGGER_EMWIN_MW_Setup                          0x00004369 // SEGGER EMWIN MW Setup
#define IDH_SEGGER_EMWIN_Configuring_the_Library___Driver  0x0000436A // SEGGER EMWIN Configuring the Library - Driver
#define IDH_SEGGER_EMWIN_Library_Interface                 0x0000436B // SEGGER EMWIN Library Interface
#define IDH_SEGGER_EMWIN_SEGGER_Utility_Tools              0x0000436C // SEGGER EMWIN SEGGER Utility Tools
#define IDH_SEGGER_EMWIN_GUIBuilder                        0x0000436D // SEGGER EMWIN GUIBuilder
#define IDH_SEGGER_EMWIN_Binary_to_C_Converter             0x0000436E // SEGGER EMWIN Binary to C Converter
#define IDH_SEGGER_EMWIN_UTF_8_Text_to_C_Converter         0x0000436F // SEGGER EMWIN UTF-8 Text to C Converter
#define IDH_SEGGER_EMWIN_Bitmap_Converter                  0x00004370 // SEGGER EMWIN Bitmap Converter
#define IDH_SEGGER_EMWIN_Font_Converter                    0x00004371 // SEGGER EMWIN Font Converter
#define IDH_SEGGER_EMWIN_JPEG_to_Movie_Converter           0x00004372 // SEGGER EMWIN JPEG to Movie Converter
#define IDH_SEGGER_EMWIN_emWin_VNC_Client                  0x00004373 // SEGGER EMWIN emWin VNC Client
#define IDH_SEGGER_EMWIN_emWin_SPY                         0x00004374 // SEGGER EMWIN emWin SPY
#define IDH_SEGGER_EMWIN_emWin_Windows_View                0x00004375 // SEGGER EMWIN emWin Windows View
#define IDH_GUI_and_Touch_Wrapper_Library_for_Segger_emWin 0x00004376 // GUI and Touch Wrapper Library for Segger emWin
#define IDH_GUI_TOUCH_WRAPPER_Introduction                 0x00004377 // GUI TOUCH WRAPPER Introduction
#define IDH_GUI_TOUCH_WRAPPER_Using_the_Library            0x00004378 // GUI TOUCH WRAPPER Using the Library
#define IDH_GUI_TOUCH_WRAPPER_Abstraction_Model            0x00004379 // GUI TOUCH WRAPPER Abstraction Model
#define IDH_GUI_TOUCH_WRAPPER_Library_Overview             0x0000437A // GUI TOUCH WRAPPER Library Overview
#define IDH_GUI_TOUCH_WRAPPER_How_the_Library_Works        0x0000437B // GUI TOUCH WRAPPER How the Library Works
#define IDH_GUI_TOUCH_WRAPPER_Initializing_the_GUI_and_Touch_Wrappers 0x0000437C // GUI TOUCH WRAPPER Initializing the GUI and Touch Wrappers
#define IDH_GUI_TOUCH_WRAPPER_Touch_Wrapper_Setup          0x0000437D // GUI TOUCH WRAPPER Touch Wrapper Setup
#define IDH_GUI_TOUCH_WRAPPER_GUI_Wrapper_Setup            0x0000437E // GUI TOUCH WRAPPER GUI Wrapper Setup
#define IDH_GUI_TOUCH_WRAPPER_GUI_Wrapper_Screen_Change    0x0000437F // GUI TOUCH WRAPPER GUI Wrapper Screen Change
#define IDH_GUI_TOUCH_WRAPPER_Configuring_the_Library      0x00004380 // GUI TOUCH WRAPPER Configuring the Library
#define IDH_GUI_TOUCH_WRAPPER_Building_the_Library         0x00004381 // GUI TOUCH WRAPPER Building the Library
#define IDH_GUI_TOUCH_WRAPPER_Library_Interface            0x00004382 // GUI TOUCH WRAPPER Library Interface
#define IDH_emWin_GuiInitialize                            0x00004383 // emWin_GuiInitialize
#define IDH_emWin_GuiScreenChange_int32_t                  0x00004384 // emWin_GuiScreenChange@int32_t
#define IDH_emWin_GuiScreenInitializeRegister_EMWIN_GUI_SCREEN_INITIALIZE 0x00004385 // emWin_GuiScreenInitializeRegister@EMWIN_GUI_SCREEN_INITIALIZE
#define IDH_emWin_GuiScreenRegister_int32_t_EMWIN_GUI_SCREEN_CREATE 0x00004386 // emWin_GuiScreenRegister@int32_t@EMWIN_GUI_SCREEN_CREATE
#define IDH_emWin_GuiStartScreenSet_int32_t                0x00004387 // emWin_GuiStartScreenSet@int32_t
#define IDH_emWin_GuiTasks                                 0x00004388 // emWin_GuiTasks
#define IDH_emWin_GuiScreenEnd_int32_t                     0x00004389 // emWin_GuiScreenEnd@int32_t
#define IDH_emWin_GuiScreenGet_int32_t                     0x0000438A // emWin_GuiScreenGet@int32_t
#define IDH_EMWIN_GUI_SCREEN_CREATE                        0x0000438B // EMWIN_GUI_SCREEN_CREATE
#define IDH_EMWIN_GUI_SCREEN_INITIALIZE                    0x0000438C // EMWIN_GUI_SCREEN_INITIALIZE
#define IDH_emWin_TouchInitialize_SYS_MODULE_INIT___const  0x0000438D // emWin_TouchInitialize@SYS_MODULE_INIT * const
#define IDH_emWin_TouchMailBoxCreate                       0x0000438E // emWin_TouchMailBoxCreate
#define IDH_EMWIN_TOUCH_INIT                               0x0000438F // EMWIN_TOUCH_INIT
#define IDH_SEGGER_EMWIN_Using_SEGGER_emWin_with_MPLAB_Harmony 0x00004390 // SEGGER EMWIN Using SEGGER emWin with MPLAB Harmony
#define IDH_SEGGER_EMWIN_Configuration_Files               0x00004391 // SEGGER EMWIN Configuration Files
#define IDH_SEGGER_EMWIN_Integrating_SEGGER_emWin_and_MPLAB_Harmony 0x00004392 // SEGGER EMWIN Integrating SEGGER emWin and MPLAB Harmony
#define IDH_SEGGER_EMWIN_MPLAB_Harmony_Configurator__MHC_  0x00004393 // SEGGER EMWIN MPLAB Harmony Configurator (MHC)
#define IDH_SEGGER_EMWIN_LCD_Integration                   0x00004394 // SEGGER EMWIN LCD Integration
#define IDH_SEGGER_EMWIN_Touch_Integration                 0x00004395 // SEGGER EMWIN Touch Integration
#define IDH_SEGGER_EMWIN_SEGGER_emWin_Event_Handling       0x00004396 // SEGGER EMWIN SEGGER emWin Event Handling
#define IDH_SEGGER_EMWIN_GUI_Resource_Management           0x00004397 // SEGGER EMWIN GUI Resource Management
#define IDH_SEGGER_EMWIN_Start_to_End_Example              0x00004398 // SEGGER EMWIN Start to End Example
#define IDH_SEGGER_EMWIN_Hardware_Requirements             0x00004399 // SEGGER EMWIN Hardware Requirements
#define IDH_SEGGER_EMWIN_Software_Requirements             0x0000439A // SEGGER EMWIN Software Requirements
#define IDH_SEGGER_EMWIN_SEGGER_emWin_GUI_Application_Design_Process 0x0000439B // SEGGER EMWIN SEGGER emWin GUI Application Design Process
#define IDH_SEGGER_EMWIN_Configuring_the_Hardware          0x0000439C // SEGGER EMWIN Configuring the Hardware
#define IDH_SEGGER_EMWIN_SEGGER_emWin_GUIBuilder_Example   0x0000439D // SEGGER EMWIN SEGGER emWin GUIBuilder Example
#define IDH_SEGGER_EMWIN_Creating_a_New_SEGGER_emWin_Application_Within_MPLAB_Harmony 0x0000439E // SEGGER EMWIN Creating a New SEGGER emWin Application Within MPLAB Harmony
#define IDH_SEGGER_EMWIN_Loading_the_GUIBuilder_Output_into_the_MPLAB_Harmony_Project 0x0000439F // SEGGER EMWIN Loading the GUIBuilder Output into the MPLAB Harmony Project
#define IDH_SEGGER_EMWIN_MPLAB_Integrating_the_GUIBuilder_Output_with_MPLAB_Harmony 0x000043A0 // SEGGER EMWIN MPLAB Integrating the GUIBuilder Output with MPLAB Harmony
#define IDH_SEGGER_EMWIN_Building_and_Program_the_Application 0x000043A1 // SEGGER EMWIN Building and Program the Application
#define IDH_SEGGER_EMWIN_Demonstration_Output              0x000043A2 // SEGGER EMWIN Demonstration Output
#define IDH_wolfMQTT_Library_Help                          0x000043A3 // wolfMQTT Library Help
#define IDH_3RDPARTY_WOLFMQTT_Introduction                 0x000043A4 // 3RDPARTY WOLFMQTT Introduction
#define IDH_wolfSSL_Library_Help                           0x000043A5 // wolfSSL Library Help
#define IDH_3RDPARTY_WOLFSSL_Introduction                  0x000043A6 // 3RDPARTY WOLFSSL Introduction
#define IDH_HARMONY_Utilities                              0x000043A7 // HARMONY Utilities
#define IDH_MIB2BIB_Microchip_MIB_Compiler                 0x000043A8 // MIB2BIB Microchip MIB Compiler
#define IDH_MIB2BIB_mib2bib_jar_Run_time_Error_Codes       0x000043A9 // MIB2BIB mib2bib.jar Run-time Error Codes
#define IDH_MPFS2_Utility                                  0x000043AA // MPFS2 Utility
#define IDH_MPFS2_Introduction                             0x000043AB // MPFS2 Introduction
#define IDH_MPFS2_Building_MPFS2_Images                    0x000043AC // MPFS2 Building MPFS2 Images
#define IDH_MPFS2_Uploading_Prebuilt_MPFS2_Images          0x000043AD // MPFS2 Uploading Prebuilt MPFS2 Images
#define IDH_MPFS2_Advanced_MPFS2_Settings                  0x000043AE // MPFS2 Advanced MPFS2 Settings
#define IDH_MPFS2_MPFS2_Command_Line_Options               0x000043AF // MPFS2 MPFS2 Command Line Options
#define IDH_MPFS2_MPFS2_Upload_Settings                    0x000043B0 // MPFS2 MPFS2 Upload Settings
#define IDH_TCP_IP_Discoverer_Utility                      0x000043B1 // TCP/IP Discoverer Utility
#define IDH_WiFi_Utilities                                 0x000043B2 // WiFi Utilities
#define IDH_WINC1500_Firmware_Update_Guide                 0x000043B3 // WINC1500 Firmware Update Guide
#define IDH_DRV_WINC1500_FUG_Introduction                  0x000043B4 // DRV WINC1500 FUG Introduction
#define IDH_DRV_WINC1500_FUG_Prerequisites                 0x000043B5 // DRV WINC1500 FUG Prerequisites
#define IDH_DRV_WINC1500_FUG_Hardware_Prerequisites        0x000043B6 // DRV WINC1500 FUG Hardware Prerequisites
#define IDH_DRV_WINC1500_FUG_Software_Prerequisites_for_Windows 0x000043B7 // DRV WINC1500 FUG Software Prerequisites for Windows
#define IDH_DRV_WINC1500_FUG_FW_Root_Cert_Upgrade          0x000043B8 // DRV WINC1500 FUG FW Root Cert Upgrade
#define IDH_DRV_WINC1500_FUG_OTA_Firmware_Upgrade          0x000043B9 // DRV WINC1500 FUG OTA Firmware Upgrade
#define IDH_DRV_WINC1500_FUG_Upgrade_Using_HTTP_Web_Server 0x000043BA // DRV WINC1500 FUG Upgrade Using HTTP Web Server
#define IDH_DRV_WINC1500_FUG_Upgrade_Using_HTTPS_Web_Server 0x000043BB // DRV WINC1500 FUG Upgrade Using HTTPS Web Server
#define IDH_DRV_WINC1500_FUG_Appendix                      0x000043BC // DRV WINC1500 FUG Appendix
#define IDH_HARMONY_Table_of_Contents                      0x000043BD // HARMONY Table of Contents
#define IDH_XC32_Configuration_Bit_Settings                0x000043BE // XC32 Configuration Bit Settings
#define IDH_Configuration_Bit_Settings_for_PIC32MK0512GPD064 0x000043BF // Configuration-Bit Settings for PIC32MK0512GPD064
#define IDH_Configuration_Bit_Settings_for_PIC32MK0512GPD100 0x000043C0 // Configuration-Bit Settings for PIC32MK0512GPD100
#define IDH_Configuration_Bit_Settings_for_PIC32MK0512GPE064 0x000043C1 // Configuration-Bit Settings for PIC32MK0512GPE064
#define IDH_Configuration_Bit_Settings_for_PIC32MK0512GPE100 0x000043C2 // Configuration-Bit Settings for PIC32MK0512GPE100
#define IDH_Configuration_Bit_Settings_for_PIC32MK1024GPD064 0x000043C3 // Configuration-Bit Settings for PIC32MK1024GPD064
#define IDH_Configuration_Bit_Settings_for_PIC32MK1024GPD100 0x000043C4 // Configuration-Bit Settings for PIC32MK1024GPD100
#define IDH_Configuration_Bit_Settings_for_PIC32MK1024GPE064 0x000043C5 // Configuration-Bit Settings for PIC32MK1024GPE064
#define IDH_Configuration_Bit_Settings_for_PIC32MK1024GPE100 0x000043C6 // Configuration-Bit Settings for PIC32MK1024GPE100
#define IDH_Configuration_Bit_Settings_for_PIC32MK1024MCF100 0x000043C7 // Configuration-Bit Settings for PIC32MK1024MCF100
#define IDH_Configuration_Bit_Settings_for_PIC32MM0016GPL020 0x000043C8 // Configuration-Bit Settings for PIC32MM0016GPL020
#define IDH_Configuration_Bit_Settings_for_PIC32MM0016GPL028 0x000043C9 // Configuration-Bit Settings for PIC32MM0016GPL028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0016GPL036 0x000043CA // Configuration-Bit Settings for PIC32MM0016GPL036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0032GPL020 0x000043CB // Configuration-Bit Settings for PIC32MM0032GPL020
#define IDH_Configuration_Bit_Settings_for_PIC32MM0032GPL028 0x000043CC // Configuration-Bit Settings for PIC32MM0032GPL028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0032GPL036 0x000043CD // Configuration-Bit Settings for PIC32MM0032GPL036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPL020 0x000043CE // Configuration-Bit Settings for PIC32MM0064GPL020
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPL028 0x000043CF // Configuration-Bit Settings for PIC32MM0064GPL028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPL036 0x000043D0 // Configuration-Bit Settings for PIC32MM0064GPL036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPM028 0x000043D1 // Configuration-Bit Settings for PIC32MM0064GPM028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPM036 0x000043D2 // Configuration-Bit Settings for PIC32MM0064GPM036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPM048 0x000043D3 // Configuration-Bit Settings for PIC32MM0064GPM048
#define IDH_Configuration_Bit_Settings_for_PIC32MM0064GPM064 0x000043D4 // Configuration-Bit Settings for PIC32MM0064GPM064
#define IDH_Configuration_Bit_Settings_for_PIC32MM0128GPM028 0x000043D5 // Configuration-Bit Settings for PIC32MM0128GPM028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0128GPM048 0x000043D6 // Configuration-Bit Settings for PIC32MM0128GPM048
#define IDH_Configuration_Bit_Settings_for_PIC32MM0128GPM036 0x000043D7 // Configuration-Bit Settings for PIC32MM0128GPM036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0128GPM064 0x000043D8 // Configuration-Bit Settings for PIC32MM0128GPM064
#define IDH_Configuration_Bit_Settings_for_PIC32MM0256GPM028 0x000043D9 // Configuration-Bit Settings for PIC32MM0256GPM028
#define IDH_Configuration_Bit_Settings_for_PIC32MM0256GPM036 0x000043DA // Configuration-Bit Settings for PIC32MM0256GPM036
#define IDH_Configuration_Bit_Settings_for_PIC32MM0256GPM048 0x000043DB // Configuration-Bit Settings for PIC32MM0256GPM048
#define IDH_Configuration_Bit_Settings_for_PIC32MM0256GPM064 0x000043DC // Configuration-Bit Settings for PIC32MM0256GPM064
#define IDH_Configuration_Bit_Settings_for_PIC32MX110F016B 0x000043DD // Configuration-Bit Settings for PIC32MX110F016B
#define IDH_Configuration_Bit_Settings_for_PIC32MX110F016C 0x000043DE // Configuration-Bit Settings for PIC32MX110F016C
#define IDH_Configuration_Bit_Settings_for_PIC32MX110F016D 0x000043DF // Configuration-Bit Settings for PIC32MX110F016D
#define IDH_Configuration_Bit_Settings_for_PIC32MX120F032B 0x000043E0 // Configuration-Bit Settings for PIC32MX120F032B
#define IDH_Configuration_Bit_Settings_for_PIC32MX120F032C 0x000043E1 // Configuration-Bit Settings for PIC32MX120F032C
#define IDH_Configuration_Bit_Settings_for_PIC32MX120F032D 0x000043E2 // Configuration-Bit Settings for PIC32MX120F032D
#define IDH_Configuration_Bit_Settings_for_PIC32MX120F064H 0x000043E3 // Configuration-Bit Settings for PIC32MX120F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F064B 0x000043E4 // Configuration-Bit Settings for PIC32MX130F064B
#define IDH_Configuration_Bit_Settings_for_PIC32MX795F512L 0x000043E5 // Configuration-Bit Settings for PIC32MX795F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F064C 0x000043E6 // Configuration-Bit Settings for PIC32MX130F064C
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F064D 0x000043E7 // Configuration-Bit Settings for PIC32MX130F064D
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F128H 0x000043E8 // Configuration-Bit Settings for PIC32MX130F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F128L 0x000043E9 // Configuration-Bit Settings for PIC32MX130F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX150F128B 0x000043EA // Configuration-Bit Settings for PIC32MX150F128B
#define IDH_Configuration_Bit_Settings_for_PIC32MX150F128C 0x000043EB // Configuration-Bit Settings for PIC32MX150F128C
#define IDH_Configuration_Bit_Settings_for_PIC32MX150F128D 0x000043EC // Configuration-Bit Settings for PIC32MX150F128D
#define IDH_Configuration_Bit_Settings_for_PIC32MX150F256H 0x000043ED // Configuration-Bit Settings for PIC32MX150F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX150F256L 0x000043EE // Configuration-Bit Settings for PIC32MX150F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX170F256B 0x000043EF // Configuration-Bit Settings for PIC32MX170F256B
#define IDH_Configuration_Bit_Settings_for_PIC32MX170F256D 0x000043F0 // Configuration-Bit Settings for PIC32MX170F256D
#define IDH_Configuration_Bit_Settings_for_PIC32MX170F512H 0x000043F1 // Configuration-Bit Settings for PIC32MX170F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX170F512L 0x000043F2 // Configuration-Bit Settings for PIC32MX170F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX210F016B 0x000043F3 // Configuration-Bit Settings for PIC32MX210F016B
#define IDH_Configuration_Bit_Settings_for_PIC32MX210F016C 0x000043F4 // Configuration-Bit Settings for PIC32MX210F016C
#define IDH_Configuration_Bit_Settings_for_PIC32MX210F016D 0x000043F5 // Configuration-Bit Settings for PIC32MX210F016D
#define IDH_Configuration_Bit_Settings_for_PIC32MX220F032B 0x000043F6 // Configuration-Bit Settings for PIC32MX220F032B
#define IDH_Configuration_Bit_Settings_for_PIC32MX220F032C 0x000043F7 // Configuration-Bit Settings for PIC32MX220F032C
#define IDH_Configuration_Bit_Settings_for_PIC32MX220F032D 0x000043F8 // Configuration-Bit Settings for PIC32MX220F032D
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F064B 0x000043F9 // Configuration-Bit Settings for PIC32MX230F064B
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F064C 0x000043FA // Configuration-Bit Settings for PIC32MX230F064C
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F064D 0x000043FB // Configuration-Bit Settings for PIC32MX230F064D
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F128H 0x000043FC // Configuration-Bit Settings for PIC32MX230F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F128L 0x000043FD // Configuration-Bit Settings for PIC32MX230F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX250F128B 0x000043FE // Configuration-Bit Settings for PIC32MX250F128B
#define IDH_Configuration_Bit_Settings_for_PIC32MX250F128C 0x000043FF // Configuration-Bit Settings for PIC32MX250F128C
#define IDH_Configuration_Bit_Settings_for_PIC32MX250F128D 0x00004400 // Configuration-Bit Settings for PIC32MX250F128D
#define IDH_Configuration_Bit_Settings_for_PIC32MX250F256H 0x00004401 // Configuration-Bit Settings for PIC32MX250F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX250F256L 0x00004402 // Configuration-Bit Settings for PIC32MX250F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX270F256B 0x00004403 // Configuration-Bit Settings for PIC32MX270F256B
#define IDH_Configuration_Bit_Settings_for_PIC32MX270F256D 0x00004404 // Configuration-Bit Settings for PIC32MX270F256D
#define IDH_Configuration_Bit_Settings_for_PIC32MX270F512H 0x00004405 // Configuration-Bit Settings for PIC32MX270F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX270F512L 0x00004406 // Configuration-Bit Settings for PIC32MX270F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX270F256DB 0x00004407 // Configuration-Bit Settings for PIC32MX270F256DB
#define IDH_Configuration_Bit_Settings_for_PIC32MX275F256D 0x00004408 // Configuration-Bit Settings for PIC32MX275F256D
#define IDH_Configuration_Bit_Settings_for_PIC32MX320F032H 0x00004409 // Configuration-Bit Settings for PIC32MX320F032H
#define IDH_Configuration_Bit_Settings_for_PIC32MX320F064H 0x0000440A // Configuration-Bit Settings for PIC32MX320F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX320F128H 0x0000440B // Configuration-Bit Settings for PIC32MX320F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX320F128L 0x0000440C // Configuration-Bit Settings for PIC32MX320F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX330F064H 0x0000440D // Configuration-Bit Settings for PIC32MX330F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX330F064L 0x0000440E // Configuration-Bit Settings for PIC32MX330F064L
#define IDH_Configuration_Bit_Settings_for_PIC32MX340F128H 0x0000440F // Configuration-Bit Settings for PIC32MX340F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX340F128L 0x00004410 // Configuration-Bit Settings for PIC32MX340F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX340F256H 0x00004411 // Configuration-Bit Settings for PIC32MX340F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX340F512H 0x00004412 // Configuration-Bit Settings for PIC32MX340F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX350F128H 0x00004413 // Configuration-Bit Settings for PIC32MX350F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX350F128L 0x00004414 // Configuration-Bit Settings for PIC32MX350F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX350F256H 0x00004415 // Configuration-Bit Settings for PIC32MX350F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX350F256L 0x00004416 // Configuration-Bit Settings for PIC32MX350F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX360F256L 0x00004417 // Configuration-Bit Settings for PIC32MX360F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX360F512L 0x00004418 // Configuration-Bit Settings for PIC32MX360F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX370F512H 0x00004419 // Configuration-Bit Settings for PIC32MX370F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX370F512L 0x0000441A // Configuration-Bit Settings for PIC32MX370F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX420F032H 0x0000441B // Configuration-Bit Settings for PIC32MX420F032H
#define IDH_Configuration_Bit_Settings_for_PIC32MX430F064H 0x0000441C // Configuration-Bit Settings for PIC32MX430F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX430F064L 0x0000441D // Configuration-Bit Settings for PIC32MX430F064L
#define IDH_Configuration_Bit_Settings_for_PIC32MX440F128H 0x0000441E // Configuration-Bit Settings for PIC32MX440F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX440F128L 0x0000441F // Configuration-Bit Settings for PIC32MX440F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX440F256H 0x00004420 // Configuration-Bit Settings for PIC32MX440F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX440F512H 0x00004421 // Configuration-Bit Settings for PIC32MX440F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX450F128H 0x00004422 // Configuration-Bit Settings for PIC32MX450F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX450F128L 0x00004423 // Configuration-Bit Settings for PIC32MX450F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX450F256H 0x00004424 // Configuration-Bit Settings for PIC32MX450F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX450F256HB 0x00004425 // Configuration-Bit Settings for PIC32MX450F256HB
#define IDH_Configuration_Bit_Settings_for_PIC32MX450F256L 0x00004426 // Configuration-Bit Settings for PIC32MX450F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX460F256L 0x00004427 // Configuration-Bit Settings for PIC32MX460F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX460F512L 0x00004428 // Configuration-Bit Settings for PIC32MX460F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX470F512H 0x00004429 // Configuration-Bit Settings for PIC32MX470F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX470F512L 0x0000442A // Configuration-Bit Settings for PIC32MX470F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX470F512LB 0x0000442B // Configuration-Bit Settings for PIC32MX470F512LB
#define IDH_Configuration_Bit_Settings_for_PIC32MX530F128H 0x0000442C // Configuration-Bit Settings for PIC32MX530F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX530F128L 0x0000442D // Configuration-Bit Settings for PIC32MX530F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX534F064H 0x0000442E // Configuration-Bit Settings for PIC32MX534F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX534F064L 0x0000442F // Configuration-Bit Settings for PIC32MX534F064L
#define IDH_Configuration_Bit_Settings_for_PIC32MX550F256H 0x00004430 // Configuration-Bit Settings for PIC32MX550F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX550F256L 0x00004431 // Configuration-Bit Settings for PIC32MX550F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX564F064H 0x00004432 // Configuration-Bit Settings for PIC32MX564F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX564F064L 0x00004433 // Configuration-Bit Settings for PIC32MX564F064L
#define IDH_Configuration_Bit_Settings_for_PIC32MX564F128H 0x00004434 // Configuration-Bit Settings for PIC32MX564F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX564F128L 0x00004435 // Configuration-Bit Settings for PIC32MX564F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX570F512H 0x00004436 // Configuration-Bit Settings for PIC32MX570F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX570F512L 0x00004437 // Configuration-Bit Settings for PIC32MX570F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX575F256H 0x00004438 // Configuration-Bit Settings for PIC32MX575F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX575F256L 0x00004439 // Configuration-Bit Settings for PIC32MX575F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX575F512H 0x0000443A // Configuration-Bit Settings for PIC32MX575F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX575F512L 0x0000443B // Configuration-Bit Settings for PIC32MX575F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX664F064H 0x0000443C // Configuration-Bit Settings for PIC32MX664F064H
#define IDH_Configuration_Bit_Settings_for_PIC32MX664F064L 0x0000443D // Configuration-Bit Settings for PIC32MX664F064L
#define IDH_Configuration_Bit_Settings_for_PIC32MX664F128H 0x0000443E // Configuration-Bit Settings for PIC32MX664F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX664F128L 0x0000443F // Configuration-Bit Settings for PIC32MX664F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX675F256H 0x00004440 // Configuration-Bit Settings for PIC32MX675F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX675F256L 0x00004441 // Configuration-Bit Settings for PIC32MX675F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX675F512H 0x00004442 // Configuration-Bit Settings for PIC32MX675F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX675F512L 0x00004443 // Configuration-Bit Settings for PIC32MX675F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX695F512H 0x00004444 // Configuration-Bit Settings for PIC32MX695F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX695F512L 0x00004445 // Configuration-Bit Settings for PIC32MX695F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX764F128H 0x00004446 // Configuration-Bit Settings for PIC32MX764F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX764F128L 0x00004447 // Configuration-Bit Settings for PIC32MX764F128L
#define IDH_Configuration_Bit_Settings_for_PIC32MX775F256H 0x00004448 // Configuration-Bit Settings for PIC32MX775F256H
#define IDH_Configuration_Bit_Settings_for_PIC32MX775F256L 0x00004449 // Configuration-Bit Settings for PIC32MX775F256L
#define IDH_Configuration_Bit_Settings_for_PIC32MX775F512H 0x0000444A // Configuration-Bit Settings for PIC32MX775F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX775F512L 0x0000444B // Configuration-Bit Settings for PIC32MX775F512L
#define IDH_Configuration_Bit_Settings_for_PIC32MX795F512H 0x0000444C // Configuration-Bit Settings for PIC32MX795F512H
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F256B 0x0000444D // Configuration-Bit Settings for PIC32MX130F256B
#define IDH_Configuration_Bit_Settings_for_PIC32MX130F256D 0x0000444E // Configuration-Bit Settings for PIC32MX130F256D
#define IDH_Configuration_Bit_Settings_for_PIC32MX151F128E 0x0000444F // Configuration-Bit Settings for PIC32MX151F128E
#define IDH_Configuration_Bit_Settings_for_PIC32MX151F128H 0x00004450 // Configuration-Bit Settings for PIC32MX151F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F256B 0x00004451 // Configuration-Bit Settings for PIC32MX230F256B
#define IDH_Configuration_Bit_Settings_for_PIC32MX230F256D 0x00004452 // Configuration-Bit Settings for PIC32MX230F256D
#define IDH_Configuration_Bit_Settings_for_PIC32MX251F128E 0x00004453 // Configuration-Bit Settings for PIC32MX251F128E
#define IDH_Configuration_Bit_Settings_for_PIC32MX251F128H 0x00004454 // Configuration-Bit Settings for PIC32MX251F128H
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECG064 0x00004455 // Configuration-Bit Settings for PIC32MZ1024ECG064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECG100 0x00004456 // Configuration-Bit Settings for PIC32MZ1024ECG100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECG124 0x00004457 // Configuration-Bit Settings for PIC32MZ1024ECG124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECG144 0x00004458 // Configuration-Bit Settings for PIC32MZ1024ECG144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECH064 0x00004459 // Configuration-Bit Settings for PIC32MZ1024ECH064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECH100 0x0000445A // Configuration-Bit Settings for PIC32MZ1024ECH100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECH124 0x0000445B // Configuration-Bit Settings for PIC32MZ1024ECH124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECH144 0x0000445C // Configuration-Bit Settings for PIC32MZ1024ECH144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECM064 0x0000445D // Configuration-Bit Settings for PIC32MZ1024ECM064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECM100 0x0000445E // Configuration-Bit Settings for PIC32MZ1024ECM100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECM124 0x0000445F // Configuration-Bit Settings for PIC32MZ1024ECM124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024ECM144 0x00004460 // Configuration-Bit Settings for PIC32MZ1024ECM144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECG064 0x00004461 // Configuration-Bit Settings for PIC32MZ2048ECG064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECG100 0x00004462 // Configuration-Bit Settings for PIC32MZ2048ECG100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECG124 0x00004463 // Configuration-Bit Settings for PIC32MZ2048ECG124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECG144 0x00004464 // Configuration-Bit Settings for PIC32MZ2048ECG144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECH064 0x00004465 // Configuration-Bit Settings for PIC32MZ2048ECH064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECH100 0x00004466 // Configuration-Bit Settings for PIC32MZ2048ECH100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECH124 0x00004467 // Configuration-Bit Settings for PIC32MZ2048ECH124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECH144 0x00004468 // Configuration-Bit Settings for PIC32MZ2048ECH144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECM064 0x00004469 // Configuration-Bit Settings for PIC32MZ2048ECM064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECM100 0x0000446A // Configuration-Bit Settings for PIC32MZ2048ECM100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECM124 0x0000446B // Configuration-Bit Settings for PIC32MZ2048ECM124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048ECM144 0x0000446C // Configuration-Bit Settings for PIC32MZ2048ECM144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFE064 0x0000446D // Configuration-Bit Settings for PIC32MZ0512EFE064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFE100 0x0000446E // Configuration-Bit Settings for PIC32MZ0512EFE100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFE124 0x0000446F // Configuration-Bit Settings for PIC32MZ0512EFE124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFE144 0x00004470 // Configuration-Bit Settings for PIC32MZ0512EFE144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFF064 0x00004471 // Configuration-Bit Settings for PIC32MZ0512EFF064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFF100 0x00004472 // Configuration-Bit Settings for PIC32MZ0512EFF100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFF124 0x00004473 // Configuration-Bit Settings for PIC32MZ0512EFF124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFF144 0x00004474 // Configuration-Bit Settings for PIC32MZ0512EFF144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFK064 0x00004475 // Configuration-Bit Settings for PIC32MZ0512EFK064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFK100 0x00004476 // Configuration-Bit Settings for PIC32MZ0512EFK100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFK124 0x00004477 // Configuration-Bit Settings for PIC32MZ0512EFK124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ0512EFK144 0x00004478 // Configuration-Bit Settings for PIC32MZ0512EFK144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFE064 0x00004479 // Configuration-Bit Settings for PIC32MZ1024EFE064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFE100 0x0000447A // Configuration-Bit Settings for PIC32MZ1024EFE100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFE124 0x0000447B // Configuration-Bit Settings for PIC32MZ1024EFE124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFE144 0x0000447C // Configuration-Bit Settings for PIC32MZ1024EFE144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFF064 0x0000447D // Configuration-Bit Settings for PIC32MZ1024EFF064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFF100 0x0000447E // Configuration-Bit Settings for PIC32MZ1024EFF100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFF144 0x0000447F // Configuration-Bit Settings for PIC32MZ1024EFF144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFF124 0x00004480 // Configuration-Bit Settings for PIC32MZ1024EFF124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFG064 0x00004481 // Configuration-Bit Settings for PIC32MZ1024EFG064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFG100 0x00004482 // Configuration-Bit Settings for PIC32MZ1024EFG100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFG124 0x00004483 // Configuration-Bit Settings for PIC32MZ1024EFG124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFG144 0x00004484 // Configuration-Bit Settings for PIC32MZ1024EFG144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFH064 0x00004485 // Configuration-Bit Settings for PIC32MZ1024EFH064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFH100 0x00004486 // Configuration-Bit Settings for PIC32MZ1024EFH100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFH124 0x00004487 // Configuration-Bit Settings for PIC32MZ1024EFH124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFH144 0x00004488 // Configuration-Bit Settings for PIC32MZ1024EFH144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFK064 0x00004489 // Configuration-Bit Settings for PIC32MZ1024EFK064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFK100 0x0000448A // Configuration-Bit Settings for PIC32MZ1024EFK100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFK124 0x0000448B // Configuration-Bit Settings for PIC32MZ1024EFK124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFK144 0x0000448C // Configuration-Bit Settings for PIC32MZ1024EFK144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFM064 0x0000448D // Configuration-Bit Settings for PIC32MZ1024EFM064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFM100 0x0000448E // Configuration-Bit Settings for PIC32MZ1024EFM100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFM124 0x0000448F // Configuration-Bit Settings for PIC32MZ1024EFM124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1024EFM144 0x00004490 // Configuration-Bit Settings for PIC32MZ1024EFM144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048EFG064 0x00004491 // Configuration-Bit Settings for PIC32MZ2048EFG064
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048EFG100 0x00004492 // Configuration-Bit Settings for PIC32MZ2048EFG100
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048EFG124 0x00004493 // Configuration-Bit Settings for PIC32MZ2048EFG124
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2048EFG144 0x00004494 // Configuration-Bit Settings for PIC32MZ2048EFG144
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAA169 0x00004495 // Configuration-Bit Settings for PIC32MZ1025DAA169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAA176 0x00004496 // Configuration-Bit Settings for PIC32MZ1025DAA176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAA288 0x00004497 // Configuration-Bit Settings for PIC32MZ1025DAA288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAB169 0x00004498 // Configuration-Bit Settings for PIC32MZ1025DAB169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAB176 0x00004499 // Configuration-Bit Settings for PIC32MZ1025DAB176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAB288 0x0000449A // Configuration-Bit Settings for PIC32MZ1025DAB288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAG169 0x0000449B // Configuration-Bit Settings for PIC32MZ1025DAG169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAG176 0x0000449C // Configuration-Bit Settings for PIC32MZ1025DAG176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAH169 0x0000449D // Configuration-Bit Settings for PIC32MZ1025DAH169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1025DAH176 0x0000449E // Configuration-Bit Settings for PIC32MZ1025DAH176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAA169 0x0000449F // Configuration-Bit Settings for PIC32MZ1064DAA169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAA176 0x000044A0 // Configuration-Bit Settings for PIC32MZ1064DAA176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAA288 0x000044A1 // Configuration-Bit Settings for PIC32MZ1064DAA288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAB169 0x000044A2 // Configuration-Bit Settings for PIC32MZ1064DAB169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAB176 0x000044A3 // Configuration-Bit Settings for PIC32MZ1064DAB176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAB288 0x000044A4 // Configuration-Bit Settings for PIC32MZ1064DAB288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAG169 0x000044A5 // Configuration-Bit Settings for PIC32MZ1064DAG169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAG176 0x000044A6 // Configuration-Bit Settings for PIC32MZ1064DAG176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAH169 0x000044A7 // Configuration-Bit Settings for PIC32MZ1064DAH169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ1064DAH176 0x000044A8 // Configuration-Bit Settings for PIC32MZ1064DAH176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAA169 0x000044A9 // Configuration-Bit Settings for PIC32MZ2025DAA169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAA176 0x000044AA // Configuration-Bit Settings for PIC32MZ2025DAA176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAA288 0x000044AB // Configuration-Bit Settings for PIC32MZ2025DAA288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAB169 0x000044AC // Configuration-Bit Settings for PIC32MZ2025DAB169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAB176 0x000044AD // Configuration-Bit Settings for PIC32MZ2025DAB176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAB288 0x000044AE // Configuration-Bit Settings for PIC32MZ2025DAB288
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAG169 0x000044AF // Configuration-Bit Settings for PIC32MZ2025DAG169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAG176 0x000044B0 // Configuration-Bit Settings for PIC32MZ2025DAG176
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAH169 0x000044B1 // Configuration-Bit Settings for PIC32MZ2025DAH169
#define IDH_Configuration_Bit_Settings_for_PIC32MZ2025DAH176 0x000044B2 // Configuration-Bit Settings for PIC32MZ2025DAH176
