Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  9 18:16:23 2021
| Host         : DESKTOP-U11FC4T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Beispielrechner_System_timing_summary_routed.rpt -pb Beispielrechner_System_timing_summary_routed.pb -rpx Beispielrechner_System_timing_summary_routed.rpx -warn_on_violation
| Design       : Beispielrechner_System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.925        0.000                      0                 4047        0.040        0.000                      0                 4047        3.000        0.000                       0                  1497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clkin_pin  {0.000 5.000}      10.000          100.000         
  CLK      {0.000 8.333}      16.667          60.000          
  clkfb    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin_pin                                                                                                                                                       3.000        0.000                       0                     1  
  CLK               0.925        0.000                      0                 4047        0.040        0.000                      0                 4047        7.083        0.000                       0                  1494  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin_pin
  To Clock:  clkin_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.719ns  (logic 5.174ns (32.916%)  route 10.545ns (67.084%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 22.414 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.721    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.835    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.074 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[31]_i_19/O[2]
                         net (fo=1, routed)           0.778    20.852    Processor_Inst/core/DataPath.ALU.div_n_107
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.331    21.183 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[31]_i_6/O
                         net (fo=1, routed)           0.311    21.494    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[31]_2
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.327    21.821 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_2/O
                         net (fo=1, routed)           0.000    21.821    Processor_Inst/core/DataPath.ALU.div_n_112
    SLICE_X38Y11         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.442    22.414    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y11         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[31]/C
                         clock pessimism              0.327    22.741    
                         clock uncertainty           -0.072    22.669    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.077    22.746    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[31]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.593ns  (logic 5.125ns (32.867%)  route 10.468ns (67.133%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.721    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.835    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.057 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.605    20.663    Processor_Inst/core/DataPath.ALU.div_n_109
    SLICE_X41Y12         LUT4 (Prop_lut4_I2_O)        0.294    20.957 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[29]_i_2/O
                         net (fo=1, routed)           0.407    21.364    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[29]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.332    21.696 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[29]_i_1/O
                         net (fo=1, routed)           0.000    21.696    Processor_Inst/core/DataPath.ALU.div_n_114
    SLICE_X41Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.443    22.415    Processor_Inst/core/CLK_BUFG
    SLICE_X41Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[29]/C
                         clock pessimism              0.312    22.727    
                         clock uncertainty           -0.072    22.655    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.029    22.684    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[29]
  -------------------------------------------------------------------
                         required time                         22.684    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.490ns  (logic 5.136ns (33.156%)  route 10.354ns (66.844%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 22.417 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.721    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.034 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3/O[3]
                         net (fo=1, routed)           0.597    20.631    Processor_Inst/core/DataPath.ALU.div_n_103
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.332    20.963 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[28]_i_2/O
                         net (fo=1, routed)           0.302    21.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.328    21.593 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[28]_i_1/O
                         net (fo=1, routed)           0.000    21.593    Processor_Inst/core/DataPath.ALU.div_n_115
    SLICE_X41Y10         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.445    22.417    Processor_Inst/core/CLK_BUFG
    SLICE_X41Y10         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[28]/C
                         clock pessimism              0.312    22.729    
                         clock uncertainty           -0.072    22.657    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    22.688    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[28]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.477ns  (logic 4.800ns (31.014%)  route 10.677ns (68.986%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.692 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/O[3]
                         net (fo=1, routed)           0.814    20.506    Processor_Inst/core/DataPath.ALU.div_n_91
    SLICE_X39Y9          LUT3 (Prop_lut3_I2_O)        0.334    20.840 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[16]_i_3/O
                         net (fo=1, routed)           0.407    21.247    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[16]
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.579 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[16]_i_1/O
                         net (fo=1, routed)           0.000    21.579    Processor_Inst/core/DataPath.ALU.mult_n_43
    SLICE_X39Y9          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.443    22.415    Processor_Inst/core/CLK_BUFG
    SLICE_X39Y9          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[16]/C
                         clock pessimism              0.327    22.742    
                         clock uncertainty           -0.072    22.670    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.029    22.699    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[16]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.395ns  (logic 4.810ns (31.243%)  route 10.585ns (68.757%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.941 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.699    20.640    Processor_Inst/core/DataPath.ALU.div_n_101
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.303    20.943 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[22]_i_3/O
                         net (fo=1, routed)           0.430    21.373    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[22]
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124    21.497 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[22]_i_1/O
                         net (fo=1, routed)           0.000    21.497    Processor_Inst/core/DataPath.ALU.mult_n_37
    SLICE_X39Y10         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.443    22.415    Processor_Inst/core/CLK_BUFG
    SLICE_X39Y10         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[22]/C
                         clock pessimism              0.327    22.742    
                         clock uncertainty           -0.072    22.670    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.031    22.701    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[22]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.362ns  (logic 4.924ns (32.053%)  route 10.438ns (67.947%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 22.416 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.827 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/O[1]
                         net (fo=1, routed)           0.667    20.494    Processor_Inst/core/DataPath.ALU.div_n_97
    SLICE_X42Y10         LUT3 (Prop_lut3_I2_O)        0.327    20.821 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[18]_i_3/O
                         net (fo=1, routed)           0.315    21.137    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[18]
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.328    21.465 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[18]_i_1/O
                         net (fo=1, routed)           0.000    21.465    Processor_Inst/core/DataPath.ALU.mult_n_41
    SLICE_X40Y11         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.444    22.416    Processor_Inst/core/CLK_BUFG
    SLICE_X40Y11         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[18]/C
                         clock pessimism              0.312    22.728    
                         clock uncertainty           -0.072    22.656    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)        0.029    22.685    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[18]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -21.465    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 4.714ns (30.732%)  route 10.625ns (69.268%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 22.417 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.846 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/O[2]
                         net (fo=1, routed)           0.735    20.581    Processor_Inst/core/DataPath.ALU.div_n_100
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.302    20.883 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[23]_i_3/O
                         net (fo=1, routed)           0.434    21.317    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[23]
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    21.441 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[23]_i_1/O
                         net (fo=1, routed)           0.000    21.441    Processor_Inst/core/DataPath.ALU.mult_n_36
    SLICE_X40Y9          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.445    22.417    Processor_Inst/core/CLK_BUFG
    SLICE_X40Y9          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[23]/C
                         clock pessimism              0.312    22.729    
                         clock uncertainty           -0.072    22.657    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.031    22.688    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[23]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -21.441    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 4.895ns (32.025%)  route 10.390ns (67.975%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 22.413 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.806 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/O[3]
                         net (fo=1, routed)           0.478    20.285    Processor_Inst/core/DataPath.ALU.div_n_95
    SLICE_X42Y10         LUT3 (Prop_lut3_I2_O)        0.299    20.584 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[20]_i_3/O
                         net (fo=1, routed)           0.456    21.039    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[20]
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.348    21.387 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[20]_i_1/O
                         net (fo=1, routed)           0.000    21.387    Processor_Inst/core/DataPath.ALU.mult_n_39
    SLICE_X39Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.441    22.413    Processor_Inst/core/CLK_BUFG
    SLICE_X39Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[20]/C
                         clock pessimism              0.327    22.740    
                         clock uncertainty           -0.072    22.668    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.029    22.697    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[20]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                         -21.387    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.254ns  (logic 4.347ns (28.497%)  route 10.907ns (71.503%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 22.419 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.241 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.724    19.965    Processor_Inst/core/DataPath.ALU.div_n_79
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.332    20.297 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[4]_i_2/O
                         net (fo=1, routed)           0.727    21.025    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[4]
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.332    21.357 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[4]_i_1/O
                         net (fo=1, routed)           0.000    21.357    Processor_Inst/core/DataPath.ALU.mult_n_55
    SLICE_X43Y5          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.447    22.419    Processor_Inst/core/CLK_BUFG
    SLICE_X43Y5          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[4]/C
                         clock pessimism              0.312    22.731    
                         clock uncertainty           -0.072    22.659    
    SLICE_X43Y5          FDRE (Setup_fdre_C_D)        0.029    22.688    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[4]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -21.357    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.247ns  (logic 5.038ns (33.043%)  route 10.209ns (66.957%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 22.414 - 16.667 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.565     6.102    Processor_Inst/core/CLK_BUFG
    SLICE_X38Y4          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.478     6.580 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.801     7.381    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.295     7.676 r  Processor_Inst/core/mem_reg_0_i_54/O
                         net (fo=1, routed)           0.000     7.676    Processor_Inst/core/mem_reg_0_i_54_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.923 f  Processor_Inst/core/mem_reg_0_i_35/O[0]
                         net (fo=15, routed)          0.984     8.907    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.327     9.234 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     9.824    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.332    10.156 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=24, routed)          0.481    10.637    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X39Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=109, routed)         0.782    11.542    Processor_Inst/swi/Wishbone_Interface/Interrupt_FF_reg
    SLICE_X39Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.666 r  Processor_Inst/swi/Wishbone_Interface/mem_reg_0_i_57/O
                         net (fo=3, routed)           1.039    12.705    Processor_Inst/core/Rechenwerk.i[1]_i_2_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  Processor_Inst/core/Ausgabe[2]_i_6/O
                         net (fo=4, routed)           1.174    14.003    Processor_Inst/core/Ausgabe[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=14, routed)          0.600    14.727    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.851 f  Processor_Inst/core/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.616    15.467    Processor_Inst/core/FSM_sequential_state[1]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.591 r  Processor_Inst/core/ControlUnit.state[6]_i_11/O
                         net (fo=23, routed)          0.833    16.424    Processor_Inst/core/S1_ACK_I
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.124    16.548 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_3/O
                         net (fo=6, routed)           0.599    17.147    Processor_Inst/core/DataPath.Instruction_R[25]_i_3_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.271 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[0]_i_3/O
                         net (fo=4, routed)           0.174    17.445    Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC_reg[0]_1
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  Processor_Inst/core/DataPath.ALU.mult/DataPath.PC_and_Exceptions.PC[31]_i_18/O
                         net (fo=1, routed)           0.284    17.853    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    17.977 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=49, routed)          0.500    18.477    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.124    18.601 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6/O
                         net (fo=1, routed)           0.000    18.601    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[1]_i_6_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.151 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.151    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_i_2_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.265 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.265    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_5_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.379 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.379    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.493    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_5_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.607    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_5_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.721    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.835    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[28]_i_3_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.169 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.444    20.614    Processor_Inst/core/DataPath.ALU.div_n_108
    SLICE_X38Y13         LUT4 (Prop_lut4_I2_O)        0.303    20.917 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[30]_i_2/O
                         net (fo=1, routed)           0.308    21.225    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[30]
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124    21.349 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[30]_i_1/O
                         net (fo=1, routed)           0.000    21.349    Processor_Inst/core/DataPath.ALU.div_n_113
    SLICE_X40Y13         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        1.442    22.414    Processor_Inst/core/CLK_BUFG
    SLICE_X40Y13         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/C
                         clock pessimism              0.312    22.726    
                         clock uncertainty           -0.072    22.654    
    SLICE_X40Y13         FDRE (Setup_fdre_C_D)        0.029    22.683    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -21.349    
  -------------------------------------------------------------------
                         slack                                  1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Processor_Inst/core/DataPath.Instruction_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Instruction_R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.124%)  route 0.173ns (53.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y1          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148     1.939 r  Processor_Inst/core/DataPath.Instruction_reg[6]/Q
                         net (fo=2, routed)           0.173     2.112    Processor_Inst/core/DataPath.Instruction_reg_n_0_[6]
    SLICE_X37Y2          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.833     2.338    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y2          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_R_reg[6]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.016     2.072    Processor_Inst/core/DataPath.Instruction_R_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Processor_Inst/core/DataPath.Instruction_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Instruction_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.418%)  route 0.178ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y1          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148     1.939 r  Processor_Inst/core/DataPath.Instruction_reg[4]/Q
                         net (fo=12, routed)          0.178     2.117    Processor_Inst/core/DataPath.Instruction_reg_n_0_[4]
    SLICE_X37Y2          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.833     2.338    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y2          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_R_reg[4]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.017     2.073    Processor_Inst/core/DataPath.Instruction_R_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.213ns (51.330%)  route 0.202ns (48.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.559     1.787    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y12         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  Processor_Inst/core/DataPath.Registers.RDt_reg[25]/Q
                         net (fo=11, routed)          0.202     2.153    Processor_Inst/core/RDt[25]
    SLICE_X37Y12         LUT3 (Prop_lut3_I2_O)        0.049     2.202 r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC[25]_i_1/O
                         net (fo=1, routed)           0.000     2.202    Processor_Inst/core/DataPath.PC_and_Exceptions.EPC[25]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.828     2.333    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[25]/C
                         clock pessimism             -0.282     2.051    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.107     2.158    Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDt0__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.188ns (38.618%)  route 0.299ns (61.381%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X43Y8          FDRE                                         r  Processor_Inst/core/RDt0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDt0__0/Q
                         net (fo=36, routed)          0.299     2.230    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/ADDRB3
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.047     2.277 r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.000     2.277    Processor_Inst/core/RDt00_out[14]
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.830     2.335    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[14]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.131     2.184    Processor_Inst/core/DataPath.Registers.RDt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDt0__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.190ns (38.949%)  route 0.298ns (61.051%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X43Y8          FDRE                                         r  Processor_Inst/core/RDt0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDt0__0/Q
                         net (fo=36, routed)          0.298     2.229    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/ADDRC3
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.049     2.278 r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC/O
                         net (fo=1, routed)           0.000     2.278    Processor_Inst/core/RDt00_out[16]
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.830     2.335    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[16]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.131     2.184    Processor_Inst/core/DataPath.Registers.RDt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDt0__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X43Y8          FDRE                                         r  Processor_Inst/core/RDt0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDt0__0/Q
                         net (fo=36, routed)          0.298     2.229    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/ADDRC3
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     2.274 r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.274    Processor_Inst/core/RDt00_out[17]
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.830     2.335    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[17]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.121     2.174    Processor_Inst/core/DataPath.Registers.RDt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.190ns (38.537%)  route 0.303ns (61.463%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y8          FDRE                                         r  Processor_Inst/core/RDs0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDs0/Q
                         net (fo=36, routed)          0.303     2.234    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/ADDRC4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.049     2.283 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.000     2.283    Processor_Inst/core/RDs01_out[28]
    SLICE_X34Y10         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.829     2.334    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y10         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[28]/C
                         clock pessimism             -0.282     2.052    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.131     2.183    Processor_Inst/core/DataPath.Registers.RDs_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDt0__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X43Y8          FDRE                                         r  Processor_Inst/core/RDt0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDt0__0/Q
                         net (fo=36, routed)          0.299     2.230    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/ADDRB3
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     2.275 r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.275    Processor_Inst/core/RDt00_out[15]
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.830     2.335    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[15]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.121     2.174    Processor_Inst/core/DataPath.Registers.RDt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.035%)  route 0.303ns (61.965%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.562     1.790    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y8          FDRE                                         r  Processor_Inst/core/RDs0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.931 r  Processor_Inst/core/RDs0/Q
                         net (fo=36, routed)          0.303     2.234    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/ADDRC4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.045     2.279 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.279    Processor_Inst/core/RDs01_out[29]
    SLICE_X34Y10         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.829     2.334    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y10         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[29]/C
                         clock pessimism             -0.282     2.052    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.121     2.173    Processor_Inst/core/DataPath.Registers.RDs_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.244ns (50.680%)  route 0.237ns (49.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.559     1.787    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y12         FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.148     1.935 r  Processor_Inst/core/DataPath.Registers.RDt_reg[26]/Q
                         net (fo=9, routed)           0.237     2.173    Processor_Inst/core/RDt[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I2_O)        0.096     2.269 r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC[26]_i_1/O
                         net (fo=1, routed)           0.000     2.269    Processor_Inst/core/DataPath.PC_and_Exceptions.EPC[26]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1494, routed)        0.828     2.333    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y12         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[26]/C
                         clock pessimism             -0.282     2.051    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.107     2.158    Processor_Inst/core/DataPath.PC_and_Exceptions.EPC_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { Clocking/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         16.667      12.783     DSP48_X0Y9       Processor_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         16.667      12.980     DSP48_X0Y7       Processor_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y2      RAM_Inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y3      RAM_Inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y0      ROM_Block.ROM_Inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y1      ROM_Block.ROM_Inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y2      ROM_Block.ROM_Inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y3      ROM_Block.ROM_Inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y1      RAM_Inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y0      RAM_Inst/mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y4      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clocking/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBOUT



