// Seed: 975320408
module module_0 (
    output wand id_0,
    output tri  id_1
);
  supply1 id_3 = id_3;
  assign id_0 = 1;
  wire id_4;
  always @(id_3 or posedge 1'b0) $display(1'b0);
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply1 id_4
);
  logic [7:0] id_6;
  supply0 id_7, id_8;
  module_0(
      id_2, id_0
  );
  assign id_6[1] = id_7;
  initial assume ("" == -id_7 - "");
endmodule
