Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/root/Desktop/USB_Research/inout/Device_tb_isim_beh.exe -prj C:/Users/root/Desktop/USB_Research/inout/Device_tb_beh.prj work.Device_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/inout/Memory.v" into library work
WARNING:HDLCompiler:1490 - "C:/Users/root/Desktop/USB_Research/inout/Memory.v" Line 43: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:/Users/root/Desktop/USB_Research/inout/Memory.v" Line 53: Loop valiable declaration is not allowed in this mode of verilog
ERROR:HDLCompiler:1439 - "C:/Users/root/Desktop/USB_Research/inout/Memory.v" Line 32: Multiple packed dimensions are not allowed in this mode of verilog
ERROR:HDLCompiler:598 - "C:/Users/root/Desktop/USB_Research/inout/Memory.v" Line 22: Module <Memory> ignored due to previous errors.
Verilog file C:/Users/root/Desktop/USB_Research/inout/Memory.v ignored due to errors
