<<<
[#insns-c_zext_b,reftext="Zero extend byte, 16-bit encoding"]
=== c.zext.b

Synopsis::
Zero extend byte, 16-bit encoding

Mnemonic::
c.zext.b _rsd'_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x1, attr: ['OP=C1'] },
    { bits:  3, name: 0x0, attr: ['C.ZEXT.B'] },
    { bits:  2, name: 0x3, attr: ['FUNCT2'] },
    { bits:  3, name: 'rsd\'', attr: ['SRCDST'] },
    { bits:  6, name: 0x27, attr: ['FUNCT6'] },
],config:{bits:16}}
....

Description::
This instruction takes a single source/destination operand, from the 8-register set x8-x15. It zero-extends the least-significant byte of the operand to XLEN by inserting 0’s into all of
the bits more significant than 7.

Prerequisites::
The C-extension must also be configured.

32-bit equivalent::
[source,sail]
--
andi rd, rs1, 0xff
--

Operation::
[source,sail]
--
X(rsdc) = EXTZ(X(rsdc)[7..0]);
--

include::Zcee_footer.adoc[]

