INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/cx_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cx_gate
INFO: [VRFC 10-2458] undeclared symbol write, assumed default net type wire [E:/DoAn1/QSun/QSun.srcs/sources_1/new/cx_gate.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/h_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/rx_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/ry_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ry_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/rz_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rz_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sources_1/new/s_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DoAn1/QSun/QSun.srcs/sim_1/new/h_gate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_gate_test
