<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /><span id="L426">426</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-keyword">newtype</span> <span class="sail-id">vregidx</span> = <span class="sail-id">Vregidx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">5</span>)
<span class="sail-keyword">newtype</span> <span class="sail-id">vregno</span> = <span class="sail-id">Vregno</span> : <span class="sail-id">range</span>(<span class="sail-literal">0</span>, <span class="sail-literal">31</span>)
<span class="sail-keyword">function</span> <span class="sail-id">vregidx_to_vregno</span> (<span class="sail-id">Vregidx</span>(<span class="sail-id">b</span>) : <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">vregno</span> = <span class="sail-id">Vregno</span>(<span class="sail-id">unsigned</span>(<span class="sail-id">b</span>))
<span class="sail-keyword">function</span> <span class="sail-id">vregno_to_vregidx</span> (<span class="sail-id">Vregno</span>(<span class="sail-id">b</span>) : <span class="sail-id">vregno</span>) -&gt; <span class="sail-id">vregidx</span> = <span class="sail-id">Vregidx</span>(<a href="./prelude.html#L118"><span class="sail-id">to_bits</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">b</span>))
<span class="sail-keyword">function</span> <span class="sail-id">vregidx_offset</span>(<span class="sail-id">Vregidx</span>(<span class="sail-id">r</span>) : <span class="sail-id">vregidx</span>, <span class="sail-id">o</span> : <span class="sail-id">bits</span>(<span class="sail-literal">5</span>)) -&gt; <span class="sail-id">vregidx</span> = <span class="sail-id">Vregidx</span>(<span class="sail-id">r</span> <span class="sail-operator">+</span> <span class="sail-id">o</span>)
<span class="sail-keyword">function</span> <span class="sail-id">vregidx_bits</span> (<span class="sail-id">Vregidx</span>(<span class="sail-id">b</span>) : <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = <span class="sail-id">b</span>

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vreg</span> : <span class="sail-id">vregidx</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = { <span class="sail-id">Vregidx</span>(<span class="sail-id">r</span>) &lt;-&gt; <span class="sail-id">r</span> }

<span class="sail-keyword">val</span> <span class="sail-id">vreg_write_callback</span> = <span class="sail-keyword">pure</span> {<span class="sail-id">c</span>: <span class="sail-string">"vreg_write_callback"</span>} : (<span class="sail-id">vregidx</span>, <span class="sail-id">vregtype</span>) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">vreg_write_callback</span>(_) = ()

<span class="sail-keyword">let</span> <span class="sail-id">zvreg</span> : <span class="sail-id">vregidx</span> = <span class="sail-id">Vregidx</span>(<span class="sail-literal">0b00000</span>) <span class="sail-comment">/* v0, zero register  */</span>

<span class="sail-comment">/* vector registers */</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L24"><span class="sail-id">vr0</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L25"><span class="sail-id">vr1</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L26"><span class="sail-id">vr2</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L27"><span class="sail-id">vr3</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L28"><span class="sail-id">vr4</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L29"><span class="sail-id">vr5</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L30"><span class="sail-id">vr6</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L31"><span class="sail-id">vr7</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L32"><span class="sail-id">vr8</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L33"><span class="sail-id">vr9</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L34"><span class="sail-id">vr10</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L35"><span class="sail-id">vr11</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L36"><span class="sail-id">vr12</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L37"><span class="sail-id">vr13</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L38"><span class="sail-id">vr14</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L39"><span class="sail-id">vr15</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L40"><span class="sail-id">vr16</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L41"><span class="sail-id">vr17</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L42"><span class="sail-id">vr18</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L43"><span class="sail-id">vr19</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L44"><span class="sail-id">vr20</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L45"><span class="sail-id">vr21</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L46"><span class="sail-id">vr22</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L47"><span class="sail-id">vr23</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L48"><span class="sail-id">vr24</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L49"><span class="sail-id">vr25</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L50"><span class="sail-id">vr26</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L51"><span class="sail-id">vr27</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L52"><span class="sail-id">vr28</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L53"><span class="sail-id">vr29</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L54"><span class="sail-id">vr30</span></a> : <span class="sail-id">vregtype</span>
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L55"><span class="sail-id">vr31</span></a> : <span class="sail-id">vregtype</span>

<span class="sail-keyword">mapping</span> <span class="sail-id">vreg_name_raw</span> : <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) &lt;-&gt; <span class="sail-id">string</span> = {
    <span class="sail-literal">0b00000</span> &lt;-&gt; <span class="sail-string">"v0"</span>,
    <span class="sail-literal">0b00001</span> &lt;-&gt; <span class="sail-string">"v1"</span>,
    <span class="sail-literal">0b00010</span> &lt;-&gt; <span class="sail-string">"v2"</span>,
    <span class="sail-literal">0b00011</span> &lt;-&gt; <span class="sail-string">"v3"</span>,
    <span class="sail-literal">0b00100</span> &lt;-&gt; <span class="sail-string">"v4"</span>,
    <span class="sail-literal">0b00101</span> &lt;-&gt; <span class="sail-string">"v5"</span>,
    <span class="sail-literal">0b00110</span> &lt;-&gt; <span class="sail-string">"v6"</span>,
    <span class="sail-literal">0b00111</span> &lt;-&gt; <span class="sail-string">"v7"</span>,
    <span class="sail-literal">0b01000</span> &lt;-&gt; <span class="sail-string">"v8"</span>,
    <span class="sail-literal">0b01001</span> &lt;-&gt; <span class="sail-string">"v9"</span>,
    <span class="sail-literal">0b01010</span> &lt;-&gt; <span class="sail-string">"v10"</span>,
    <span class="sail-literal">0b01011</span> &lt;-&gt; <span class="sail-string">"v11"</span>,
    <span class="sail-literal">0b01100</span> &lt;-&gt; <span class="sail-string">"v12"</span>,
    <span class="sail-literal">0b01101</span> &lt;-&gt; <span class="sail-string">"v13"</span>,
    <span class="sail-literal">0b01110</span> &lt;-&gt; <span class="sail-string">"v14"</span>,
    <span class="sail-literal">0b01111</span> &lt;-&gt; <span class="sail-string">"v15"</span>,
    <span class="sail-literal">0b10000</span> &lt;-&gt; <span class="sail-string">"v16"</span>,
    <span class="sail-literal">0b10001</span> &lt;-&gt; <span class="sail-string">"v17"</span>,
    <span class="sail-literal">0b10010</span> &lt;-&gt; <span class="sail-string">"v18"</span>,
    <span class="sail-literal">0b10011</span> &lt;-&gt; <span class="sail-string">"v19"</span>,
    <span class="sail-literal">0b10100</span> &lt;-&gt; <span class="sail-string">"v20"</span>,
    <span class="sail-literal">0b10101</span> &lt;-&gt; <span class="sail-string">"v21"</span>,
    <span class="sail-literal">0b10110</span> &lt;-&gt; <span class="sail-string">"v22"</span>,
    <span class="sail-literal">0b10111</span> &lt;-&gt; <span class="sail-string">"v23"</span>,
    <span class="sail-literal">0b11000</span> &lt;-&gt; <span class="sail-string">"v24"</span>,
    <span class="sail-literal">0b11001</span> &lt;-&gt; <span class="sail-string">"v25"</span>,
    <span class="sail-literal">0b11010</span> &lt;-&gt; <span class="sail-string">"v26"</span>,
    <span class="sail-literal">0b11011</span> &lt;-&gt; <span class="sail-string">"v27"</span>,
    <span class="sail-literal">0b11100</span> &lt;-&gt; <span class="sail-string">"v28"</span>,
    <span class="sail-literal">0b11101</span> &lt;-&gt; <span class="sail-string">"v29"</span>,
    <span class="sail-literal">0b11110</span> &lt;-&gt; <span class="sail-string">"v30"</span>,
    <span class="sail-literal">0b11111</span> &lt;-&gt; <span class="sail-string">"v31"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vreg_name</span> : <span class="sail-id">vregidx</span> &lt;-&gt; <span class="sail-id">string</span> = { <span class="sail-id">Vregidx</span>(<span class="sail-id">i</span>) &lt;-&gt; <span class="sail-id">vreg_name_raw</span>(<span class="sail-id">i</span>) }

<span class="sail-keyword">function</span> <span class="sail-id">dirty_v_context</span>() -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">assert</span>(<a href="./riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_V</span>));
  <a href="./riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">VS</span>] = <a href="./riscv_types.html#L244"><span class="sail-id">extStatus_to_bits</span></a>(<span class="sail-id">Dirty</span>);
  <a href="./riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SD</span>] = <span class="sail-literal">0b1</span>;
  <a href="./riscv_callbacks.html#L55"><span class="sail-id">long_csr_write_callback</span></a>(<span class="sail-string">"mstatus"</span>, <span class="sail-string">"mstatush"</span>, <a href="./riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>);
}

<span class="sail-keyword">function</span> <span class="sail-id">rV</span> (<span class="sail-id">Vregno</span>(<span class="sail-id">r</span>) : <span class="sail-id">vregno</span>) -&gt; <span class="sail-id">vregtype</span> = {
  <span class="sail-keyword">match</span> <span class="sail-id">r</span> {
    <span class="sail-literal">0</span> =&gt; <a href="./riscv_vext_regs.html#L24"><span class="sail-id">vr0</span></a>,
    <span class="sail-literal">1</span> =&gt; <a href="./riscv_vext_regs.html#L25"><span class="sail-id">vr1</span></a>,
    <span class="sail-literal">2</span> =&gt; <a href="./riscv_vext_regs.html#L26"><span class="sail-id">vr2</span></a>,
    <span class="sail-literal">3</span> =&gt; <a href="./riscv_vext_regs.html#L27"><span class="sail-id">vr3</span></a>,
    <span class="sail-literal">4</span> =&gt; <a href="./riscv_vext_regs.html#L28"><span class="sail-id">vr4</span></a>,
    <span class="sail-literal">5</span> =&gt; <a href="./riscv_vext_regs.html#L29"><span class="sail-id">vr5</span></a>,
    <span class="sail-literal">6</span> =&gt; <a href="./riscv_vext_regs.html#L30"><span class="sail-id">vr6</span></a>,
    <span class="sail-literal">7</span> =&gt; <a href="./riscv_vext_regs.html#L31"><span class="sail-id">vr7</span></a>,
    <span class="sail-literal">8</span> =&gt; <a href="./riscv_vext_regs.html#L32"><span class="sail-id">vr8</span></a>,
    <span class="sail-literal">9</span> =&gt; <a href="./riscv_vext_regs.html#L33"><span class="sail-id">vr9</span></a>,
    <span class="sail-literal">10</span> =&gt; <a href="./riscv_vext_regs.html#L34"><span class="sail-id">vr10</span></a>,
    <span class="sail-literal">11</span> =&gt; <a href="./riscv_vext_regs.html#L35"><span class="sail-id">vr11</span></a>,
    <span class="sail-literal">12</span> =&gt; <a href="./riscv_vext_regs.html#L36"><span class="sail-id">vr12</span></a>,
    <span class="sail-literal">13</span> =&gt; <a href="./riscv_vext_regs.html#L37"><span class="sail-id">vr13</span></a>,
    <span class="sail-literal">14</span> =&gt; <a href="./riscv_vext_regs.html#L38"><span class="sail-id">vr14</span></a>,
    <span class="sail-literal">15</span> =&gt; <a href="./riscv_vext_regs.html#L39"><span class="sail-id">vr15</span></a>,
    <span class="sail-literal">16</span> =&gt; <a href="./riscv_vext_regs.html#L40"><span class="sail-id">vr16</span></a>,
    <span class="sail-literal">17</span> =&gt; <a href="./riscv_vext_regs.html#L41"><span class="sail-id">vr17</span></a>,
    <span class="sail-literal">18</span> =&gt; <a href="./riscv_vext_regs.html#L42"><span class="sail-id">vr18</span></a>,
    <span class="sail-literal">19</span> =&gt; <a href="./riscv_vext_regs.html#L43"><span class="sail-id">vr19</span></a>,
    <span class="sail-literal">20</span> =&gt; <a href="./riscv_vext_regs.html#L44"><span class="sail-id">vr20</span></a>,
    <span class="sail-literal">21</span> =&gt; <a href="./riscv_vext_regs.html#L45"><span class="sail-id">vr21</span></a>,
    <span class="sail-literal">22</span> =&gt; <a href="./riscv_vext_regs.html#L46"><span class="sail-id">vr22</span></a>,
    <span class="sail-literal">23</span> =&gt; <a href="./riscv_vext_regs.html#L47"><span class="sail-id">vr23</span></a>,
    <span class="sail-literal">24</span> =&gt; <a href="./riscv_vext_regs.html#L48"><span class="sail-id">vr24</span></a>,
    <span class="sail-literal">25</span> =&gt; <a href="./riscv_vext_regs.html#L49"><span class="sail-id">vr25</span></a>,
    <span class="sail-literal">26</span> =&gt; <a href="./riscv_vext_regs.html#L50"><span class="sail-id">vr26</span></a>,
    <span class="sail-literal">27</span> =&gt; <a href="./riscv_vext_regs.html#L51"><span class="sail-id">vr27</span></a>,
    <span class="sail-literal">28</span> =&gt; <a href="./riscv_vext_regs.html#L52"><span class="sail-id">vr28</span></a>,
    <span class="sail-literal">29</span> =&gt; <a href="./riscv_vext_regs.html#L53"><span class="sail-id">vr29</span></a>,
    <span class="sail-literal">30</span> =&gt; <a href="./riscv_vext_regs.html#L54"><span class="sail-id">vr30</span></a>,
    <span class="sail-literal">31</span> =&gt; <a href="./riscv_vext_regs.html#L55"><span class="sail-id">vr31</span></a>,
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">wV</span> (<span class="sail-id">Vregno</span>(<span class="sail-id">r</span>) : <span class="sail-id">vregno</span>, <span class="sail-id">v</span> : <span class="sail-id">vregtype</span>) -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">match</span> <span class="sail-id">r</span> {
    <span class="sail-literal">0</span> =&gt; <a href="./riscv_vext_regs.html#L24"><span class="sail-id">vr0</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">1</span> =&gt; <a href="./riscv_vext_regs.html#L25"><span class="sail-id">vr1</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">2</span> =&gt; <a href="./riscv_vext_regs.html#L26"><span class="sail-id">vr2</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">3</span> =&gt; <a href="./riscv_vext_regs.html#L27"><span class="sail-id">vr3</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">4</span> =&gt; <a href="./riscv_vext_regs.html#L28"><span class="sail-id">vr4</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">5</span> =&gt; <a href="./riscv_vext_regs.html#L29"><span class="sail-id">vr5</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">6</span> =&gt; <a href="./riscv_vext_regs.html#L30"><span class="sail-id">vr6</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">7</span> =&gt; <a href="./riscv_vext_regs.html#L31"><span class="sail-id">vr7</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">8</span> =&gt; <a href="./riscv_vext_regs.html#L32"><span class="sail-id">vr8</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">9</span> =&gt; <a href="./riscv_vext_regs.html#L33"><span class="sail-id">vr9</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">10</span> =&gt; <a href="./riscv_vext_regs.html#L34"><span class="sail-id">vr10</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">11</span> =&gt; <a href="./riscv_vext_regs.html#L35"><span class="sail-id">vr11</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">12</span> =&gt; <a href="./riscv_vext_regs.html#L36"><span class="sail-id">vr12</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">13</span> =&gt; <a href="./riscv_vext_regs.html#L37"><span class="sail-id">vr13</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">14</span> =&gt; <a href="./riscv_vext_regs.html#L38"><span class="sail-id">vr14</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">15</span> =&gt; <a href="./riscv_vext_regs.html#L39"><span class="sail-id">vr15</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">16</span> =&gt; <a href="./riscv_vext_regs.html#L40"><span class="sail-id">vr16</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">17</span> =&gt; <a href="./riscv_vext_regs.html#L41"><span class="sail-id">vr17</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">18</span> =&gt; <a href="./riscv_vext_regs.html#L42"><span class="sail-id">vr18</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">19</span> =&gt; <a href="./riscv_vext_regs.html#L43"><span class="sail-id">vr19</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">20</span> =&gt; <a href="./riscv_vext_regs.html#L44"><span class="sail-id">vr20</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">21</span> =&gt; <a href="./riscv_vext_regs.html#L45"><span class="sail-id">vr21</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">22</span> =&gt; <a href="./riscv_vext_regs.html#L46"><span class="sail-id">vr22</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">23</span> =&gt; <a href="./riscv_vext_regs.html#L47"><span class="sail-id">vr23</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">24</span> =&gt; <a href="./riscv_vext_regs.html#L48"><span class="sail-id">vr24</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">25</span> =&gt; <a href="./riscv_vext_regs.html#L49"><span class="sail-id">vr25</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">26</span> =&gt; <a href="./riscv_vext_regs.html#L50"><span class="sail-id">vr26</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">27</span> =&gt; <a href="./riscv_vext_regs.html#L51"><span class="sail-id">vr27</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">28</span> =&gt; <a href="./riscv_vext_regs.html#L52"><span class="sail-id">vr28</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">29</span> =&gt; <a href="./riscv_vext_regs.html#L53"><span class="sail-id">vr29</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">30</span> =&gt; <a href="./riscv_vext_regs.html#L54"><span class="sail-id">vr30</span></a> = <span class="sail-id">v</span>,
    <span class="sail-literal">31</span> =&gt; <a href="./riscv_vext_regs.html#L55"><span class="sail-id">vr31</span></a> = <span class="sail-id">v</span>,
  };

  <a href="./riscv_vext_regs.html#L94"><span class="sail-id">dirty_v_context</span></a>();

  <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-id">VLEN</span> <span class="sail-operator">&amp;</span> <span class="sail-id">VLEN</span> <span class="sail-operator">&lt;=</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">vlenmax</span>));
  <a href="./riscv_vext_regs.html#L19"><span class="sail-id">vreg_write_callback</span></a>(<a href="./riscv_vext_regs.html#L12"><span class="sail-id">vregno_to_vregidx</span></a>(<span class="sail-id">Vregno</span>(<span class="sail-id">r</span>)), <span class="sail-id">v</span>);
}

<span class="sail-keyword">function</span> <span class="sail-id">rV_bits</span>(<span class="sail-id">i</span>: <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">vregtype</span> = <a href="./riscv_vext_regs.html#L101"><span class="sail-id">rV</span></a>(<a href="./riscv_vext_regs.html#L11"><span class="sail-id">vregidx_to_vregno</span></a>(<span class="sail-id">i</span>))

<span class="sail-keyword">function</span> <span class="sail-id">wV_bits</span>(<span class="sail-id">i</span>: <span class="sail-id">vregidx</span>, <span class="sail-id">data</span>: <span class="sail-id">vregtype</span>) -&gt; <span class="sail-id">unit</span> = {
  <a href="./riscv_vext_regs.html#L138"><span class="sail-id">wV</span></a>(<a href="./riscv_vext_regs.html#L11"><span class="sail-id">vregidx_to_vregno</span></a>(<span class="sail-id">i</span>)) = <span class="sail-id">data</span>
}

<span class="sail-keyword">overload</span> <span class="sail-id">V</span> = {<a href="./riscv_vext_regs.html#L180"><span class="sail-id">rV_bits</span></a>, <a href="./riscv_vext_regs.html#L182"><span class="sail-id">wV_bits</span></a>, <span class="sail-id">rV</span>, <span class="sail-id">wV</span>}

<span class="sail-keyword">val</span> <span class="sail-id">init_vregs</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">init_vregs</span> () = {
  <span class="sail-keyword">let</span> <span class="sail-id">zero_vreg</span> : <span class="sail-id">vregtype</span> = <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <a href="./riscv_vext_regs.html#L24"><span class="sail-id">vr0</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L25"><span class="sail-id">vr1</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L26"><span class="sail-id">vr2</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L27"><span class="sail-id">vr3</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L28"><span class="sail-id">vr4</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L29"><span class="sail-id">vr5</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L30"><span class="sail-id">vr6</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L31"><span class="sail-id">vr7</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L32"><span class="sail-id">vr8</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L33"><span class="sail-id">vr9</span></a>  = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L34"><span class="sail-id">vr10</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L35"><span class="sail-id">vr11</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L36"><span class="sail-id">vr12</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L37"><span class="sail-id">vr13</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L38"><span class="sail-id">vr14</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L39"><span class="sail-id">vr15</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L40"><span class="sail-id">vr16</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L41"><span class="sail-id">vr17</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L42"><span class="sail-id">vr18</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L43"><span class="sail-id">vr19</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L44"><span class="sail-id">vr20</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L45"><span class="sail-id">vr21</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L46"><span class="sail-id">vr22</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L47"><span class="sail-id">vr23</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L48"><span class="sail-id">vr24</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L49"><span class="sail-id">vr25</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L50"><span class="sail-id">vr26</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L51"><span class="sail-id">vr27</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L52"><span class="sail-id">vr28</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L53"><span class="sail-id">vr29</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L54"><span class="sail-id">vr30</span></a> = <span class="sail-id">zero_vreg</span>;
  <a href="./riscv_vext_regs.html#L55"><span class="sail-id">vr31</span></a> = <span class="sail-id">zero_vreg</span>
}

<span class="sail-comment">/* Vector CSR */</span>
<span class="sail-keyword">bitfield</span> <span class="sail-id">Vcsr</span> : <span class="sail-id">bits</span>(<span class="sail-literal">3</span>) = {
  <span class="sail-id">vxrm</span>  : <span class="sail-literal">2</span> .. <span class="sail-literal">1</span>,
  <span class="sail-id">vxsat</span> : <span class="sail-literal">0</span>
}
<span class="sail-keyword">register</span> <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a> : <span class="sail-id">Vcsr</span>

<span class="sail-keyword">val</span> <span class="sail-id">ext_write_vcsr</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">2</span>), <span class="sail-id">bits</span>(<span class="sail-literal">1</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">ext_write_vcsr</span> (<span class="sail-id">vxrm_val</span>, <span class="sail-id">vxsat_val</span>) = {
  <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxrm</span>]  = <span class="sail-id">vxrm_val</span>; <span class="sail-comment">/* Note: frm can be an illegal value, 101, 110, 111 */</span>
  <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxsat</span>] = <span class="sail-id">vxsat_val</span>;
  <a href="./riscv_vext_regs.html#L94"><span class="sail-id">dirty_v_context</span></a>()
}

<span class="sail-comment">/* num_elem means max(VLMAX,VLEN/SEW)) according to Section 5.4 of RVV spec */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_num_elem</span> : (<span class="sail-id">int</span>, <span class="sail-id">sew_bitsize</span>) -&gt; <span class="sail-id">nat1</span>
<span class="sail-keyword">function</span> <span class="sail-id">get_num_elem</span>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_reg</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-literal">0</span> <span class="sail-keyword">else</span> <span class="sail-id">LMUL_pow</span>;
  <span class="sail-comment">/* Ignore lmul &lt; 1 so that the entire vreg is read, allowing all masking to
   * be handled in init_masked_result */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = (2 ^ <span class="sail-id">LMUL_pow_reg</span>) <span class="sail-operator">*</span> <span class="sail-id">VLEN</span> <span class="sail-operator">/</span> <span class="sail-id">SEW</span>;
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>);
  <span class="sail-id">num_elem</span>
}

<span class="sail-comment">/* Reads a single vreg into multiple elements */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_single_vreg</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))
<span class="sail-keyword">function</span> <span class="sail-id">read_single_vreg</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">bv</span>     : <span class="sail-id">vregtype</span>                  = <span class="sail-id">V</span>(<span class="sail-id">vrid</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">let</span> <span class="sail-id">start_index</span> = <span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-id">SEW</span>;
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">slice</span>(<span class="sail-id">bv</span>, <span class="sail-id">start_index</span>, <span class="sail-id">SEW</span>);
  };

  <span class="sail-id">result</span>
}

<span class="sail-comment">/* Writes multiple elements into a single vreg */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_single_vreg</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_single_vreg</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">vrid</span>, <span class="sail-id">v</span>) = {
  <span class="sail-keyword">var</span> <span class="sail-id">r</span> : <span class="sail-id">vregtype</span> = <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>();

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) <span class="sail-id">downto</span> <span class="sail-literal">0</span>) {
    <span class="sail-id">r</span> = <span class="sail-id">r</span> <span class="sail-operator">&lt;&lt;</span> <span class="sail-id">SEW</span>;
    <span class="sail-id">r</span> = <span class="sail-id">r</span> <span class="sail-operator">|</span> <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">v</span>[<span class="sail-id">i</span>]);
  };

  <span class="sail-id">V</span>(<span class="sail-id">vrid</span>) = <span class="sail-id">r</span>
}

<span class="sail-comment">/* The general vreg reading operation with num_elem as max(VLMAX,VLEN/SEW)) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_vreg</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>), <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))
<span class="sail-keyword">function</span> <span class="sail-id">read_vreg</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">vrid_val</span> = <span class="sail-id">unsigned</span>(<a href="./riscv_vext_regs.html#L14"><span class="sail-id">vregidx_bits</span></a>(<span class="sail-id">vrid</span>));
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_reg</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-literal">0</span> <span class="sail-keyword">else</span> <span class="sail-id">LMUL_pow</span>;

  <span class="sail-comment">/* Check for valid vrid */</span>
  <span class="sail-keyword">if</span> <span class="sail-id">vrid_val</span> <span class="sail-operator">+</span> 2 ^ <span class="sail-id">LMUL_pow_reg</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* vrid would read past largest vreg (v31) */</span>
    <span class="sail-keyword">assert</span>(<span class="sail-literal">false</span>, <span class="sail-string">"invalid register group: vrid overflow the largest number"</span>)
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">vrid_val</span> <span class="sail-operator">%</span> (2 ^ <span class="sail-id">LMUL_pow_reg</span>) <span class="sail-operator">!=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* vrid must be a multiple of emul */</span>
    <span class="sail-keyword">assert</span>(<span class="sail-literal">false</span>, <span class="sail-string">"invalid register group: vrid is not a multiple of EMUL"</span>)
  } <span class="sail-keyword">else</span> {
    <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span> = <a href="./riscv_vext_regs.html#L252"><span class="sail-id">read_single_vreg</span></a>(<span class="sail-ty-var">'n</span>, <span class="sail-id">SEW</span>, <span class="sail-id">vrid</span>);
    } <span class="sail-keyword">else</span> {
      <span class="sail-keyword">let</span> <span class="sail-ty-var">'num_elem_single</span> = <span class="sail-id">VLEN</span> <span class="sail-operator">/</span> <span class="sail-id">SEW</span>;
      <span class="sail-keyword">assert</span>(<span class="sail-ty-var">'num_elem_single</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>);
      <span class="sail-keyword">foreach</span> (<span class="sail-id">i_lmul</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (2 ^ <span class="sail-id">LMUL_pow_reg</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
        <span class="sail-keyword">let</span> <span class="sail-id">r_start_i</span> : <span class="sail-id">int</span> = <span class="sail-id">i_lmul</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'num_elem_single</span>;
        <span class="sail-keyword">let</span> <span class="sail-id">r_end_i</span>   : <span class="sail-id">int</span> = <span class="sail-id">r_start_i</span> <span class="sail-operator">+</span> <span class="sail-ty-var">'num_elem_single</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>;
        <span class="sail-keyword">let</span> <span class="sail-id">vrid_lmul</span>     : <span class="sail-id">vregidx</span> = <a href="./riscv_vext_regs.html#L13"><span class="sail-id">vregidx_offset</span></a>(<span class="sail-id">vrid</span>, <a href="./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">i_lmul</span>));
        <span class="sail-keyword">let</span> <span class="sail-id">single_result</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'num_elem_single</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L252"><span class="sail-id">read_single_vreg</span></a>(<span class="sail-ty-var">'num_elem_single</span>, <span class="sail-id">SEW</span>, <span class="sail-id">vrid_lmul</span>);
        <span class="sail-keyword">foreach</span> (<span class="sail-id">r_i</span> <span class="sail-id">from</span> <span class="sail-id">r_start_i</span> <span class="sail-id">to</span> <span class="sail-id">r_end_i</span>) {
          <span class="sail-keyword">let</span> <span class="sail-id">s_i</span> : <span class="sail-id">int</span> = <span class="sail-id">r_i</span> <span class="sail-operator">-</span> <span class="sail-id">r_start_i</span>;
          <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">r_i</span> <span class="sail-operator">&amp;</span> <span class="sail-id">r_i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);
          <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">s_i</span> <span class="sail-operator">&amp;</span> <span class="sail-id">s_i</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'num_elem_single</span>);
          <span class="sail-id">result</span>[<span class="sail-id">r_i</span>] = <span class="sail-id">single_result</span>[<span class="sail-id">s_i</span>];
        }
      }
    }
  };

  <span class="sail-id">result</span>
}

<span class="sail-comment">/* Single element reading operation */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_single_element</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'m</span>, <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">nat</span>, <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)
<span class="sail-keyword">function</span> <span class="sail-id">read_single_element</span>(<span class="sail-id">EEW</span>, <span class="sail-id">index</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">assert</span>(<span class="sail-id">VLEN</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">EEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'elem_per_reg</span> = <span class="sail-id">VLEN</span> <span class="sail-operator">/</span> <span class="sail-id">EEW</span>;
  <span class="sail-keyword">assert</span>(<span class="sail-ty-var">'elem_per_reg</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">real_vrid</span>  : <span class="sail-id">vregidx</span> = <a href="./riscv_vext_regs.html#L13"><span class="sail-id">vregidx_offset</span></a>(<span class="sail-id">vrid</span>, <a href="./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">index</span> <span class="sail-operator">/</span> <span class="sail-ty-var">'elem_per_reg</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">real_index</span> : <span class="sail-id">int</span>    = <span class="sail-id">index</span> <span class="sail-operator">%</span> <span class="sail-ty-var">'elem_per_reg</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">vrid_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'elem_per_reg</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L252"><span class="sail-id">read_single_vreg</span></a>(<span class="sail-ty-var">'elem_per_reg</span>, <span class="sail-id">EEW</span>, <span class="sail-id">real_vrid</span>);
  <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">real_index</span> <span class="sail-operator">&amp;</span> <span class="sail-id">real_index</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'elem_per_reg</span>);
  <span class="sail-id">vrid_val</span>[<span class="sail-id">real_index</span>]
}

<span class="sail-comment">/* The general vreg writing operation with num_elem as max(VLMAX,VLEN/SEW)) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_vreg</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_vreg</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vrid</span>, <span class="sail-id">vec</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_reg</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-literal">0</span> <span class="sail-keyword">else</span> <span class="sail-id">LMUL_pow</span>;

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'num_elem_single</span>  : <span class="sail-id">int</span> = <span class="sail-id">VLEN</span> <span class="sail-operator">/</span> <span class="sail-id">SEW</span>;
  <span class="sail-keyword">assert</span>(<span class="sail-ty-var">'num_elem_single</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>);
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i_lmul</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (2 ^ <span class="sail-id">LMUL_pow_reg</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">var</span> <span class="sail-id">single_vec</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'num_elem_single</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
    <span class="sail-keyword">let</span> <span class="sail-id">vrid_lmul</span>  : <span class="sail-id">vregidx</span> = <a href="./riscv_vext_regs.html#L13"><span class="sail-id">vregidx_offset</span></a>(<span class="sail-id">vrid</span>, <a href="./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">i_lmul</span>));
    <span class="sail-keyword">let</span> <span class="sail-id">r_start_i</span>  : <span class="sail-id">int</span> = <span class="sail-id">i_lmul</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'num_elem_single</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">r_end_i</span>    : <span class="sail-id">int</span> = <span class="sail-id">r_start_i</span> <span class="sail-operator">+</span> <span class="sail-ty-var">'num_elem_single</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>;
    <span class="sail-keyword">foreach</span> (<span class="sail-id">r_i</span> <span class="sail-id">from</span> <span class="sail-id">r_start_i</span> <span class="sail-id">to</span> <span class="sail-id">r_end_i</span>) {
      <span class="sail-keyword">let</span> <span class="sail-id">s_i</span> : <span class="sail-id">int</span> = <span class="sail-id">r_i</span> <span class="sail-operator">-</span> <span class="sail-id">r_start_i</span>;
      <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">r_i</span> <span class="sail-operator">&amp;</span> <span class="sail-id">r_i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);
      <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">s_i</span> <span class="sail-operator">&amp;</span> <span class="sail-id">s_i</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'num_elem_single</span>);
      <span class="sail-id">single_vec</span>[<span class="sail-id">s_i</span>] = <span class="sail-id">vec</span>[<span class="sail-id">r_i</span>]
    };
    <a href="./riscv_vext_regs.html#L266"><span class="sail-id">write_single_vreg</span></a>(<span class="sail-ty-var">'num_elem_single</span>, <span class="sail-id">SEW</span>, <span class="sail-id">vrid_lmul</span>, <span class="sail-id">single_vec</span>)
  }
}

<span class="sail-comment">/* Single element writing operation */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_single_element</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'m</span>, <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) . (<span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">nat</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_single_element</span>(<span class="sail-id">EEW</span>, <span class="sail-id">index</span>, <span class="sail-id">vrid</span>, <span class="sail-id">value</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'elem_per_reg</span> = <span class="sail-id">VLEN</span> <span class="sail-operator">/</span> <span class="sail-id">EEW</span>;
  <span class="sail-keyword">assert</span>(<span class="sail-ty-var">'elem_per_reg</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">real_vrid</span>  : <span class="sail-id">vregidx</span> = <a href="./riscv_vext_regs.html#L13"><span class="sail-id">vregidx_offset</span></a>(<span class="sail-id">vrid</span>, <a href="./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">index</span> <span class="sail-operator">/</span> <span class="sail-ty-var">'elem_per_reg</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">real_index</span> : <span class="sail-id">int</span>    = <span class="sail-id">index</span> <span class="sail-operator">%</span> <span class="sail-ty-var">'elem_per_reg</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vrid_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'elem_per_reg</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L252"><span class="sail-id">read_single_vreg</span></a>(<span class="sail-ty-var">'elem_per_reg</span>, <span class="sail-id">EEW</span>, <span class="sail-id">real_vrid</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">r</span> : <span class="sail-id">vregtype</span> = <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> (<span class="sail-ty-var">'elem_per_reg</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) <span class="sail-id">downto</span> <span class="sail-literal">0</span>) {
    <span class="sail-id">r</span> = <span class="sail-id">r</span> <span class="sail-operator">&lt;&lt;</span> <span class="sail-id">EEW</span>;
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">==</span> <span class="sail-id">real_index</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">r</span> = <span class="sail-id">r</span> <span class="sail-operator">|</span> <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">value</span>);
    } <span class="sail-keyword">else</span> {
      <span class="sail-id">r</span> = <span class="sail-id">r</span> <span class="sail-operator">|</span> <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vrid_val</span>[<span class="sail-id">i</span>]);
    }
  };
  <span class="sail-id">V</span>(<span class="sail-id">real_vrid</span>) = <span class="sail-id">r</span>;
}

<span class="sail-comment">/* Mask register reading operation with num_elem as max(VLMAX,VLEN/SEW)) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_vmask</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)
<span class="sail-keyword">function</span> <span class="sail-id">read_vmask</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&lt;=</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">vlenmax</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">vreg_val</span> : <span class="sail-id">vregtype</span> = <span class="sail-id">V</span>(<span class="sail-id">vrid</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">result</span>   : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="./prelude.html#L92"><span class="sail-id">ones</span></a>();

  <span class="sail-keyword">if</span> <span class="sail-id">vm</span> <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">return</span> <span class="sail-id">result</span>
  };

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vreg_val</span>[<span class="sail-id">i</span>]
  };

  <span class="sail-id">result</span>
}

<span class="sail-comment">/* This is a special version of read_vmask for carry/borrow instructions, where vm=1 means no carry */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_vmask_carry</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)
<span class="sail-keyword">function</span> <span class="sail-id">read_vmask_carry</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&lt;=</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">vlenmax</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">vreg_val</span> : <span class="sail-id">vregtype</span> = <span class="sail-id">V</span>(<span class="sail-id">vrid</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">result</span>   : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>();

  <span class="sail-keyword">if</span> <span class="sail-id">vm</span> <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">return</span> <span class="sail-id">result</span>
  };

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vreg_val</span>[<span class="sail-id">i</span>]
  };

  <span class="sail-id">result</span>
}

<span class="sail-comment">/* Mask register writing operation with num_elem as max(VLMAX,VLEN/SEW)) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_vmask</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_vmask</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">vrid</span>, <span class="sail-id">v</span>) = {
  <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-id">VLEN</span> <span class="sail-operator">&amp;</span> <span class="sail-id">VLEN</span> <span class="sail-operator">&lt;=</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">vlenmax</span>));
  <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span> <span class="sail-operator">&amp;</span> <span class="sail-id">num_elem</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">VLEN</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vreg_val</span> : <span class="sail-id">vregtype</span> = <span class="sail-id">V</span>(<span class="sail-id">vrid</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">result</span>   : <span class="sail-id">vregtype</span> = <span class="sail-literal">undefined</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">v</span>[<span class="sail-id">i</span>]
  };
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">num_elem</span> <span class="sail-id">to</span> (<span class="sail-id">VLEN</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-comment">/* Mask tail is always agnostic */</span>
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vreg_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
  };

  <span class="sail-id">V</span>(<span class="sail-id">vrid</span>) = <span class="sail-id">result</span>
}

<span class="sail-comment">/* end vector register */</span>
</pre>
</div>
</div>
</body>
</html>