{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479797128118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:45:27 2016 " "Processing started: Tue Nov 22 00:45:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479797128119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479797128119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479797128120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1479797128200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479797128367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479797128426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479797128427 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128958 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479797128958 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1479797128958 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1479797128974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 45 clk port " "Ignored filter at DE2_CCD.out.sdc(45): clk could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1479797128975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_CCD.out.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at DE2_CCD.out.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10 \[get_ports clk\] " "create_clock -period 10 \[get_ports clk\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128975 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479797128975 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128976 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 69 clk clock " "Ignored filter at DE2_CCD.out.sdc(69): clk could not be matched with a clock" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1479797128976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at DE2_CCD.out.sdc(69): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 3 \[all_inputs\] " "set_input_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at DE2_CCD.out.sdc(70): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -min 2 \[all_inputs\] " "set_input_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_CCD.out.sdc(76): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 3 \[all_outputs\] " "set_output_delay -clock clk -max 3 \[all_outputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479797128977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_CCD.out.sdc(77): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -min 2 \[all_outputs\] " "set_output_delay -clock clk -min 2 \[all_outputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128978 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479797128978 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ychu26/ece385-final/de2_ccd-test/db/ip/nois/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ychu26/ece385-final/de2_ccd-test/db/ip/nois/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1479797128982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1479797128990 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[10\] GPIO_1\[10\] " "create_clock -period 1.000 -name GPIO_1\[10\] GPIO_1\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CCD_MCLK CCD_MCLK " "create_clock -period 1.000 -name CCD_MCLK CCD_MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CCD_Config:u7\|mI2C_CTRL_CLK I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_CCD_Config:u7\|mI2C_CTRL_CLK I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Controller:u1\|oVGA_V_SYNC VGA_Controller:u1\|oVGA_V_SYNC " "create_clock -period 1.000 -name VGA_Controller:u1\|oVGA_V_SYNC VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479797128992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1479797129266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129268 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129270 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129270 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129270 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1479797129271 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1479797129288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479797129468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479797129468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.251 " "Worst-case setup slack is -7.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.251           -2765.573 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -7.251           -2765.573 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.924             -99.438 CLOCK_50  " "   -3.924             -99.438 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.621            -723.294 GPIO_1\[10\]  " "   -3.621            -723.294 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265            -384.790 CCD_MCLK  " "   -3.265            -384.790 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -89.257 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -2.463             -89.257 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.234 VGA_Controller:u1\|oVGA_V_SYNC  " "   -0.234              -0.234 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797129476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.802 " "Worst-case hold slack is -2.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802              -5.596 CLOCK_50  " "   -2.802              -5.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.769              -2.769 CCD_MCLK  " "   -2.769              -2.769 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 GPIO_1\[10\]  " "    0.252               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.361               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 VGA_Controller:u1\|oVGA_V_SYNC  " "    0.404               0.000 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.405               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797129493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.593 " "Worst-case recovery slack is -6.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.593           -3843.417 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -6.593           -3843.417 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956            -588.307 CCD_MCLK  " "   -2.956            -588.307 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991            -226.737 GPIO_1\[10\]  " "   -0.991            -226.737 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797129501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.774 " "Worst-case removal slack is -0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -2.353 GPIO_1\[10\]  " "   -0.774              -2.353 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 CCD_MCLK  " "    1.041               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.701               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    5.701               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797129508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -684.134 GPIO_1\[10\]  " "   -3.210            -684.134 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193           -1768.533 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -3.193           -1768.533 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLOCK_50  " "   -3.000             -58.255 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -341.891 CCD_MCLK  " "   -2.693            -341.891 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 VGA_Controller:u1\|oVGA_V_SYNC  " "   -1.285              -6.425 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797129513 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 160 synchronizer chains. " "Report Metastability: Found 160 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129905 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797129905 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479797129918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1479797129949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1479797130537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130688 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130689 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130689 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479797130734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479797130734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.511 " "Worst-case setup slack is -6.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.511           -2486.488 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -6.511           -2486.488 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.514             -87.189 CLOCK_50  " "   -3.514             -87.189 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273            -627.492 GPIO_1\[10\]  " "   -3.273            -627.492 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928            -336.259 CCD_MCLK  " "   -2.928            -336.259 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169             -77.963 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -2.169             -77.963 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.109 VGA_Controller:u1\|oVGA_V_SYNC  " "   -0.109              -0.109 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797130744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.556 " "Worst-case hold slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556              -5.092 CLOCK_50  " "   -2.556              -5.092 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500              -2.500 CCD_MCLK  " "   -2.500              -2.500 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 GPIO_1\[10\]  " "    0.254               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 VGA_Controller:u1\|oVGA_V_SYNC  " "    0.353               0.000 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.354               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.355               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797130769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.804 " "Worst-case recovery slack is -5.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.804           -3383.295 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -5.804           -3383.295 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577            -511.185 CCD_MCLK  " "   -2.577            -511.185 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738            -160.446 GPIO_1\[10\]  " "   -0.738            -160.446 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797130783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.752 " "Worst-case removal slack is -0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -2.452 GPIO_1\[10\]  " "   -0.752              -2.452 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 CCD_MCLK  " "    0.964               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.015               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    5.015               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797130799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -680.042 GPIO_1\[10\]  " "   -3.210            -680.042 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149           -1765.949 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -3.149           -1765.949 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLOCK_50  " "   -3.000             -58.255 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -340.483 CCD_MCLK  " "   -2.649            -340.483 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 VGA_Controller:u1\|oVGA_V_SYNC  " "   -1.285              -6.425 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797130812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 160 synchronizer chains. " "Report Metastability: Found 160 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131351 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479797131369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131700 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131701 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 1.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131701 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479797131714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479797131714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.650 " "Worst-case setup slack is -3.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650           -1207.308 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -3.650           -1207.308 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -26.302 CLOCK_50  " "   -1.457             -26.302 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359            -199.461 GPIO_1\[10\]  " "   -1.359            -199.461 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089            -105.990 CCD_MCLK  " "   -1.089            -105.990 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678             -17.266 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -0.678             -17.266 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 VGA_Controller:u1\|oVGA_V_SYNC  " "    0.394               0.000 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797131744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.469 " "Worst-case hold slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -1.469 CCD_MCLK  " "   -1.469              -1.469 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -2.900 CLOCK_50  " "   -1.459              -2.900 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 GPIO_1\[10\]  " "    0.077               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.142               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA_Controller:u1\|oVGA_V_SYNC  " "    0.182               0.000 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.183               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797131776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.316 " "Worst-case recovery slack is -3.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.316           -1954.461 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -3.316           -1954.461 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031            -200.266 CCD_MCLK  " "   -1.031            -200.266 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178             -37.487 GPIO_1\[10\]  " "   -0.178             -37.487 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797131798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.389 " "Worst-case removal slack is -0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -1.259 GPIO_1\[10\]  " "   -0.389              -1.259 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 CCD_MCLK  " "    0.447               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.002               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    3.002               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797131819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -642.662 GPIO_1\[10\]  " "   -3.000            -642.662 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.803 CLOCK_50  " "   -3.000             -58.803 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500           -1371.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -1.500           -1371.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -231.000 CCD_MCLK  " "   -1.000            -231.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.000             -50.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 VGA_Controller:u1\|oVGA_V_SYNC  " "   -1.000              -5.000 VGA_Controller:u1\|oVGA_V_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479797131836 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 160 synchronizer chains. " "Report Metastability: Found 160 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797132567 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479797132567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479797133332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479797133334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479797133636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:45:33 2016 " "Processing ended: Tue Nov 22 00:45:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479797133636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479797133636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479797133636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479797133636 ""}
