Info: Starting: Create simulation model
Info: qsys-generate X:\src\grpSystem\unitSystemFPGA\riscv_simulation.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=X:\src\grpSystem\unitSystemFPGA\riscv_simulation\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading unitSystemFPGA/riscv_simulation.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 18.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding reset_source_0 [altera_avalon_reset_source 18.1]
Progress: Parameterizing module reset_source_0
Progress: Adding rv32ui_fsmd_0 [rv32ui_fsmd 1.0]
Progress: Parameterizing module rv32ui_fsmd_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: riscv_simulation.clock_source_0: Elaborate: altera_clock_source
Info: riscv_simulation.clock_source_0:            $Revision: #1 $
Info: riscv_simulation.clock_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Elaborate: altera_reset_source
Info: riscv_simulation.reset_source_0:            $Revision: #1 $
Info: riscv_simulation.reset_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Reset is positively asserted.
Info: riscv_simulation: Generating riscv_simulation "riscv_simulation" for SIM_VHDL
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: clock_source_0: "riscv_simulation" instantiated altera_avalon_clock_source "clock_source_0"
Info: onchip_memory2_0: Starting RTL generation for module 'riscv_simulation_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=riscv_simulation_onchip_memory2_0 --dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0098_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0098_onchip_memory2_0_gen//riscv_simulation_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0098_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'riscv_simulation_onchip_memory2_0'
Info: onchip_memory2_0: "riscv_simulation" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'riscv_simulation_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=riscv_simulation_pio_0 --dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0099_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0099_pio_0_gen//riscv_simulation_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0099_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'riscv_simulation_pio_0'
Info: pio_0: "riscv_simulation" instantiated altera_avalon_pio "pio_0"
Info: reset_source_0: "riscv_simulation" instantiated altera_avalon_reset_source "reset_source_0"
Info: rv32ui_fsmd_0: "riscv_simulation" instantiated rv32ui_fsmd "rv32ui_fsmd_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "riscv_simulation" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "riscv_simulation" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "riscv_simulation" instantiated altera_reset_controller "rst_controller"
Info: rv32ui_fsmd_0_data_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "rv32ui_fsmd_0_data_translator"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: rv32ui_fsmd_0_data_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "rv32ui_fsmd_0_data_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: riscv_simulation: Done "riscv_simulation" with 27 modules, 34 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=X:\src\grpSystem\unitSystemFPGA\riscv_simulation\riscv_simulation.spd --output-directory=X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=X:\src\grpSystem\unitSystemFPGA\riscv_simulation\riscv_simulation.spd --output-directory=X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	21 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under X:/src/grpSystem/unitSystemFPGA/riscv_simulation/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate X:\src\grpSystem\unitSystemFPGA\riscv_simulation.qsys --block-symbol-file --output-directory=X:\src\grpSystem\unitSystemFPGA\riscv_simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading unitSystemFPGA/riscv_simulation.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 18.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding reset_source_0 [altera_avalon_reset_source 18.1]
Progress: Parameterizing module reset_source_0
Progress: Adding rv32ui_fsmd_0 [rv32ui_fsmd 1.0]
Progress: Parameterizing module rv32ui_fsmd_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: riscv_simulation.clock_source_0: Elaborate: altera_clock_source
Info: riscv_simulation.clock_source_0:            $Revision: #1 $
Info: riscv_simulation.clock_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Elaborate: altera_reset_source
Info: riscv_simulation.reset_source_0:            $Revision: #1 $
Info: riscv_simulation.reset_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Reset is positively asserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate X:\src\grpSystem\unitSystemFPGA\riscv_simulation.qsys --synthesis=VHDL --output-directory=X:\src\grpSystem\unitSystemFPGA\riscv_simulation\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading unitSystemFPGA/riscv_simulation.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 18.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding reset_source_0 [altera_avalon_reset_source 18.1]
Progress: Parameterizing module reset_source_0
Progress: Adding rv32ui_fsmd_0 [rv32ui_fsmd 1.0]
Progress: Parameterizing module rv32ui_fsmd_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: riscv_simulation.clock_source_0: Elaborate: altera_clock_source
Info: riscv_simulation.clock_source_0:            $Revision: #1 $
Info: riscv_simulation.clock_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Elaborate: altera_reset_source
Info: riscv_simulation.reset_source_0:            $Revision: #1 $
Info: riscv_simulation.reset_source_0:            $Date: 2018/07/18 $
Info: riscv_simulation.reset_source_0: Reset is positively asserted.
Info: riscv_simulation: Generating riscv_simulation "riscv_simulation" for QUARTUS_SYNTH
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master rv32ui_fsmd_0.instruction and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: clock_source_0: "riscv_simulation" instantiated altera_avalon_clock_source "clock_source_0"
Info: onchip_memory2_0: Starting RTL generation for module 'riscv_simulation_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=riscv_simulation_onchip_memory2_0 --dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0122_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0122_onchip_memory2_0_gen//riscv_simulation_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'riscv_simulation_onchip_memory2_0'
Info: onchip_memory2_0: "riscv_simulation" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'riscv_simulation_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=riscv_simulation_pio_0 --dir=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0123_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/19bin/AppData/Local/Temp/alt8397_4509676344229035364.dir/0123_pio_0_gen//riscv_simulation_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'riscv_simulation_pio_0'
Info: pio_0: "riscv_simulation" instantiated altera_avalon_pio "pio_0"
Info: reset_source_0: "riscv_simulation" instantiated altera_avalon_reset_source "reset_source_0"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/synthesis/submodules/verbosity_pkg.sv
Info: rv32ui_fsmd_0: "riscv_simulation" instantiated rv32ui_fsmd "rv32ui_fsmd_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "riscv_simulation" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "riscv_simulation" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "riscv_simulation" instantiated altera_reset_controller "rst_controller"
Info: rv32ui_fsmd_0_data_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "rv32ui_fsmd_0_data_translator"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: rv32ui_fsmd_0_data_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "rv32ui_fsmd_0_data_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file X:/src/grpSystem/unitSystemFPGA/riscv_simulation/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: riscv_simulation: Done "riscv_simulation" with 27 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
