Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 06 13:28:53 2023
| Host         : LAPTOP-80SBIOPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over_reg/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.394        0.000                      0                 4844        0.056        0.000                      0                 4844        4.020        0.000                       0                  2370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.548        0.000                      0                 4686        0.056        0.000                      0                 4686        4.020        0.000                       0                  2370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.394        0.000                      0                  158        0.895        0.000                      0                  158  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[18]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[19]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[24]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[26]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.450ns (34.820%)  route 4.586ns (65.180%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.742    10.170    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.651    12.830    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y109        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[9]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X43Y109        FDCE (Setup_fdce_C_CE)      -0.205    12.718    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.450ns (35.297%)  route 4.491ns (64.703%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.647    10.075    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X45Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.650    12.829    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/C
                         clock pessimism              0.281    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X45Y110        FDCE (Setup_fdce_C_CE)      -0.205    12.751    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.450ns (35.297%)  route 4.491ns (64.703%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.840     3.134    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.456     3.590 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[18]/Q
                         net (fo=6, routed)           0.701     4.291    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[2]
    SLICE_X46Y110        LUT3 (Prop_lut3_I0_O)        0.124     4.415 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24/O
                         net (fo=1, routed)           0.452     4.867    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_24_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.124     4.991 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10/O
                         net (fo=2, routed)           0.984     5.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_10_n_0
    SLICE_X42Y111        LUT5 (Prop_lut5_I4_O)        0.150     6.125 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26/O
                         net (fo=1, routed)           0.661     6.786    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_26_n_0
    SLICE_X43Y111        LUT4 (Prop_lut4_I3_O)        0.328     7.114 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13/O
                         net (fo=1, routed)           0.000     7.114    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_13_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.515 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_6_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.445     8.273    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[7]
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.306     8.579 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.314     8.894    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.287     9.305    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X41Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.647    10.075    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X45Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.650    12.829    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[16]/C
                         clock pessimism              0.281    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X45Y110        FDCE (Setup_fdce_C_CE)      -0.205    12.751    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.145     1.278    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.323 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X27Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.859%)  route 0.333ns (64.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.556     0.892    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_araddr_reg[3]/Q
                         net (fo=65, routed)          0.333     1.365    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sel0[1]
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.410 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/reg_data_out[12]
    SLICE_X33Y101        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.912     1.278    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091     1.334    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.141%)  route 0.219ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.219     1.355    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.184ns (32.112%)  route 0.389ns (67.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.557     0.893    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.389     1.423    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X50Y100        LUT3 (Prop_lut3_I1_O)        0.043     1.466 r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata[25]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.907     1.273    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.131     1.369    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.409%)  route 0.251ns (54.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.630     0.966    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y115        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_fdce_C_Q)         0.164     1.130 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[0]/Q
                         net (fo=8, routed)           0.251     1.381    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg_n_0_[0]
    SLICE_X48Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.426 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us[3]_i_1/O
                         net (fo=1, routed)           0.000     1.426    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us[3]
    SLICE_X48Y115        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.904     1.270    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X48Y115        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[3]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X48Y115        FDCE (Hold_fdce_C_D)         0.091     1.322    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_1us_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.573     0.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.179     1.228    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.839     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.163%)  route 0.358ns (65.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.557     0.893    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=9, routed)           0.358     1.392    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.437 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X41Y108        FDRE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.909     1.275    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y108        FDRE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.091     1.331    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.319ns (53.886%)  route 0.273ns (46.114%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.557     0.893    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=2, routed)           0.273     1.314    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X42Y100        LUT5 (Prop_lut5_I1_O)        0.098     1.412 r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X42Y100        MUXF7 (Prop_muxf7_I0_O)      0.073     1.485 r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.485    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X42Y100        FDRE                                         r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.911     1.277    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.348%)  route 0.389ns (67.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.557     0.893    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.389     1.423    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X50Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.468 r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata[23]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.907     1.273    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.359    design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.099     1.153    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.044    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y103   design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y102   design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.340    10.079    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y113        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.706    12.885    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y113        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[16]/C
                         clock pessimism              0.146    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X59Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.473    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[16]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.340    10.079    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y113        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.706    12.885    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y113        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[19]/C
                         clock pessimism              0.146    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X59Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.473    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[19]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 0.580ns (8.589%)  route 6.173ns (91.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.200     9.938    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y114        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.706    12.885    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y114        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[17]/C
                         clock pessimism              0.146    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X59Y114        FDCE (Recov_fdce_C_CLR)     -0.405    12.473    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[17]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 0.580ns (8.589%)  route 6.173ns (91.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.200     9.938    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y114        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.706    12.885    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y114        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[20]/C
                         clock pessimism              0.146    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X59Y114        FDCE (Recov_fdce_C_CLR)     -0.405    12.473    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[20]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.580ns (8.749%)  route 6.049ns (91.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.075     9.814    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y113        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.709    12.888    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y113        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[18]/C
                         clock pessimism              0.146    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X60Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.476    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[18]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/output_en_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.580ns (8.759%)  route 6.042ns (91.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         4.068     9.807    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y110        FDPE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/output_en_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.712    12.891    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y110        FDPE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/output_en_reg/C
                         clock pessimism              0.146    13.038    
                         clock uncertainty           -0.154    12.884    
    SLICE_X60Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    12.525    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/output_en_reg
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.580ns (8.936%)  route 5.911ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         3.937     9.676    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y112        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.710    12.889    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y112        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/C
                         clock pessimism              0.146    13.036    
                         clock uncertainty           -0.154    12.882    
    SLICE_X60Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.477    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.580ns (8.936%)  route 5.911ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         3.937     9.676    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y112        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.710    12.889    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y112        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[13]/C
                         clock pessimism              0.146    13.036    
                         clock uncertainty           -0.154    12.882    
    SLICE_X60Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.477    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[13]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.580ns (8.936%)  route 5.911ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         3.937     9.676    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y112        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.710    12.889    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y112        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[14]/C
                         clock pessimism              0.146    13.036    
                         clock uncertainty           -0.154    12.882    
    SLICE_X60Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.477    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[14]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.580ns (8.957%)  route 5.896ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.891     3.185    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          1.974     5.615    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         3.922     9.661    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y110        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.709    12.888    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[2]/C
                         clock pessimism              0.146    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405    12.476    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[2]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  2.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.483%)  route 0.641ns (77.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.130     1.801    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X44Y119        FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.900     1.266    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X44Y119        FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/C
                         clock pessimism             -0.268     0.998    
    SLICE_X44Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.906    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.483%)  route 0.641ns (77.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.130     1.801    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X44Y119        FDPE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.900     1.266    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X44Y119        FDPE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/C
                         clock pessimism             -0.268     0.998    
    SLICE_X44Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.660%)  route 0.867ns (82.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.356     2.027    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X45Y118        FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.901     1.267    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X45Y118        FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X45Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.907    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.660%)  route 0.867ns (82.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.356     2.027    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X45Y118        FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.901     1.267    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X45Y118        FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X45Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.907    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.660%)  route 0.867ns (82.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.356     2.027    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X45Y118        FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.901     1.267    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X45Y118        FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X45Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.907    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.186ns (17.587%)  route 0.872ns (82.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.638     0.974    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X43Y106        FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.511     1.626    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X45Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.671 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.360     2.032    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X44Y118        FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.901     1.267    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X44Y118        FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X44Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.907    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.186ns (12.255%)  route 1.332ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.658     0.994    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.897     2.032    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.077 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.435     2.512    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X41Y110        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.908     1.274    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X41Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.186ns (12.255%)  route 1.332ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.658     0.994    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.897     2.032    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.077 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.435     2.512    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X41Y110        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.908     1.274    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[13]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X41Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.186ns (12.255%)  route 1.332ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.658     0.994    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.897     2.032    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.077 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.435     2.512    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X41Y110        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.908     1.274    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[17]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X41Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.186ns (12.255%)  route 1.332ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.658     0.994    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.897     2.032    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.077 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.435     2.512    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X41Y110        FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.908     1.274    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y110        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X41Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  1.598    





