{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621793347026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621793347040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 15:09:06 2021 " "Processing started: Sun May 23 15:09:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621793347040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793347040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo_RV -c Uniciclo_RV " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo_RV -c Uniciclo_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793347040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621793348562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621793348562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363891 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaRV-ula_arc " "Found design unit 1: ulaRV-ula_arc" {  } { { "ularv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/ularv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363904 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaRV " "Found entity 1: ulaRV" {  } { { "ularv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/ularv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363917 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_32-RTL " "Found design unit 1: somador_32-RTL" {  } { { "somador32.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/somador32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363928 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_32 " "Found entity 1: somador_32" {  } { { "somador32.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/somador32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_uniciclo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file riscv_uniciclo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Uniciclo_Pkg " "Found design unit 1: RISCV_Uniciclo_Pkg" {  } { { "RISCV_Uniciclo_Pkg.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/RISCV_Uniciclo_Pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-RTL " "Found design unit 1: PC-RTL" {  } { { "PC.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363950 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamental " "Found design unit 1: mux2-comportamental" {  } { { "mux2.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363963 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rv-RTL " "Found design unit 1: mem_rv-RTL" {  } { { "mem_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_rv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rv " "Found entity 1: mem_rv" {  } { { "mem_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rom_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rom_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ROM_rv-RTL " "Found design unit 1: mem_ROM_rv-RTL" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363987 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ROM_rv " "Found entity 1: mem_ROM_rv" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793363987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793363987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_op " "Found design unit 1: genImm32-genImm32_op" {  } { { "genImm32.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/genImm32.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364000 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/genImm32.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_alu-RTL_ula " "Found design unit 1: control_alu-RTL_ula" {  } { { "control_alu.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control_alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364010 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_alu " "Found entity 1: control_alu" {  } { { "control_alu.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-RTL " "Found design unit 1: controlador-RTL" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364021 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc_reg-RTL " "Found design unit 1: banc_reg-RTL" {  } { { "banc_reg.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/banc_reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364032 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc_reg " "Found entity 1: banc_reg" {  } { { "banc_reg.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/banc_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621793364032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621793364158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_memread top_level.vhd(69) " "Verilog HDL or VHDL warning at top_level.vhd(69): object \"s_memread\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621793364160 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_islui top_level.vhd(76) " "Verilog HDL or VHDL warning at top_level.vhd(76): object \"s_islui\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621793364160 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_datain top_level.vhd(88) " "Verilog HDL or VHDL warning at top_level.vhd(88): object \"s_datain\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621793364160 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:contr_uni " "Elaborating entity \"controlador\" for hierarchy \"controlador:contr_uni\"" {  } { { "top_level.vhd" "contr_uni" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364218 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jlink control.vhd(41) " "VHDL Process Statement warning at control.vhd(41): inferring latch(es) for signal or variable \"jlink\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621793364221 "|top_level|controlador:contr_uni"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isauipc control.vhd(41) " "VHDL Process Statement warning at control.vhd(41): inferring latch(es) for signal or variable \"isauipc\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621793364221 "|top_level|controlador:contr_uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isauipc control.vhd(41) " "Inferred latch for \"isauipc\" at control.vhd(41)" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364221 "|top_level|controlador:contr_uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jlink control.vhd(41) " "Inferred latch for \"jlink\" at control.vhd(41)" {  } { { "control.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/control.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793364221 "|top_level|controlador:contr_uni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu control_alu:controle_alu " "Elaborating entity \"control_alu\" for hierarchy \"control_alu:controle_alu\"" {  } { { "top_level.vhd" "controle_alu" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comp_PC " "Elaborating entity \"PC\" for hierarchy \"PC:comp_PC\"" {  } { { "top_level.vhd" "comp_PC" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ROM_rv mem_ROM_rv:comp_ROM " "Elaborating entity \"mem_ROM_rv\" for hierarchy \"mem_ROM_rv:comp_ROM\"" {  } { { "top_level.vhd" "comp_ROM" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364236 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "mem_ROM_rv.vhd(21) " "VHDL warning at mem_ROM_rv.vhd(21): constant value overflow" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 21 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621793364237 "|top_level|mem_ROM_rv:comp_ROM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "mem_ROM_rv.vhd(21) " "VHDL Subtype or Type Declaration warning at mem_ROM_rv.vhd(21): subtype or type has null range" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1621793364237 "|top_level|mem_ROM_rv:comp_ROM"}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "mem_ROM_rv.vhd(29) " "VHDL warning at mem_ROM_rv.vhd(29): constant value overflow" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 29 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621793364237 "|top_level|mem_ROM_rv:comp_ROM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "mem_ROM_rv.vhd(29) " "VHDL Subtype or Type Declaration warning at mem_ROM_rv.vhd(29): subtype or type has null range" {  } { { "mem_ROM_rv.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/mem_ROM_rv.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1621793364237 "|top_level|mem_ROM_rv:comp_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:comp_genImm32 " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:comp_genImm32\"" {  } { { "top_level.vhd" "comp_genImm32" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364243 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_opcode genImm32.vhd(66) " "VHDL Process Statement warning at genImm32.vhd(66): signal \"s_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/genImm32.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621793364245 "|top_level|genImm32:comp_genImm32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banc_reg banc_reg:comp_XREG " "Elaborating entity \"banc_reg\" for hierarchy \"banc_reg:comp_XREG\"" {  } { { "top_level.vhd" "comp_XREG" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:comp_mux2_imm_ula " "Elaborating entity \"mux2\" for hierarchy \"mux2:comp_mux2_imm_ula\"" {  } { { "top_level.vhd" "comp_mux2_imm_ula" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaRV ulaRV:comp_ULA " "Elaborating entity \"ulaRV\" for hierarchy \"ulaRV:comp_ULA\"" {  } { { "top_level.vhd" "comp_ULA" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_rv mem_rv:comp_MEM_RV " "Elaborating entity \"mem_rv\" for hierarchy \"mem_rv:comp_MEM_RV\"" {  } { { "top_level.vhd" "comp_MEM_RV" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_32 somador_32:comp_somador_PC " "Elaborating entity \"somador_32\" for hierarchy \"somador_32:comp_somador_PC\"" {  } { { "top_level.vhd" "comp_somador_PC" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793364278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[0\] GND " "Pin \"intruc_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[1\] GND " "Pin \"intruc_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[2\] GND " "Pin \"intruc_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[3\] GND " "Pin \"intruc_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[4\] GND " "Pin \"intruc_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[5\] GND " "Pin \"intruc_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[6\] GND " "Pin \"intruc_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[7\] GND " "Pin \"intruc_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[8\] GND " "Pin \"intruc_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[9\] GND " "Pin \"intruc_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[10\] GND " "Pin \"intruc_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[11\] GND " "Pin \"intruc_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[12\] GND " "Pin \"intruc_out\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[13\] GND " "Pin \"intruc_out\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[14\] GND " "Pin \"intruc_out\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[15\] GND " "Pin \"intruc_out\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[16\] GND " "Pin \"intruc_out\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[17\] GND " "Pin \"intruc_out\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[18\] GND " "Pin \"intruc_out\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[19\] GND " "Pin \"intruc_out\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[20\] GND " "Pin \"intruc_out\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[21\] GND " "Pin \"intruc_out\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[22\] GND " "Pin \"intruc_out\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[23\] GND " "Pin \"intruc_out\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[24\] GND " "Pin \"intruc_out\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[25\] GND " "Pin \"intruc_out\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[26\] GND " "Pin \"intruc_out\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[27\] GND " "Pin \"intruc_out\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[28\] GND " "Pin \"intruc_out\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[29\] GND " "Pin \"intruc_out\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[30\] GND " "Pin \"intruc_out\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[31\] GND " "Pin \"intruc_out\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|intruc_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[0\] GND " "Pin \"r1_address_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r1_address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[1\] GND " "Pin \"r1_address_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r1_address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[2\] GND " "Pin \"r1_address_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r1_address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[3\] GND " "Pin \"r1_address_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r1_address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[4\] GND " "Pin \"r1_address_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r1_address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[0\] GND " "Pin \"r2_address_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r2_address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[1\] GND " "Pin \"r2_address_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r2_address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[2\] GND " "Pin \"r2_address_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r2_address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[3\] GND " "Pin \"r2_address_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r2_address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[4\] GND " "Pin \"r2_address_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|r2_address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[0\] GND " "Pin \"immed_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[1\] GND " "Pin \"immed_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[2\] GND " "Pin \"immed_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[3\] GND " "Pin \"immed_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[4\] GND " "Pin \"immed_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[5\] GND " "Pin \"immed_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[6\] GND " "Pin \"immed_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[7\] GND " "Pin \"immed_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[8\] GND " "Pin \"immed_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[9\] GND " "Pin \"immed_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[10\] GND " "Pin \"immed_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[11\] GND " "Pin \"immed_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[12\] GND " "Pin \"immed_out\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[13\] GND " "Pin \"immed_out\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[14\] GND " "Pin \"immed_out\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[15\] GND " "Pin \"immed_out\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[16\] GND " "Pin \"immed_out\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[17\] GND " "Pin \"immed_out\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[18\] GND " "Pin \"immed_out\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[19\] GND " "Pin \"immed_out\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[20\] GND " "Pin \"immed_out\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[21\] GND " "Pin \"immed_out\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[22\] GND " "Pin \"immed_out\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[23\] GND " "Pin \"immed_out\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[24\] GND " "Pin \"immed_out\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[25\] GND " "Pin \"immed_out\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[26\] GND " "Pin \"immed_out\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[27\] GND " "Pin \"immed_out\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[28\] GND " "Pin \"immed_out\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[29\] GND " "Pin \"immed_out\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[30\] GND " "Pin \"immed_out\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[31\] GND " "Pin \"immed_out\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|immed_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[0\] GND " "Pin \"ula_z_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[1\] GND " "Pin \"ula_z_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[2\] GND " "Pin \"ula_z_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[3\] GND " "Pin \"ula_z_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[4\] GND " "Pin \"ula_z_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[5\] GND " "Pin \"ula_z_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[6\] GND " "Pin \"ula_z_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[7\] GND " "Pin \"ula_z_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[8\] GND " "Pin \"ula_z_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[9\] GND " "Pin \"ula_z_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[10\] GND " "Pin \"ula_z_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[11\] GND " "Pin \"ula_z_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[12\] GND " "Pin \"ula_z_out\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[13\] GND " "Pin \"ula_z_out\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[14\] GND " "Pin \"ula_z_out\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[15\] GND " "Pin \"ula_z_out\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[16\] GND " "Pin \"ula_z_out\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[17\] GND " "Pin \"ula_z_out\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[18\] GND " "Pin \"ula_z_out\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[19\] GND " "Pin \"ula_z_out\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[20\] GND " "Pin \"ula_z_out\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[21\] GND " "Pin \"ula_z_out\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[22\] GND " "Pin \"ula_z_out\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[23\] GND " "Pin \"ula_z_out\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[24\] GND " "Pin \"ula_z_out\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[25\] GND " "Pin \"ula_z_out\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[26\] GND " "Pin \"ula_z_out\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[27\] GND " "Pin \"ula_z_out\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[28\] GND " "Pin \"ula_z_out\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[29\] GND " "Pin \"ula_z_out\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[30\] GND " "Pin \"ula_z_out\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_z_out\[31\] GND " "Pin \"ula_z_out\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621793366361 "|top_level|ula_z_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621793366361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621793366650 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621793367290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621793368659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621793368659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621793370951 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621793370951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621793370951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621793370951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621793371001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 15:09:31 2021 " "Processing ended: Sun May 23 15:09:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621793371001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621793371001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621793371001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621793371001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621793377056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621793377070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 15:09:32 2021 " "Processing started: Sun May 23 15:09:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621793377070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621793377070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621793377070 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621793379906 ""}
{ "Info" "0" "" "Project  = Uniciclo_RV" {  } {  } 0 0 "Project  = Uniciclo_RV" 0 0 "Fitter" 0 0 1621793379933 ""}
{ "Info" "0" "" "Revision = Uniciclo_RV" {  } {  } 0 0 "Revision = Uniciclo_RV" 0 0 "Fitter" 0 0 1621793380001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621793380233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621793380233 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uniciclo_RV 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Uniciclo_RV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621793380356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621793380486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621793380486 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621793381634 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621793382444 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621793384210 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "139 139 " "No exact pin location assignment(s) for 139 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621793384671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621793395942 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_in~inputCLKENA0 32 global CLKCTRL_G10 " "clock_in~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621793398100 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621793398100 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793398109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621793398308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621793398308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621793398310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621793398311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621793398311 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621793398311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uniciclo_RV.sdc " "Synopsys Design Constraints File file not found: 'Uniciclo_RV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621793415501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621793416003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621793416842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621793416842 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621793417204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621793418548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621793418549 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621793418549 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793420748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621793436263 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621793437140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793439482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621793440277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621793443445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793443445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621793446918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621793454953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621793454953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621793455494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621793455494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793455499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621793466463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621793466547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621793467862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621793467862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621793471236 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621793478898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/output_files/Uniciclo_RV.fit.smsg " "Generated suppressed messages file C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/output_files/Uniciclo_RV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621793479830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6769 " "Peak virtual memory: 6769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621793481059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 15:11:21 2021 " "Processing ended: Sun May 23 15:11:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621793481059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621793481059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621793481059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621793481059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621793487377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621793487390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 15:11:27 2021 " "Processing started: Sun May 23 15:11:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621793487390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621793487390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621793487390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621793489433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621793502896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621793503960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 15:11:43 2021 " "Processing ended: Sun May 23 15:11:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621793503960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621793503960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621793503960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621793503960 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621793504658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621793506798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621793506812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 15:11:45 2021 " "Processing started: Sun May 23 15:11:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621793506812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621793506812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uniciclo_RV -c Uniciclo_RV " "Command: quartus_sta Uniciclo_RV -c Uniciclo_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621793506812 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621793507774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621793509793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621793509793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793509861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793509861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uniciclo_RV.sdc " "Synopsys Design Constraints File file not found: 'Uniciclo_RV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621793510733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793510733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_in clock_in " "create_clock -period 1.000 -name clock_in clock_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621793510734 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621793510734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621793510735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621793510736 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621793510777 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621793510844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621793510917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621793510917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.230 " "Worst-case setup slack is -2.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230             -78.029 clock_in  " "   -2.230             -78.029 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793510935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.513 " "Worst-case hold slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 clock_in  " "    0.513               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793510940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793510946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793510973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -50.925 clock_in  " "   -0.724             -50.925 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793510977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793510977 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621793511041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621793511134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621793514909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621793515084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621793515134 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621793515134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.470 " "Worst-case setup slack is -2.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470             -85.922 clock_in  " "   -2.470             -85.922 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793515138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.530 " "Worst-case hold slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clock_in  " "    0.530               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793515183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793515202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793515208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -51.479 clock_in  " "   -0.724             -51.479 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793515232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793515232 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621793515238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621793515612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621793517293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621793517360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621793517361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621793517361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.285 " "Worst-case setup slack is -0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -4.320 clock_in  " "   -0.285              -4.320 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clock_in  " "    0.200               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793517409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793517413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -3.579 clock_in  " "   -0.080              -3.579 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517417 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621793517422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621793517632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621793517633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621793517633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.267 " "Worst-case setup slack is -0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -3.749 clock_in  " "   -0.267              -3.749 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clock_in  " "    0.188               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793517669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621793517674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -3.648 clock_in  " "   -0.081              -3.648 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621793517677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621793517677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621793521108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621793521109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5184 " "Peak virtual memory: 5184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621793521251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 15:12:01 2021 " "Processing ended: Sun May 23 15:12:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621793521251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621793521251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621793521251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621793521251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1621793523878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621793523892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 15:12:03 2021 " "Processing started: Sun May 23 15:12:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621793523892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621793523892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Uniciclo_RV -c Uniciclo_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621793523892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621793526478 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1621793526542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uniciclo_RV.vho C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/simulation/modelsim/ simulation " "Generated file Uniciclo_RV.vho in folder \"C:/Users/Administrador/Documents/UNB/sexto_semestre/OAC/Projeto_Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621793527135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621793527317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 15:12:07 2021 " "Processing ended: Sun May 23 15:12:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621793527317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621793527317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621793527317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621793527317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621793528009 ""}
