
major-project-base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000908c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08009220  08009220  00019220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009318  08009318  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08009318  08009318  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009318  08009318  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009318  08009318  00019318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800931c  0800931c  0001931c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08009320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a8  2**0
                  CONTENTS
 10 .bss          000004c8  200000a8  200000a8  000200a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000570  20000570  000200a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016037  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002aba  00000000  00000000  0003610f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  00038bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001178  00000000  00000000  00039e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f978  00000000  00000000  0003b008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000185a2  00000000  00000000  0005a980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1eba  00000000  00000000  00072f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00134ddc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058a0  00000000  00000000  00134e2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009204 	.word	0x08009204

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08009204 	.word	0x08009204

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <enable_clocks>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <enable_clocks+0x1c>)
 8000b8e:	695b      	ldr	r3, [r3, #20]
 8000b90:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <enable_clocks+0x1c>)
 8000b92:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000b96:	6153      	str	r3, [r2, #20]
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	40021000 	.word	0x40021000

08000ba8 <initialise_board>:


// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board() {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <initialise_board+0x20>)
 8000bb0:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f245 5255 	movw	r2, #21845	; 0x5555
 8000bb8:	801a      	strh	r2, [r3, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	48001002 	.word	0x48001002

08000bcc <HAL_TIM_IC_CaptureCallback>:

uint16_t rise_time = 0;
uint16_t last_period = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08c      	sub	sp, #48	; 0x30
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[32];
	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a17      	ldr	r2, [pc, #92]	; (8000c38 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d127      	bne.n	8000c2e <HAL_TIM_IC_CaptureCallback+0x62>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	7f1b      	ldrb	r3, [r3, #28]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d123      	bne.n	8000c2e <HAL_TIM_IC_CaptureCallback+0x62>
	{
		uint16_t IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000be6:	2100      	movs	r1, #0
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f006 f8c5 	bl	8006d78 <HAL_TIM_ReadCapturedValue>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 1)
 8000bf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bfa:	f002 fe41 	bl	8003880 <HAL_GPIO_ReadPin>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d103      	bne.n	8000c0c <HAL_TIM_IC_CaptureCallback+0x40>
			rise_time = IC_Val1;
 8000c04:	4a0d      	ldr	r2, [pc, #52]	; (8000c3c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000c06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c08:	8013      	strh	r3, [r2, #0]
 8000c0a:	e006      	b.n	8000c1a <HAL_TIM_IC_CaptureCallback+0x4e>
		else
			last_period = IC_Val1 - rise_time;
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000c18:	801a      	strh	r2, [r3, #0]

		diff = IC_Val1 - last_capture;
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000c26:	801a      	strh	r2, [r3, #0]
		last_capture = IC_Val1;
 8000c28:	4a06      	ldr	r2, [pc, #24]	; (8000c44 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000c2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c2c:	8013      	strh	r3, [r2, #0]
	}
}
 8000c2e:	bf00      	nop
 8000c30:	3730      	adds	r7, #48	; 0x30
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40012c00 	.word	0x40012c00
 8000c3c:	20000554 	.word	0x20000554
 8000c40:	20000556 	.word	0x20000556
 8000c44:	20000550 	.word	0x20000550
 8000c48:	20000552 	.word	0x20000552
 8000c4c:	00000000 	.word	0x00000000

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b0a2      	sub	sp, #136	; 0x88
 8000c54:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	uint8_t string_to_send[64] = "This is a string !\r\n";
 8000c56:	4b98      	ldr	r3, [pc, #608]	; (8000eb8 <main+0x268>)
 8000c58:	f107 0418 	add.w	r4, r7, #24
 8000c5c:	461d      	mov	r5, r3
 8000c5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c62:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c66:	6020      	str	r0, [r4, #0]
 8000c68:	3404      	adds	r4, #4
 8000c6a:	7021      	strb	r1, [r4, #0]
 8000c6c:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 8000c70:	222b      	movs	r2, #43	; 0x2b
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f006 ff33 	bl	8007ae0 <memset>

	enable_clocks();
 8000c7a:	f7ff ff85 	bl	8000b88 <enable_clocks>
	initialise_board();
 8000c7e:	f7ff ff93 	bl	8000ba8 <initialise_board>

	LedRegister *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000c82:	4b8e      	ldr	r3, [pc, #568]	; (8000ebc <main+0x26c>)
 8000c84:	667b      	str	r3, [r7, #100]	; 0x64

	SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000c86:	2200      	movs	r2, #0
 8000c88:	498d      	ldr	r1, [pc, #564]	; (8000ec0 <main+0x270>)
 8000c8a:	2004      	movs	r0, #4
 8000c8c:	f000 fe16 	bl	80018bc <SerialInitialise>

	HAL_StatusTypeDef return_value = 0x00;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	volatile uint16_t vertical_PWM = 1000;
 8000c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c9a:	82fb      	strh	r3, [r7, #22]
	volatile uint16_t horizontal_PWM = 1000;
 8000c9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ca0:	82bb      	strh	r3, [r7, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca2:	f001 f93d 	bl	8001f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca6:	f000 fa81 	bl	80011ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000caa:	f000 fcd1 	bl	8001650 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000cae:	f000 fb53 	bl	8001358 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000cb2:	f000 fb91 	bl	80013d8 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000cb6:	f000 fca9 	bl	800160c <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8000cba:	f000 fc41 	bl	8001540 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000cbe:	f000 fbc9 	bl	8001454 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000cc2:	f000 fad9 	bl	8001278 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	487e      	ldr	r0, [pc, #504]	; (8000ec4 <main+0x274>)
 8000cca:	f005 fa17 	bl	80060fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000cce:	2104      	movs	r1, #4
 8000cd0:	487c      	ldr	r0, [pc, #496]	; (8000ec4 <main+0x274>)
 8000cd2:	f005 fa13 	bl	80060fc <HAL_TIM_PWM_Start>

	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	487b      	ldr	r0, [pc, #492]	; (8000ec8 <main+0x278>)
 8000cda:	f005 fb71 	bl	80063c0 <HAL_TIM_IC_Start_IT>

	// TIM 2 is setup with a prescaler that makes 1 count = 1 microsecond
	// Even with HAL, you can still set the values yourself
	TIM2->ARR = 20000; // 20000 = 20ms, which is the desired clock period for servos
 8000cde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ce2:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000ce6:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // this makes the timing not change until the next pulse is finished
 8000ce8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf6:	6013      	str	r3, [r2, #0]

	// note: for PWM if you continually change the clock period
	// you can get unexpected results. To remove this, set ARPE so that the
	// ARR settings are not activated until the next cycle.

	initialise_ptu_i2c(&hi2c1);
 8000cf8:	4874      	ldr	r0, [pc, #464]	; (8000ecc <main+0x27c>)
 8000cfa:	f000 fd2d 	bl	8001758 <initialise_ptu_i2c>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


	// reset lidar board
	uint8_t reset_value = 0x00;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	74fb      	strb	r3, [r7, #19]
	return_value = HAL_I2C_Mem_Write(&hi2c1, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 8000d02:	230a      	movs	r3, #10
 8000d04:	9302      	str	r3, [sp, #8]
 8000d06:	2301      	movs	r3, #1
 8000d08:	9301      	str	r3, [sp, #4]
 8000d0a:	f107 0313 	add.w	r3, r7, #19
 8000d0e:	9300      	str	r3, [sp, #0]
 8000d10:	2301      	movs	r3, #1
 8000d12:	2200      	movs	r2, #0
 8000d14:	21c4      	movs	r1, #196	; 0xc4
 8000d16:	486d      	ldr	r0, [pc, #436]	; (8000ecc <main+0x27c>)
 8000d18:	f002 fe72 	bl	8003a00 <HAL_I2C_Mem_Write>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	uint8_t PWM_direction_clockwise = 1;
 8000d22:	2301      	movs	r3, #1
 8000d24:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

	// delay for initialisation of the lidar
	HAL_Delay(100);
 8000d28:	2064      	movs	r0, #100	; 0x64
 8000d2a:	f001 f95f 	bl	8001fec <HAL_Delay>

	uint8_t current_state = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	uint8_t led_on = 0;
 8000d34:	2300      	movs	r3, #0
 8000d36:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	uint32_t led_timestamp = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	673b      	str	r3, [r7, #112]	; 0x70

	while (1)
	{
	    uint32_t adcValue = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	66fb      	str	r3, [r7, #108]	; 0x6c
	    HAL_ADC_Start(&hadc1); // Start ADC1 (or the appropriate ADCx for your specific microcontroller)
 8000d42:	4863      	ldr	r0, [pc, #396]	; (8000ed0 <main+0x280>)
 8000d44:	f001 fb56 	bl	80023f4 <HAL_ADC_Start>
	    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000d48:	210a      	movs	r1, #10
 8000d4a:	4861      	ldr	r0, [pc, #388]	; (8000ed0 <main+0x280>)
 8000d4c:	f001 fc9e 	bl	800268c <HAL_ADC_PollForConversion>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d103      	bne.n	8000d5e <main+0x10e>
	    {
	        adcValue = HAL_ADC_GetValue(&hadc1); // Read the ADC value
 8000d56:	485e      	ldr	r0, [pc, #376]	; (8000ed0 <main+0x280>)
 8000d58:	f001 fd9a 	bl	8002890 <HAL_ADC_GetValue>
 8000d5c:	66f8      	str	r0, [r7, #108]	; 0x6c
	    }
	    HAL_ADC_Stop(&hadc1);
 8000d5e:	485c      	ldr	r0, [pc, #368]	; (8000ed0 <main+0x280>)
 8000d60:	f001 fc5e 	bl	8002620 <HAL_ADC_Stop>

	    switch (current_state)
 8000d64:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8000d68:	2b04      	cmp	r3, #4
 8000d6a:	d867      	bhi.n	8000e3c <main+0x1ec>
 8000d6c:	a201      	add	r2, pc, #4	; (adr r2, 8000d74 <main+0x124>)
 8000d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d72:	bf00      	nop
 8000d74:	08000d89 	.word	0x08000d89
 8000d78:	08000daf 	.word	0x08000daf
 8000d7c:	08000dd5 	.word	0x08000dd5
 8000d80:	08000df3 	.word	0x08000df3
 8000d84:	08000e1b 	.word	0x08000e1b
	    {
	    case 0:
	        if (adcValue >= 3200 && adcValue <= 3400)
 8000d88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d8a:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8000d8e:	d357      	bcc.n	8000e40 <main+0x1f0>
 8000d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d92:	f640 5248 	movw	r2, #3400	; 0xd48
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d852      	bhi.n	8000e40 <main+0x1f0>
	        {
	            current_state = 1;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	            led_on = 1;
 8000da0:	2301      	movs	r3, #1
 8000da2:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	            led_timestamp = HAL_GetTick();
 8000da6:	f001 f915 	bl	8001fd4 <HAL_GetTick>
 8000daa:	6738      	str	r0, [r7, #112]	; 0x70
	        }
	        break;
 8000dac:	e048      	b.n	8000e40 <main+0x1f0>
	    case 1:
	        if (adcValue >= 1775 && adcValue <= 1975)
 8000dae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000db0:	f240 62ee 	movw	r2, #1774	; 0x6ee
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d945      	bls.n	8000e44 <main+0x1f4>
 8000db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dba:	f5b3 6ff7 	cmp.w	r3, #1976	; 0x7b8
 8000dbe:	d241      	bcs.n	8000e44 <main+0x1f4>
	        {
	            current_state = 2;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	            led_on = 1;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	            led_timestamp = HAL_GetTick();
 8000dcc:	f001 f902 	bl	8001fd4 <HAL_GetTick>
 8000dd0:	6738      	str	r0, [r7, #112]	; 0x70
	        }
	        break;
 8000dd2:	e037      	b.n	8000e44 <main+0x1f4>
	    case 2:
	        if (adcValue >= 3700)
 8000dd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dd6:	f640 6273 	movw	r2, #3699	; 0xe73
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d934      	bls.n	8000e48 <main+0x1f8>
	        {
	            current_state = 3;
 8000dde:	2303      	movs	r3, #3
 8000de0:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	            led_on = 1;
 8000de4:	2301      	movs	r3, #1
 8000de6:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	            led_timestamp = HAL_GetTick();
 8000dea:	f001 f8f3 	bl	8001fd4 <HAL_GetTick>
 8000dee:	6738      	str	r0, [r7, #112]	; 0x70
	        }
	        break;
 8000df0:	e02a      	b.n	8000e48 <main+0x1f8>
	    case 3:
	        if (adcValue >= 1100 && adcValue <= 1300)
 8000df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000df4:	f240 424b 	movw	r2, #1099	; 0x44b
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d927      	bls.n	8000e4c <main+0x1fc>
 8000dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dfe:	f240 5214 	movw	r2, #1300	; 0x514
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d822      	bhi.n	8000e4c <main+0x1fc>
	        {
	            current_state = 4;
 8000e06:	2304      	movs	r3, #4
 8000e08:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	            led_on = 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	            led_timestamp = HAL_GetTick();
 8000e12:	f001 f8df 	bl	8001fd4 <HAL_GetTick>
 8000e16:	6738      	str	r0, [r7, #112]	; 0x70
	        }
	        break;
 8000e18:	e018      	b.n	8000e4c <main+0x1fc>
	    case 4:
			if (adcValue >= 2450 && adcValue <= 2650)
 8000e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e1c:	f640 1291 	movw	r2, #2449	; 0x991
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d915      	bls.n	8000e50 <main+0x200>
 8000e24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e26:	f640 225a 	movw	r2, #2650	; 0xa5a
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d810      	bhi.n	8000e50 <main+0x200>
			{
				current_state = 5;
 8000e2e:	2305      	movs	r3, #5
 8000e30:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
				led_on = 2; // Set led_on to 2 when the last value is entered correctly
 8000e34:	2302      	movs	r3, #2
 8000e36:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			}
			break;
 8000e3a:	e009      	b.n	8000e50 <main+0x200>
		default:
			break;
 8000e3c:	bf00      	nop
 8000e3e:	e008      	b.n	8000e52 <main+0x202>
	        break;
 8000e40:	bf00      	nop
 8000e42:	e006      	b.n	8000e52 <main+0x202>
	        break;
 8000e44:	bf00      	nop
 8000e46:	e004      	b.n	8000e52 <main+0x202>
	        break;
 8000e48:	bf00      	nop
 8000e4a:	e002      	b.n	8000e52 <main+0x202>
	        break;
 8000e4c:	bf00      	nop
 8000e4e:	e000      	b.n	8000e52 <main+0x202>
			break;
 8000e50:	bf00      	nop
		}


		if (led_on)
 8000e52:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d01a      	beq.n	8000e90 <main+0x240>
		{
			HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_SET); // Turn on the LED
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2180      	movs	r1, #128	; 0x80
 8000e5e:	481d      	ldr	r0, [pc, #116]	; (8000ed4 <main+0x284>)
 8000e60:	f002 fd26 	bl	80038b0 <HAL_GPIO_WritePin>
			if (led_on == 1 && HAL_GetTick() - led_timestamp >= 3000) // Check if 3 seconds have passed and led_on is not 2
 8000e64:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d116      	bne.n	8000e9a <main+0x24a>
 8000e6c:	f001 f8b2 	bl	8001fd4 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d90d      	bls.n	8000e9a <main+0x24a>
			{
				led_on = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
				HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_RESET); // Turn off the LED
 8000e84:	2200      	movs	r2, #0
 8000e86:	2180      	movs	r1, #128	; 0x80
 8000e88:	4812      	ldr	r0, [pc, #72]	; (8000ed4 <main+0x284>)
 8000e8a:	f002 fd11 	bl	80038b0 <HAL_GPIO_WritePin>
 8000e8e:	e004      	b.n	8000e9a <main+0x24a>
			}
		}
		else
		{
			HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_RESET); // Turn off the LED
 8000e90:	2200      	movs	r2, #0
 8000e92:	2180      	movs	r1, #128	; 0x80
 8000e94:	480f      	ldr	r0, [pc, #60]	; (8000ed4 <main+0x284>)
 8000e96:	f002 fd0b 	bl	80038b0 <HAL_GPIO_WritePin>
		}


		if (PWM_direction_clockwise == 1) {
 8000e9a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d11a      	bne.n	8000ed8 <main+0x288>
			vertical_PWM += 3;
 8000ea2:	8afb      	ldrh	r3, [r7, #22]
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	3303      	adds	r3, #3
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	82fb      	strh	r3, [r7, #22]
			horizontal_PWM += 3;
 8000eac:	8abb      	ldrh	r3, [r7, #20]
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	3303      	adds	r3, #3
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	82bb      	strh	r3, [r7, #20]
 8000eb6:	e019      	b.n	8000eec <main+0x29c>
 8000eb8:	08009238 	.word	0x08009238
 8000ebc:	48001015 	.word	0x48001015
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000218 	.word	0x20000218
 8000ec8:	200001cc 	.word	0x200001cc
 8000ecc:	20000114 	.word	0x20000114
 8000ed0:	200000c4 	.word	0x200000c4
 8000ed4:	48001000 	.word	0x48001000
		}
		else {
			vertical_PWM -= 3;
 8000ed8:	8afb      	ldrh	r3, [r7, #22]
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	3b03      	subs	r3, #3
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	82fb      	strh	r3, [r7, #22]
			horizontal_PWM -= 3;
 8000ee2:	8abb      	ldrh	r3, [r7, #20]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3b03      	subs	r3, #3
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	82bb      	strh	r3, [r7, #20]
		}

		if (vertical_PWM > 1900) {
 8000eec:	8afb      	ldrh	r3, [r7, #22]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	f240 726c 	movw	r2, #1900	; 0x76c
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d905      	bls.n	8000f04 <main+0x2b4>
			vertical_PWM = 1900;
 8000ef8:	f240 736c 	movw	r3, #1900	; 0x76c
 8000efc:	82fb      	strh	r3, [r7, #22]
			PWM_direction_clockwise = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		if (vertical_PWM < 1200) {
 8000f04:	8afb      	ldrh	r3, [r7, #22]
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000f0c:	d205      	bcs.n	8000f1a <main+0x2ca>
			vertical_PWM = 1200;
 8000f0e:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8000f12:	82fb      	strh	r3, [r7, #22]
			PWM_direction_clockwise = 1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}

		TIM2->CCR1 = vertical_PWM;
 8000f1a:	8afb      	ldrh	r3, [r7, #22]
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f22:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR2 = horizontal_PWM;
 8000f24:	8abb      	ldrh	r3, [r7, #20]
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f2c:	639a      	str	r2, [r3, #56]	; 0x38

		uint8_t xMSB = 0x00;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	74bb      	strb	r3, [r7, #18]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x29, 1, &xMSB, 1, 10);
 8000f32:	230a      	movs	r3, #10
 8000f34:	9302      	str	r3, [sp, #8]
 8000f36:	2301      	movs	r3, #1
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	f107 0312 	add.w	r3, r7, #18
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2301      	movs	r3, #1
 8000f42:	2229      	movs	r2, #41	; 0x29
 8000f44:	21d3      	movs	r1, #211	; 0xd3
 8000f46:	4894      	ldr	r0, [pc, #592]	; (8001198 <main+0x548>)
 8000f48:	f002 fe6e 	bl	8003c28 <HAL_I2C_Mem_Read>
		uint8_t xLSB = 0x00;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x28, 1, &xLSB, 1, 10);
 8000f50:	230a      	movs	r3, #10
 8000f52:	9302      	str	r3, [sp, #8]
 8000f54:	2301      	movs	r3, #1
 8000f56:	9301      	str	r3, [sp, #4]
 8000f58:	f107 0311 	add.w	r3, r7, #17
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	2228      	movs	r2, #40	; 0x28
 8000f62:	21d3      	movs	r1, #211	; 0xd3
 8000f64:	488c      	ldr	r0, [pc, #560]	; (8001198 <main+0x548>)
 8000f66:	f002 fe5f 	bl	8003c28 <HAL_I2C_Mem_Read>
		int16_t yaw_rate = ((xMSB << 8) | xLSB);
 8000f6a:	7cbb      	ldrb	r3, [r7, #18]
 8000f6c:	021b      	lsls	r3, r3, #8
 8000f6e:	b21a      	sxth	r2, r3
 8000f70:	7c7b      	ldrb	r3, [r7, #17]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	4313      	orrs	r3, r2
 8000f76:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

		uint8_t yMSB = 0x00;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	743b      	strb	r3, [r7, #16]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2B, 1, &yMSB, 1, 10);
 8000f7e:	230a      	movs	r3, #10
 8000f80:	9302      	str	r3, [sp, #8]
 8000f82:	2301      	movs	r3, #1
 8000f84:	9301      	str	r3, [sp, #4]
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	222b      	movs	r2, #43	; 0x2b
 8000f90:	21d3      	movs	r1, #211	; 0xd3
 8000f92:	4881      	ldr	r0, [pc, #516]	; (8001198 <main+0x548>)
 8000f94:	f002 fe48 	bl	8003c28 <HAL_I2C_Mem_Read>
		uint8_t yLSB = 0x00;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2A, 1, &yLSB, 1, 10);
 8000f9c:	230a      	movs	r3, #10
 8000f9e:	9302      	str	r3, [sp, #8]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	f107 030f 	add.w	r3, r7, #15
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	222a      	movs	r2, #42	; 0x2a
 8000fae:	21d3      	movs	r1, #211	; 0xd3
 8000fb0:	4879      	ldr	r0, [pc, #484]	; (8001198 <main+0x548>)
 8000fb2:	f002 fe39 	bl	8003c28 <HAL_I2C_Mem_Read>
		int16_t pitch_rate = ((yMSB << 8) | yLSB);
 8000fb6:	7c3b      	ldrb	r3, [r7, #16]
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

		uint8_t zMSB = 0x00;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2D, 1, &zMSB, 1, 10);
 8000fca:	230a      	movs	r3, #10
 8000fcc:	9302      	str	r3, [sp, #8]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	f107 030e 	add.w	r3, r7, #14
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	222d      	movs	r2, #45	; 0x2d
 8000fdc:	21d3      	movs	r1, #211	; 0xd3
 8000fde:	486e      	ldr	r0, [pc, #440]	; (8001198 <main+0x548>)
 8000fe0:	f002 fe22 	bl	8003c28 <HAL_I2C_Mem_Read>
		uint8_t zLSB = 0x00;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2C, 1, &zLSB, 1, 10);
 8000fe8:	230a      	movs	r3, #10
 8000fea:	9302      	str	r3, [sp, #8]
 8000fec:	2301      	movs	r3, #1
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	f107 030d 	add.w	r3, r7, #13
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	222c      	movs	r2, #44	; 0x2c
 8000ffa:	21d3      	movs	r1, #211	; 0xd3
 8000ffc:	4866      	ldr	r0, [pc, #408]	; (8001198 <main+0x548>)
 8000ffe:	f002 fe13 	bl	8003c28 <HAL_I2C_Mem_Read>
		int16_t roll_rate = ((zMSB << 8) | zLSB);
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	021b      	lsls	r3, r3, #8
 8001006:	b21a      	sxth	r2, r3
 8001008:	7b7b      	ldrb	r3, [r7, #13]
 800100a:	b21b      	sxth	r3, r3
 800100c:	4313      	orrs	r3, r2
 800100e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
//			led_register->led_groups.led_pair_2 = 1;
//		else
//			led_register->led_groups.led_pair_2 = 2;


		uint8_t lidar_value = 0x03;
 8001012:	2303      	movs	r3, #3
 8001014:	733b      	strb	r3, [r7, #12]
		return_value = HAL_I2C_Mem_Write(&hi2c1, LIDAR_WR, 0x00, 1, &lidar_value, 1, 100);
 8001016:	2364      	movs	r3, #100	; 0x64
 8001018:	9302      	str	r3, [sp, #8]
 800101a:	2301      	movs	r3, #1
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	f107 030c 	add.w	r3, r7, #12
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2301      	movs	r3, #1
 8001026:	2200      	movs	r2, #0
 8001028:	21c4      	movs	r1, #196	; 0xc4
 800102a:	485b      	ldr	r0, [pc, #364]	; (8001198 <main+0x548>)
 800102c:	f002 fce8 	bl	8003a00 <HAL_I2C_Mem_Write>
 8001030:	4603      	mov	r3, r0
 8001032:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

		lidar_value = 0xff;
 8001036:	23ff      	movs	r3, #255	; 0xff
 8001038:	733b      	strb	r3, [r7, #12]

		uint8_t lidar_MSBa = 0x00;
 800103a:	2300      	movs	r3, #0
 800103c:	72fb      	strb	r3, [r7, #11]
		uint8_t lidar_LSBa = 0x00;
 800103e:	2300      	movs	r3, #0
 8001040:	72bb      	strb	r3, [r7, #10]

		volatile uint16_t lidar_distance = 0xff;
 8001042:	23ff      	movs	r3, #255	; 0xff
 8001044:	813b      	strh	r3, [r7, #8]

		uint16_t timeout;

		while ((lidar_value & 0x01) != 0x00) {
 8001046:	e041      	b.n	80010cc <main+0x47c>
			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x01, 1, &lidar_value, 1, 100);
 8001048:	2364      	movs	r3, #100	; 0x64
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	2301      	movs	r3, #1
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2301      	movs	r3, #1
 8001058:	2201      	movs	r2, #1
 800105a:	21c5      	movs	r1, #197	; 0xc5
 800105c:	484e      	ldr	r0, [pc, #312]	; (8001198 <main+0x548>)
 800105e:	f002 fde3 	bl	8003c28 <HAL_I2C_Mem_Read>
 8001062:	4603      	mov	r3, r0
 8001064:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x0f, 1, &lidar_MSBa, 1, 100);
 8001068:	2364      	movs	r3, #100	; 0x64
 800106a:	9302      	str	r3, [sp, #8]
 800106c:	2301      	movs	r3, #1
 800106e:	9301      	str	r3, [sp, #4]
 8001070:	f107 030b 	add.w	r3, r7, #11
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	220f      	movs	r2, #15
 800107a:	21c5      	movs	r1, #197	; 0xc5
 800107c:	4846      	ldr	r0, [pc, #280]	; (8001198 <main+0x548>)
 800107e:	f002 fdd3 	bl	8003c28 <HAL_I2C_Mem_Read>
 8001082:	4603      	mov	r3, r0
 8001084:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x10, 1, &lidar_LSBa, 1, 100);
 8001088:	2364      	movs	r3, #100	; 0x64
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	2301      	movs	r3, #1
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	f107 030a 	add.w	r3, r7, #10
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2301      	movs	r3, #1
 8001098:	2210      	movs	r2, #16
 800109a:	21c5      	movs	r1, #197	; 0xc5
 800109c:	483e      	ldr	r0, [pc, #248]	; (8001198 <main+0x548>)
 800109e:	f002 fdc3 	bl	8003c28 <HAL_I2C_Mem_Read>
 80010a2:	4603      	mov	r3, r0
 80010a4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

			lidar_distance = ((lidar_MSBa << 8) | lidar_LSBa);
 80010a8:	7afb      	ldrb	r3, [r7, #11]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	7abb      	ldrb	r3, [r7, #10]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	813b      	strh	r3, [r7, #8]
			timeout += 1;
 80010ba:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80010be:	3301      	adds	r3, #1
 80010c0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
			if (timeout > 0xff)
 80010c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80010c8:	2bff      	cmp	r3, #255	; 0xff
 80010ca:	d805      	bhi.n	80010d8 <main+0x488>
		while ((lidar_value & 0x01) != 0x00) {
 80010cc:	7b3b      	ldrb	r3, [r7, #12]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1b8      	bne.n	8001048 <main+0x3f8>
 80010d6:	e000      	b.n	80010da <main+0x48a>
				break;
 80010d8:	bf00      	nop
		}

		uint8_t lidar_ranges = lidar_distance / (100/4); // 100cm broken into 4 groups
 80010da:	893b      	ldrh	r3, [r7, #8]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	4a2f      	ldr	r2, [pc, #188]	; (800119c <main+0x54c>)
 80010e0:	fba2 2303 	umull	r2, r3, r2, r3
 80010e4:	08db      	lsrs	r3, r3, #3
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
		if (lidar_ranges > 3)
 80010ec:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	d902      	bls.n	80010fa <main+0x4aa>
			lidar_ranges = 3;
 80010f4:	2303      	movs	r3, #3
 80010f6:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69

		uint8_t led_values = pow(2, lidar_ranges);
 80010fa:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f9f8 	bl	80004f4 <__aeabi_ui2d>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	ec43 2b11 	vmov	d1, r2, r3
 800110c:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8001190 <main+0x540>
 8001110:	f007 f95c 	bl	80083cc <pow>
 8001114:	ec53 2b10 	vmov	r2, r3, d0
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	f7ff fd14 	bl	8000b48 <__aeabi_d2uiz>
 8001120:	4603      	mov	r3, r0
 8001122:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

//		led_register->led_groups.led_set_of_4 = led_values;

		volatile int read_values_now = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]

		if (last_period > 4000)
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <main+0x550>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001132:	d903      	bls.n	800113c <main+0x4ec>
			last_period = 5000;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <main+0x550>)
 8001136:	f241 3288 	movw	r2, #5000	; 0x1388
 800113a:	801a      	strh	r2, [r3, #0]
		if (lidar_distance > 4000)
 800113c:	893b      	ldrh	r3, [r7, #8]
 800113e:	b29b      	uxth	r3, r3
 8001140:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001144:	d902      	bls.n	800114c <main+0x4fc>
			lidar_distance = 5500;
 8001146:	f241 537c 	movw	r3, #5500	; 0x157c
 800114a:	813b      	strh	r3, [r7, #8]

		sprintf(string_to_send, "%hu,%hu,%hd,%hd,%hd\r\n", last_period, lidar_distance*10, roll_rate, pitch_rate, yaw_rate);
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <main+0x550>)
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	461c      	mov	r4, r3
 8001152:	893b      	ldrh	r3, [r7, #8]
 8001154:	b29b      	uxth	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	461d      	mov	r5, r3
 8001162:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001166:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 800116a:	f9b7 1060 	ldrsh.w	r1, [r7, #96]	; 0x60
 800116e:	f107 0018 	add.w	r0, r7, #24
 8001172:	9102      	str	r1, [sp, #8]
 8001174:	9201      	str	r2, [sp, #4]
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	462b      	mov	r3, r5
 800117a:	4622      	mov	r2, r4
 800117c:	4909      	ldr	r1, [pc, #36]	; (80011a4 <main+0x554>)
 800117e:	f006 fcb7 	bl	8007af0 <siprintf>

		SerialOutputString(string_to_send, &USART1_PORT);
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	4908      	ldr	r1, [pc, #32]	; (80011a8 <main+0x558>)
 8001188:	4618      	mov	r0, r3
 800118a:	f000 fc24 	bl	80019d6 <SerialOutputString>
	{
 800118e:	e5d6      	b.n	8000d3e <main+0xee>
 8001190:	00000000 	.word	0x00000000
 8001194:	40000000 	.word	0x40000000
 8001198:	20000114 	.word	0x20000114
 800119c:	51eb851f 	.word	0x51eb851f
 80011a0:	20000556 	.word	0x20000556
 80011a4:	08009220 	.word	0x08009220
 80011a8:	20000000 	.word	0x20000000

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b09e      	sub	sp, #120	; 0x78
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80011b6:	2228      	movs	r2, #40	; 0x28
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f006 fc90 	bl	8007ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d0:	463b      	mov	r3, r7
 80011d2:	223c      	movs	r2, #60	; 0x3c
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 fc82 	bl	8007ae0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80011dc:	2303      	movs	r3, #3
 80011de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011e0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80011e4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ea:	2301      	movs	r3, #1
 80011ec:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ee:	2310      	movs	r3, #16
 80011f0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f2:	2302      	movs	r3, #2
 80011f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011fa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80011fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001200:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001202:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001206:	4618      	mov	r0, r3
 8001208:	f003 fa4a 	bl	80046a0 <HAL_RCC_OscConfig>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001212:	f000 fa9b 	bl	800174c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001216:	230f      	movs	r3, #15
 8001218:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121a:	2302      	movs	r3, #2
 800121c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800122c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001230:	2101      	movs	r1, #1
 8001232:	4618      	mov	r0, r3
 8001234:	f004 fa72 	bl	800571c <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800123e:	f000 fa85 	bl	800174c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8001242:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <SystemClock_Config+0xc8>)
 8001244:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001246:	f44f 7380 	mov.w	r3, #256	; 0x100
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001250:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001254:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125a:	463b      	mov	r3, r7
 800125c:	4618      	mov	r0, r3
 800125e:	f004 fc43 	bl	8005ae8 <HAL_RCCEx_PeriphCLKConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001268:	f000 fa70 	bl	800174c <Error_Handler>
  }
}
 800126c:	bf00      	nop
 800126e:	3778      	adds	r7, #120	; 0x78
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	000210a0 	.word	0x000210a0

08001278 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800127e:	f107 031c 	add.w	r3, r7, #28
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
 8001298:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800129a:	4b2e      	ldr	r3, [pc, #184]	; (8001354 <MX_ADC1_Init+0xdc>)
 800129c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80012a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80012a2:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012ae:	4b29      	ldr	r3, [pc, #164]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b4:	4b27      	ldr	r3, [pc, #156]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ba:	4b26      	ldr	r3, [pc, #152]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c2:	4b24      	ldr	r3, [pc, #144]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c8:	4b22      	ldr	r3, [pc, #136]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ce:	4b21      	ldr	r3, [pc, #132]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012e4:	2204      	movs	r2, #4
 80012e6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80012ee:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f4:	4817      	ldr	r0, [pc, #92]	; (8001354 <MX_ADC1_Init+0xdc>)
 80012f6:	f000 fe9d 	bl	8002034 <HAL_ADC_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001300:	f000 fa24 	bl	800174c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	4811      	ldr	r0, [pc, #68]	; (8001354 <MX_ADC1_Init+0xdc>)
 8001310:	f001 fdb8 	bl	8002e84 <HAL_ADCEx_MultiModeConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800131a:	f000 fa17 	bl	800174c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800131e:	2303      	movs	r3, #3
 8001320:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001322:	2301      	movs	r3, #1
 8001324:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	4806      	ldr	r0, [pc, #24]	; (8001354 <MX_ADC1_Init+0xdc>)
 800133c:	f001 fab6 	bl	80028ac <HAL_ADC_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001346:	f000 fa01 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800134a:	bf00      	nop
 800134c:	3728      	adds	r7, #40	; 0x28
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	200000c4 	.word	0x200000c4

08001358 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <MX_I2C1_Init+0x74>)
 800135e:	4a1c      	ldr	r2, [pc, #112]	; (80013d0 <MX_I2C1_Init+0x78>)
 8001360:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001362:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <MX_I2C1_Init+0x74>)
 8001364:	4a1b      	ldr	r2, [pc, #108]	; (80013d4 <MX_I2C1_Init+0x7c>)
 8001366:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001368:	4b18      	ldr	r3, [pc, #96]	; (80013cc <MX_I2C1_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800136e:	4b17      	ldr	r3, [pc, #92]	; (80013cc <MX_I2C1_Init+0x74>)
 8001370:	2201      	movs	r2, #1
 8001372:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <MX_I2C1_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_I2C1_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_I2C1_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_I2C1_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_I2C1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <MX_I2C1_Init+0x74>)
 8001394:	f002 faa4 	bl	80038e0 <HAL_I2C_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800139e:	f000 f9d5 	bl	800174c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013a2:	2100      	movs	r1, #0
 80013a4:	4809      	ldr	r0, [pc, #36]	; (80013cc <MX_I2C1_Init+0x74>)
 80013a6:	f003 f811 	bl	80043cc <HAL_I2CEx_ConfigAnalogFilter>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013b0:	f000 f9cc 	bl	800174c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013b4:	2100      	movs	r1, #0
 80013b6:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_I2C1_Init+0x74>)
 80013b8:	f003 f853 	bl	8004462 <HAL_I2CEx_ConfigDigitalFilter>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013c2:	f000 f9c3 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000114 	.word	0x20000114
 80013d0:	40005400 	.word	0x40005400
 80013d4:	2000090e 	.word	0x2000090e

080013d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	; (800144c <MX_SPI1_Init+0x74>)
 80013de:	4a1c      	ldr	r2, [pc, #112]	; (8001450 <MX_SPI1_Init+0x78>)
 80013e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013e2:	4b1a      	ldr	r3, [pc, #104]	; (800144c <MX_SPI1_Init+0x74>)
 80013e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <MX_SPI1_Init+0x74>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80013f0:	4b16      	ldr	r3, [pc, #88]	; (800144c <MX_SPI1_Init+0x74>)
 80013f2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013f8:	4b14      	ldr	r3, [pc, #80]	; (800144c <MX_SPI1_Init+0x74>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013fe:	4b13      	ldr	r3, [pc, #76]	; (800144c <MX_SPI1_Init+0x74>)
 8001400:	2200      	movs	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_SPI1_Init+0x74>)
 8001406:	f44f 7200 	mov.w	r2, #512	; 0x200
 800140a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_SPI1_Init+0x74>)
 800140e:	2208      	movs	r2, #8
 8001410:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <MX_SPI1_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_SPI1_Init+0x74>)
 800141a:	2200      	movs	r2, #0
 800141c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <MX_SPI1_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001424:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_SPI1_Init+0x74>)
 8001426:	2207      	movs	r2, #7
 8001428:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <MX_SPI1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_SPI1_Init+0x74>)
 8001432:	2208      	movs	r2, #8
 8001434:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_SPI1_Init+0x74>)
 8001438:	f004 fd06 	bl	8005e48 <HAL_SPI_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001442:	f000 f983 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000168 	.word	0x20000168
 8001450:	40013000 	.word	0x40013000

08001454 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08c      	sub	sp, #48	; 0x30
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001480:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <MX_TIM1_Init+0xe4>)
 8001482:	4a2e      	ldr	r2, [pc, #184]	; (800153c <MX_TIM1_Init+0xe8>)
 8001484:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8001486:	4b2c      	ldr	r3, [pc, #176]	; (8001538 <MX_TIM1_Init+0xe4>)
 8001488:	222f      	movs	r2, #47	; 0x2f
 800148a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b2a      	ldr	r3, [pc, #168]	; (8001538 <MX_TIM1_Init+0xe4>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001492:	4b29      	ldr	r3, [pc, #164]	; (8001538 <MX_TIM1_Init+0xe4>)
 8001494:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001498:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149a:	4b27      	ldr	r3, [pc, #156]	; (8001538 <MX_TIM1_Init+0xe4>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014a0:	4b25      	ldr	r3, [pc, #148]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a6:	4b24      	ldr	r3, [pc, #144]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014ac:	4822      	ldr	r0, [pc, #136]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014ae:	f004 fd76 	bl	8005f9e <HAL_TIM_Base_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 80014b8:	f000 f948 	bl	800174c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014c2:	f107 0320 	add.w	r3, r7, #32
 80014c6:	4619      	mov	r1, r3
 80014c8:	481b      	ldr	r0, [pc, #108]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014ca:	f005 fb8b 	bl	8006be4 <HAL_TIM_ConfigClockSource>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80014d4:	f000 f93a 	bl	800174c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80014d8:	4817      	ldr	r0, [pc, #92]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014da:	f004 ff0f 	bl	80062fc <HAL_TIM_IC_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80014e4:	f000 f932 	bl	800174c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	480f      	ldr	r0, [pc, #60]	; (8001538 <MX_TIM1_Init+0xe4>)
 80014fc:	f006 f9ec 	bl	80078d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001506:	f000 f921 	bl	800174c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800150a:	230a      	movs	r3, #10
 800150c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800150e:	2301      	movs	r3, #1
 8001510:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	4619      	mov	r1, r3
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_TIM1_Init+0xe4>)
 8001522:	f005 f9ae 	bl	8006882 <HAL_TIM_IC_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 800152c:	f000 f90e 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	3730      	adds	r7, #48	; 0x30
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200001cc 	.word	0x200001cc
 800153c:	40012c00 	.word	0x40012c00

08001540 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	; 0x28
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001552:	463b      	mov	r3, r7
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
 8001560:	615a      	str	r2, [r3, #20]
 8001562:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001564:	4b28      	ldr	r3, [pc, #160]	; (8001608 <MX_TIM2_Init+0xc8>)
 8001566:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800156a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800156c:	4b26      	ldr	r3, [pc, #152]	; (8001608 <MX_TIM2_Init+0xc8>)
 800156e:	222f      	movs	r2, #47	; 0x2f
 8001570:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001572:	4b25      	ldr	r3, [pc, #148]	; (8001608 <MX_TIM2_Init+0xc8>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001578:	4b23      	ldr	r3, [pc, #140]	; (8001608 <MX_TIM2_Init+0xc8>)
 800157a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800157e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001580:	4b21      	ldr	r3, [pc, #132]	; (8001608 <MX_TIM2_Init+0xc8>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001586:	4b20      	ldr	r3, [pc, #128]	; (8001608 <MX_TIM2_Init+0xc8>)
 8001588:	2280      	movs	r2, #128	; 0x80
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800158c:	481e      	ldr	r0, [pc, #120]	; (8001608 <MX_TIM2_Init+0xc8>)
 800158e:	f004 fd5d 	bl	800604c <HAL_TIM_PWM_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001598:	f000 f8d8 	bl	800174c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159c:	2300      	movs	r3, #0
 800159e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a4:	f107 031c 	add.w	r3, r7, #28
 80015a8:	4619      	mov	r1, r3
 80015aa:	4817      	ldr	r0, [pc, #92]	; (8001608 <MX_TIM2_Init+0xc8>)
 80015ac:	f006 f994 	bl	80078d8 <HAL_TIMEx_MasterConfigSynchronization>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80015b6:	f000 f8c9 	bl	800174c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ba:	2360      	movs	r3, #96	; 0x60
 80015bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2000;
 80015be:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80015c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <MX_TIM2_Init+0xc8>)
 80015d4:	f005 f9f2 	bl	80069bc <HAL_TIM_PWM_ConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80015de:	f000 f8b5 	bl	800174c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	2204      	movs	r2, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4807      	ldr	r0, [pc, #28]	; (8001608 <MX_TIM2_Init+0xc8>)
 80015ea:	f005 f9e7 	bl	80069bc <HAL_TIM_PWM_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80015f4:	f000 f8aa 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <MX_TIM2_Init+0xc8>)
 80015fa:	f000 fb67 	bl	8001ccc <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3728      	adds	r7, #40	; 0x28
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000218 	.word	0x20000218

0800160c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001610:	4b0d      	ldr	r3, [pc, #52]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 8001612:	4a0e      	ldr	r2, [pc, #56]	; (800164c <MX_USB_PCD_Init+0x40>)
 8001614:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001616:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 8001618:	2208      	movs	r2, #8
 800161a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 800161e:	2202      	movs	r2, #2
 8001620:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001622:	4b09      	ldr	r3, [pc, #36]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 8001624:	2202      	movs	r2, #2
 8001626:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <MX_USB_PCD_Init+0x3c>)
 8001636:	f002 ff60 	bl	80044fa <HAL_PCD_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001640:	f000 f884 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000264 	.word	0x20000264
 800164c:	40005c00 	.word	0x40005c00

08001650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	; 0x28
 8001654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001666:	4b37      	ldr	r3, [pc, #220]	; (8001744 <MX_GPIO_Init+0xf4>)
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	4a36      	ldr	r2, [pc, #216]	; (8001744 <MX_GPIO_Init+0xf4>)
 800166c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001670:	6153      	str	r3, [r2, #20]
 8001672:	4b34      	ldr	r3, [pc, #208]	; (8001744 <MX_GPIO_Init+0xf4>)
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b31      	ldr	r3, [pc, #196]	; (8001744 <MX_GPIO_Init+0xf4>)
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	4a30      	ldr	r2, [pc, #192]	; (8001744 <MX_GPIO_Init+0xf4>)
 8001684:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001688:	6153      	str	r3, [r2, #20]
 800168a:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <MX_GPIO_Init+0xf4>)
 800168c:	695b      	ldr	r3, [r3, #20]
 800168e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001696:	4b2b      	ldr	r3, [pc, #172]	; (8001744 <MX_GPIO_Init+0xf4>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	4a2a      	ldr	r2, [pc, #168]	; (8001744 <MX_GPIO_Init+0xf4>)
 800169c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016a0:	6153      	str	r3, [r2, #20]
 80016a2:	4b28      	ldr	r3, [pc, #160]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	4b25      	ldr	r3, [pc, #148]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	4a24      	ldr	r2, [pc, #144]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b8:	6153      	str	r3, [r2, #20]
 80016ba:	4b22      	ldr	r3, [pc, #136]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	4a1e      	ldr	r2, [pc, #120]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016d0:	6153      	str	r3, [r2, #20]
 80016d2:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <MX_GPIO_Init+0xf4>)
 80016d4:	695b      	ldr	r3, [r3, #20]
 80016d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_7|LD3_Pin|LD5_Pin
 80016de:	2200      	movs	r2, #0
 80016e0:	f64f 6188 	movw	r1, #65160	; 0xfe88
 80016e4:	4818      	ldr	r0, [pc, #96]	; (8001748 <MX_GPIO_Init+0xf8>)
 80016e6:	f002 f8e3 	bl	80038b0 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80016ea:	2337      	movs	r3, #55	; 0x37
 80016ec:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016ee:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80016f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4812      	ldr	r0, [pc, #72]	; (8001748 <MX_GPIO_Init+0xf8>)
 8001700:	f001 ff44 	bl	800358c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin PE7 LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_7|LD3_Pin|LD5_Pin
 8001704:	f64f 6388 	movw	r3, #65160	; 0xfe88
 8001708:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170a:	2301      	movs	r3, #1
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	480a      	ldr	r0, [pc, #40]	; (8001748 <MX_GPIO_Init+0xf8>)
 800171e:	f001 ff35 	bl	800358c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001722:	2301      	movs	r3, #1
 8001724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001726:	2300      	movs	r3, #0
 8001728:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	4619      	mov	r1, r3
 8001734:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001738:	f001 ff28 	bl	800358c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800173c:	bf00      	nop
 800173e:	3728      	adds	r7, #40	; 0x28
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40021000 	.word	0x40021000
 8001748:	48001000 	.word	0x48001000

0800174c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001754:	e7fe      	b.n	8001754 <Error_Handler+0x8>
	...

08001758 <initialise_ptu_i2c>:

#include "ptu_definitions.h"

ACCELEROMETER_CFG_STRUCT accelerometer_cfg = {ADXL345_POWER_CTL, 0x08, ADXL345_DATA_FORMAT, 0x08};

void initialise_ptu_i2c(I2C_HandleTypeDef *i2c) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b0d2      	sub	sp, #328	; 0x148
 800175c:	af04      	add	r7, sp, #16
 800175e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001762:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001766:	6018      	str	r0, [r3, #0]

	  /* USER CODE BEGIN 1 */
		uint8_t i2cBuf[2];
		uint8_t accdata[6];
		uint16_t x,y,z;
		uint8_t reg1a = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
		uint8_t reg2a = 0x00;
 800176e:	2300      	movs	r3, #0
 8001770:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
		uint8_t reg4a = 0x00;
 8001774:	2300      	movs	r3, #0
 8001776:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137

	  uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
 800177a:	2300      	movs	r3, #0
 800177c:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 8001780:	2300      	movs	r3, #0
 8001782:	f887 3135 	strb.w	r3, [r7, #309]	; 0x135

	  HAL_StatusTypeDef return_value = 0x00;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 3134 	strb.w	r3, [r7, #308]	; 0x134
	  //CTRL_REG2_A
	  i2cBuf[0]=0x21;
	  i2cBuf[1]=0x38;
	  HAL_I2C_Master_Transmit(&hi2c1, gyro_wr, i2cBuf, 2, 10);
	*/
	  uint8_t reg_1 = 0b00001111;
 800178c:	230f      	movs	r3, #15
 800178e:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
	  // Enable x, y, z and turn off power down:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG1, 1, &reg_1, 1, 10);
 8001792:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001796:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 800179a:	230a      	movs	r3, #10
 800179c:	9302      	str	r3, [sp, #8]
 800179e:	2301      	movs	r3, #1
 80017a0:	9301      	str	r3, [sp, #4]
 80017a2:	f207 1319 	addw	r3, r7, #281	; 0x119
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2301      	movs	r3, #1
 80017aa:	2220      	movs	r2, #32
 80017ac:	21d2      	movs	r1, #210	; 0xd2
 80017ae:	6800      	ldr	r0, [r0, #0]
 80017b0:	f002 f926 	bl	8003a00 <HAL_I2C_Mem_Write>


	  uint8_t reg_2 = 0b00000000;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
	  // If you'd like to adjust/use the HPF, you can edit the line below to configure CTRL_REG2:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG2, 1, &reg_2, 1, 10);
 80017ba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017be:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 80017c2:	230a      	movs	r3, #10
 80017c4:	9302      	str	r3, [sp, #8]
 80017c6:	2301      	movs	r3, #1
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	2301      	movs	r3, #1
 80017d2:	2221      	movs	r2, #33	; 0x21
 80017d4:	21d2      	movs	r1, #210	; 0xd2
 80017d6:	6800      	ldr	r0, [r0, #0]
 80017d8:	f002 f912 	bl	8003a00 <HAL_I2C_Mem_Write>


	  // Configure CTRL_REG3 to generate data ready interrupt on INT2
	  // No interrupts used on INT1, if you'd like to configure INT1
	  // or INT2 otherwise, consult the datasheet:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG3, 1, &reg_2, 1, 10);
 80017dc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017e0:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 80017e4:	230a      	movs	r3, #10
 80017e6:	9302      	str	r3, [sp, #8]
 80017e8:	2301      	movs	r3, #1
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2301      	movs	r3, #1
 80017f4:	2222      	movs	r2, #34	; 0x22
 80017f6:	21d2      	movs	r1, #210	; 0xd2
 80017f8:	6800      	ldr	r0, [r0, #0]
 80017fa:	f002 f901 	bl	8003a00 <HAL_I2C_Mem_Write>




	  //trying to read from the same registers where we wrote in
	  HAL_I2C_Mem_Read(i2c,gyro_rd,0x20,1,&reg1a,1,10);
 80017fe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001802:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 8001806:	230a      	movs	r3, #10
 8001808:	9302      	str	r3, [sp, #8]
 800180a:	2301      	movs	r3, #1
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	f207 131b 	addw	r3, r7, #283	; 0x11b
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2301      	movs	r3, #1
 8001816:	2220      	movs	r2, #32
 8001818:	21d3      	movs	r1, #211	; 0xd3
 800181a:	6800      	ldr	r0, [r0, #0]
 800181c:	f002 fa04 	bl	8003c28 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(i2c,gyro_rd,0x21,1,&reg2a,1,10);
 8001820:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001824:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 8001828:	230a      	movs	r3, #10
 800182a:	9302      	str	r3, [sp, #8]
 800182c:	2301      	movs	r3, #1
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	f507 738d 	add.w	r3, r7, #282	; 0x11a
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	2301      	movs	r3, #1
 8001838:	2221      	movs	r2, #33	; 0x21
 800183a:	21d3      	movs	r1, #211	; 0xd3
 800183c:	6800      	ldr	r0, [r0, #0]
 800183e:	f002 f9f3 	bl	8003c28 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1,ACC_I2C_ADDRESS_READ,0x23,1,&reg4a,1,10);

	*/

	//uint8_t status = 0x00;
	uint8_t ready = 0x00;
 8001842:	2300      	movs	r3, #0
 8001844:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
	uint8_t return_status = 0x00;
 8001848:	2300      	movs	r3, #0
 800184a:	f887 3132 	strb.w	r3, [r7, #306]	; 0x132

	uint8_t val_1[2];
	uint16_t* val_1p = &val_1[0];
 800184e:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001852:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	val_1p = 0x00;
 8001856:	2300      	movs	r3, #0
 8001858:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	uint8_t text_buffer[255];

	uint16_t val_2 = 0x00;
 800185c:	2300      	movs	r3, #0
 800185e:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
	uint16_t val_3 = 0x00;
 8001862:	2300      	movs	r3, #0
 8001864:	f8a7 3128 	strh.w	r3, [r7, #296]	; 0x128

	uint8_t Text[] = "Hello\r\n";
 8001868:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800186c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001870:	4a11      	ldr	r2, [pc, #68]	; (80018b8 <initialise_ptu_i2c+0x160>)
 8001872:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001876:	e883 0003 	stmia.w	r3, {r0, r1}
//	BSP_LED_Toggle(LED_GREEN);
	//BSP_GYRO_Init();
	//BSP_ACCELERO_Init();

	// reset lidar board
	uint8_t reset_value = 0x00;
 800187a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800187e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
	return_value = HAL_I2C_Mem_Write(i2c, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 8001886:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800188a:	f5a3 709a 	sub.w	r0, r3, #308	; 0x134
 800188e:	230a      	movs	r3, #10
 8001890:	9302      	str	r3, [sp, #8]
 8001892:	2301      	movs	r3, #1
 8001894:	9301      	str	r3, [sp, #4]
 8001896:	f107 030b 	add.w	r3, r7, #11
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2301      	movs	r3, #1
 800189e:	2200      	movs	r2, #0
 80018a0:	21c4      	movs	r1, #196	; 0xc4
 80018a2:	6800      	ldr	r0, [r0, #0]
 80018a4:	f002 f8ac 	bl	8003a00 <HAL_I2C_Mem_Write>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f887 3134 	strb.w	r3, [r7, #308]	; 0x134
	//return_value = HAL_I2C_Mem_Write(&hi2c1, LIDAR_WR, 0x00, 1, &lidar_value, 1, 100);




}
 80018ae:	bf00      	nop
 80018b0:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	08009278 	.word	0x08009278

080018bc <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 80018bc:	b480      	push	{r7}
 80018be:	b087      	sub	sp, #28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	635a      	str	r2, [r3, #52]	; 0x34

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80018ce:	4b34      	ldr	r3, [pc, #208]	; (80019a0 <SerialInitialise+0xe4>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	4a33      	ldr	r2, [pc, #204]	; (80019a0 <SerialInitialise+0xe4>)
 80018d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d8:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80018da:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <SerialInitialise+0xe4>)
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	4a30      	ldr	r2, [pc, #192]	; (80019a0 <SerialInitialise+0xe4>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d106      	bne.n	80018fc <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80018ee:	4b2c      	ldr	r3, [pc, #176]	; (80019a0 <SerialInitialise+0xe4>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	4a2b      	ldr	r2, [pc, #172]	; (80019a0 <SerialInitialise+0xe4>)
 80018f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018f8:	6153      	str	r3, [r2, #20]
		break;
 80018fa:	e000      	b.n	80018fe <SerialInitialise+0x42>
	default:
		break;
 80018fc:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	68ba      	ldr	r2, [r7, #8]
 8001904:	6a12      	ldr	r2, [r2, #32]
 8001906:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190c:	68ba      	ldr	r2, [r7, #8]
 800190e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001910:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	6959      	ldr	r1, [r3, #20]
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	430a      	orrs	r2, r1
 8001930:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2b04      	cmp	r3, #4
 800193c:	d821      	bhi.n	8001982 <SerialInitialise+0xc6>
 800193e:	a201      	add	r2, pc, #4	; (adr r2, 8001944 <SerialInitialise+0x88>)
 8001940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001944:	08001959 	.word	0x08001959
 8001948:	08001961 	.word	0x08001961
 800194c:	08001969 	.word	0x08001969
 8001950:	08001971 	.word	0x08001971
 8001954:	08001979 	.word	0x08001979
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	2246      	movs	r2, #70	; 0x46
 800195c:	801a      	strh	r2, [r3, #0]
		break;
 800195e:	e010      	b.n	8001982 <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	2246      	movs	r2, #70	; 0x46
 8001964:	801a      	strh	r2, [r3, #0]
		break;
 8001966:	e00c      	b.n	8001982 <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2246      	movs	r2, #70	; 0x46
 800196c:	801a      	strh	r2, [r3, #0]
		break;
 800196e:	e008      	b.n	8001982 <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	2246      	movs	r2, #70	; 0x46
 8001974:	801a      	strh	r2, [r3, #0]
		break;
 8001976:	e004      	b.n	8001982 <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800197e:	801a      	strh	r2, [r3, #0]
		break;
 8001980:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f042 020d 	orr.w	r2, r2, #13
 8001990:	601a      	str	r2, [r3, #0]
}
 8001992:	bf00      	nop
 8001994:	371c      	adds	r7, #28
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000

080019a4 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 80019b0:	bf00      	nop
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f8      	beq.n	80019b2 <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	79fa      	ldrb	r2, [r7, #7]
 80019c6:	b292      	uxth	r2, r2
 80019c8:	801a      	strh	r2, [r3, #0]
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b084      	sub	sp, #16
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 80019e4:	e00b      	b.n	80019fe <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	6839      	ldr	r1, [r7, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ffd9 	bl	80019a4 <SerialOutputChar>
		counter++;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
		pt++;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3301      	adds	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
	while(*pt) {
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ef      	bne.n	80019e6 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a12:	68f8      	ldr	r0, [r7, #12]
 8001a14:	4798      	blx	r3
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a26:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <HAL_MspInit+0x44>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	4a0e      	ldr	r2, [pc, #56]	; (8001a64 <HAL_MspInit+0x44>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6193      	str	r3, [r2, #24]
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <HAL_MspInit+0x44>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_MspInit+0x44>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <HAL_MspInit+0x44>)
 8001a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a48:	61d3      	str	r3, [r2, #28]
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <HAL_MspInit+0x44>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a52:	603b      	str	r3, [r7, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a56:	2007      	movs	r0, #7
 8001a58:	f001 fd56 	bl	8003508 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40021000 	.word	0x40021000

08001a68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a88:	d124      	bne.n	8001ad4 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001a8a:	4b14      	ldr	r3, [pc, #80]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	4a13      	ldr	r2, [pc, #76]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a94:	6153      	str	r3, [r2, #20]
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	4a0d      	ldr	r2, [pc, #52]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aac:	6153      	str	r3, [r2, #20]
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_ADC_MspInit+0x74>)
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001aba:	2304      	movs	r3, #4
 8001abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad0:	f001 fd5c 	bl	800358c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ad4:	bf00      	nop
 8001ad6:	3728      	adds	r7, #40	; 0x28
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40021000 	.word	0x40021000

08001ae0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	; 0x28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a17      	ldr	r2, [pc, #92]	; (8001b5c <HAL_I2C_MspInit+0x7c>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d127      	bne.n	8001b52 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	4a16      	ldr	r2, [pc, #88]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b0c:	6153      	str	r3, [r2, #20]
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001b1a:	23c0      	movs	r3, #192	; 0xc0
 8001b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1e:	2312      	movs	r3, #18
 8001b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b22:	2301      	movs	r3, #1
 8001b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	480b      	ldr	r0, [pc, #44]	; (8001b64 <HAL_I2C_MspInit+0x84>)
 8001b36:	f001 fd29 	bl	800358c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	4a08      	ldr	r2, [pc, #32]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b44:	61d3      	str	r3, [r2, #28]
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_I2C_MspInit+0x80>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40005400 	.word	0x40005400
 8001b60:	40021000 	.word	0x40021000
 8001b64:	48000400 	.word	0x48000400

08001b68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	; 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <HAL_SPI_MspInit+0x7c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d128      	bne.n	8001bdc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b8a:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	4a16      	ldr	r2, [pc, #88]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001b90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b94:	6193      	str	r3, [r2, #24]
 8001b96:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	4a10      	ldr	r2, [pc, #64]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bac:	6153      	str	r3, [r2, #20]
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_SPI_MspInit+0x80>)
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001bba:	23e0      	movs	r3, #224	; 0xe0
 8001bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bca:	2305      	movs	r3, #5
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bd8:	f001 fcd8 	bl	800358c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bdc:	bf00      	nop
 8001bde:	3728      	adds	r7, #40	; 0x28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40013000 	.word	0x40013000
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a1c      	ldr	r2, [pc, #112]	; (8001c7c <HAL_TIM_Base_MspInit+0x90>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d131      	bne.n	8001c72 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c0e:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	4a1b      	ldr	r2, [pc, #108]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c18:	6193      	str	r3, [r2, #24]
 8001c1a:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	4a15      	ldr	r2, [pc, #84]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c30:	6153      	str	r3, [r2, #20]
 8001c32:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <HAL_TIM_Base_MspInit+0x94>)
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c44:	2302      	movs	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001c50:	2306      	movs	r3, #6
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c5e:	f001 fc95 	bl	800358c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	201b      	movs	r0, #27
 8001c68:	f001 fc59 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001c6c:	201b      	movs	r0, #27
 8001c6e:	f001 fc72 	bl	8003556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c72:	bf00      	nop
 8001c74:	3728      	adds	r7, #40	; 0x28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40012c00 	.word	0x40012c00
 8001c80:	40021000 	.word	0x40021000

08001c84 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c94:	d113      	bne.n	8001cbe <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c96:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	61d3      	str	r3, [r2, #28]
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	201c      	movs	r0, #28
 8001cb4:	f001 fc33 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cb8:	201c      	movs	r0, #28
 8001cba:	f001 fc4c 	bl	8003556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 030c 	add.w	r3, r7, #12
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cec:	d11d      	bne.n	8001d2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <HAL_TIM_MspPostInit+0x68>)
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	4a10      	ldr	r2, [pc, #64]	; (8001d34 <HAL_TIM_MspPostInit+0x68>)
 8001cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf8:	6153      	str	r3, [r2, #20]
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <HAL_TIM_MspPostInit+0x68>)
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001d06:	f248 0302 	movw	r3, #32770	; 0x8002
 8001d0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1c:	f107 030c 	add.w	r3, r7, #12
 8001d20:	4619      	mov	r1, r3
 8001d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d26:	f001 fc31 	bl	800358c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d2a:	bf00      	nop
 8001d2c:	3720      	adds	r7, #32
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000

08001d38 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08a      	sub	sp, #40	; 0x28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a18      	ldr	r2, [pc, #96]	; (8001db8 <HAL_PCD_MspInit+0x80>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d129      	bne.n	8001dae <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5a:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	4a17      	ldr	r2, [pc, #92]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d64:	6153      	str	r3, [r2, #20]
 8001d66:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001d72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001d84:	230e      	movs	r3, #14
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d92:	f001 fbfb 	bl	800358c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	4a08      	ldr	r2, [pc, #32]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001d9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001da0:	61d3      	str	r3, [r2, #28]
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_PCD_MspInit+0x84>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001dae:	bf00      	nop
 8001db0:	3728      	adds	r7, #40	; 0x28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40005c00 	.word	0x40005c00
 8001dbc:	40021000 	.word	0x40021000

08001dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <NMI_Handler+0x4>

08001dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dca:	e7fe      	b.n	8001dca <HardFault_Handler+0x4>

08001dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd0:	e7fe      	b.n	8001dd0 <MemManage_Handler+0x4>

08001dd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd6:	e7fe      	b.n	8001dd6 <BusFault_Handler+0x4>

08001dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <UsageFault_Handler+0x4>

08001dde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e0c:	f000 f8ce 	bl	8001fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e18:	4802      	ldr	r0, [pc, #8]	; (8001e24 <TIM1_CC_IRQHandler+0x10>)
 8001e1a:	f004 fc13 	bl	8006644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	200001cc 	.word	0x200001cc

08001e28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <TIM2_IRQHandler+0x10>)
 8001e2e:	f004 fc09 	bl	8006644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000218 	.word	0x20000218

08001e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e44:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <_sbrk+0x5c>)
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <_sbrk+0x60>)
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e50:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <_sbrk+0x64>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <_sbrk+0x68>)
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <_sbrk+0x64>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d207      	bcs.n	8001e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e6c:	f005 fe0e 	bl	8007a8c <__errno>
 8001e70:	4603      	mov	r3, r0
 8001e72:	220c      	movs	r2, #12
 8001e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e7a:	e009      	b.n	8001e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e82:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4a05      	ldr	r2, [pc, #20]	; (8001ea0 <_sbrk+0x64>)
 8001e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	2000a000 	.word	0x2000a000
 8001e9c:	00000400 	.word	0x00000400
 8001ea0:	20000558 	.word	0x20000558
 8001ea4:	20000570 	.word	0x20000570

08001ea8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <SystemInit+0x20>)
 8001eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eb2:	4a05      	ldr	r2, [pc, #20]	; (8001ec8 <SystemInit+0x20>)
 8001eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ecc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f04 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ed0:	f7ff ffea 	bl	8001ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed4:	480c      	ldr	r0, [pc, #48]	; (8001f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed6:	490d      	ldr	r1, [pc, #52]	; (8001f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	; (8001f10 <LoopForever+0xe>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001edc:	e002      	b.n	8001ee4 <LoopCopyDataInit>

08001ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee2:	3304      	adds	r3, #4

08001ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee8:	d3f9      	bcc.n	8001ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eea:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eec:	4c0a      	ldr	r4, [pc, #40]	; (8001f18 <LoopForever+0x16>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef0:	e001      	b.n	8001ef6 <LoopFillZerobss>

08001ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef4:	3204      	adds	r2, #4

08001ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef8:	d3fb      	bcc.n	8001ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efa:	f005 fdcd 	bl	8007a98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efe:	f7fe fea7 	bl	8000c50 <main>

08001f02 <LoopForever>:

LoopForever:
    b LoopForever
 8001f02:	e7fe      	b.n	8001f02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f04:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f0c:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001f10:	08009320 	.word	0x08009320
  ldr r2, =_sbss
 8001f14:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001f18:	20000570 	.word	0x20000570

08001f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC1_2_IRQHandler>
	...

08001f20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_Init+0x28>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <HAL_Init+0x28>)
 8001f2a:	f043 0310 	orr.w	r3, r3, #16
 8001f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f30:	2003      	movs	r0, #3
 8001f32:	f001 fae9 	bl	8003508 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f36:	2000      	movs	r0, #0
 8001f38:	f000 f808 	bl	8001f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f3c:	f7ff fd70 	bl	8001a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40022000 	.word	0x40022000

08001f4c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <HAL_InitTick+0x54>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_InitTick+0x58>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f001 fb01 	bl	8003572 <HAL_SYSTICK_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00e      	b.n	8001f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	d80a      	bhi.n	8001f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f80:	2200      	movs	r2, #0
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f88:	f001 fac9 	bl	800351e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <HAL_InitTick+0x5c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e000      	b.n	8001f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000038 	.word	0x20000038
 8001fa4:	20000040 	.word	0x20000040
 8001fa8:	2000003c 	.word	0x2000003c

08001fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_IncTick+0x20>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000040 	.word	0x20000040
 8001fd0:	2000055c 	.word	0x2000055c

08001fd4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;  
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <HAL_GetTick+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	2000055c 	.word	0x2000055c

08001fec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff4:	f7ff ffee 	bl	8001fd4 <HAL_GetTick>
 8001ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002004:	d005      	beq.n	8002012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002006:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <HAL_Delay+0x44>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	461a      	mov	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4413      	add	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002012:	bf00      	nop
 8002014:	f7ff ffde 	bl	8001fd4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	429a      	cmp	r2, r3
 8002022:	d8f7      	bhi.n	8002014 <HAL_Delay+0x28>
  {
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000040 	.word	0x20000040

08002034 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b09a      	sub	sp, #104	; 0x68
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e1c9      	b.n	80023e8 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b00      	cmp	r3, #0
 8002064:	d176      	bne.n	8002154 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	2b00      	cmp	r3, #0
 800206c:	d152      	bne.n	8002114 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff fced 	bl	8001a68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d13b      	bne.n	8002114 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f001 f847 	bl	8003130 <ADC_Disable>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d12f      	bne.n	8002114 <HAL_ADC_Init+0xe0>
 80020b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d12b      	bne.n	8002114 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020c4:	f023 0302 	bic.w	r3, r3, #2
 80020c8:	f043 0202 	orr.w	r2, r3, #2
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020de:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020ee:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020f0:	4b86      	ldr	r3, [pc, #536]	; (800230c <HAL_ADC_Init+0x2d8>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a86      	ldr	r2, [pc, #536]	; (8002310 <HAL_ADC_Init+0x2dc>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9a      	lsrs	r2, r3, #18
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002106:	e002      	b.n	800210e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	3b01      	subs	r3, #1
 800210c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1f9      	bne.n	8002108 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d007      	beq.n	8002132 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800212c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002130:	d110      	bne.n	8002154 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f023 0312 	bic.w	r3, r3, #18
 800213a:	f043 0210 	orr.w	r2, r3, #16
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	2b00      	cmp	r3, #0
 800215e:	f040 8136 	bne.w	80023ce <HAL_ADC_Init+0x39a>
 8002162:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002166:	2b00      	cmp	r3, #0
 8002168:	f040 8131 	bne.w	80023ce <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002176:	2b00      	cmp	r3, #0
 8002178:	f040 8129 	bne.w	80023ce <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002184:	f043 0202 	orr.w	r2, r3, #2
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002194:	d004      	beq.n	80021a0 <HAL_ADC_Init+0x16c>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a5e      	ldr	r2, [pc, #376]	; (8002314 <HAL_ADC_Init+0x2e0>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d101      	bne.n	80021a4 <HAL_ADC_Init+0x170>
 80021a0:	4b5d      	ldr	r3, [pc, #372]	; (8002318 <HAL_ADC_Init+0x2e4>)
 80021a2:	e000      	b.n	80021a6 <HAL_ADC_Init+0x172>
 80021a4:	4b5d      	ldr	r3, [pc, #372]	; (800231c <HAL_ADC_Init+0x2e8>)
 80021a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021b0:	d102      	bne.n	80021b8 <HAL_ADC_Init+0x184>
 80021b2:	4b58      	ldr	r3, [pc, #352]	; (8002314 <HAL_ADC_Init+0x2e0>)
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	e01a      	b.n	80021ee <HAL_ADC_Init+0x1ba>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a55      	ldr	r2, [pc, #340]	; (8002314 <HAL_ADC_Init+0x2e0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d103      	bne.n	80021ca <HAL_ADC_Init+0x196>
 80021c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	e011      	b.n	80021ee <HAL_ADC_Init+0x1ba>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a54      	ldr	r2, [pc, #336]	; (8002320 <HAL_ADC_Init+0x2ec>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d102      	bne.n	80021da <HAL_ADC_Init+0x1a6>
 80021d4:	4b53      	ldr	r3, [pc, #332]	; (8002324 <HAL_ADC_Init+0x2f0>)
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	e009      	b.n	80021ee <HAL_ADC_Init+0x1ba>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a51      	ldr	r2, [pc, #324]	; (8002324 <HAL_ADC_Init+0x2f0>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d102      	bne.n	80021ea <HAL_ADC_Init+0x1b6>
 80021e4:	4b4e      	ldr	r3, [pc, #312]	; (8002320 <HAL_ADC_Init+0x2ec>)
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	e001      	b.n	80021ee <HAL_ADC_Init+0x1ba>
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d108      	bne.n	800220e <HAL_ADC_Init+0x1da>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b01      	cmp	r3, #1
 8002208:	d101      	bne.n	800220e <HAL_ADC_Init+0x1da>
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_ADC_Init+0x1dc>
 800220e:	2300      	movs	r3, #0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d11c      	bne.n	800224e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002214:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002216:	2b00      	cmp	r3, #0
 8002218:	d010      	beq.n	800223c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b01      	cmp	r3, #1
 8002224:	d107      	bne.n	8002236 <HAL_ADC_Init+0x202>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_ADC_Init+0x202>
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <HAL_ADC_Init+0x204>
 8002236:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002238:	2b00      	cmp	r3, #0
 800223a:	d108      	bne.n	800224e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800223c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	431a      	orrs	r2, r3
 800224a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800224c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7e5b      	ldrb	r3, [r3, #25]
 8002252:	035b      	lsls	r3, r3, #13
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002258:	2a01      	cmp	r2, #1
 800225a:	d002      	beq.n	8002262 <HAL_ADC_Init+0x22e>
 800225c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002260:	e000      	b.n	8002264 <HAL_ADC_Init+0x230>
 8002262:	2200      	movs	r2, #0
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	4313      	orrs	r3, r2
 8002272:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002274:	4313      	orrs	r3, r2
 8002276:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d11b      	bne.n	80022ba <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7e5b      	ldrb	r3, [r3, #25]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d109      	bne.n	800229e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228e:	3b01      	subs	r3, #1
 8002290:	045a      	lsls	r2, r3, #17
 8002292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002294:	4313      	orrs	r3, r2
 8002296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229a:	663b      	str	r3, [r7, #96]	; 0x60
 800229c:	e00d      	b.n	80022ba <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80022a6:	f043 0220 	orr.w	r2, r3, #32
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	f043 0201 	orr.w	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d03a      	beq.n	8002338 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a16      	ldr	r2, [pc, #88]	; (8002320 <HAL_ADC_Init+0x2ec>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d004      	beq.n	80022d6 <HAL_ADC_Init+0x2a2>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a14      	ldr	r2, [pc, #80]	; (8002324 <HAL_ADC_Init+0x2f0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d128      	bne.n	8002328 <HAL_ADC_Init+0x2f4>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022da:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80022de:	d012      	beq.n	8002306 <HAL_ADC_Init+0x2d2>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022e8:	d00a      	beq.n	8002300 <HAL_ADC_Init+0x2cc>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80022f2:	d002      	beq.n	80022fa <HAL_ADC_Init+0x2c6>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f8:	e018      	b.n	800232c <HAL_ADC_Init+0x2f8>
 80022fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022fe:	e015      	b.n	800232c <HAL_ADC_Init+0x2f8>
 8002300:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002304:	e012      	b.n	800232c <HAL_ADC_Init+0x2f8>
 8002306:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800230a:	e00f      	b.n	800232c <HAL_ADC_Init+0x2f8>
 800230c:	20000038 	.word	0x20000038
 8002310:	431bde83 	.word	0x431bde83
 8002314:	50000100 	.word	0x50000100
 8002318:	50000300 	.word	0x50000300
 800231c:	50000700 	.word	0x50000700
 8002320:	50000400 	.word	0x50000400
 8002324:	50000500 	.word	0x50000500
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002330:	4313      	orrs	r3, r2
 8002332:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002334:	4313      	orrs	r3, r2
 8002336:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
 8002342:	2b00      	cmp	r3, #0
 8002344:	d114      	bne.n	8002370 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002354:	f023 0302 	bic.w	r3, r3, #2
 8002358:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	7e1b      	ldrb	r3, [r3, #24]
 800235e:	039a      	lsls	r2, r3, #14
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4313      	orrs	r3, r2
 800236a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800236c:	4313      	orrs	r3, r2
 800236e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <HAL_ADC_Init+0x3bc>)
 8002378:	4013      	ands	r3, r2
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002380:	430b      	orrs	r3, r1
 8002382:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d10c      	bne.n	80023a6 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f023 010f 	bic.w	r1, r3, #15
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	1e5a      	subs	r2, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	631a      	str	r2, [r3, #48]	; 0x30
 80023a4:	e007      	b.n	80023b6 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 020f 	bic.w	r2, r2, #15
 80023b4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c0:	f023 0303 	bic.w	r3, r3, #3
 80023c4:	f043 0201 	orr.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	641a      	str	r2, [r3, #64]	; 0x40
 80023cc:	e00a      	b.n	80023e4 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	f023 0312 	bic.w	r3, r3, #18
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80023de:	2301      	movs	r3, #1
 80023e0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80023e4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3768      	adds	r7, #104	; 0x68
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	fff0c007 	.word	0xfff0c007

080023f4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023fc:	2300      	movs	r3, #0
 80023fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	f040 80f9 	bne.w	8002602 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002416:	2b01      	cmp	r3, #1
 8002418:	d101      	bne.n	800241e <HAL_ADC_Start+0x2a>
 800241a:	2302      	movs	r3, #2
 800241c:	e0f4      	b.n	8002608 <HAL_ADC_Start+0x214>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 fe1e 	bl	8003068 <ADC_Enable>
 800242c:	4603      	mov	r3, r0
 800242e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f040 80e0 	bne.w	80025f8 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002440:	f023 0301 	bic.w	r3, r3, #1
 8002444:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002454:	d004      	beq.n	8002460 <HAL_ADC_Start+0x6c>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a6d      	ldr	r2, [pc, #436]	; (8002610 <HAL_ADC_Start+0x21c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d106      	bne.n	800246e <HAL_ADC_Start+0x7a>
 8002460:	4b6c      	ldr	r3, [pc, #432]	; (8002614 <HAL_ADC_Start+0x220>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	2b00      	cmp	r3, #0
 800246a:	d010      	beq.n	800248e <HAL_ADC_Start+0x9a>
 800246c:	e005      	b.n	800247a <HAL_ADC_Start+0x86>
 800246e:	4b6a      	ldr	r3, [pc, #424]	; (8002618 <HAL_ADC_Start+0x224>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 031f 	and.w	r3, r3, #31
 8002476:	2b00      	cmp	r3, #0
 8002478:	d009      	beq.n	800248e <HAL_ADC_Start+0x9a>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002482:	d004      	beq.n	800248e <HAL_ADC_Start+0x9a>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a64      	ldr	r2, [pc, #400]	; (800261c <HAL_ADC_Start+0x228>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d115      	bne.n	80024ba <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d036      	beq.n	8002516 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80024b8:	e02d      	b.n	8002516 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024ce:	d004      	beq.n	80024da <HAL_ADC_Start+0xe6>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a4e      	ldr	r2, [pc, #312]	; (8002610 <HAL_ADC_Start+0x21c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d10a      	bne.n	80024f0 <HAL_ADC_Start+0xfc>
 80024da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	bf14      	ite	ne
 80024e8:	2301      	movne	r3, #1
 80024ea:	2300      	moveq	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	e008      	b.n	8002502 <HAL_ADC_Start+0x10e>
 80024f0:	4b4a      	ldr	r3, [pc, #296]	; (800261c <HAL_ADC_Start+0x228>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	bf14      	ite	ne
 80024fc:	2301      	movne	r3, #1
 80024fe:	2300      	moveq	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d007      	beq.n	8002516 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800250e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800251e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002522:	d106      	bne.n	8002532 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002528:	f023 0206 	bic.w	r2, r3, #6
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	645a      	str	r2, [r3, #68]	; 0x44
 8002530:	e002      	b.n	8002538 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	221c      	movs	r2, #28
 8002546:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002550:	d004      	beq.n	800255c <HAL_ADC_Start+0x168>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a2e      	ldr	r2, [pc, #184]	; (8002610 <HAL_ADC_Start+0x21c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d106      	bne.n	800256a <HAL_ADC_Start+0x176>
 800255c:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <HAL_ADC_Start+0x220>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 031f 	and.w	r3, r3, #31
 8002564:	2b00      	cmp	r3, #0
 8002566:	d03e      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 8002568:	e005      	b.n	8002576 <HAL_ADC_Start+0x182>
 800256a:	4b2b      	ldr	r3, [pc, #172]	; (8002618 <HAL_ADC_Start+0x224>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 031f 	and.w	r3, r3, #31
 8002572:	2b00      	cmp	r3, #0
 8002574:	d037      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800257e:	d004      	beq.n	800258a <HAL_ADC_Start+0x196>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a22      	ldr	r2, [pc, #136]	; (8002610 <HAL_ADC_Start+0x21c>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d106      	bne.n	8002598 <HAL_ADC_Start+0x1a4>
 800258a:	4b22      	ldr	r3, [pc, #136]	; (8002614 <HAL_ADC_Start+0x220>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 031f 	and.w	r3, r3, #31
 8002592:	2b05      	cmp	r3, #5
 8002594:	d027      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 8002596:	e005      	b.n	80025a4 <HAL_ADC_Start+0x1b0>
 8002598:	4b1f      	ldr	r3, [pc, #124]	; (8002618 <HAL_ADC_Start+0x224>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 031f 	and.w	r3, r3, #31
 80025a0:	2b05      	cmp	r3, #5
 80025a2:	d020      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025ac:	d004      	beq.n	80025b8 <HAL_ADC_Start+0x1c4>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a17      	ldr	r2, [pc, #92]	; (8002610 <HAL_ADC_Start+0x21c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d106      	bne.n	80025c6 <HAL_ADC_Start+0x1d2>
 80025b8:	4b16      	ldr	r3, [pc, #88]	; (8002614 <HAL_ADC_Start+0x220>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	2b09      	cmp	r3, #9
 80025c2:	d010      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 80025c4:	e005      	b.n	80025d2 <HAL_ADC_Start+0x1de>
 80025c6:	4b14      	ldr	r3, [pc, #80]	; (8002618 <HAL_ADC_Start+0x224>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	2b09      	cmp	r3, #9
 80025d0:	d009      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025da:	d004      	beq.n	80025e6 <HAL_ADC_Start+0x1f2>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a0e      	ldr	r2, [pc, #56]	; (800261c <HAL_ADC_Start+0x228>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d10f      	bne.n	8002606 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f042 0204 	orr.w	r2, r2, #4
 80025f4:	609a      	str	r2, [r3, #8]
 80025f6:	e006      	b.n	8002606 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002600:	e001      	b.n	8002606 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002602:	2302      	movs	r3, #2
 8002604:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002606:	7bfb      	ldrb	r3, [r7, #15]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	50000100 	.word	0x50000100
 8002614:	50000300 	.word	0x50000300
 8002618:	50000700 	.word	0x50000700
 800261c:	50000400 	.word	0x50000400

08002620 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_ADC_Stop+0x1a>
 8002636:	2302      	movs	r3, #2
 8002638:	e023      	b.n	8002682 <HAL_ADC_Stop+0x62>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002642:	216c      	movs	r1, #108	; 0x6c
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 fdd9 	bl	80031fc <ADC_ConversionStop>
 800264a:	4603      	mov	r3, r0
 800264c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d111      	bne.n	8002678 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 fd6b 	bl	8003130 <ADC_Disable>
 800265a:	4603      	mov	r3, r0
 800265c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800265e:	7bfb      	ldrb	r3, [r7, #15]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d109      	bne.n	8002678 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800266c:	f023 0301 	bic.w	r3, r3, #1
 8002670:	f043 0201 	orr.w	r2, r3, #1
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002680:	7bfb      	ldrb	r3, [r7, #15]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002696:	2300      	movs	r3, #0
 8002698:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	2b08      	cmp	r3, #8
 80026a0:	d102      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80026a2:	2308      	movs	r3, #8
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	e03a      	b.n	800271e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026b0:	d004      	beq.n	80026bc <HAL_ADC_PollForConversion+0x30>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a72      	ldr	r2, [pc, #456]	; (8002880 <HAL_ADC_PollForConversion+0x1f4>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d101      	bne.n	80026c0 <HAL_ADC_PollForConversion+0x34>
 80026bc:	4b71      	ldr	r3, [pc, #452]	; (8002884 <HAL_ADC_PollForConversion+0x1f8>)
 80026be:	e000      	b.n	80026c2 <HAL_ADC_PollForConversion+0x36>
 80026c0:	4b71      	ldr	r3, [pc, #452]	; (8002888 <HAL_ADC_PollForConversion+0x1fc>)
 80026c2:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d112      	bne.n	80026f6 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d11d      	bne.n	800271a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	f043 0220 	orr.w	r2, r3, #32
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e0bf      	b.n	8002876 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f043 0220 	orr.w	r2, r3, #32
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e0ad      	b.n	8002876 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800271a:	230c      	movs	r3, #12
 800271c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002726:	d004      	beq.n	8002732 <HAL_ADC_PollForConversion+0xa6>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a54      	ldr	r2, [pc, #336]	; (8002880 <HAL_ADC_PollForConversion+0x1f4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d106      	bne.n	8002740 <HAL_ADC_PollForConversion+0xb4>
 8002732:	4b54      	ldr	r3, [pc, #336]	; (8002884 <HAL_ADC_PollForConversion+0x1f8>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	2b00      	cmp	r3, #0
 800273c:	d010      	beq.n	8002760 <HAL_ADC_PollForConversion+0xd4>
 800273e:	e005      	b.n	800274c <HAL_ADC_PollForConversion+0xc0>
 8002740:	4b51      	ldr	r3, [pc, #324]	; (8002888 <HAL_ADC_PollForConversion+0x1fc>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 031f 	and.w	r3, r3, #31
 8002748:	2b00      	cmp	r3, #0
 800274a:	d009      	beq.n	8002760 <HAL_ADC_PollForConversion+0xd4>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002754:	d004      	beq.n	8002760 <HAL_ADC_PollForConversion+0xd4>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a4c      	ldr	r2, [pc, #304]	; (800288c <HAL_ADC_PollForConversion+0x200>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d104      	bne.n	800276a <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	e00f      	b.n	800278a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002772:	d004      	beq.n	800277e <HAL_ADC_PollForConversion+0xf2>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a41      	ldr	r2, [pc, #260]	; (8002880 <HAL_ADC_PollForConversion+0x1f4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d102      	bne.n	8002784 <HAL_ADC_PollForConversion+0xf8>
 800277e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002782:	e000      	b.n	8002786 <HAL_ADC_PollForConversion+0xfa>
 8002784:	4b41      	ldr	r3, [pc, #260]	; (800288c <HAL_ADC_PollForConversion+0x200>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800278a:	f7ff fc23 	bl	8001fd4 <HAL_GetTick>
 800278e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002790:	e021      	b.n	80027d6 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002798:	d01d      	beq.n	80027d6 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d007      	beq.n	80027b0 <HAL_ADC_PollForConversion+0x124>
 80027a0:	f7ff fc18 	bl	8001fd4 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d212      	bcs.n	80027d6 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10b      	bne.n	80027d6 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f043 0204 	orr.w	r2, r3, #4
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e04f      	b.n	8002876 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	4013      	ands	r3, r2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0d6      	beq.n	8002792 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d131      	bne.n	8002862 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002804:	2b00      	cmp	r3, #0
 8002806:	d12c      	bne.n	8002862 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b08      	cmp	r3, #8
 8002814:	d125      	bne.n	8002862 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d112      	bne.n	800284a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002828:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002834:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d112      	bne.n	8002862 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002840:	f043 0201 	orr.w	r2, r3, #1
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	641a      	str	r2, [r3, #64]	; 0x40
 8002848:	e00b      	b.n	8002862 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f043 0220 	orr.w	r2, r3, #32
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	f043 0201 	orr.w	r2, r3, #1
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d103      	bne.n	8002874 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	50000100 	.word	0x50000100
 8002884:	50000300 	.word	0x50000300
 8002888:	50000700 	.word	0x50000700
 800288c:	50000400 	.word	0x50000400

08002890 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b09b      	sub	sp, #108	; 0x6c
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80028bc:	2300      	movs	r3, #0
 80028be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x22>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e2ca      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x5b8>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f040 82ae 	bne.w	8002e42 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d81c      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	461a      	mov	r2, r3
 8002902:	231f      	movs	r3, #31
 8002904:	4093      	lsls	r3, r2
 8002906:	43db      	mvns	r3, r3
 8002908:	4019      	ands	r1, r3
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	631a      	str	r2, [r3, #48]	; 0x30
 8002926:	e063      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b09      	cmp	r3, #9
 800292e:	d81e      	bhi.n	800296e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4413      	add	r3, r2
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	3b1e      	subs	r3, #30
 8002944:	221f      	movs	r2, #31
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	4019      	ands	r1, r3
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	4413      	add	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	3b1e      	subs	r3, #30
 8002960:	fa00 f203 	lsl.w	r2, r0, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	635a      	str	r2, [r3, #52]	; 0x34
 800296c:	e040      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b0e      	cmp	r3, #14
 8002974:	d81e      	bhi.n	80029b4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	4413      	add	r3, r2
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	3b3c      	subs	r3, #60	; 0x3c
 800298a:	221f      	movs	r2, #31
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	4019      	ands	r1, r3
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6818      	ldr	r0, [r3, #0]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	3b3c      	subs	r3, #60	; 0x3c
 80029a6:	fa00 f203 	lsl.w	r2, r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	639a      	str	r2, [r3, #56]	; 0x38
 80029b2:	e01d      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	4413      	add	r3, r2
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	3b5a      	subs	r3, #90	; 0x5a
 80029c8:	221f      	movs	r2, #31
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	4019      	ands	r1, r3
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	4613      	mov	r3, r2
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	4413      	add	r3, r2
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	3b5a      	subs	r3, #90	; 0x5a
 80029e4:	fa00 f203 	lsl.w	r2, r0, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 030c 	and.w	r3, r3, #12
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f040 80e5 	bne.w	8002bca <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b09      	cmp	r3, #9
 8002a06:	d91c      	bls.n	8002a42 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6999      	ldr	r1, [r3, #24]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4613      	mov	r3, r2
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	4413      	add	r3, r2
 8002a18:	3b1e      	subs	r3, #30
 8002a1a:	2207      	movs	r2, #7
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	4019      	ands	r1, r3
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	6898      	ldr	r0, [r3, #8]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	4413      	add	r3, r2
 8002a32:	3b1e      	subs	r3, #30
 8002a34:	fa00 f203 	lsl.w	r2, r0, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	619a      	str	r2, [r3, #24]
 8002a40:	e019      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6959      	ldr	r1, [r3, #20]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4413      	add	r3, r2
 8002a52:	2207      	movs	r2, #7
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	4019      	ands	r1, r3
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6898      	ldr	r0, [r3, #8]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	08db      	lsrs	r3, r3, #3
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d84f      	bhi.n	8002b38 <HAL_ADC_ConfigChannel+0x28c>
 8002a98:	a201      	add	r2, pc, #4	; (adr r2, 8002aa0 <HAL_ADC_ConfigChannel+0x1f4>)
 8002a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9e:	bf00      	nop
 8002aa0:	08002ab1 	.word	0x08002ab1
 8002aa4:	08002ad3 	.word	0x08002ad3
 8002aa8:	08002af5 	.word	0x08002af5
 8002aac:	08002b17 	.word	0x08002b17
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ab6:	4b9a      	ldr	r3, [pc, #616]	; (8002d20 <HAL_ADC_ConfigChannel+0x474>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	0691      	lsls	r1, r2, #26
 8002ac0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ace:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ad0:	e07e      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002ad8:	4b91      	ldr	r3, [pc, #580]	; (8002d20 <HAL_ADC_ConfigChannel+0x474>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	0691      	lsls	r1, r2, #26
 8002ae2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002af0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002af2:	e06d      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002afa:	4b89      	ldr	r3, [pc, #548]	; (8002d20 <HAL_ADC_ConfigChannel+0x474>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	0691      	lsls	r1, r2, #26
 8002b04:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b06:	430a      	orrs	r2, r1
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b12:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b14:	e05c      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002b1c:	4b80      	ldr	r3, [pc, #512]	; (8002d20 <HAL_ADC_ConfigChannel+0x474>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	0691      	lsls	r1, r2, #26
 8002b26:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b34:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b36:	e04b      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	069b      	lsls	r3, r3, #26
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d107      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b5a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	069b      	lsls	r3, r3, #26
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d107      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b7e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	069b      	lsls	r3, r3, #26
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d107      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ba2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002baa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	069b      	lsls	r3, r3, #26
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d10a      	bne.n	8002bce <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bc6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002bc8:	e001      	b.n	8002bce <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002bca:	bf00      	nop
 8002bcc:	e000      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002bce:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d108      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x344>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x344>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e000      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x346>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f040 8130 	bne.w	8002e58 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d00f      	beq.n	8002c20 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	400a      	ands	r2, r1
 8002c1a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002c1e:	e049      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b09      	cmp	r3, #9
 8002c40:	d91c      	bls.n	8002c7c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6999      	ldr	r1, [r3, #24]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	3b1b      	subs	r3, #27
 8002c54:	2207      	movs	r2, #7
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	4019      	ands	r1, r3
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	6898      	ldr	r0, [r3, #8]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	3b1b      	subs	r3, #27
 8002c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	619a      	str	r2, [r3, #24]
 8002c7a:	e01b      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6959      	ldr	r1, [r3, #20]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	4613      	mov	r3, r2
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	4413      	add	r3, r2
 8002c8e:	2207      	movs	r2, #7
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	4019      	ands	r1, r3
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	6898      	ldr	r0, [r3, #8]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	4413      	add	r3, r2
 8002ca8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cbc:	d004      	beq.n	8002cc8 <HAL_ADC_ConfigChannel+0x41c>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a18      	ldr	r2, [pc, #96]	; (8002d24 <HAL_ADC_ConfigChannel+0x478>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_ADC_ConfigChannel+0x420>
 8002cc8:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <HAL_ADC_ConfigChannel+0x47c>)
 8002cca:	e000      	b.n	8002cce <HAL_ADC_ConfigChannel+0x422>
 8002ccc:	4b17      	ldr	r3, [pc, #92]	; (8002d2c <HAL_ADC_ConfigChannel+0x480>)
 8002cce:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b10      	cmp	r3, #16
 8002cd6:	d105      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002cd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d015      	beq.n	8002d10 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ce8:	2b11      	cmp	r3, #17
 8002cea:	d105      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002cec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00b      	beq.n	8002d10 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002cfc:	2b12      	cmp	r3, #18
 8002cfe:	f040 80ab 	bne.w	8002e58 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002d02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f040 80a4 	bne.w	8002e58 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d18:	d10a      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x484>
 8002d1a:	4b02      	ldr	r3, [pc, #8]	; (8002d24 <HAL_ADC_ConfigChannel+0x478>)
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	e022      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4ba>
 8002d20:	83fff000 	.word	0x83fff000
 8002d24:	50000100 	.word	0x50000100
 8002d28:	50000300 	.word	0x50000300
 8002d2c:	50000700 	.word	0x50000700
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a4e      	ldr	r2, [pc, #312]	; (8002e70 <HAL_ADC_ConfigChannel+0x5c4>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d103      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x496>
 8002d3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	e011      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4ba>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a4b      	ldr	r2, [pc, #300]	; (8002e74 <HAL_ADC_ConfigChannel+0x5c8>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d102      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x4a6>
 8002d4c:	4b4a      	ldr	r3, [pc, #296]	; (8002e78 <HAL_ADC_ConfigChannel+0x5cc>)
 8002d4e:	60fb      	str	r3, [r7, #12]
 8002d50:	e009      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4ba>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a48      	ldr	r2, [pc, #288]	; (8002e78 <HAL_ADC_ConfigChannel+0x5cc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d102      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x4b6>
 8002d5c:	4b45      	ldr	r3, [pc, #276]	; (8002e74 <HAL_ADC_ConfigChannel+0x5c8>)
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	e001      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4ba>
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 0303 	and.w	r3, r3, #3
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d108      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x4da>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x4da>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x4dc>
 8002d86:	2300      	movs	r3, #0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d150      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d8c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d010      	beq.n	8002db4 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d107      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x502>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x502>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x504>
 8002dae:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d13c      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d11d      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x54c>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dc4:	d118      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002dc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <HAL_ADC_ConfigChannel+0x5d0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a2a      	ldr	r2, [pc, #168]	; (8002e80 <HAL_ADC_ConfigChannel+0x5d4>)
 8002dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ddc:	0c9a      	lsrs	r2, r3, #18
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002de8:	e002      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f9      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002df6:	e02e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b11      	cmp	r3, #17
 8002dfe:	d10b      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x56c>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e08:	d106      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002e0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002e12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e14:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e16:	e01e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b12      	cmp	r3, #18
 8002e1e:	d11a      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002e20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e2a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e2c:	e013      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f043 0220 	orr.w	r2, r3, #32
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002e40:	e00a      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	f043 0220 	orr.w	r2, r3, #32
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002e54:	e000      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e56:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	376c      	adds	r7, #108	; 0x6c
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	50000100 	.word	0x50000100
 8002e74:	50000400 	.word	0x50000400
 8002e78:	50000500 	.word	0x50000500
 8002e7c:	20000038 	.word	0x20000038
 8002e80:	431bde83 	.word	0x431bde83

08002e84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b099      	sub	sp, #100	; 0x64
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e9c:	d102      	bne.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002e9e:	4b6d      	ldr	r3, [pc, #436]	; (8003054 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002ea0:	60bb      	str	r3, [r7, #8]
 8002ea2:	e01a      	b.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a6a      	ldr	r2, [pc, #424]	; (8003054 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d103      	bne.n	8002eb6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002eae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	e011      	b.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a67      	ldr	r2, [pc, #412]	; (8003058 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d102      	bne.n	8002ec6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ec0:	4b66      	ldr	r3, [pc, #408]	; (800305c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	e009      	b.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a64      	ldr	r2, [pc, #400]	; (800305c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d102      	bne.n	8002ed6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002ed0:	4b61      	ldr	r3, [pc, #388]	; (8003058 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002ed2:	60bb      	str	r3, [r7, #8]
 8002ed4:	e001      	b.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e0b0      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e0a9      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f040 808d 	bne.w	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f040 8086 	bne.w	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f20:	d004      	beq.n	8002f2c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a4b      	ldr	r2, [pc, #300]	; (8003054 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d101      	bne.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002f2c:	4b4c      	ldr	r3, [pc, #304]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002f2e:	e000      	b.n	8002f32 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002f30:	4b4c      	ldr	r3, [pc, #304]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002f32:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d040      	beq.n	8002fbe <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002f3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6859      	ldr	r1, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f4e:	035b      	lsls	r3, r3, #13
 8002f50:	430b      	orrs	r3, r1
 8002f52:	431a      	orrs	r2, r3
 8002f54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f56:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d108      	bne.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d15c      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d107      	bne.n	8002f9a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e000      	b.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002f9a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d14b      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002fa0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002fa8:	f023 030f 	bic.w	r3, r3, #15
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	6811      	ldr	r1, [r2, #0]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	6892      	ldr	r2, [r2, #8]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fba:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fbc:	e03c      	b.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002fbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fc8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0303 	and.w	r3, r3, #3
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d108      	bne.n	8002fea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d123      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0303 	and.w	r3, r3, #3
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d107      	bne.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800300c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800300e:	2b00      	cmp	r3, #0
 8003010:	d112      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003012:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800301a:	f023 030f 	bic.w	r3, r3, #15
 800301e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003020:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003022:	e009      	b.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	f043 0220 	orr.w	r2, r3, #32
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003036:	e000      	b.n	800303a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003038:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003042:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003046:	4618      	mov	r0, r3
 8003048:	3764      	adds	r7, #100	; 0x64
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	50000100 	.word	0x50000100
 8003058:	50000400 	.word	0x50000400
 800305c:	50000500 	.word	0x50000500
 8003060:	50000300 	.word	0x50000300
 8003064:	50000700 	.word	0x50000700

08003068 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d108      	bne.n	8003094 <ADC_Enable+0x2c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <ADC_Enable+0x2c>
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <ADC_Enable+0x2e>
 8003094:	2300      	movs	r3, #0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d143      	bne.n	8003122 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	4b22      	ldr	r3, [pc, #136]	; (800312c <ADC_Enable+0xc4>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00d      	beq.n	80030c4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f043 0210 	orr.w	r2, r3, #16
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b8:	f043 0201 	orr.w	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e02f      	b.n	8003124 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80030d4:	f7fe ff7e 	bl	8001fd4 <HAL_GetTick>
 80030d8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030da:	e01b      	b.n	8003114 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030dc:	f7fe ff7a 	bl	8001fd4 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d914      	bls.n	8003114 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d00d      	beq.n	8003114 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	f043 0210 	orr.w	r2, r3, #16
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003108:	f043 0201 	orr.w	r2, r3, #1
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e007      	b.n	8003124 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b01      	cmp	r3, #1
 8003120:	d1dc      	bne.n	80030dc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	8000003f 	.word	0x8000003f

08003130 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	2b01      	cmp	r3, #1
 8003148:	d108      	bne.n	800315c <ADC_Disable+0x2c>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <ADC_Disable+0x2c>
 8003158:	2301      	movs	r3, #1
 800315a:	e000      	b.n	800315e <ADC_Disable+0x2e>
 800315c:	2300      	movs	r3, #0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d047      	beq.n	80031f2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 030d 	and.w	r3, r3, #13
 800316c:	2b01      	cmp	r3, #1
 800316e:	d10f      	bne.n	8003190 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0202 	orr.w	r2, r2, #2
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2203      	movs	r2, #3
 8003186:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003188:	f7fe ff24 	bl	8001fd4 <HAL_GetTick>
 800318c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800318e:	e029      	b.n	80031e4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	f043 0210 	orr.w	r2, r3, #16
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a0:	f043 0201 	orr.w	r2, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e023      	b.n	80031f4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031ac:	f7fe ff12 	bl	8001fd4 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d914      	bls.n	80031e4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d10d      	bne.n	80031e4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f043 0210 	orr.w	r2, r3, #16
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d8:	f043 0201 	orr.w	r2, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e007      	b.n	80031f4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d0dc      	beq.n	80031ac <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 030c 	and.w	r3, r3, #12
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 809b 	beq.w	8003358 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800322c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003230:	d12a      	bne.n	8003288 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003236:	2b01      	cmp	r3, #1
 8003238:	d126      	bne.n	8003288 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800323e:	2b01      	cmp	r3, #1
 8003240:	d122      	bne.n	8003288 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003242:	230c      	movs	r3, #12
 8003244:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003246:	e014      	b.n	8003272 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4a46      	ldr	r2, [pc, #280]	; (8003364 <ADC_ConversionStop+0x168>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d90d      	bls.n	800326c <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	f043 0210 	orr.w	r2, r3, #16
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e076      	b.n	800335a <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3301      	adds	r3, #1
 8003270:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327c:	2b40      	cmp	r3, #64	; 0x40
 800327e:	d1e3      	bne.n	8003248 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2240      	movs	r2, #64	; 0x40
 8003286:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b60      	cmp	r3, #96	; 0x60
 800328c:	d015      	beq.n	80032ba <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b04      	cmp	r3, #4
 800329a:	d10e      	bne.n	80032ba <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d107      	bne.n	80032ba <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f042 0210 	orr.w	r2, r2, #16
 80032b8:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b0c      	cmp	r3, #12
 80032be:	d015      	beq.n	80032ec <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b08      	cmp	r3, #8
 80032cc:	d10e      	bne.n	80032ec <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d107      	bne.n	80032ec <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689a      	ldr	r2, [r3, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0220 	orr.w	r2, r2, #32
 80032ea:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	2b60      	cmp	r3, #96	; 0x60
 80032f0:	d005      	beq.n	80032fe <ADC_ConversionStop+0x102>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2b6c      	cmp	r3, #108	; 0x6c
 80032f6:	d105      	bne.n	8003304 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80032f8:	230c      	movs	r3, #12
 80032fa:	617b      	str	r3, [r7, #20]
        break;
 80032fc:	e005      	b.n	800330a <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80032fe:	2308      	movs	r3, #8
 8003300:	617b      	str	r3, [r7, #20]
        break;
 8003302:	e002      	b.n	800330a <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003304:	2304      	movs	r3, #4
 8003306:	617b      	str	r3, [r7, #20]
        break;
 8003308:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800330a:	f7fe fe63 	bl	8001fd4 <HAL_GetTick>
 800330e:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003310:	e01b      	b.n	800334a <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003312:	f7fe fe5f 	bl	8001fd4 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b0b      	cmp	r3, #11
 800331e:	d914      	bls.n	800334a <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	4013      	ands	r3, r2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00d      	beq.n	800334a <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	f043 0210 	orr.w	r2, r3, #16
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	f043 0201 	orr.w	r2, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e007      	b.n	800335a <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	4013      	ands	r3, r2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1dc      	bne.n	8003312 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3718      	adds	r7, #24
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	000993ff 	.word	0x000993ff

08003368 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003378:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <__NVIC_SetPriorityGrouping+0x44>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003384:	4013      	ands	r3, r2
 8003386:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003390:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800339a:	4a04      	ldr	r2, [pc, #16]	; (80033ac <__NVIC_SetPriorityGrouping+0x44>)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	60d3      	str	r3, [r2, #12]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033b4:	4b04      	ldr	r3, [pc, #16]	; (80033c8 <__NVIC_GetPriorityGrouping+0x18>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	0a1b      	lsrs	r3, r3, #8
 80033ba:	f003 0307 	and.w	r3, r3, #7
}
 80033be:	4618      	mov	r0, r3
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	e000ed00 	.word	0xe000ed00

080033cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	db0b      	blt.n	80033f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033de:	79fb      	ldrb	r3, [r7, #7]
 80033e0:	f003 021f 	and.w	r2, r3, #31
 80033e4:	4907      	ldr	r1, [pc, #28]	; (8003404 <__NVIC_EnableIRQ+0x38>)
 80033e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ea:	095b      	lsrs	r3, r3, #5
 80033ec:	2001      	movs	r0, #1
 80033ee:	fa00 f202 	lsl.w	r2, r0, r2
 80033f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	e000e100 	.word	0xe000e100

08003408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003418:	2b00      	cmp	r3, #0
 800341a:	db0a      	blt.n	8003432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	b2da      	uxtb	r2, r3
 8003420:	490c      	ldr	r1, [pc, #48]	; (8003454 <__NVIC_SetPriority+0x4c>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	0112      	lsls	r2, r2, #4
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	440b      	add	r3, r1
 800342c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003430:	e00a      	b.n	8003448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	b2da      	uxtb	r2, r3
 8003436:	4908      	ldr	r1, [pc, #32]	; (8003458 <__NVIC_SetPriority+0x50>)
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	3b04      	subs	r3, #4
 8003440:	0112      	lsls	r2, r2, #4
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	440b      	add	r3, r1
 8003446:	761a      	strb	r2, [r3, #24]
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000e100 	.word	0xe000e100
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800345c:	b480      	push	{r7}
 800345e:	b089      	sub	sp, #36	; 0x24
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f1c3 0307 	rsb	r3, r3, #7
 8003476:	2b04      	cmp	r3, #4
 8003478:	bf28      	it	cs
 800347a:	2304      	movcs	r3, #4
 800347c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3304      	adds	r3, #4
 8003482:	2b06      	cmp	r3, #6
 8003484:	d902      	bls.n	800348c <NVIC_EncodePriority+0x30>
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3b03      	subs	r3, #3
 800348a:	e000      	b.n	800348e <NVIC_EncodePriority+0x32>
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003490:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43da      	mvns	r2, r3
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	401a      	ands	r2, r3
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	fa01 f303 	lsl.w	r3, r1, r3
 80034ae:	43d9      	mvns	r1, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b4:	4313      	orrs	r3, r2
         );
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3724      	adds	r7, #36	; 0x24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
	...

080034c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034d4:	d301      	bcc.n	80034da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034d6:	2301      	movs	r3, #1
 80034d8:	e00f      	b.n	80034fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034da:	4a0a      	ldr	r2, [pc, #40]	; (8003504 <SysTick_Config+0x40>)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3b01      	subs	r3, #1
 80034e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034e2:	210f      	movs	r1, #15
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034e8:	f7ff ff8e 	bl	8003408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <SysTick_Config+0x40>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034f2:	4b04      	ldr	r3, [pc, #16]	; (8003504 <SysTick_Config+0x40>)
 80034f4:	2207      	movs	r2, #7
 80034f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	e000e010 	.word	0xe000e010

08003508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7ff ff29 	bl	8003368 <__NVIC_SetPriorityGrouping>
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b086      	sub	sp, #24
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003530:	f7ff ff3e 	bl	80033b0 <__NVIC_GetPriorityGrouping>
 8003534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68b9      	ldr	r1, [r7, #8]
 800353a:	6978      	ldr	r0, [r7, #20]
 800353c:	f7ff ff8e 	bl	800345c <NVIC_EncodePriority>
 8003540:	4602      	mov	r2, r0
 8003542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003546:	4611      	mov	r1, r2
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff ff5d 	bl	8003408 <__NVIC_SetPriority>
}
 800354e:	bf00      	nop
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b082      	sub	sp, #8
 800355a:	af00      	add	r7, sp, #0
 800355c:	4603      	mov	r3, r0
 800355e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff ff31 	bl	80033cc <__NVIC_EnableIRQ>
}
 800356a:	bf00      	nop
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b082      	sub	sp, #8
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff ffa2 	bl	80034c4 <SysTick_Config>
 8003580:	4603      	mov	r3, r0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359a:	e154      	b.n	8003846 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	2101      	movs	r1, #1
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	fa01 f303 	lsl.w	r3, r1, r3
 80035a8:	4013      	ands	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 8146 	beq.w	8003840 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 0303 	and.w	r3, r3, #3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d005      	beq.n	80035cc <HAL_GPIO_Init+0x40>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d130      	bne.n	800362e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	2203      	movs	r2, #3
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4013      	ands	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003602:	2201      	movs	r2, #1
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43db      	mvns	r3, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4013      	ands	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	091b      	lsrs	r3, r3, #4
 8003618:	f003 0201 	and.w	r2, r3, #1
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	fa02 f303 	lsl.w	r3, r2, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4313      	orrs	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	2b03      	cmp	r3, #3
 8003638:	d017      	beq.n	800366a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	2203      	movs	r2, #3
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f003 0303 	and.w	r3, r3, #3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d123      	bne.n	80036be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	08da      	lsrs	r2, r3, #3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3208      	adds	r2, #8
 800367e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003682:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	220f      	movs	r2, #15
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4013      	ands	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	691a      	ldr	r2, [r3, #16]
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	08da      	lsrs	r2, r3, #3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3208      	adds	r2, #8
 80036b8:	6939      	ldr	r1, [r7, #16]
 80036ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	2203      	movs	r2, #3
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4013      	ands	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f003 0203 	and.w	r2, r3, #3
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 80a0 	beq.w	8003840 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003700:	4b58      	ldr	r3, [pc, #352]	; (8003864 <HAL_GPIO_Init+0x2d8>)
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	4a57      	ldr	r2, [pc, #348]	; (8003864 <HAL_GPIO_Init+0x2d8>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6193      	str	r3, [r2, #24]
 800370c:	4b55      	ldr	r3, [pc, #340]	; (8003864 <HAL_GPIO_Init+0x2d8>)
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003718:	4a53      	ldr	r2, [pc, #332]	; (8003868 <HAL_GPIO_Init+0x2dc>)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	089b      	lsrs	r3, r3, #2
 800371e:	3302      	adds	r3, #2
 8003720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003724:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	220f      	movs	r2, #15
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	43db      	mvns	r3, r3
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	4013      	ands	r3, r2
 800373a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003742:	d019      	beq.n	8003778 <HAL_GPIO_Init+0x1ec>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a49      	ldr	r2, [pc, #292]	; (800386c <HAL_GPIO_Init+0x2e0>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d013      	beq.n	8003774 <HAL_GPIO_Init+0x1e8>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a48      	ldr	r2, [pc, #288]	; (8003870 <HAL_GPIO_Init+0x2e4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d00d      	beq.n	8003770 <HAL_GPIO_Init+0x1e4>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a47      	ldr	r2, [pc, #284]	; (8003874 <HAL_GPIO_Init+0x2e8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d007      	beq.n	800376c <HAL_GPIO_Init+0x1e0>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a46      	ldr	r2, [pc, #280]	; (8003878 <HAL_GPIO_Init+0x2ec>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d101      	bne.n	8003768 <HAL_GPIO_Init+0x1dc>
 8003764:	2304      	movs	r3, #4
 8003766:	e008      	b.n	800377a <HAL_GPIO_Init+0x1ee>
 8003768:	2305      	movs	r3, #5
 800376a:	e006      	b.n	800377a <HAL_GPIO_Init+0x1ee>
 800376c:	2303      	movs	r3, #3
 800376e:	e004      	b.n	800377a <HAL_GPIO_Init+0x1ee>
 8003770:	2302      	movs	r3, #2
 8003772:	e002      	b.n	800377a <HAL_GPIO_Init+0x1ee>
 8003774:	2301      	movs	r3, #1
 8003776:	e000      	b.n	800377a <HAL_GPIO_Init+0x1ee>
 8003778:	2300      	movs	r3, #0
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	f002 0203 	and.w	r2, r2, #3
 8003780:	0092      	lsls	r2, r2, #2
 8003782:	4093      	lsls	r3, r2
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800378a:	4937      	ldr	r1, [pc, #220]	; (8003868 <HAL_GPIO_Init+0x2dc>)
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	089b      	lsrs	r3, r3, #2
 8003790:	3302      	adds	r3, #2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003798:	4b38      	ldr	r3, [pc, #224]	; (800387c <HAL_GPIO_Init+0x2f0>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	43db      	mvns	r3, r3
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4013      	ands	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037bc:	4a2f      	ldr	r2, [pc, #188]	; (800387c <HAL_GPIO_Init+0x2f0>)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037c2:	4b2e      	ldr	r3, [pc, #184]	; (800387c <HAL_GPIO_Init+0x2f0>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	43db      	mvns	r3, r3
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	4013      	ands	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037e6:	4a25      	ldr	r2, [pc, #148]	; (800387c <HAL_GPIO_Init+0x2f0>)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037ec:	4b23      	ldr	r3, [pc, #140]	; (800387c <HAL_GPIO_Init+0x2f0>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	43db      	mvns	r3, r3
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4013      	ands	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d003      	beq.n	8003810 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003810:	4a1a      	ldr	r2, [pc, #104]	; (800387c <HAL_GPIO_Init+0x2f0>)
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003816:	4b19      	ldr	r3, [pc, #100]	; (800387c <HAL_GPIO_Init+0x2f0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	43db      	mvns	r3, r3
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	4013      	ands	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800383a:	4a10      	ldr	r2, [pc, #64]	; (800387c <HAL_GPIO_Init+0x2f0>)
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	3301      	adds	r3, #1
 8003844:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	fa22 f303 	lsr.w	r3, r2, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	f47f aea3 	bne.w	800359c <HAL_GPIO_Init+0x10>
  }
}
 8003856:	bf00      	nop
 8003858:	bf00      	nop
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	40021000 	.word	0x40021000
 8003868:	40010000 	.word	0x40010000
 800386c:	48000400 	.word	0x48000400
 8003870:	48000800 	.word	0x48000800
 8003874:	48000c00 	.word	0x48000c00
 8003878:	48001000 	.word	0x48001000
 800387c:	40010400 	.word	0x40010400

08003880 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	691a      	ldr	r2, [r3, #16]
 8003890:	887b      	ldrh	r3, [r7, #2]
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d002      	beq.n	800389e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
 800389c:	e001      	b.n	80038a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800389e:	2300      	movs	r3, #0
 80038a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	807b      	strh	r3, [r7, #2]
 80038bc:	4613      	mov	r3, r2
 80038be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038c0:	787b      	ldrb	r3, [r7, #1]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038c6:	887a      	ldrh	r2, [r7, #2]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038cc:	e002      	b.n	80038d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038ce:	887a      	ldrh	r2, [r7, #2]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e081      	b.n	80039f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d106      	bne.n	800390c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fe f8ea 	bl	8001ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2224      	movs	r2, #36	; 0x24
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0201 	bic.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003930:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003940:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d107      	bne.n	800395a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003956:	609a      	str	r2, [r3, #8]
 8003958:	e006      	b.n	8003968 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003966:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d104      	bne.n	800397a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003978:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800398c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800399c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69d9      	ldr	r1, [r3, #28]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1a      	ldr	r2, [r3, #32]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	4608      	mov	r0, r1
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4603      	mov	r3, r0
 8003a10:	817b      	strh	r3, [r7, #10]
 8003a12:	460b      	mov	r3, r1
 8003a14:	813b      	strh	r3, [r7, #8]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	f040 80f9 	bne.w	8003c1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d002      	beq.n	8003a34 <HAL_I2C_Mem_Write+0x34>
 8003a2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d105      	bne.n	8003a40 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e0ed      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d101      	bne.n	8003a4e <HAL_I2C_Mem_Write+0x4e>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e0e6      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a56:	f7fe fabd 	bl	8001fd4 <HAL_GetTick>
 8003a5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2319      	movs	r3, #25
 8003a62:	2201      	movs	r2, #1
 8003a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fac3 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0d1      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2221      	movs	r2, #33	; 0x21
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2240      	movs	r2, #64	; 0x40
 8003a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a3a      	ldr	r2, [r7, #32]
 8003a92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003aa0:	88f8      	ldrh	r0, [r7, #6]
 8003aa2:	893a      	ldrh	r2, [r7, #8]
 8003aa4:	8979      	ldrh	r1, [r7, #10]
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	9301      	str	r3, [sp, #4]
 8003aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	4603      	mov	r3, r0
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 f9d3 	bl	8003e5c <I2C_RequestMemoryWrite>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0a9      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	2bff      	cmp	r3, #255	; 0xff
 8003ad0:	d90e      	bls.n	8003af0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	22ff      	movs	r2, #255	; 0xff
 8003ad6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	8979      	ldrh	r1, [r7, #10]
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 fc3d 	bl	8004368 <I2C_TransferConfig>
 8003aee:	e00f      	b.n	8003b10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	8979      	ldrh	r1, [r7, #10]
 8003b02:	2300      	movs	r3, #0
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fc2c 	bl	8004368 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 fabc 	bl	8004092 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e07b      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b28:	781a      	ldrb	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d034      	beq.n	8003bc8 <HAL_I2C_Mem_Write+0x1c8>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d130      	bne.n	8003bc8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	2180      	movs	r1, #128	; 0x80
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f000 fa3f 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e04d      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	2bff      	cmp	r3, #255	; 0xff
 8003b88:	d90e      	bls.n	8003ba8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	22ff      	movs	r2, #255	; 0xff
 8003b8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	8979      	ldrh	r1, [r7, #10]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 fbe1 	bl	8004368 <I2C_TransferConfig>
 8003ba6:	e00f      	b.n	8003bc8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	8979      	ldrh	r1, [r7, #10]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fbd0 	bl	8004368 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d19e      	bne.n	8003b10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 faa2 	bl	8004120 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e01a      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2220      	movs	r2, #32
 8003bec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6859      	ldr	r1, [r3, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4b0a      	ldr	r3, [pc, #40]	; (8003c24 <HAL_I2C_Mem_Write+0x224>)
 8003bfa:	400b      	ands	r3, r1
 8003bfc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2220      	movs	r2, #32
 8003c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	e000      	b.n	8003c1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
  }
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	fe00e800 	.word	0xfe00e800

08003c28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b088      	sub	sp, #32
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	4608      	mov	r0, r1
 8003c32:	4611      	mov	r1, r2
 8003c34:	461a      	mov	r2, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	817b      	strh	r3, [r7, #10]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	813b      	strh	r3, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b20      	cmp	r3, #32
 8003c4c:	f040 80fd 	bne.w	8003e4a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d002      	beq.n	8003c5c <HAL_I2C_Mem_Read+0x34>
 8003c56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0f1      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <HAL_I2C_Mem_Read+0x4e>
 8003c72:	2302      	movs	r3, #2
 8003c74:	e0ea      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c7e:	f7fe f9a9 	bl	8001fd4 <HAL_GetTick>
 8003c82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	2319      	movs	r3, #25
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f9af 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e0d5      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2222      	movs	r2, #34	; 0x22
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2240      	movs	r2, #64	; 0x40
 8003cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6a3a      	ldr	r2, [r7, #32]
 8003cba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cc8:	88f8      	ldrh	r0, [r7, #6]
 8003cca:	893a      	ldrh	r2, [r7, #8]
 8003ccc:	8979      	ldrh	r1, [r7, #10]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	9301      	str	r3, [sp, #4]
 8003cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f913 	bl	8003f04 <I2C_RequestMemoryRead>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0ad      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2bff      	cmp	r3, #255	; 0xff
 8003cf8:	d90e      	bls.n	8003d18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	22ff      	movs	r2, #255	; 0xff
 8003cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	8979      	ldrh	r1, [r7, #10]
 8003d08:	4b52      	ldr	r3, [pc, #328]	; (8003e54 <HAL_I2C_Mem_Read+0x22c>)
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 fb29 	bl	8004368 <I2C_TransferConfig>
 8003d16:	e00f      	b.n	8003d38 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	8979      	ldrh	r1, [r7, #10]
 8003d2a:	4b4a      	ldr	r3, [pc, #296]	; (8003e54 <HAL_I2C_Mem_Read+0x22c>)
 8003d2c:	9300      	str	r3, [sp, #0]
 8003d2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 fb18 	bl	8004368 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2104      	movs	r1, #4
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 f956 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e07c      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d034      	beq.n	8003df8 <HAL_I2C_Mem_Read+0x1d0>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d130      	bne.n	8003df8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2180      	movs	r1, #128	; 0x80
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 f927 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e04d      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2bff      	cmp	r3, #255	; 0xff
 8003db8:	d90e      	bls.n	8003dd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	22ff      	movs	r2, #255	; 0xff
 8003dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	8979      	ldrh	r1, [r7, #10]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 fac9 	bl	8004368 <I2C_TransferConfig>
 8003dd6:	e00f      	b.n	8003df8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	8979      	ldrh	r1, [r7, #10]
 8003dea:	2300      	movs	r3, #0
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fab8 	bl	8004368 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d19a      	bne.n	8003d38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 f98a 	bl	8004120 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e01a      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b0b      	ldr	r3, [pc, #44]	; (8003e58 <HAL_I2C_Mem_Read+0x230>)
 8003e2a:	400b      	ands	r3, r1
 8003e2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	e000      	b.n	8003e4c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003e4a:	2302      	movs	r3, #2
  }
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	80002400 	.word	0x80002400
 8003e58:	fe00e800 	.word	0xfe00e800

08003e5c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	4608      	mov	r0, r1
 8003e66:	4611      	mov	r1, r2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	817b      	strh	r3, [r7, #10]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	813b      	strh	r3, [r7, #8]
 8003e72:	4613      	mov	r3, r2
 8003e74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003e76:	88fb      	ldrh	r3, [r7, #6]
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	8979      	ldrh	r1, [r7, #10]
 8003e7c:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <I2C_RequestMemoryWrite+0xa4>)
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fa6f 	bl	8004368 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e8a:	69fa      	ldr	r2, [r7, #28]
 8003e8c:	69b9      	ldr	r1, [r7, #24]
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f8ff 	bl	8004092 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e02c      	b.n	8003ef8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d105      	bne.n	8003eb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ea4:	893b      	ldrh	r3, [r7, #8]
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	629a      	str	r2, [r3, #40]	; 0x28
 8003eae:	e015      	b.n	8003edc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003eb0:	893b      	ldrh	r3, [r7, #8]
 8003eb2:	0a1b      	lsrs	r3, r3, #8
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	69b9      	ldr	r1, [r7, #24]
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 f8e5 	bl	8004092 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e012      	b.n	8003ef8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ed2:	893b      	ldrh	r3, [r7, #8]
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2180      	movs	r1, #128	; 0x80
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 f884 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	80002000 	.word	0x80002000

08003f04 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af02      	add	r7, sp, #8
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	4608      	mov	r0, r1
 8003f0e:	4611      	mov	r1, r2
 8003f10:	461a      	mov	r2, r3
 8003f12:	4603      	mov	r3, r0
 8003f14:	817b      	strh	r3, [r7, #10]
 8003f16:	460b      	mov	r3, r1
 8003f18:	813b      	strh	r3, [r7, #8]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003f1e:	88fb      	ldrh	r3, [r7, #6]
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	8979      	ldrh	r1, [r7, #10]
 8003f24:	4b20      	ldr	r3, [pc, #128]	; (8003fa8 <I2C_RequestMemoryRead+0xa4>)
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	2300      	movs	r3, #0
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fa1c 	bl	8004368 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f30:	69fa      	ldr	r2, [r7, #28]
 8003f32:	69b9      	ldr	r1, [r7, #24]
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 f8ac 	bl	8004092 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e02c      	b.n	8003f9e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f44:	88fb      	ldrh	r3, [r7, #6]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d105      	bne.n	8003f56 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f4a:	893b      	ldrh	r3, [r7, #8]
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	629a      	str	r2, [r3, #40]	; 0x28
 8003f54:	e015      	b.n	8003f82 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f56:	893b      	ldrh	r3, [r7, #8]
 8003f58:	0a1b      	lsrs	r3, r3, #8
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f64:	69fa      	ldr	r2, [r7, #28]
 8003f66:	69b9      	ldr	r1, [r7, #24]
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 f892 	bl	8004092 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e012      	b.n	8003f9e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f78:	893b      	ldrh	r3, [r7, #8]
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2140      	movs	r1, #64	; 0x40
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f831 	bl	8003ff4 <I2C_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	80002000 	.word	0x80002000

08003fac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d103      	bne.n	8003fca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d007      	beq.n	8003fe8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699a      	ldr	r2, [r3, #24]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f042 0201 	orr.w	r2, r2, #1
 8003fe6:	619a      	str	r2, [r3, #24]
  }
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004004:	e031      	b.n	800406a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800400c:	d02d      	beq.n	800406a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800400e:	f7fd ffe1 	bl	8001fd4 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d302      	bcc.n	8004024 <I2C_WaitOnFlagUntilTimeout+0x30>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d122      	bne.n	800406a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699a      	ldr	r2, [r3, #24]
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	4013      	ands	r3, r2
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	429a      	cmp	r2, r3
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	461a      	mov	r2, r3
 800403c:	79fb      	ldrb	r3, [r7, #7]
 800403e:	429a      	cmp	r2, r3
 8004040:	d113      	bne.n	800406a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	f043 0220 	orr.w	r2, r3, #32
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2220      	movs	r2, #32
 8004052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e00f      	b.n	800408a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	699a      	ldr	r2, [r3, #24]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	4013      	ands	r3, r2
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	429a      	cmp	r2, r3
 8004078:	bf0c      	ite	eq
 800407a:	2301      	moveq	r3, #1
 800407c:	2300      	movne	r3, #0
 800407e:	b2db      	uxtb	r3, r3
 8004080:	461a      	mov	r2, r3
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	429a      	cmp	r2, r3
 8004086:	d0be      	beq.n	8004006 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800409e:	e033      	b.n	8004108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f87f 	bl	80041a8 <I2C_IsErrorOccurred>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e031      	b.n	8004118 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040ba:	d025      	beq.n	8004108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040bc:	f7fd ff8a 	bl	8001fd4 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d302      	bcc.n	80040d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d11a      	bne.n	8004108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d013      	beq.n	8004108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e4:	f043 0220 	orr.w	r2, r3, #32
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e007      	b.n	8004118 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b02      	cmp	r3, #2
 8004114:	d1c4      	bne.n	80040a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800412c:	e02f      	b.n	800418e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f838 	bl	80041a8 <I2C_IsErrorOccurred>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e02d      	b.n	800419e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004142:	f7fd ff47 	bl	8001fd4 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d11a      	bne.n	800418e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b20      	cmp	r3, #32
 8004164:	d013      	beq.n	800418e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416a:	f043 0220 	orr.w	r2, r3, #32
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2220      	movs	r2, #32
 8004176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e007      	b.n	800419e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b20      	cmp	r3, #32
 800419a:	d1c8      	bne.n	800412e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
	...

080041a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08a      	sub	sp, #40	; 0x28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80041c2:	2300      	movs	r3, #0
 80041c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f003 0310 	and.w	r3, r3, #16
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d068      	beq.n	80042a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2210      	movs	r2, #16
 80041da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041dc:	e049      	b.n	8004272 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041e4:	d045      	beq.n	8004272 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041e6:	f7fd fef5 	bl	8001fd4 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d302      	bcc.n	80041fc <I2C_IsErrorOccurred+0x54>
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d13a      	bne.n	8004272 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004206:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800420e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800421a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800421e:	d121      	bne.n	8004264 <I2C_IsErrorOccurred+0xbc>
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004226:	d01d      	beq.n	8004264 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004228:	7cfb      	ldrb	r3, [r7, #19]
 800422a:	2b20      	cmp	r3, #32
 800422c:	d01a      	beq.n	8004264 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800423c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800423e:	f7fd fec9 	bl	8001fd4 <HAL_GetTick>
 8004242:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004244:	e00e      	b.n	8004264 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004246:	f7fd fec5 	bl	8001fd4 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b19      	cmp	r3, #25
 8004252:	d907      	bls.n	8004264 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004254:	6a3b      	ldr	r3, [r7, #32]
 8004256:	f043 0320 	orr.w	r3, r3, #32
 800425a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004262:	e006      	b.n	8004272 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	f003 0320 	and.w	r3, r3, #32
 800426e:	2b20      	cmp	r3, #32
 8004270:	d1e9      	bne.n	8004246 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	f003 0320 	and.w	r3, r3, #32
 800427c:	2b20      	cmp	r3, #32
 800427e:	d003      	beq.n	8004288 <I2C_IsErrorOccurred+0xe0>
 8004280:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0aa      	beq.n	80041de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800428c:	2b00      	cmp	r3, #0
 800428e:	d103      	bne.n	8004298 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2220      	movs	r2, #32
 8004296:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	f043 0304 	orr.w	r3, r3, #4
 800429e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00b      	beq.n	80042d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00b      	beq.n	80042f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	f043 0308 	orr.w	r3, r3, #8
 80042e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00b      	beq.n	8004314 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80042fc:	6a3b      	ldr	r3, [r7, #32]
 80042fe:	f043 0302 	orr.w	r3, r3, #2
 8004302:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800430c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01c      	beq.n	8004356 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f7ff fe45 	bl	8003fac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6859      	ldr	r1, [r3, #4]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	4b0d      	ldr	r3, [pc, #52]	; (8004364 <I2C_IsErrorOccurred+0x1bc>)
 800432e:	400b      	ands	r3, r1
 8004330:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	431a      	orrs	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004356:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800435a:	4618      	mov	r0, r3
 800435c:	3728      	adds	r7, #40	; 0x28
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	fe00e800 	.word	0xfe00e800

08004368 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	607b      	str	r3, [r7, #4]
 8004372:	460b      	mov	r3, r1
 8004374:	817b      	strh	r3, [r7, #10]
 8004376:	4613      	mov	r3, r2
 8004378:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800437a:	897b      	ldrh	r3, [r7, #10]
 800437c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004380:	7a7b      	ldrb	r3, [r7, #9]
 8004382:	041b      	lsls	r3, r3, #16
 8004384:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004388:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	4313      	orrs	r3, r2
 8004392:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004396:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	0d5b      	lsrs	r3, r3, #21
 80043a2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80043a6:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <I2C_TransferConfig+0x60>)
 80043a8:	430b      	orrs	r3, r1
 80043aa:	43db      	mvns	r3, r3
 80043ac:	ea02 0103 	and.w	r1, r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	03ff63ff 	.word	0x03ff63ff

080043cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d138      	bne.n	8004454 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d101      	bne.n	80043f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80043ec:	2302      	movs	r3, #2
 80043ee:	e032      	b.n	8004456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2224      	movs	r2, #36	; 0x24
 80043fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0201 	bic.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800441e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6819      	ldr	r1, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 0201 	orr.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	e000      	b.n	8004456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004454:	2302      	movs	r3, #2
  }
}
 8004456:	4618      	mov	r0, r3
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004462:	b480      	push	{r7}
 8004464:	b085      	sub	sp, #20
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
 800446a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b20      	cmp	r3, #32
 8004476:	d139      	bne.n	80044ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800447e:	2b01      	cmp	r3, #1
 8004480:	d101      	bne.n	8004486 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004482:	2302      	movs	r3, #2
 8004484:	e033      	b.n	80044ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2224      	movs	r2, #36	; 0x24
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0201 	bic.w	r2, r2, #1
 80044a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	021b      	lsls	r3, r3, #8
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0201 	orr.w	r2, r2, #1
 80044d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	e000      	b.n	80044ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80044ec:	2302      	movs	r3, #2
  }
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fc:	b08b      	sub	sp, #44	; 0x2c
 80044fe:	af06      	add	r7, sp, #24
 8004500:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0c4      	b.n	8004696 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d106      	bne.n	8004526 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7fd fc09 	bl	8001d38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2203      	movs	r2, #3
 800452a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f003 fa6e 	bl	8007a14 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004538:	2300      	movs	r3, #0
 800453a:	73fb      	strb	r3, [r7, #15]
 800453c:	e040      	b.n	80045c0 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	4613      	mov	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	440b      	add	r3, r1
 800454e:	3301      	adds	r3, #1
 8004550:	2201      	movs	r2, #1
 8004552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	440b      	add	r3, r1
 8004564:	7bfa      	ldrb	r2, [r7, #15]
 8004566:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004568:	7bfb      	ldrb	r3, [r7, #15]
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	440b      	add	r3, r1
 8004578:	3303      	adds	r3, #3
 800457a:	2200      	movs	r2, #0
 800457c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	440b      	add	r3, r1
 800458c:	3338      	adds	r3, #56	; 0x38
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004592:	7bfa      	ldrb	r2, [r7, #15]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	440b      	add	r3, r1
 80045a0:	333c      	adds	r3, #60	; 0x3c
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80045a6:	7bfa      	ldrb	r2, [r7, #15]
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	4613      	mov	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	440b      	add	r3, r1
 80045b4:	3340      	adds	r3, #64	; 0x40
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
 80045bc:	3301      	adds	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
 80045c0:	7bfa      	ldrb	r2, [r7, #15]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d3b9      	bcc.n	800453e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045ca:	2300      	movs	r3, #0
 80045cc:	73fb      	strb	r3, [r7, #15]
 80045ce:	e044      	b.n	800465a <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045d0:	7bfa      	ldrb	r2, [r7, #15]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	440b      	add	r3, r1
 80045de:	f203 1369 	addw	r3, r3, #361	; 0x169
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045e6:	7bfa      	ldrb	r2, [r7, #15]
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	4613      	mov	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4413      	add	r3, r2
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	440b      	add	r3, r1
 80045f4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80045f8:	7bfa      	ldrb	r2, [r7, #15]
 80045fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045fc:	7bfa      	ldrb	r2, [r7, #15]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	440b      	add	r3, r1
 800460a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800460e:	2200      	movs	r2, #0
 8004610:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004612:	7bfa      	ldrb	r2, [r7, #15]
 8004614:	6879      	ldr	r1, [r7, #4]
 8004616:	4613      	mov	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	4413      	add	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	440b      	add	r3, r1
 8004620:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004628:	7bfa      	ldrb	r2, [r7, #15]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4413      	add	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	440b      	add	r3, r1
 8004636:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800463e:	7bfa      	ldrb	r2, [r7, #15]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	440b      	add	r3, r1
 800464c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004650:	2200      	movs	r2, #0
 8004652:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	3301      	adds	r3, #1
 8004658:	73fb      	strb	r3, [r7, #15]
 800465a:	7bfa      	ldrb	r2, [r7, #15]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	429a      	cmp	r2, r3
 8004662:	d3b5      	bcc.n	80045d0 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	603b      	str	r3, [r7, #0]
 800466a:	687e      	ldr	r6, [r7, #4]
 800466c:	466d      	mov	r5, sp
 800466e:	f106 0410 	add.w	r4, r6, #16
 8004672:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004674:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	602b      	str	r3, [r5, #0]
 800467a:	1d33      	adds	r3, r6, #4
 800467c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800467e:	6838      	ldr	r0, [r7, #0]
 8004680:	f003 f9e3 	bl	8007a4a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080046a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046b0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d102      	bne.n	80046c6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	f001 b823 	b.w	800570c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f000 817d 	beq.w	80049d6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80046dc:	4bbc      	ldr	r3, [pc, #752]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f003 030c 	and.w	r3, r3, #12
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d00c      	beq.n	8004702 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046e8:	4bb9      	ldr	r3, [pc, #740]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f003 030c 	and.w	r3, r3, #12
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d15c      	bne.n	80047ae <HAL_RCC_OscConfig+0x10e>
 80046f4:	4bb6      	ldr	r3, [pc, #728]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004700:	d155      	bne.n	80047ae <HAL_RCC_OscConfig+0x10e>
 8004702:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004706:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800470e:	fa93 f3a3 	rbit	r3, r3
 8004712:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004716:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471a:	fab3 f383 	clz	r3, r3
 800471e:	b2db      	uxtb	r3, r3
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	b2db      	uxtb	r3, r3
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b01      	cmp	r3, #1
 800472c:	d102      	bne.n	8004734 <HAL_RCC_OscConfig+0x94>
 800472e:	4ba8      	ldr	r3, [pc, #672]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	e015      	b.n	8004760 <HAL_RCC_OscConfig+0xc0>
 8004734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004738:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800473c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004740:	fa93 f3a3 	rbit	r3, r3
 8004744:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004748:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800474c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004750:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004754:	fa93 f3a3 	rbit	r3, r3
 8004758:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800475c:	4b9c      	ldr	r3, [pc, #624]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 800475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004760:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004764:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004768:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800476c:	fa92 f2a2 	rbit	r2, r2
 8004770:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004774:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004778:	fab2 f282 	clz	r2, r2
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	f042 0220 	orr.w	r2, r2, #32
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	f002 021f 	and.w	r2, r2, #31
 8004788:	2101      	movs	r1, #1
 800478a:	fa01 f202 	lsl.w	r2, r1, r2
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 811f 	beq.w	80049d4 <HAL_RCC_OscConfig+0x334>
 8004796:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800479a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f040 8116 	bne.w	80049d4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	f000 bfaf 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047be:	d106      	bne.n	80047ce <HAL_RCC_OscConfig+0x12e>
 80047c0:	4b83      	ldr	r3, [pc, #524]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a82      	ldr	r2, [pc, #520]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	e036      	b.n	800483c <HAL_RCC_OscConfig+0x19c>
 80047ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10c      	bne.n	80047f8 <HAL_RCC_OscConfig+0x158>
 80047de:	4b7c      	ldr	r3, [pc, #496]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a7b      	ldr	r2, [pc, #492]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	4b79      	ldr	r3, [pc, #484]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a78      	ldr	r2, [pc, #480]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80047f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e021      	b.n	800483c <HAL_RCC_OscConfig+0x19c>
 80047f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004808:	d10c      	bne.n	8004824 <HAL_RCC_OscConfig+0x184>
 800480a:	4b71      	ldr	r3, [pc, #452]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a70      	ldr	r2, [pc, #448]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	4b6e      	ldr	r3, [pc, #440]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a6d      	ldr	r2, [pc, #436]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 800481c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	e00b      	b.n	800483c <HAL_RCC_OscConfig+0x19c>
 8004824:	4b6a      	ldr	r3, [pc, #424]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a69      	ldr	r2, [pc, #420]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 800482a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	4b67      	ldr	r3, [pc, #412]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a66      	ldr	r2, [pc, #408]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800483a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800483c:	4b64      	ldr	r3, [pc, #400]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 800483e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004840:	f023 020f 	bic.w	r2, r3, #15
 8004844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004848:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	495f      	ldr	r1, [pc, #380]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004852:	4313      	orrs	r3, r2
 8004854:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800485a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d059      	beq.n	800491a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004866:	f7fd fbb5 	bl	8001fd4 <HAL_GetTick>
 800486a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486e:	e00a      	b.n	8004886 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004870:	f7fd fbb0 	bl	8001fd4 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b64      	cmp	r3, #100	; 0x64
 800487e:	d902      	bls.n	8004886 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	f000 bf43 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 8004886:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800488a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004892:	fa93 f3a3 	rbit	r3, r3
 8004896:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800489a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800489e:	fab3 f383 	clz	r3, r3
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	095b      	lsrs	r3, r3, #5
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d102      	bne.n	80048b8 <HAL_RCC_OscConfig+0x218>
 80048b2:	4b47      	ldr	r3, [pc, #284]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	e015      	b.n	80048e4 <HAL_RCC_OscConfig+0x244>
 80048b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048bc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80048c4:	fa93 f3a3 	rbit	r3, r3
 80048c8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80048cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048d0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80048d4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80048e0:	4b3b      	ldr	r3, [pc, #236]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048e8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80048ec:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80048f0:	fa92 f2a2 	rbit	r2, r2
 80048f4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80048f8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80048fc:	fab2 f282 	clz	r2, r2
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	f042 0220 	orr.w	r2, r2, #32
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	f002 021f 	and.w	r2, r2, #31
 800490c:	2101      	movs	r1, #1
 800490e:	fa01 f202 	lsl.w	r2, r1, r2
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0ab      	beq.n	8004870 <HAL_RCC_OscConfig+0x1d0>
 8004918:	e05d      	b.n	80049d6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491a:	f7fd fb5b 	bl	8001fd4 <HAL_GetTick>
 800491e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004922:	e00a      	b.n	800493a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004924:	f7fd fb56 	bl	8001fd4 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b64      	cmp	r3, #100	; 0x64
 8004932:	d902      	bls.n	800493a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	f000 bee9 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 800493a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800493e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004942:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004946:	fa93 f3a3 	rbit	r3, r3
 800494a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800494e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004952:	fab3 f383 	clz	r3, r3
 8004956:	b2db      	uxtb	r3, r3
 8004958:	095b      	lsrs	r3, r3, #5
 800495a:	b2db      	uxtb	r3, r3
 800495c:	f043 0301 	orr.w	r3, r3, #1
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b01      	cmp	r3, #1
 8004964:	d102      	bne.n	800496c <HAL_RCC_OscConfig+0x2cc>
 8004966:	4b1a      	ldr	r3, [pc, #104]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	e015      	b.n	8004998 <HAL_RCC_OscConfig+0x2f8>
 800496c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004970:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004974:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004978:	fa93 f3a3 	rbit	r3, r3
 800497c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004980:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004984:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004988:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800498c:	fa93 f3a3 	rbit	r3, r3
 8004990:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004994:	4b0e      	ldr	r3, [pc, #56]	; (80049d0 <HAL_RCC_OscConfig+0x330>)
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800499c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80049a0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80049a4:	fa92 f2a2 	rbit	r2, r2
 80049a8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80049ac:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80049b0:	fab2 f282 	clz	r2, r2
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	f042 0220 	orr.w	r2, r2, #32
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	f002 021f 	and.w	r2, r2, #31
 80049c0:	2101      	movs	r1, #1
 80049c2:	fa01 f202 	lsl.w	r2, r1, r2
 80049c6:	4013      	ands	r3, r2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1ab      	bne.n	8004924 <HAL_RCC_OscConfig+0x284>
 80049cc:	e003      	b.n	80049d6 <HAL_RCC_OscConfig+0x336>
 80049ce:	bf00      	nop
 80049d0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 817d 	beq.w	8004ce6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80049ec:	4ba6      	ldr	r3, [pc, #664]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f003 030c 	and.w	r3, r3, #12
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00b      	beq.n	8004a10 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80049f8:	4ba3      	ldr	r3, [pc, #652]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f003 030c 	and.w	r3, r3, #12
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d172      	bne.n	8004aea <HAL_RCC_OscConfig+0x44a>
 8004a04:	4ba0      	ldr	r3, [pc, #640]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d16c      	bne.n	8004aea <HAL_RCC_OscConfig+0x44a>
 8004a10:	2302      	movs	r3, #2
 8004a12:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a16:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004a1a:	fa93 f3a3 	rbit	r3, r3
 8004a1e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004a22:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a26:	fab3 f383 	clz	r3, r3
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	095b      	lsrs	r3, r3, #5
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d102      	bne.n	8004a40 <HAL_RCC_OscConfig+0x3a0>
 8004a3a:	4b93      	ldr	r3, [pc, #588]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	e013      	b.n	8004a68 <HAL_RCC_OscConfig+0x3c8>
 8004a40:	2302      	movs	r3, #2
 8004a42:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a46:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004a52:	2302      	movs	r3, #2
 8004a54:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004a58:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004a5c:	fa93 f3a3 	rbit	r3, r3
 8004a60:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004a64:	4b88      	ldr	r3, [pc, #544]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004a6e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004a72:	fa92 f2a2 	rbit	r2, r2
 8004a76:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004a7a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004a7e:	fab2 f282 	clz	r2, r2
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	f042 0220 	orr.w	r2, r2, #32
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	f002 021f 	and.w	r2, r2, #31
 8004a8e:	2101      	movs	r1, #1
 8004a90:	fa01 f202 	lsl.w	r2, r1, r2
 8004a94:	4013      	ands	r3, r2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x410>
 8004a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f000 be2e 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab0:	4b75      	ldr	r3, [pc, #468]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ab8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004abc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	21f8      	movs	r1, #248	; 0xf8
 8004ac6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aca:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004ace:	fa91 f1a1 	rbit	r1, r1
 8004ad2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004ad6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004ada:	fab1 f181 	clz	r1, r1
 8004ade:	b2c9      	uxtb	r1, r1
 8004ae0:	408b      	lsls	r3, r1
 8004ae2:	4969      	ldr	r1, [pc, #420]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ae8:	e0fd      	b.n	8004ce6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8088 	beq.w	8004c0c <HAL_RCC_OscConfig+0x56c>
 8004afc:	2301      	movs	r3, #1
 8004afe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b02:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004b06:	fa93 f3a3 	rbit	r3, r3
 8004b0a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004b0e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b12:	fab3 f383 	clz	r3, r3
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	461a      	mov	r2, r3
 8004b24:	2301      	movs	r3, #1
 8004b26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fd fa54 	bl	8001fd4 <HAL_GetTick>
 8004b2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b30:	e00a      	b.n	8004b48 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b32:	f7fd fa4f 	bl	8001fd4 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d902      	bls.n	8004b48 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	f000 bde2 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004b52:	fa93 f3a3 	rbit	r3, r3
 8004b56:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004b5a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5e:	fab3 f383 	clz	r3, r3
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	095b      	lsrs	r3, r3, #5
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d102      	bne.n	8004b78 <HAL_RCC_OscConfig+0x4d8>
 8004b72:	4b45      	ldr	r3, [pc, #276]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	e013      	b.n	8004ba0 <HAL_RCC_OscConfig+0x500>
 8004b78:	2302      	movs	r3, #2
 8004b7a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004b82:	fa93 f3a3 	rbit	r3, r3
 8004b86:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004b90:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004b94:	fa93 f3a3 	rbit	r3, r3
 8004b98:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004b9c:	4b3a      	ldr	r3, [pc, #232]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004ba6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004baa:	fa92 f2a2 	rbit	r2, r2
 8004bae:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004bb2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004bb6:	fab2 f282 	clz	r2, r2
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	f042 0220 	orr.w	r2, r2, #32
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	f002 021f 	and.w	r2, r2, #31
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bcc:	4013      	ands	r3, r2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0af      	beq.n	8004b32 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd2:	4b2d      	ldr	r3, [pc, #180]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	21f8      	movs	r1, #248	; 0xf8
 8004be8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bec:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004bf0:	fa91 f1a1 	rbit	r1, r1
 8004bf4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004bf8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004bfc:	fab1 f181 	clz	r1, r1
 8004c00:	b2c9      	uxtb	r1, r1
 8004c02:	408b      	lsls	r3, r1
 8004c04:	4920      	ldr	r1, [pc, #128]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	600b      	str	r3, [r1, #0]
 8004c0a:	e06c      	b.n	8004ce6 <HAL_RCC_OscConfig+0x646>
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c12:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004c16:	fa93 f3a3 	rbit	r3, r3
 8004c1a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004c1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c22:	fab3 f383 	clz	r3, r3
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	461a      	mov	r2, r3
 8004c34:	2300      	movs	r3, #0
 8004c36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c38:	f7fd f9cc 	bl	8001fd4 <HAL_GetTick>
 8004c3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c40:	e00a      	b.n	8004c58 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c42:	f7fd f9c7 	bl	8001fd4 <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d902      	bls.n	8004c58 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	f000 bd5a 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c5e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004c62:	fa93 f3a3 	rbit	r3, r3
 8004c66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004c6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c6e:	fab3 f383 	clz	r3, r3
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	095b      	lsrs	r3, r3, #5
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d104      	bne.n	8004c8c <HAL_RCC_OscConfig+0x5ec>
 8004c82:	4b01      	ldr	r3, [pc, #4]	; (8004c88 <HAL_RCC_OscConfig+0x5e8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	e015      	b.n	8004cb4 <HAL_RCC_OscConfig+0x614>
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c92:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004c96:	fa93 f3a3 	rbit	r3, r3
 8004c9a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004ca4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004ca8:	fa93 f3a3 	rbit	r3, r3
 8004cac:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004cb0:	4bc8      	ldr	r3, [pc, #800]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004cba:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004cbe:	fa92 f2a2 	rbit	r2, r2
 8004cc2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004cc6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004cca:	fab2 f282 	clz	r2, r2
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	f042 0220 	orr.w	r2, r2, #32
 8004cd4:	b2d2      	uxtb	r2, r2
 8004cd6:	f002 021f 	and.w	r2, r2, #31
 8004cda:	2101      	movs	r1, #1
 8004cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1ad      	bne.n	8004c42 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 8110 	beq.w	8004f1c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d079      	beq.n	8004e00 <HAL_RCC_OscConfig+0x760>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d12:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004d16:	fa93 f3a3 	rbit	r3, r3
 8004d1a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004d1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d22:	fab3 f383 	clz	r3, r3
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	461a      	mov	r2, r3
 8004d2a:	4bab      	ldr	r3, [pc, #684]	; (8004fd8 <HAL_RCC_OscConfig+0x938>)
 8004d2c:	4413      	add	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	461a      	mov	r2, r3
 8004d32:	2301      	movs	r3, #1
 8004d34:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d36:	f7fd f94d 	bl	8001fd4 <HAL_GetTick>
 8004d3a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d3e:	e00a      	b.n	8004d56 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d40:	f7fd f948 	bl	8001fd4 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d902      	bls.n	8004d56 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	f000 bcdb 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 8004d56:	2302      	movs	r3, #2
 8004d58:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004d60:	fa93 f3a3 	rbit	r3, r3
 8004d64:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004d70:	2202      	movs	r2, #2
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d78:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	fa93 f2a3 	rbit	r2, r3
 8004d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d94:	2202      	movs	r2, #2
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	fa93 f2a3 	rbit	r2, r3
 8004da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004daa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004dae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db0:	4b88      	ldr	r3, [pc, #544]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004db2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004db4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004db8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004dbc:	2102      	movs	r1, #2
 8004dbe:	6019      	str	r1, [r3, #0]
 8004dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	fa93 f1a3 	rbit	r1, r3
 8004dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004dd6:	6019      	str	r1, [r3, #0]
  return result;
 8004dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ddc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	fab3 f383 	clz	r3, r3
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	2101      	movs	r1, #1
 8004df4:	fa01 f303 	lsl.w	r3, r1, r3
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0a0      	beq.n	8004d40 <HAL_RCC_OscConfig+0x6a0>
 8004dfe:	e08d      	b.n	8004f1c <HAL_RCC_OscConfig+0x87c>
 8004e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e04:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004e08:	2201      	movs	r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e10:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	fa93 f2a3 	rbit	r2, r3
 8004e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004e22:	601a      	str	r2, [r3, #0]
  return result;
 8004e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e28:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004e2c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e2e:	fab3 f383 	clz	r3, r3
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	461a      	mov	r2, r3
 8004e36:	4b68      	ldr	r3, [pc, #416]	; (8004fd8 <HAL_RCC_OscConfig+0x938>)
 8004e38:	4413      	add	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	2300      	movs	r3, #0
 8004e40:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e42:	f7fd f8c7 	bl	8001fd4 <HAL_GetTick>
 8004e46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e4a:	e00a      	b.n	8004e62 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e4c:	f7fd f8c2 	bl	8001fd4 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d902      	bls.n	8004e62 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	f000 bc55 	b.w	800570c <HAL_RCC_OscConfig+0x106c>
 8004e62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e66:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e72:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	fa93 f2a3 	rbit	r2, r3
 8004e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e80:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e8a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004e8e:	2202      	movs	r2, #2
 8004e90:	601a      	str	r2, [r3, #0]
 8004e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e96:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	fa93 f2a3 	rbit	r2, r3
 8004ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	fa93 f2a3 	rbit	r2, r3
 8004ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ec8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004ecc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ece:	4b41      	ldr	r3, [pc, #260]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004ed0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ed6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004eda:	2102      	movs	r1, #2
 8004edc:	6019      	str	r1, [r3, #0]
 8004ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ee2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	fa93 f1a3 	rbit	r1, r3
 8004eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ef0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004ef4:	6019      	str	r1, [r3, #0]
  return result;
 8004ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	fab3 f383 	clz	r3, r3
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	f003 031f 	and.w	r3, r3, #31
 8004f10:	2101      	movs	r1, #1
 8004f12:	fa01 f303 	lsl.w	r3, r1, r3
 8004f16:	4013      	ands	r3, r2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d197      	bne.n	8004e4c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 81a1 	beq.w	8005274 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f32:	2300      	movs	r3, #0
 8004f34:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f38:	4b26      	ldr	r3, [pc, #152]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d116      	bne.n	8004f72 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f44:	4b23      	ldr	r3, [pc, #140]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	4a22      	ldr	r2, [pc, #136]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f4e:	61d3      	str	r3, [r2, #28]
 8004f50:	4b20      	ldr	r3, [pc, #128]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f66:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004f6a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f72:	4b1a      	ldr	r3, [pc, #104]	; (8004fdc <HAL_RCC_OscConfig+0x93c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d11a      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f7e:	4b17      	ldr	r3, [pc, #92]	; (8004fdc <HAL_RCC_OscConfig+0x93c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a16      	ldr	r2, [pc, #88]	; (8004fdc <HAL_RCC_OscConfig+0x93c>)
 8004f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f8a:	f7fd f823 	bl	8001fd4 <HAL_GetTick>
 8004f8e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f92:	e009      	b.n	8004fa8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f94:	f7fd f81e 	bl	8001fd4 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	2b64      	cmp	r3, #100	; 0x64
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e3b1      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <HAL_RCC_OscConfig+0x93c>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0ef      	beq.n	8004f94 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d10d      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x940>
 8004fc4:	4b03      	ldr	r3, [pc, #12]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	4a02      	ldr	r2, [pc, #8]	; (8004fd4 <HAL_RCC_OscConfig+0x934>)
 8004fca:	f043 0301 	orr.w	r3, r3, #1
 8004fce:	6213      	str	r3, [r2, #32]
 8004fd0:	e03c      	b.n	800504c <HAL_RCC_OscConfig+0x9ac>
 8004fd2:	bf00      	nop
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	10908120 	.word	0x10908120
 8004fdc:	40007000 	.word	0x40007000
 8004fe0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10c      	bne.n	800500a <HAL_RCC_OscConfig+0x96a>
 8004ff0:	4bc1      	ldr	r3, [pc, #772]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	4ac0      	ldr	r2, [pc, #768]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	6213      	str	r3, [r2, #32]
 8004ffc:	4bbe      	ldr	r3, [pc, #760]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	4abd      	ldr	r2, [pc, #756]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005002:	f023 0304 	bic.w	r3, r3, #4
 8005006:	6213      	str	r3, [r2, #32]
 8005008:	e020      	b.n	800504c <HAL_RCC_OscConfig+0x9ac>
 800500a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800500e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	2b05      	cmp	r3, #5
 8005018:	d10c      	bne.n	8005034 <HAL_RCC_OscConfig+0x994>
 800501a:	4bb7      	ldr	r3, [pc, #732]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	4ab6      	ldr	r2, [pc, #728]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005020:	f043 0304 	orr.w	r3, r3, #4
 8005024:	6213      	str	r3, [r2, #32]
 8005026:	4bb4      	ldr	r3, [pc, #720]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	4ab3      	ldr	r2, [pc, #716]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 800502c:	f043 0301 	orr.w	r3, r3, #1
 8005030:	6213      	str	r3, [r2, #32]
 8005032:	e00b      	b.n	800504c <HAL_RCC_OscConfig+0x9ac>
 8005034:	4bb0      	ldr	r3, [pc, #704]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005036:	6a1b      	ldr	r3, [r3, #32]
 8005038:	4aaf      	ldr	r2, [pc, #700]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 800503a:	f023 0301 	bic.w	r3, r3, #1
 800503e:	6213      	str	r3, [r2, #32]
 8005040:	4bad      	ldr	r3, [pc, #692]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	4aac      	ldr	r2, [pc, #688]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005046:	f023 0304 	bic.w	r3, r3, #4
 800504a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800504c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005050:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8081 	beq.w	8005160 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800505e:	f7fc ffb9 	bl	8001fd4 <HAL_GetTick>
 8005062:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005066:	e00b      	b.n	8005080 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005068:	f7fc ffb4 	bl	8001fd4 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	f241 3288 	movw	r2, #5000	; 0x1388
 8005078:	4293      	cmp	r3, r2
 800507a:	d901      	bls.n	8005080 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e345      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
 8005080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005084:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005088:	2202      	movs	r2, #2
 800508a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005090:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	fa93 f2a3 	rbit	r2, r3
 800509a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800509e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80050ac:	2202      	movs	r2, #2
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050b4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	fa93 f2a3 	rbit	r2, r3
 80050be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80050c6:	601a      	str	r2, [r3, #0]
  return result;
 80050c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050cc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80050d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050d2:	fab3 f383 	clz	r3, r3
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	f043 0302 	orr.w	r3, r3, #2
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d102      	bne.n	80050ec <HAL_RCC_OscConfig+0xa4c>
 80050e6:	4b84      	ldr	r3, [pc, #528]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	e013      	b.n	8005114 <HAL_RCC_OscConfig+0xa74>
 80050ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80050f4:	2202      	movs	r2, #2
 80050f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050fc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	fa93 f2a3 	rbit	r2, r3
 8005106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	4b79      	ldr	r3, [pc, #484]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005118:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800511c:	2102      	movs	r1, #2
 800511e:	6011      	str	r1, [r2, #0]
 8005120:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005124:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	fa92 f1a2 	rbit	r1, r2
 800512e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005132:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005136:	6011      	str	r1, [r2, #0]
  return result;
 8005138:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800513c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005140:	6812      	ldr	r2, [r2, #0]
 8005142:	fab2 f282 	clz	r2, r2
 8005146:	b2d2      	uxtb	r2, r2
 8005148:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	f002 021f 	and.w	r2, r2, #31
 8005152:	2101      	movs	r1, #1
 8005154:	fa01 f202 	lsl.w	r2, r1, r2
 8005158:	4013      	ands	r3, r2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d084      	beq.n	8005068 <HAL_RCC_OscConfig+0x9c8>
 800515e:	e07f      	b.n	8005260 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005160:	f7fc ff38 	bl	8001fd4 <HAL_GetTick>
 8005164:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005168:	e00b      	b.n	8005182 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800516a:	f7fc ff33 	bl	8001fd4 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	f241 3288 	movw	r2, #5000	; 0x1388
 800517a:	4293      	cmp	r3, r2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e2c4      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
 8005182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005186:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800518a:	2202      	movs	r2, #2
 800518c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005192:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	fa93 f2a3 	rbit	r2, r3
 800519c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80051a4:	601a      	str	r2, [r3, #0]
 80051a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051aa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80051ae:	2202      	movs	r2, #2
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	fa93 f2a3 	rbit	r2, r3
 80051c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80051c8:	601a      	str	r2, [r3, #0]
  return result;
 80051ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ce:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80051d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051d4:	fab3 f383 	clz	r3, r3
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	f043 0302 	orr.w	r3, r3, #2
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d102      	bne.n	80051ee <HAL_RCC_OscConfig+0xb4e>
 80051e8:	4b43      	ldr	r3, [pc, #268]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 80051ea:	6a1b      	ldr	r3, [r3, #32]
 80051ec:	e013      	b.n	8005216 <HAL_RCC_OscConfig+0xb76>
 80051ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80051f6:	2202      	movs	r2, #2
 80051f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051fe:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	fa93 f2a3 	rbit	r2, r3
 8005208:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800520c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	4b39      	ldr	r3, [pc, #228]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800521a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800521e:	2102      	movs	r1, #2
 8005220:	6011      	str	r1, [r2, #0]
 8005222:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005226:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800522a:	6812      	ldr	r2, [r2, #0]
 800522c:	fa92 f1a2 	rbit	r1, r2
 8005230:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005234:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005238:	6011      	str	r1, [r2, #0]
  return result;
 800523a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800523e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005242:	6812      	ldr	r2, [r2, #0]
 8005244:	fab2 f282 	clz	r2, r2
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	f002 021f 	and.w	r2, r2, #31
 8005254:	2101      	movs	r1, #1
 8005256:	fa01 f202 	lsl.w	r2, r1, r2
 800525a:	4013      	ands	r3, r2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d184      	bne.n	800516a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005260:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005264:	2b01      	cmp	r3, #1
 8005266:	d105      	bne.n	8005274 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005268:	4b23      	ldr	r3, [pc, #140]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	4a22      	ldr	r2, [pc, #136]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 800526e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005272:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005278:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 8242 	beq.w	800570a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005286:	4b1c      	ldr	r3, [pc, #112]	; (80052f8 <HAL_RCC_OscConfig+0xc58>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b08      	cmp	r3, #8
 8005290:	f000 8213 	beq.w	80056ba <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005294:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005298:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	f040 8162 	bne.w	800556a <HAL_RCC_OscConfig+0xeca>
 80052a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052aa:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80052ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	fa93 f2a3 	rbit	r2, r3
 80052c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80052ca:	601a      	str	r2, [r3, #0]
  return result;
 80052cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80052d4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d6:	fab3 f383 	clz	r3, r3
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	461a      	mov	r2, r3
 80052e8:	2300      	movs	r3, #0
 80052ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ec:	f7fc fe72 	bl	8001fd4 <HAL_GetTick>
 80052f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052f4:	e00c      	b.n	8005310 <HAL_RCC_OscConfig+0xc70>
 80052f6:	bf00      	nop
 80052f8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052fc:	f7fc fe6a 	bl	8001fd4 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e1fd      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
 8005310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005314:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005318:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800531c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005322:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	fa93 f2a3 	rbit	r2, r3
 800532c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005330:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005334:	601a      	str	r2, [r3, #0]
  return result;
 8005336:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800533a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800533e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005340:	fab3 f383 	clz	r3, r3
 8005344:	b2db      	uxtb	r3, r3
 8005346:	095b      	lsrs	r3, r3, #5
 8005348:	b2db      	uxtb	r3, r3
 800534a:	f043 0301 	orr.w	r3, r3, #1
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b01      	cmp	r3, #1
 8005352:	d102      	bne.n	800535a <HAL_RCC_OscConfig+0xcba>
 8005354:	4bb0      	ldr	r3, [pc, #704]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	e027      	b.n	80053aa <HAL_RCC_OscConfig+0xd0a>
 800535a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800535e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005362:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005366:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005368:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	fa93 f2a3 	rbit	r2, r3
 8005376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005384:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005388:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005392:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	fa93 f2a3 	rbit	r2, r3
 800539c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	4b9c      	ldr	r3, [pc, #624]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053ae:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80053b2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80053b6:	6011      	str	r1, [r2, #0]
 80053b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053bc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80053c0:	6812      	ldr	r2, [r2, #0]
 80053c2:	fa92 f1a2 	rbit	r1, r2
 80053c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053ca:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80053ce:	6011      	str	r1, [r2, #0]
  return result;
 80053d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053d4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80053d8:	6812      	ldr	r2, [r2, #0]
 80053da:	fab2 f282 	clz	r2, r2
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	f042 0220 	orr.w	r2, r2, #32
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	f002 021f 	and.w	r2, r2, #31
 80053ea:	2101      	movs	r1, #1
 80053ec:	fa01 f202 	lsl.w	r2, r1, r2
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d182      	bne.n	80052fc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053f6:	4b88      	ldr	r3, [pc, #544]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80053fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005402:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800540a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	430b      	orrs	r3, r1
 8005418:	497f      	ldr	r1, [pc, #508]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 800541a:	4313      	orrs	r3, r2
 800541c:	604b      	str	r3, [r1, #4]
 800541e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005422:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005426:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800542a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800542c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005430:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	fa93 f2a3 	rbit	r2, r3
 800543a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005442:	601a      	str	r2, [r3, #0]
  return result;
 8005444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005448:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800544c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800544e:	fab3 f383 	clz	r3, r3
 8005452:	b2db      	uxtb	r3, r3
 8005454:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005458:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	461a      	mov	r2, r3
 8005460:	2301      	movs	r3, #1
 8005462:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005464:	f7fc fdb6 	bl	8001fd4 <HAL_GetTick>
 8005468:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800546c:	e009      	b.n	8005482 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800546e:	f7fc fdb1 	bl	8001fd4 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e144      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
 8005482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005486:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800548a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800548e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005494:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	fa93 f2a3 	rbit	r2, r3
 800549e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80054a6:	601a      	str	r2, [r3, #0]
  return result;
 80054a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ac:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80054b0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054b2:	fab3 f383 	clz	r3, r3
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	095b      	lsrs	r3, r3, #5
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	f043 0301 	orr.w	r3, r3, #1
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d102      	bne.n	80054cc <HAL_RCC_OscConfig+0xe2c>
 80054c6:	4b54      	ldr	r3, [pc, #336]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	e027      	b.n	800551c <HAL_RCC_OscConfig+0xe7c>
 80054cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80054d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054de:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	fa93 f2a3 	rbit	r2, r3
 80054e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ec:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054f6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80054fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005504:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	fa93 f2a3 	rbit	r2, r3
 800550e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005512:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005516:	601a      	str	r2, [r3, #0]
 8005518:	4b3f      	ldr	r3, [pc, #252]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005520:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005524:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005528:	6011      	str	r1, [r2, #0]
 800552a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800552e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	fa92 f1a2 	rbit	r1, r2
 8005538:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800553c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005540:	6011      	str	r1, [r2, #0]
  return result;
 8005542:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005546:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800554a:	6812      	ldr	r2, [r2, #0]
 800554c:	fab2 f282 	clz	r2, r2
 8005550:	b2d2      	uxtb	r2, r2
 8005552:	f042 0220 	orr.w	r2, r2, #32
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	f002 021f 	and.w	r2, r2, #31
 800555c:	2101      	movs	r1, #1
 800555e:	fa01 f202 	lsl.w	r2, r1, r2
 8005562:	4013      	ands	r3, r2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d082      	beq.n	800546e <HAL_RCC_OscConfig+0xdce>
 8005568:	e0cf      	b.n	800570a <HAL_RCC_OscConfig+0x106a>
 800556a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005572:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005576:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	fa93 f2a3 	rbit	r2, r3
 8005586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800558a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800558e:	601a      	str	r2, [r3, #0]
  return result;
 8005590:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005594:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005598:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800559a:	fab3 f383 	clz	r3, r3
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	461a      	mov	r2, r3
 80055ac:	2300      	movs	r3, #0
 80055ae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b0:	f7fc fd10 	bl	8001fd4 <HAL_GetTick>
 80055b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055b8:	e009      	b.n	80055ce <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ba:	f7fc fd0b 	bl	8001fd4 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e09e      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
 80055ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80055d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	fa93 f2a3 	rbit	r2, r3
 80055ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80055f2:	601a      	str	r2, [r3, #0]
  return result;
 80055f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055f8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80055fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055fe:	fab3 f383 	clz	r3, r3
 8005602:	b2db      	uxtb	r3, r3
 8005604:	095b      	lsrs	r3, r3, #5
 8005606:	b2db      	uxtb	r3, r3
 8005608:	f043 0301 	orr.w	r3, r3, #1
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b01      	cmp	r3, #1
 8005610:	d104      	bne.n	800561c <HAL_RCC_OscConfig+0xf7c>
 8005612:	4b01      	ldr	r3, [pc, #4]	; (8005618 <HAL_RCC_OscConfig+0xf78>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	e029      	b.n	800566c <HAL_RCC_OscConfig+0xfcc>
 8005618:	40021000 	.word	0x40021000
 800561c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005620:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005624:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005628:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800562e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	fa93 f2a3 	rbit	r2, r3
 8005638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800563c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005646:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800564a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005654:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	fa93 f2a3 	rbit	r2, r3
 800565e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005662:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005666:	601a      	str	r2, [r3, #0]
 8005668:	4b2b      	ldr	r3, [pc, #172]	; (8005718 <HAL_RCC_OscConfig+0x1078>)
 800566a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005670:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005674:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005678:	6011      	str	r1, [r2, #0]
 800567a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800567e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005682:	6812      	ldr	r2, [r2, #0]
 8005684:	fa92 f1a2 	rbit	r1, r2
 8005688:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800568c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005690:	6011      	str	r1, [r2, #0]
  return result;
 8005692:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005696:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800569a:	6812      	ldr	r2, [r2, #0]
 800569c:	fab2 f282 	clz	r2, r2
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	f042 0220 	orr.w	r2, r2, #32
 80056a6:	b2d2      	uxtb	r2, r2
 80056a8:	f002 021f 	and.w	r2, r2, #31
 80056ac:	2101      	movs	r1, #1
 80056ae:	fa01 f202 	lsl.w	r2, r1, r2
 80056b2:	4013      	ands	r3, r2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d180      	bne.n	80055ba <HAL_RCC_OscConfig+0xf1a>
 80056b8:	e027      	b.n	800570a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e01e      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056ce:	4b12      	ldr	r3, [pc, #72]	; (8005718 <HAL_RCC_OscConfig+0x1078>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056d6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80056da:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6a1b      	ldr	r3, [r3, #32]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d10b      	bne.n	8005706 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80056ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80056f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005702:	429a      	cmp	r2, r3
 8005704:	d001      	beq.n	800570a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e000      	b.n	800570c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	40021000 	.word	0x40021000

0800571c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b09e      	sub	sp, #120	; 0x78
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e162      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005734:	4b90      	ldr	r3, [pc, #576]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d910      	bls.n	8005764 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005742:	4b8d      	ldr	r3, [pc, #564]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f023 0207 	bic.w	r2, r3, #7
 800574a:	498b      	ldr	r1, [pc, #556]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4313      	orrs	r3, r2
 8005750:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005752:	4b89      	ldr	r3, [pc, #548]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	429a      	cmp	r2, r3
 800575e:	d001      	beq.n	8005764 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e14a      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d008      	beq.n	8005782 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005770:	4b82      	ldr	r3, [pc, #520]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	497f      	ldr	r1, [pc, #508]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 800577e:	4313      	orrs	r3, r2
 8005780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	f000 80dc 	beq.w	8005948 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d13c      	bne.n	8005812 <HAL_RCC_ClockConfig+0xf6>
 8005798:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800579c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057a0:	fa93 f3a3 	rbit	r3, r3
 80057a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80057a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a8:	fab3 f383 	clz	r3, r3
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	095b      	lsrs	r3, r3, #5
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f043 0301 	orr.w	r3, r3, #1
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d102      	bne.n	80057c2 <HAL_RCC_ClockConfig+0xa6>
 80057bc:	4b6f      	ldr	r3, [pc, #444]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	e00f      	b.n	80057e2 <HAL_RCC_ClockConfig+0xc6>
 80057c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80057ca:	fa93 f3a3 	rbit	r3, r3
 80057ce:	667b      	str	r3, [r7, #100]	; 0x64
 80057d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057d4:	663b      	str	r3, [r7, #96]	; 0x60
 80057d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057d8:	fa93 f3a3 	rbit	r3, r3
 80057dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057de:	4b67      	ldr	r3, [pc, #412]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 80057e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80057e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057ea:	fa92 f2a2 	rbit	r2, r2
 80057ee:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80057f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80057f2:	fab2 f282 	clz	r2, r2
 80057f6:	b2d2      	uxtb	r2, r2
 80057f8:	f042 0220 	orr.w	r2, r2, #32
 80057fc:	b2d2      	uxtb	r2, r2
 80057fe:	f002 021f 	and.w	r2, r2, #31
 8005802:	2101      	movs	r1, #1
 8005804:	fa01 f202 	lsl.w	r2, r1, r2
 8005808:	4013      	ands	r3, r2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d17b      	bne.n	8005906 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e0f3      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	2b02      	cmp	r3, #2
 8005818:	d13c      	bne.n	8005894 <HAL_RCC_ClockConfig+0x178>
 800581a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800581e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005822:	fa93 f3a3 	rbit	r3, r3
 8005826:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800582a:	fab3 f383 	clz	r3, r3
 800582e:	b2db      	uxtb	r3, r3
 8005830:	095b      	lsrs	r3, r3, #5
 8005832:	b2db      	uxtb	r3, r3
 8005834:	f043 0301 	orr.w	r3, r3, #1
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b01      	cmp	r3, #1
 800583c:	d102      	bne.n	8005844 <HAL_RCC_ClockConfig+0x128>
 800583e:	4b4f      	ldr	r3, [pc, #316]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	e00f      	b.n	8005864 <HAL_RCC_ClockConfig+0x148>
 8005844:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005848:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800584c:	fa93 f3a3 	rbit	r3, r3
 8005850:	647b      	str	r3, [r7, #68]	; 0x44
 8005852:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005856:	643b      	str	r3, [r7, #64]	; 0x40
 8005858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800585a:	fa93 f3a3 	rbit	r3, r3
 800585e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005860:	4b46      	ldr	r3, [pc, #280]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005864:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005868:	63ba      	str	r2, [r7, #56]	; 0x38
 800586a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800586c:	fa92 f2a2 	rbit	r2, r2
 8005870:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005872:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005874:	fab2 f282 	clz	r2, r2
 8005878:	b2d2      	uxtb	r2, r2
 800587a:	f042 0220 	orr.w	r2, r2, #32
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	f002 021f 	and.w	r2, r2, #31
 8005884:	2101      	movs	r1, #1
 8005886:	fa01 f202 	lsl.w	r2, r1, r2
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d13a      	bne.n	8005906 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e0b2      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
 8005894:	2302      	movs	r3, #2
 8005896:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589a:	fa93 f3a3 	rbit	r3, r3
 800589e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80058a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058a2:	fab3 f383 	clz	r3, r3
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	095b      	lsrs	r3, r3, #5
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	f043 0301 	orr.w	r3, r3, #1
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d102      	bne.n	80058bc <HAL_RCC_ClockConfig+0x1a0>
 80058b6:	4b31      	ldr	r3, [pc, #196]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	e00d      	b.n	80058d8 <HAL_RCC_ClockConfig+0x1bc>
 80058bc:	2302      	movs	r3, #2
 80058be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c2:	fa93 f3a3 	rbit	r3, r3
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
 80058c8:	2302      	movs	r3, #2
 80058ca:	623b      	str	r3, [r7, #32]
 80058cc:	6a3b      	ldr	r3, [r7, #32]
 80058ce:	fa93 f3a3 	rbit	r3, r3
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	4b29      	ldr	r3, [pc, #164]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	2202      	movs	r2, #2
 80058da:	61ba      	str	r2, [r7, #24]
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	fa92 f2a2 	rbit	r2, r2
 80058e2:	617a      	str	r2, [r7, #20]
  return result;
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	fab2 f282 	clz	r2, r2
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	f042 0220 	orr.w	r2, r2, #32
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	f002 021f 	and.w	r2, r2, #31
 80058f6:	2101      	movs	r1, #1
 80058f8:	fa01 f202 	lsl.w	r2, r1, r2
 80058fc:	4013      	ands	r3, r2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e079      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005906:	4b1d      	ldr	r3, [pc, #116]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f023 0203 	bic.w	r2, r3, #3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	491a      	ldr	r1, [pc, #104]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005914:	4313      	orrs	r3, r2
 8005916:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005918:	f7fc fb5c 	bl	8001fd4 <HAL_GetTick>
 800591c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800591e:	e00a      	b.n	8005936 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005920:	f7fc fb58 	bl	8001fd4 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f241 3288 	movw	r2, #5000	; 0x1388
 800592e:	4293      	cmp	r3, r2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e061      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005936:	4b11      	ldr	r3, [pc, #68]	; (800597c <HAL_RCC_ClockConfig+0x260>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f003 020c 	and.w	r2, r3, #12
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	429a      	cmp	r2, r3
 8005946:	d1eb      	bne.n	8005920 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005948:	4b0b      	ldr	r3, [pc, #44]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	683a      	ldr	r2, [r7, #0]
 8005952:	429a      	cmp	r2, r3
 8005954:	d214      	bcs.n	8005980 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005956:	4b08      	ldr	r3, [pc, #32]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f023 0207 	bic.w	r2, r3, #7
 800595e:	4906      	ldr	r1, [pc, #24]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	4313      	orrs	r3, r2
 8005964:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005966:	4b04      	ldr	r3, [pc, #16]	; (8005978 <HAL_RCC_ClockConfig+0x25c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0307 	and.w	r3, r3, #7
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	429a      	cmp	r2, r3
 8005972:	d005      	beq.n	8005980 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e040      	b.n	80059fa <HAL_RCC_ClockConfig+0x2de>
 8005978:	40022000 	.word	0x40022000
 800597c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800598c:	4b1d      	ldr	r3, [pc, #116]	; (8005a04 <HAL_RCC_ClockConfig+0x2e8>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	491a      	ldr	r1, [pc, #104]	; (8005a04 <HAL_RCC_ClockConfig+0x2e8>)
 800599a:	4313      	orrs	r3, r2
 800599c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0308 	and.w	r3, r3, #8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d009      	beq.n	80059be <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059aa:	4b16      	ldr	r3, [pc, #88]	; (8005a04 <HAL_RCC_ClockConfig+0x2e8>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	4912      	ldr	r1, [pc, #72]	; (8005a04 <HAL_RCC_ClockConfig+0x2e8>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80059be:	f000 f829 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 80059c2:	4601      	mov	r1, r0
 80059c4:	4b0f      	ldr	r3, [pc, #60]	; (8005a04 <HAL_RCC_ClockConfig+0x2e8>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059cc:	22f0      	movs	r2, #240	; 0xf0
 80059ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	fa92 f2a2 	rbit	r2, r2
 80059d6:	60fa      	str	r2, [r7, #12]
  return result;
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	fab2 f282 	clz	r2, r2
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	40d3      	lsrs	r3, r2
 80059e2:	4a09      	ldr	r2, [pc, #36]	; (8005a08 <HAL_RCC_ClockConfig+0x2ec>)
 80059e4:	5cd3      	ldrb	r3, [r2, r3]
 80059e6:	fa21 f303 	lsr.w	r3, r1, r3
 80059ea:	4a08      	ldr	r2, [pc, #32]	; (8005a0c <HAL_RCC_ClockConfig+0x2f0>)
 80059ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80059ee:	4b08      	ldr	r3, [pc, #32]	; (8005a10 <HAL_RCC_ClockConfig+0x2f4>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fc faaa 	bl	8001f4c <HAL_InitTick>
  
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3778      	adds	r7, #120	; 0x78
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40021000 	.word	0x40021000
 8005a08:	08009280 	.word	0x08009280
 8005a0c:	20000038 	.word	0x20000038
 8005a10:	2000003c 	.word	0x2000003c

08005a14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b08b      	sub	sp, #44	; 0x2c
 8005a18:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	61fb      	str	r3, [r7, #28]
 8005a1e:	2300      	movs	r3, #0
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	2300      	movs	r3, #0
 8005a24:	627b      	str	r3, [r7, #36]	; 0x24
 8005a26:	2300      	movs	r3, #0
 8005a28:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005a2e:	4b29      	ldr	r3, [pc, #164]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	f003 030c 	and.w	r3, r3, #12
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d002      	beq.n	8005a44 <HAL_RCC_GetSysClockFreq+0x30>
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d003      	beq.n	8005a4a <HAL_RCC_GetSysClockFreq+0x36>
 8005a42:	e03c      	b.n	8005abe <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a44:	4b24      	ldr	r3, [pc, #144]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005a46:	623b      	str	r3, [r7, #32]
      break;
 8005a48:	e03c      	b.n	8005ac4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005a50:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005a54:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	fa92 f2a2 	rbit	r2, r2
 8005a5c:	607a      	str	r2, [r7, #4]
  return result;
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	fab2 f282 	clz	r2, r2
 8005a64:	b2d2      	uxtb	r2, r2
 8005a66:	40d3      	lsrs	r3, r2
 8005a68:	4a1c      	ldr	r2, [pc, #112]	; (8005adc <HAL_RCC_GetSysClockFreq+0xc8>)
 8005a6a:	5cd3      	ldrb	r3, [r2, r3]
 8005a6c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005a6e:	4b19      	ldr	r3, [pc, #100]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a72:	f003 030f 	and.w	r3, r3, #15
 8005a76:	220f      	movs	r2, #15
 8005a78:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	fa92 f2a2 	rbit	r2, r2
 8005a80:	60fa      	str	r2, [r7, #12]
  return result;
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	fab2 f282 	clz	r2, r2
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	40d3      	lsrs	r3, r2
 8005a8c:	4a14      	ldr	r2, [pc, #80]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005a8e:	5cd3      	ldrb	r3, [r2, r3]
 8005a90:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d008      	beq.n	8005aae <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005a9c:	4a0e      	ldr	r2, [pc, #56]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	fb02 f303 	mul.w	r3, r2, r3
 8005aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8005aac:	e004      	b.n	8005ab8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	4a0c      	ldr	r2, [pc, #48]	; (8005ae4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ab2:	fb02 f303 	mul.w	r3, r2, r3
 8005ab6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aba:	623b      	str	r3, [r7, #32]
      break;
 8005abc:	e002      	b.n	8005ac4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005abe:	4b06      	ldr	r3, [pc, #24]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ac0:	623b      	str	r3, [r7, #32]
      break;
 8005ac2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	372c      	adds	r7, #44	; 0x2c
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	007a1200 	.word	0x007a1200
 8005adc:	08009290 	.word	0x08009290
 8005ae0:	080092a0 	.word	0x080092a0
 8005ae4:	003d0900 	.word	0x003d0900

08005ae8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b092      	sub	sp, #72	; 0x48
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 80d4 	beq.w	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b0c:	4b4e      	ldr	r3, [pc, #312]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0e:	69db      	ldr	r3, [r3, #28]
 8005b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10e      	bne.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b18:	4b4b      	ldr	r3, [pc, #300]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b1a:	69db      	ldr	r3, [r3, #28]
 8005b1c:	4a4a      	ldr	r2, [pc, #296]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b22:	61d3      	str	r3, [r2, #28]
 8005b24:	4b48      	ldr	r3, [pc, #288]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b2c:	60bb      	str	r3, [r7, #8]
 8005b2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b30:	2301      	movs	r3, #1
 8005b32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b36:	4b45      	ldr	r3, [pc, #276]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d118      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b42:	4b42      	ldr	r3, [pc, #264]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a41      	ldr	r2, [pc, #260]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b4c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b4e:	f7fc fa41 	bl	8001fd4 <HAL_GetTick>
 8005b52:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b54:	e008      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b56:	f7fc fa3d 	bl	8001fd4 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b64      	cmp	r3, #100	; 0x64
 8005b62:	d901      	bls.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e169      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b68:	4b38      	ldr	r3, [pc, #224]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d0f0      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b74:	4b34      	ldr	r3, [pc, #208]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 8084 	beq.w	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d07c      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b94:	4b2c      	ldr	r3, [pc, #176]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ba2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba6:	fa93 f3a3 	rbit	r3, r3
 8005baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bae:	fab3 f383 	clz	r3, r3
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	4b26      	ldr	r3, [pc, #152]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005bb8:	4413      	add	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bc6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bca:	fa93 f3a3 	rbit	r3, r3
 8005bce:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005bd2:	fab3 f383 	clz	r3, r3
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4b1d      	ldr	r3, [pc, #116]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005bdc:	4413      	add	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	461a      	mov	r2, r3
 8005be2:	2300      	movs	r3, #0
 8005be4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005be6:	4a18      	ldr	r2, [pc, #96]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bea:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d04b      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf6:	f7fc f9ed 	bl	8001fd4 <HAL_GetTick>
 8005bfa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfc:	e00a      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bfe:	f7fc f9e9 	bl	8001fd4 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e113      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005c14:	2302      	movs	r3, #2
 8005c16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1a:	fa93 f3a3 	rbit	r3, r3
 8005c1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c20:	2302      	movs	r3, #2
 8005c22:	623b      	str	r3, [r7, #32]
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	fa93 f3a3 	rbit	r3, r3
 8005c2a:	61fb      	str	r3, [r7, #28]
  return result;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2e:	fab3 f383 	clz	r3, r3
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f043 0302 	orr.w	r3, r3, #2
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d108      	bne.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005c42:	4b01      	ldr	r3, [pc, #4]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	e00d      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005c48:	40021000 	.word	0x40021000
 8005c4c:	40007000 	.word	0x40007000
 8005c50:	10908100 	.word	0x10908100
 8005c54:	2302      	movs	r3, #2
 8005c56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	fa93 f3a3 	rbit	r3, r3
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	4b78      	ldr	r3, [pc, #480]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	2202      	movs	r2, #2
 8005c66:	613a      	str	r2, [r7, #16]
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	fa92 f2a2 	rbit	r2, r2
 8005c6e:	60fa      	str	r2, [r7, #12]
  return result;
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	fab2 f282 	clz	r2, r2
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c7c:	b2d2      	uxtb	r2, r2
 8005c7e:	f002 021f 	and.w	r2, r2, #31
 8005c82:	2101      	movs	r1, #1
 8005c84:	fa01 f202 	lsl.w	r2, r1, r2
 8005c88:	4013      	ands	r3, r2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0b7      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005c8e:	4b6d      	ldr	r3, [pc, #436]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	496a      	ldr	r1, [pc, #424]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ca0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d105      	bne.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ca8:	4b66      	ldr	r3, [pc, #408]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	4a65      	ldr	r2, [pc, #404]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cb2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d008      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cc0:	4b60      	ldr	r3, [pc, #384]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc4:	f023 0203 	bic.w	r2, r3, #3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	495d      	ldr	r1, [pc, #372]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d008      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cde:	4b59      	ldr	r3, [pc, #356]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	4956      	ldr	r1, [pc, #344]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0304 	and.w	r3, r3, #4
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d008      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cfc:	4b51      	ldr	r3, [pc, #324]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	494e      	ldr	r1, [pc, #312]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d1a:	4b4a      	ldr	r3, [pc, #296]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1e:	f023 0210 	bic.w	r2, r3, #16
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	4947      	ldr	r1, [pc, #284]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d008      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005d38:	4b42      	ldr	r3, [pc, #264]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d44:	493f      	ldr	r1, [pc, #252]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d008      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d56:	4b3b      	ldr	r3, [pc, #236]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5a:	f023 0220 	bic.w	r2, r3, #32
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	4938      	ldr	r1, [pc, #224]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0308 	and.w	r3, r3, #8
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d008      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d74:	4b33      	ldr	r3, [pc, #204]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d78:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	4930      	ldr	r1, [pc, #192]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0310 	and.w	r3, r3, #16
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d008      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d92:	4b2c      	ldr	r3, [pc, #176]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	4929      	ldr	r1, [pc, #164]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d008      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005db0:	4b24      	ldr	r3, [pc, #144]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbc:	4921      	ldr	r1, [pc, #132]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d008      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005dce:	4b1d      	ldr	r3, [pc, #116]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dda:	491a      	ldr	r1, [pc, #104]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d008      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005dec:	4b15      	ldr	r3, [pc, #84]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df8:	4912      	ldr	r1, [pc, #72]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d008      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005e0a:	4b0e      	ldr	r3, [pc, #56]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	490b      	ldr	r1, [pc, #44]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d008      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005e28:	4b06      	ldr	r3, [pc, #24]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e34:	4903      	ldr	r1, [pc, #12]	; (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3748      	adds	r7, #72	; 0x48
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40021000 	.word	0x40021000

08005e48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e09d      	b.n	8005f96 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d108      	bne.n	8005e74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e6a:	d009      	beq.n	8005e80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	61da      	str	r2, [r3, #28]
 8005e72:	e005      	b.n	8005e80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fb fe64 	bl	8001b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ec0:	d902      	bls.n	8005ec8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	60fb      	str	r3, [r7, #12]
 8005ec6:	e002      	b.n	8005ece <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ec8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ecc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005ed6:	d007      	beq.n	8005ee8 <HAL_SPI_Init+0xa0>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ee0:	d002      	beq.n	8005ee8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	431a      	orrs	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f20:	431a      	orrs	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f2a:	ea42 0103 	orr.w	r1, r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f32:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	0c1b      	lsrs	r3, r3, #16
 8005f44:	f003 0204 	and.w	r2, r3, #4
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4c:	f003 0310 	and.w	r3, r3, #16
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f56:	f003 0308 	and.w	r3, r3, #8
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005f64:	ea42 0103 	orr.w	r1, r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	430a      	orrs	r2, r1
 8005f74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69da      	ldr	r2, [r3, #28]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b082      	sub	sp, #8
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e049      	b.n	8006044 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d106      	bne.n	8005fca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f7fb fe11 	bl	8001bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	3304      	adds	r3, #4
 8005fda:	4619      	mov	r1, r3
 8005fdc:	4610      	mov	r0, r2
 8005fde:	f000 ff37 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3708      	adds	r7, #8
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e049      	b.n	80060f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fb fe06 	bl	8001c84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	3304      	adds	r3, #4
 8006088:	4619      	mov	r1, r3
 800608a:	4610      	mov	r0, r2
 800608c:	f000 fee0 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d109      	bne.n	8006120 <HAL_TIM_PWM_Start+0x24>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	e03c      	b.n	800619a <HAL_TIM_PWM_Start+0x9e>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	2b04      	cmp	r3, #4
 8006124:	d109      	bne.n	800613a <HAL_TIM_PWM_Start+0x3e>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b01      	cmp	r3, #1
 8006130:	bf14      	ite	ne
 8006132:	2301      	movne	r3, #1
 8006134:	2300      	moveq	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	e02f      	b.n	800619a <HAL_TIM_PWM_Start+0x9e>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b08      	cmp	r3, #8
 800613e:	d109      	bne.n	8006154 <HAL_TIM_PWM_Start+0x58>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b01      	cmp	r3, #1
 800614a:	bf14      	ite	ne
 800614c:	2301      	movne	r3, #1
 800614e:	2300      	moveq	r3, #0
 8006150:	b2db      	uxtb	r3, r3
 8006152:	e022      	b.n	800619a <HAL_TIM_PWM_Start+0x9e>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b0c      	cmp	r3, #12
 8006158:	d109      	bne.n	800616e <HAL_TIM_PWM_Start+0x72>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b01      	cmp	r3, #1
 8006164:	bf14      	ite	ne
 8006166:	2301      	movne	r3, #1
 8006168:	2300      	moveq	r3, #0
 800616a:	b2db      	uxtb	r3, r3
 800616c:	e015      	b.n	800619a <HAL_TIM_PWM_Start+0x9e>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	2b10      	cmp	r3, #16
 8006172:	d109      	bne.n	8006188 <HAL_TIM_PWM_Start+0x8c>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b01      	cmp	r3, #1
 800617e:	bf14      	ite	ne
 8006180:	2301      	movne	r3, #1
 8006182:	2300      	moveq	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	e008      	b.n	800619a <HAL_TIM_PWM_Start+0x9e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b01      	cmp	r3, #1
 8006192:	bf14      	ite	ne
 8006194:	2301      	movne	r3, #1
 8006196:	2300      	moveq	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e097      	b.n	80062d2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d104      	bne.n	80061b2 <HAL_TIM_PWM_Start+0xb6>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061b0:	e023      	b.n	80061fa <HAL_TIM_PWM_Start+0xfe>
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b04      	cmp	r3, #4
 80061b6:	d104      	bne.n	80061c2 <HAL_TIM_PWM_Start+0xc6>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061c0:	e01b      	b.n	80061fa <HAL_TIM_PWM_Start+0xfe>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b08      	cmp	r3, #8
 80061c6:	d104      	bne.n	80061d2 <HAL_TIM_PWM_Start+0xd6>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061d0:	e013      	b.n	80061fa <HAL_TIM_PWM_Start+0xfe>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b0c      	cmp	r3, #12
 80061d6:	d104      	bne.n	80061e2 <HAL_TIM_PWM_Start+0xe6>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061e0:	e00b      	b.n	80061fa <HAL_TIM_PWM_Start+0xfe>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b10      	cmp	r3, #16
 80061e6:	d104      	bne.n	80061f2 <HAL_TIM_PWM_Start+0xf6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f0:	e003      	b.n	80061fa <HAL_TIM_PWM_Start+0xfe>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2201      	movs	r2, #1
 8006200:	6839      	ldr	r1, [r7, #0]
 8006202:	4618      	mov	r0, r3
 8006204:	f001 fb42 	bl	800788c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a33      	ldr	r2, [pc, #204]	; (80062dc <HAL_TIM_PWM_Start+0x1e0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d013      	beq.n	800623a <HAL_TIM_PWM_Start+0x13e>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a32      	ldr	r2, [pc, #200]	; (80062e0 <HAL_TIM_PWM_Start+0x1e4>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d00e      	beq.n	800623a <HAL_TIM_PWM_Start+0x13e>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a30      	ldr	r2, [pc, #192]	; (80062e4 <HAL_TIM_PWM_Start+0x1e8>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d009      	beq.n	800623a <HAL_TIM_PWM_Start+0x13e>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a2f      	ldr	r2, [pc, #188]	; (80062e8 <HAL_TIM_PWM_Start+0x1ec>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d004      	beq.n	800623a <HAL_TIM_PWM_Start+0x13e>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a2d      	ldr	r2, [pc, #180]	; (80062ec <HAL_TIM_PWM_Start+0x1f0>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d101      	bne.n	800623e <HAL_TIM_PWM_Start+0x142>
 800623a:	2301      	movs	r3, #1
 800623c:	e000      	b.n	8006240 <HAL_TIM_PWM_Start+0x144>
 800623e:	2300      	movs	r3, #0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006252:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a20      	ldr	r2, [pc, #128]	; (80062dc <HAL_TIM_PWM_Start+0x1e0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d018      	beq.n	8006290 <HAL_TIM_PWM_Start+0x194>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006266:	d013      	beq.n	8006290 <HAL_TIM_PWM_Start+0x194>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a20      	ldr	r2, [pc, #128]	; (80062f0 <HAL_TIM_PWM_Start+0x1f4>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d00e      	beq.n	8006290 <HAL_TIM_PWM_Start+0x194>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a1f      	ldr	r2, [pc, #124]	; (80062f4 <HAL_TIM_PWM_Start+0x1f8>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d009      	beq.n	8006290 <HAL_TIM_PWM_Start+0x194>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a17      	ldr	r2, [pc, #92]	; (80062e0 <HAL_TIM_PWM_Start+0x1e4>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d004      	beq.n	8006290 <HAL_TIM_PWM_Start+0x194>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a16      	ldr	r2, [pc, #88]	; (80062e4 <HAL_TIM_PWM_Start+0x1e8>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d115      	bne.n	80062bc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	4b18      	ldr	r3, [pc, #96]	; (80062f8 <HAL_TIM_PWM_Start+0x1fc>)
 8006298:	4013      	ands	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b06      	cmp	r3, #6
 80062a0:	d015      	beq.n	80062ce <HAL_TIM_PWM_Start+0x1d2>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062a8:	d011      	beq.n	80062ce <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f042 0201 	orr.w	r2, r2, #1
 80062b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ba:	e008      	b.n	80062ce <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0201 	orr.w	r2, r2, #1
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e000      	b.n	80062d0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40012c00 	.word	0x40012c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800
 80062f0:	40000400 	.word	0x40000400
 80062f4:	40000800 	.word	0x40000800
 80062f8:	00010007 	.word	0x00010007

080062fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e049      	b.n	80063a2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d106      	bne.n	8006328 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f841 	bl	80063aa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	3304      	adds	r3, #4
 8006338:	4619      	mov	r1, r3
 800633a:	4610      	mov	r0, r2
 800633c:	f000 fd88 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80063aa:	b480      	push	{r7}
 80063ac:	b083      	sub	sp, #12
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80063b2:	bf00      	nop
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
	...

080063c0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d104      	bne.n	80063de <HAL_TIM_IC_Start_IT+0x1e>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	e023      	b.n	8006426 <HAL_TIM_IC_Start_IT+0x66>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d104      	bne.n	80063ee <HAL_TIM_IC_Start_IT+0x2e>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	e01b      	b.n	8006426 <HAL_TIM_IC_Start_IT+0x66>
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d104      	bne.n	80063fe <HAL_TIM_IC_Start_IT+0x3e>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	e013      	b.n	8006426 <HAL_TIM_IC_Start_IT+0x66>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b0c      	cmp	r3, #12
 8006402:	d104      	bne.n	800640e <HAL_TIM_IC_Start_IT+0x4e>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800640a:	b2db      	uxtb	r3, r3
 800640c:	e00b      	b.n	8006426 <HAL_TIM_IC_Start_IT+0x66>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b10      	cmp	r3, #16
 8006412:	d104      	bne.n	800641e <HAL_TIM_IC_Start_IT+0x5e>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800641a:	b2db      	uxtb	r3, r3
 800641c:	e003      	b.n	8006426 <HAL_TIM_IC_Start_IT+0x66>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006424:	b2db      	uxtb	r3, r3
 8006426:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d104      	bne.n	8006438 <HAL_TIM_IC_Start_IT+0x78>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006434:	b2db      	uxtb	r3, r3
 8006436:	e013      	b.n	8006460 <HAL_TIM_IC_Start_IT+0xa0>
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b04      	cmp	r3, #4
 800643c:	d104      	bne.n	8006448 <HAL_TIM_IC_Start_IT+0x88>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006444:	b2db      	uxtb	r3, r3
 8006446:	e00b      	b.n	8006460 <HAL_TIM_IC_Start_IT+0xa0>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b08      	cmp	r3, #8
 800644c:	d104      	bne.n	8006458 <HAL_TIM_IC_Start_IT+0x98>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e003      	b.n	8006460 <HAL_TIM_IC_Start_IT+0xa0>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800645e:	b2db      	uxtb	r3, r3
 8006460:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006462:	7bbb      	ldrb	r3, [r7, #14]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d102      	bne.n	800646e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006468:	7b7b      	ldrb	r3, [r7, #13]
 800646a:	2b01      	cmp	r3, #1
 800646c:	d001      	beq.n	8006472 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e0d8      	b.n	8006624 <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d104      	bne.n	8006482 <HAL_TIM_IC_Start_IT+0xc2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006480:	e023      	b.n	80064ca <HAL_TIM_IC_Start_IT+0x10a>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b04      	cmp	r3, #4
 8006486:	d104      	bne.n	8006492 <HAL_TIM_IC_Start_IT+0xd2>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006490:	e01b      	b.n	80064ca <HAL_TIM_IC_Start_IT+0x10a>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b08      	cmp	r3, #8
 8006496:	d104      	bne.n	80064a2 <HAL_TIM_IC_Start_IT+0xe2>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064a0:	e013      	b.n	80064ca <HAL_TIM_IC_Start_IT+0x10a>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b0c      	cmp	r3, #12
 80064a6:	d104      	bne.n	80064b2 <HAL_TIM_IC_Start_IT+0xf2>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064b0:	e00b      	b.n	80064ca <HAL_TIM_IC_Start_IT+0x10a>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b10      	cmp	r3, #16
 80064b6:	d104      	bne.n	80064c2 <HAL_TIM_IC_Start_IT+0x102>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064c0:	e003      	b.n	80064ca <HAL_TIM_IC_Start_IT+0x10a>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2202      	movs	r2, #2
 80064c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d104      	bne.n	80064da <HAL_TIM_IC_Start_IT+0x11a>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2202      	movs	r2, #2
 80064d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064d8:	e013      	b.n	8006502 <HAL_TIM_IC_Start_IT+0x142>
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d104      	bne.n	80064ea <HAL_TIM_IC_Start_IT+0x12a>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064e8:	e00b      	b.n	8006502 <HAL_TIM_IC_Start_IT+0x142>
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d104      	bne.n	80064fa <HAL_TIM_IC_Start_IT+0x13a>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064f8:	e003      	b.n	8006502 <HAL_TIM_IC_Start_IT+0x142>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2202      	movs	r2, #2
 80064fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b0c      	cmp	r3, #12
 8006506:	d841      	bhi.n	800658c <HAL_TIM_IC_Start_IT+0x1cc>
 8006508:	a201      	add	r2, pc, #4	; (adr r2, 8006510 <HAL_TIM_IC_Start_IT+0x150>)
 800650a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650e:	bf00      	nop
 8006510:	08006545 	.word	0x08006545
 8006514:	0800658d 	.word	0x0800658d
 8006518:	0800658d 	.word	0x0800658d
 800651c:	0800658d 	.word	0x0800658d
 8006520:	08006557 	.word	0x08006557
 8006524:	0800658d 	.word	0x0800658d
 8006528:	0800658d 	.word	0x0800658d
 800652c:	0800658d 	.word	0x0800658d
 8006530:	08006569 	.word	0x08006569
 8006534:	0800658d 	.word	0x0800658d
 8006538:	0800658d 	.word	0x0800658d
 800653c:	0800658d 	.word	0x0800658d
 8006540:	0800657b 	.word	0x0800657b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68da      	ldr	r2, [r3, #12]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f042 0202 	orr.w	r2, r2, #2
 8006552:	60da      	str	r2, [r3, #12]
      break;
 8006554:	e01d      	b.n	8006592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68da      	ldr	r2, [r3, #12]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f042 0204 	orr.w	r2, r2, #4
 8006564:	60da      	str	r2, [r3, #12]
      break;
 8006566:	e014      	b.n	8006592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f042 0208 	orr.w	r2, r2, #8
 8006576:	60da      	str	r2, [r3, #12]
      break;
 8006578:	e00b      	b.n	8006592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f042 0210 	orr.w	r2, r2, #16
 8006588:	60da      	str	r2, [r3, #12]
      break;
 800658a:	e002      	b.n	8006592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	73fb      	strb	r3, [r7, #15]
      break;
 8006590:	bf00      	nop
  }

  if (status == HAL_OK)
 8006592:	7bfb      	ldrb	r3, [r7, #15]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d144      	bne.n	8006622 <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2201      	movs	r2, #1
 800659e:	6839      	ldr	r1, [r7, #0]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f001 f973 	bl	800788c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a20      	ldr	r2, [pc, #128]	; (800662c <HAL_TIM_IC_Start_IT+0x26c>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d018      	beq.n	80065e2 <HAL_TIM_IC_Start_IT+0x222>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065b8:	d013      	beq.n	80065e2 <HAL_TIM_IC_Start_IT+0x222>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a1c      	ldr	r2, [pc, #112]	; (8006630 <HAL_TIM_IC_Start_IT+0x270>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d00e      	beq.n	80065e2 <HAL_TIM_IC_Start_IT+0x222>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a1a      	ldr	r2, [pc, #104]	; (8006634 <HAL_TIM_IC_Start_IT+0x274>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d009      	beq.n	80065e2 <HAL_TIM_IC_Start_IT+0x222>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a19      	ldr	r2, [pc, #100]	; (8006638 <HAL_TIM_IC_Start_IT+0x278>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d004      	beq.n	80065e2 <HAL_TIM_IC_Start_IT+0x222>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a17      	ldr	r2, [pc, #92]	; (800663c <HAL_TIM_IC_Start_IT+0x27c>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d115      	bne.n	800660e <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	4b15      	ldr	r3, [pc, #84]	; (8006640 <HAL_TIM_IC_Start_IT+0x280>)
 80065ea:	4013      	ands	r3, r2
 80065ec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b06      	cmp	r3, #6
 80065f2:	d015      	beq.n	8006620 <HAL_TIM_IC_Start_IT+0x260>
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065fa:	d011      	beq.n	8006620 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f042 0201 	orr.w	r2, r2, #1
 800660a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660c:	e008      	b.n	8006620 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	601a      	str	r2, [r3, #0]
 800661e:	e000      	b.n	8006622 <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006620:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006622:	7bfb      	ldrb	r3, [r7, #15]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40012c00 	.word	0x40012c00
 8006630:	40000400 	.word	0x40000400
 8006634:	40000800 	.word	0x40000800
 8006638:	40013400 	.word	0x40013400
 800663c:	40014000 	.word	0x40014000
 8006640:	00010007 	.word	0x00010007

08006644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d122      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b02      	cmp	r3, #2
 8006666:	d11b      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f06f 0202 	mvn.w	r2, #2
 8006670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	f003 0303 	and.w	r3, r3, #3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7fa faa0 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 800668c:	e005      	b.n	800669a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 fbc0 	bl	8006e14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fbc7 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d122      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d11b      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0204 	mvn.w	r2, #4
 80066c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2202      	movs	r2, #2
 80066ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fa fa76 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 80066e0:	e005      	b.n	80066ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fb96 	bl	8006e14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fb9d 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d122      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b08      	cmp	r3, #8
 800670e:	d11b      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f06f 0208 	mvn.w	r2, #8
 8006718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2204      	movs	r2, #4
 800671e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7fa fa4c 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8006734:	e005      	b.n	8006742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fb6c 	bl	8006e14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fb73 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b10      	cmp	r3, #16
 8006754:	d122      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b10      	cmp	r3, #16
 8006762:	d11b      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0210 	mvn.w	r2, #16
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2208      	movs	r2, #8
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f7fa fa22 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fb42 	bl	8006e14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fb49 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d10e      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d107      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0201 	mvn.w	r2, #1
 80067c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fb1c 	bl	8006e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d2:	2b80      	cmp	r3, #128	; 0x80
 80067d4:	d10e      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e0:	2b80      	cmp	r3, #128	; 0x80
 80067e2:	d107      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 f8fc 	bl	80079ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006802:	d10e      	bne.n	8006822 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680e:	2b80      	cmp	r3, #128	; 0x80
 8006810:	d107      	bne.n	8006822 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800681a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f001 f8ef 	bl	8007a00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800682c:	2b40      	cmp	r3, #64	; 0x40
 800682e:	d10e      	bne.n	800684e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683a:	2b40      	cmp	r3, #64	; 0x40
 800683c:	d107      	bne.n	800684e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 faf7 	bl	8006e3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	f003 0320 	and.w	r3, r3, #32
 8006858:	2b20      	cmp	r3, #32
 800685a:	d10e      	bne.n	800687a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b20      	cmp	r3, #32
 8006868:	d107      	bne.n	800687a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f06f 0220 	mvn.w	r2, #32
 8006872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f001 f8af 	bl	80079d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800687a:	bf00      	nop
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b086      	sub	sp, #24
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800688e:	2300      	movs	r3, #0
 8006890:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006898:	2b01      	cmp	r3, #1
 800689a:	d101      	bne.n	80068a0 <HAL_TIM_IC_ConfigChannel+0x1e>
 800689c:	2302      	movs	r3, #2
 800689e:	e088      	b.n	80069b2 <HAL_TIM_IC_ConfigChannel+0x130>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d11b      	bne.n	80068e6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	6819      	ldr	r1, [r3, #0]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f000 fe2d 	bl	800751c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	699a      	ldr	r2, [r3, #24]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f022 020c 	bic.w	r2, r2, #12
 80068d0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6999      	ldr	r1, [r3, #24]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	689a      	ldr	r2, [r3, #8]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	619a      	str	r2, [r3, #24]
 80068e4:	e060      	b.n	80069a8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d11c      	bne.n	8006926 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	6819      	ldr	r1, [r3, #0]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	685a      	ldr	r2, [r3, #4]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	f000 fea5 	bl	800764a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	699a      	ldr	r2, [r3, #24]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800690e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6999      	ldr	r1, [r3, #24]
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	021a      	lsls	r2, r3, #8
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	619a      	str	r2, [r3, #24]
 8006924:	e040      	b.n	80069a8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2b08      	cmp	r3, #8
 800692a:	d11b      	bne.n	8006964 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	6819      	ldr	r1, [r3, #0]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	f000 fef2 	bl	8007724 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	69da      	ldr	r2, [r3, #28]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 020c 	bic.w	r2, r2, #12
 800694e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	69d9      	ldr	r1, [r3, #28]
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	689a      	ldr	r2, [r3, #8]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	61da      	str	r2, [r3, #28]
 8006962:	e021      	b.n	80069a8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2b0c      	cmp	r3, #12
 8006968:	d11c      	bne.n	80069a4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	6819      	ldr	r1, [r3, #0]
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	685a      	ldr	r2, [r3, #4]
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	f000 ff0f 	bl	800779c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	69da      	ldr	r2, [r3, #28]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800698c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69d9      	ldr	r1, [r3, #28]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	021a      	lsls	r2, r3, #8
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	61da      	str	r2, [r3, #28]
 80069a2:	e001      	b.n	80069a8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069c8:	2300      	movs	r3, #0
 80069ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d101      	bne.n	80069da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069d6:	2302      	movs	r3, #2
 80069d8:	e0ff      	b.n	8006bda <HAL_TIM_PWM_ConfigChannel+0x21e>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2201      	movs	r2, #1
 80069de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b14      	cmp	r3, #20
 80069e6:	f200 80f0 	bhi.w	8006bca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80069ea:	a201      	add	r2, pc, #4	; (adr r2, 80069f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f0:	08006a45 	.word	0x08006a45
 80069f4:	08006bcb 	.word	0x08006bcb
 80069f8:	08006bcb 	.word	0x08006bcb
 80069fc:	08006bcb 	.word	0x08006bcb
 8006a00:	08006a85 	.word	0x08006a85
 8006a04:	08006bcb 	.word	0x08006bcb
 8006a08:	08006bcb 	.word	0x08006bcb
 8006a0c:	08006bcb 	.word	0x08006bcb
 8006a10:	08006ac7 	.word	0x08006ac7
 8006a14:	08006bcb 	.word	0x08006bcb
 8006a18:	08006bcb 	.word	0x08006bcb
 8006a1c:	08006bcb 	.word	0x08006bcb
 8006a20:	08006b07 	.word	0x08006b07
 8006a24:	08006bcb 	.word	0x08006bcb
 8006a28:	08006bcb 	.word	0x08006bcb
 8006a2c:	08006bcb 	.word	0x08006bcb
 8006a30:	08006b49 	.word	0x08006b49
 8006a34:	08006bcb 	.word	0x08006bcb
 8006a38:	08006bcb 	.word	0x08006bcb
 8006a3c:	08006bcb 	.word	0x08006bcb
 8006a40:	08006b89 	.word	0x08006b89
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68b9      	ldr	r1, [r7, #8]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 fa90 	bl	8006f70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699a      	ldr	r2, [r3, #24]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0208 	orr.w	r2, r2, #8
 8006a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699a      	ldr	r2, [r3, #24]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f022 0204 	bic.w	r2, r2, #4
 8006a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	6999      	ldr	r1, [r3, #24]
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	691a      	ldr	r2, [r3, #16]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	619a      	str	r2, [r3, #24]
      break;
 8006a82:	e0a5      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68b9      	ldr	r1, [r7, #8]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 fb00 	bl	8007090 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699a      	ldr	r2, [r3, #24]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699a      	ldr	r2, [r3, #24]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6999      	ldr	r1, [r3, #24]
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	021a      	lsls	r2, r3, #8
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	619a      	str	r2, [r3, #24]
      break;
 8006ac4:	e084      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68b9      	ldr	r1, [r7, #8]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f000 fb69 	bl	80071a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69da      	ldr	r2, [r3, #28]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f042 0208 	orr.w	r2, r2, #8
 8006ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	69da      	ldr	r2, [r3, #28]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f022 0204 	bic.w	r2, r2, #4
 8006af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	69d9      	ldr	r1, [r3, #28]
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	430a      	orrs	r2, r1
 8006b02:	61da      	str	r2, [r3, #28]
      break;
 8006b04:	e064      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68b9      	ldr	r1, [r7, #8]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fbd1 	bl	80072b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	69da      	ldr	r2, [r3, #28]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69d9      	ldr	r1, [r3, #28]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	021a      	lsls	r2, r3, #8
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	430a      	orrs	r2, r1
 8006b44:	61da      	str	r2, [r3, #28]
      break;
 8006b46:	e043      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 fc1a 	bl	8007388 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f042 0208 	orr.w	r2, r2, #8
 8006b62:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 0204 	bic.w	r2, r2, #4
 8006b72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	691a      	ldr	r2, [r3, #16]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006b86:	e023      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68b9      	ldr	r1, [r7, #8]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 fc5e 	bl	8007450 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ba2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	021a      	lsls	r2, r3, #8
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006bc8:	e002      	b.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	75fb      	strb	r3, [r7, #23]
      break;
 8006bce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3718      	adds	r7, #24
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop

08006be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d101      	bne.n	8006c00 <HAL_TIM_ConfigClockSource+0x1c>
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	e0b6      	b.n	8006d6e <HAL_TIM_ConfigClockSource+0x18a>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c3c:	d03e      	beq.n	8006cbc <HAL_TIM_ConfigClockSource+0xd8>
 8006c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c42:	f200 8087 	bhi.w	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c4a:	f000 8086 	beq.w	8006d5a <HAL_TIM_ConfigClockSource+0x176>
 8006c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c52:	d87f      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c54:	2b70      	cmp	r3, #112	; 0x70
 8006c56:	d01a      	beq.n	8006c8e <HAL_TIM_ConfigClockSource+0xaa>
 8006c58:	2b70      	cmp	r3, #112	; 0x70
 8006c5a:	d87b      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c5c:	2b60      	cmp	r3, #96	; 0x60
 8006c5e:	d050      	beq.n	8006d02 <HAL_TIM_ConfigClockSource+0x11e>
 8006c60:	2b60      	cmp	r3, #96	; 0x60
 8006c62:	d877      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c64:	2b50      	cmp	r3, #80	; 0x50
 8006c66:	d03c      	beq.n	8006ce2 <HAL_TIM_ConfigClockSource+0xfe>
 8006c68:	2b50      	cmp	r3, #80	; 0x50
 8006c6a:	d873      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c6c:	2b40      	cmp	r3, #64	; 0x40
 8006c6e:	d058      	beq.n	8006d22 <HAL_TIM_ConfigClockSource+0x13e>
 8006c70:	2b40      	cmp	r3, #64	; 0x40
 8006c72:	d86f      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c74:	2b30      	cmp	r3, #48	; 0x30
 8006c76:	d064      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x15e>
 8006c78:	2b30      	cmp	r3, #48	; 0x30
 8006c7a:	d86b      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c7c:	2b20      	cmp	r3, #32
 8006c7e:	d060      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x15e>
 8006c80:	2b20      	cmp	r3, #32
 8006c82:	d867      	bhi.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d05c      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x15e>
 8006c88:	2b10      	cmp	r3, #16
 8006c8a:	d05a      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x15e>
 8006c8c:	e062      	b.n	8006d54 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	6899      	ldr	r1, [r3, #8]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	f000 fdd5 	bl	800784c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68ba      	ldr	r2, [r7, #8]
 8006cb8:	609a      	str	r2, [r3, #8]
      break;
 8006cba:	e04f      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6818      	ldr	r0, [r3, #0]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	6899      	ldr	r1, [r3, #8]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	f000 fdbe 	bl	800784c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cde:	609a      	str	r2, [r3, #8]
      break;
 8006ce0:	e03c      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6818      	ldr	r0, [r3, #0]
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	6859      	ldr	r1, [r3, #4]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	461a      	mov	r2, r3
 8006cf0:	f000 fc7c 	bl	80075ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2150      	movs	r1, #80	; 0x50
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f000 fd8b 	bl	8007816 <TIM_ITRx_SetConfig>
      break;
 8006d00:	e02c      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6818      	ldr	r0, [r3, #0]
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	6859      	ldr	r1, [r3, #4]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	f000 fcd8 	bl	80076c4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2160      	movs	r1, #96	; 0x60
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 fd7b 	bl	8007816 <TIM_ITRx_SetConfig>
      break;
 8006d20:	e01c      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6818      	ldr	r0, [r3, #0]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	6859      	ldr	r1, [r3, #4]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	f000 fc5c 	bl	80075ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2140      	movs	r1, #64	; 0x40
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f000 fd6b 	bl	8007816 <TIM_ITRx_SetConfig>
      break;
 8006d40:	e00c      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	4610      	mov	r0, r2
 8006d4e:	f000 fd62 	bl	8007816 <TIM_ITRx_SetConfig>
      break;
 8006d52:	e003      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	73fb      	strb	r3, [r7, #15]
      break;
 8006d58:	e000      	b.n	8006d5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006d5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
	...

08006d78 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b0c      	cmp	r3, #12
 8006d8a:	d831      	bhi.n	8006df0 <HAL_TIM_ReadCapturedValue+0x78>
 8006d8c:	a201      	add	r2, pc, #4	; (adr r2, 8006d94 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d92:	bf00      	nop
 8006d94:	08006dc9 	.word	0x08006dc9
 8006d98:	08006df1 	.word	0x08006df1
 8006d9c:	08006df1 	.word	0x08006df1
 8006da0:	08006df1 	.word	0x08006df1
 8006da4:	08006dd3 	.word	0x08006dd3
 8006da8:	08006df1 	.word	0x08006df1
 8006dac:	08006df1 	.word	0x08006df1
 8006db0:	08006df1 	.word	0x08006df1
 8006db4:	08006ddd 	.word	0x08006ddd
 8006db8:	08006df1 	.word	0x08006df1
 8006dbc:	08006df1 	.word	0x08006df1
 8006dc0:	08006df1 	.word	0x08006df1
 8006dc4:	08006de7 	.word	0x08006de7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dce:	60fb      	str	r3, [r7, #12]

      break;
 8006dd0:	e00f      	b.n	8006df2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd8:	60fb      	str	r3, [r7, #12]

      break;
 8006dda:	e00a      	b.n	8006df2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de2:	60fb      	str	r3, [r7, #12]

      break;
 8006de4:	e005      	b.n	8006df2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dec:	60fb      	str	r3, [r7, #12]

      break;
 8006dee:	e000      	b.n	8006df2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006df0:	bf00      	nop
  }

  return tmpreg;
 8006df2:	68fb      	ldr	r3, [r7, #12]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a3c      	ldr	r2, [pc, #240]	; (8006f54 <TIM_Base_SetConfig+0x104>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d00f      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e6e:	d00b      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a39      	ldr	r2, [pc, #228]	; (8006f58 <TIM_Base_SetConfig+0x108>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d007      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a38      	ldr	r2, [pc, #224]	; (8006f5c <TIM_Base_SetConfig+0x10c>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a37      	ldr	r2, [pc, #220]	; (8006f60 <TIM_Base_SetConfig+0x110>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d108      	bne.n	8006e9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a2d      	ldr	r2, [pc, #180]	; (8006f54 <TIM_Base_SetConfig+0x104>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d01b      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ea8:	d017      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a2a      	ldr	r2, [pc, #168]	; (8006f58 <TIM_Base_SetConfig+0x108>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d013      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a29      	ldr	r2, [pc, #164]	; (8006f5c <TIM_Base_SetConfig+0x10c>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d00f      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a28      	ldr	r2, [pc, #160]	; (8006f60 <TIM_Base_SetConfig+0x110>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d00b      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a27      	ldr	r2, [pc, #156]	; (8006f64 <TIM_Base_SetConfig+0x114>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d007      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a26      	ldr	r2, [pc, #152]	; (8006f68 <TIM_Base_SetConfig+0x118>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d003      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a25      	ldr	r2, [pc, #148]	; (8006f6c <TIM_Base_SetConfig+0x11c>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d108      	bne.n	8006eec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a10      	ldr	r2, [pc, #64]	; (8006f54 <TIM_Base_SetConfig+0x104>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00f      	beq.n	8006f38 <TIM_Base_SetConfig+0xe8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a11      	ldr	r2, [pc, #68]	; (8006f60 <TIM_Base_SetConfig+0x110>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d00b      	beq.n	8006f38 <TIM_Base_SetConfig+0xe8>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a10      	ldr	r2, [pc, #64]	; (8006f64 <TIM_Base_SetConfig+0x114>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d007      	beq.n	8006f38 <TIM_Base_SetConfig+0xe8>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a0f      	ldr	r2, [pc, #60]	; (8006f68 <TIM_Base_SetConfig+0x118>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d003      	beq.n	8006f38 <TIM_Base_SetConfig+0xe8>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a0e      	ldr	r2, [pc, #56]	; (8006f6c <TIM_Base_SetConfig+0x11c>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d103      	bne.n	8006f40 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	691a      	ldr	r2, [r3, #16]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	615a      	str	r2, [r3, #20]
}
 8006f46:	bf00      	nop
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40012c00 	.word	0x40012c00
 8006f58:	40000400 	.word	0x40000400
 8006f5c:	40000800 	.word	0x40000800
 8006f60:	40013400 	.word	0x40013400
 8006f64:	40014000 	.word	0x40014000
 8006f68:	40014400 	.word	0x40014400
 8006f6c:	40014800 	.word	0x40014800

08006f70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	f023 0201 	bic.w	r2, r3, #1
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0303 	bic.w	r3, r3, #3
 8006faa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f023 0302 	bic.w	r3, r3, #2
 8006fbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a2c      	ldr	r2, [pc, #176]	; (800707c <TIM_OC1_SetConfig+0x10c>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d00f      	beq.n	8006ff0 <TIM_OC1_SetConfig+0x80>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a2b      	ldr	r2, [pc, #172]	; (8007080 <TIM_OC1_SetConfig+0x110>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d00b      	beq.n	8006ff0 <TIM_OC1_SetConfig+0x80>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a2a      	ldr	r2, [pc, #168]	; (8007084 <TIM_OC1_SetConfig+0x114>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d007      	beq.n	8006ff0 <TIM_OC1_SetConfig+0x80>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a29      	ldr	r2, [pc, #164]	; (8007088 <TIM_OC1_SetConfig+0x118>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d003      	beq.n	8006ff0 <TIM_OC1_SetConfig+0x80>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a28      	ldr	r2, [pc, #160]	; (800708c <TIM_OC1_SetConfig+0x11c>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d10c      	bne.n	800700a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f023 0308 	bic.w	r3, r3, #8
 8006ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f023 0304 	bic.w	r3, r3, #4
 8007008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a1b      	ldr	r2, [pc, #108]	; (800707c <TIM_OC1_SetConfig+0x10c>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d00f      	beq.n	8007032 <TIM_OC1_SetConfig+0xc2>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a1a      	ldr	r2, [pc, #104]	; (8007080 <TIM_OC1_SetConfig+0x110>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d00b      	beq.n	8007032 <TIM_OC1_SetConfig+0xc2>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a19      	ldr	r2, [pc, #100]	; (8007084 <TIM_OC1_SetConfig+0x114>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d007      	beq.n	8007032 <TIM_OC1_SetConfig+0xc2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a18      	ldr	r2, [pc, #96]	; (8007088 <TIM_OC1_SetConfig+0x118>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d003      	beq.n	8007032 <TIM_OC1_SetConfig+0xc2>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a17      	ldr	r2, [pc, #92]	; (800708c <TIM_OC1_SetConfig+0x11c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d111      	bne.n	8007056 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007038:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007040:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	4313      	orrs	r3, r2
 800704a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	699b      	ldr	r3, [r3, #24]
 8007050:	693a      	ldr	r2, [r7, #16]
 8007052:	4313      	orrs	r3, r2
 8007054:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	693a      	ldr	r2, [r7, #16]
 800705a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	621a      	str	r2, [r3, #32]
}
 8007070:	bf00      	nop
 8007072:	371c      	adds	r7, #28
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	40012c00 	.word	0x40012c00
 8007080:	40013400 	.word	0x40013400
 8007084:	40014000 	.word	0x40014000
 8007088:	40014400 	.word	0x40014400
 800708c:	40014800 	.word	0x40014800

08007090 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007090:	b480      	push	{r7}
 8007092:	b087      	sub	sp, #28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	f023 0210 	bic.w	r2, r3, #16
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	021b      	lsls	r3, r3, #8
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f023 0320 	bic.w	r3, r3, #32
 80070de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	011b      	lsls	r3, r3, #4
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a28      	ldr	r2, [pc, #160]	; (8007190 <TIM_OC2_SetConfig+0x100>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d003      	beq.n	80070fc <TIM_OC2_SetConfig+0x6c>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a27      	ldr	r2, [pc, #156]	; (8007194 <TIM_OC2_SetConfig+0x104>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d10d      	bne.n	8007118 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007102:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	011b      	lsls	r3, r3, #4
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	4313      	orrs	r3, r2
 800710e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007116:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a1d      	ldr	r2, [pc, #116]	; (8007190 <TIM_OC2_SetConfig+0x100>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d00f      	beq.n	8007140 <TIM_OC2_SetConfig+0xb0>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a1c      	ldr	r2, [pc, #112]	; (8007194 <TIM_OC2_SetConfig+0x104>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d00b      	beq.n	8007140 <TIM_OC2_SetConfig+0xb0>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a1b      	ldr	r2, [pc, #108]	; (8007198 <TIM_OC2_SetConfig+0x108>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d007      	beq.n	8007140 <TIM_OC2_SetConfig+0xb0>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a1a      	ldr	r2, [pc, #104]	; (800719c <TIM_OC2_SetConfig+0x10c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d003      	beq.n	8007140 <TIM_OC2_SetConfig+0xb0>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a19      	ldr	r2, [pc, #100]	; (80071a0 <TIM_OC2_SetConfig+0x110>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d113      	bne.n	8007168 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007146:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800714e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	695b      	ldr	r3, [r3, #20]
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	4313      	orrs	r3, r2
 800715a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	621a      	str	r2, [r3, #32]
}
 8007182:	bf00      	nop
 8007184:	371c      	adds	r7, #28
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	40012c00 	.word	0x40012c00
 8007194:	40013400 	.word	0x40013400
 8007198:	40014000 	.word	0x40014000
 800719c:	40014400 	.word	0x40014400
 80071a0:	40014800 	.word	0x40014800

080071a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0303 	bic.w	r3, r3, #3
 80071de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	021b      	lsls	r3, r3, #8
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a27      	ldr	r2, [pc, #156]	; (80072a0 <TIM_OC3_SetConfig+0xfc>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d003      	beq.n	800720e <TIM_OC3_SetConfig+0x6a>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a26      	ldr	r2, [pc, #152]	; (80072a4 <TIM_OC3_SetConfig+0x100>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d10d      	bne.n	800722a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007214:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	021b      	lsls	r3, r3, #8
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007228:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a1c      	ldr	r2, [pc, #112]	; (80072a0 <TIM_OC3_SetConfig+0xfc>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d00f      	beq.n	8007252 <TIM_OC3_SetConfig+0xae>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a1b      	ldr	r2, [pc, #108]	; (80072a4 <TIM_OC3_SetConfig+0x100>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d00b      	beq.n	8007252 <TIM_OC3_SetConfig+0xae>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a1a      	ldr	r2, [pc, #104]	; (80072a8 <TIM_OC3_SetConfig+0x104>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d007      	beq.n	8007252 <TIM_OC3_SetConfig+0xae>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a19      	ldr	r2, [pc, #100]	; (80072ac <TIM_OC3_SetConfig+0x108>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d003      	beq.n	8007252 <TIM_OC3_SetConfig+0xae>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a18      	ldr	r2, [pc, #96]	; (80072b0 <TIM_OC3_SetConfig+0x10c>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d113      	bne.n	800727a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	011b      	lsls	r3, r3, #4
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	4313      	orrs	r3, r2
 800726c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	011b      	lsls	r3, r3, #4
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	4313      	orrs	r3, r2
 8007278:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	621a      	str	r2, [r3, #32]
}
 8007294:	bf00      	nop
 8007296:	371c      	adds	r7, #28
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr
 80072a0:	40012c00 	.word	0x40012c00
 80072a4:	40013400 	.word	0x40013400
 80072a8:	40014000 	.word	0x40014000
 80072ac:	40014400 	.word	0x40014400
 80072b0:	40014800 	.word	0x40014800

080072b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b087      	sub	sp, #28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	021b      	lsls	r3, r3, #8
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007302:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	031b      	lsls	r3, r3, #12
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	4313      	orrs	r3, r2
 800730e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a18      	ldr	r2, [pc, #96]	; (8007374 <TIM_OC4_SetConfig+0xc0>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d00f      	beq.n	8007338 <TIM_OC4_SetConfig+0x84>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a17      	ldr	r2, [pc, #92]	; (8007378 <TIM_OC4_SetConfig+0xc4>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d00b      	beq.n	8007338 <TIM_OC4_SetConfig+0x84>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	4a16      	ldr	r2, [pc, #88]	; (800737c <TIM_OC4_SetConfig+0xc8>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d007      	beq.n	8007338 <TIM_OC4_SetConfig+0x84>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a15      	ldr	r2, [pc, #84]	; (8007380 <TIM_OC4_SetConfig+0xcc>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d003      	beq.n	8007338 <TIM_OC4_SetConfig+0x84>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a14      	ldr	r2, [pc, #80]	; (8007384 <TIM_OC4_SetConfig+0xd0>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d109      	bne.n	800734c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800733e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	695b      	ldr	r3, [r3, #20]
 8007344:	019b      	lsls	r3, r3, #6
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	4313      	orrs	r3, r2
 800734a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	697a      	ldr	r2, [r7, #20]
 8007350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685a      	ldr	r2, [r3, #4]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	621a      	str	r2, [r3, #32]
}
 8007366:	bf00      	nop
 8007368:	371c      	adds	r7, #28
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	40012c00 	.word	0x40012c00
 8007378:	40013400 	.word	0x40013400
 800737c:	40014000 	.word	0x40014000
 8007380:	40014400 	.word	0x40014400
 8007384:	40014800 	.word	0x40014800

08007388 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80073cc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	041b      	lsls	r3, r3, #16
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a17      	ldr	r2, [pc, #92]	; (800743c <TIM_OC5_SetConfig+0xb4>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d00f      	beq.n	8007402 <TIM_OC5_SetConfig+0x7a>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a16      	ldr	r2, [pc, #88]	; (8007440 <TIM_OC5_SetConfig+0xb8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d00b      	beq.n	8007402 <TIM_OC5_SetConfig+0x7a>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a15      	ldr	r2, [pc, #84]	; (8007444 <TIM_OC5_SetConfig+0xbc>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d007      	beq.n	8007402 <TIM_OC5_SetConfig+0x7a>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a14      	ldr	r2, [pc, #80]	; (8007448 <TIM_OC5_SetConfig+0xc0>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d003      	beq.n	8007402 <TIM_OC5_SetConfig+0x7a>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a13      	ldr	r2, [pc, #76]	; (800744c <TIM_OC5_SetConfig+0xc4>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d109      	bne.n	8007416 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007408:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	021b      	lsls	r3, r3, #8
 8007410:	697a      	ldr	r2, [r7, #20]
 8007412:	4313      	orrs	r3, r2
 8007414:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	685a      	ldr	r2, [r3, #4]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	693a      	ldr	r2, [r7, #16]
 800742e:	621a      	str	r2, [r3, #32]
}
 8007430:	bf00      	nop
 8007432:	371c      	adds	r7, #28
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	40012c00 	.word	0x40012c00
 8007440:	40013400 	.word	0x40013400
 8007444:	40014000 	.word	0x40014000
 8007448:	40014400 	.word	0x40014400
 800744c:	40014800 	.word	0x40014800

08007450 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007450:	b480      	push	{r7}
 8007452:	b087      	sub	sp, #28
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a1b      	ldr	r3, [r3, #32]
 800745e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800747e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	021b      	lsls	r3, r3, #8
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	051b      	lsls	r3, r3, #20
 800749e:	693a      	ldr	r2, [r7, #16]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a18      	ldr	r2, [pc, #96]	; (8007508 <TIM_OC6_SetConfig+0xb8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d00f      	beq.n	80074cc <TIM_OC6_SetConfig+0x7c>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a17      	ldr	r2, [pc, #92]	; (800750c <TIM_OC6_SetConfig+0xbc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d00b      	beq.n	80074cc <TIM_OC6_SetConfig+0x7c>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a16      	ldr	r2, [pc, #88]	; (8007510 <TIM_OC6_SetConfig+0xc0>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d007      	beq.n	80074cc <TIM_OC6_SetConfig+0x7c>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a15      	ldr	r2, [pc, #84]	; (8007514 <TIM_OC6_SetConfig+0xc4>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d003      	beq.n	80074cc <TIM_OC6_SetConfig+0x7c>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	4a14      	ldr	r2, [pc, #80]	; (8007518 <TIM_OC6_SetConfig+0xc8>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d109      	bne.n	80074e0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	695b      	ldr	r3, [r3, #20]
 80074d8:	029b      	lsls	r3, r3, #10
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	4313      	orrs	r3, r2
 80074de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685a      	ldr	r2, [r3, #4]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	693a      	ldr	r2, [r7, #16]
 80074f8:	621a      	str	r2, [r3, #32]
}
 80074fa:	bf00      	nop
 80074fc:	371c      	adds	r7, #28
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40012c00 	.word	0x40012c00
 800750c:	40013400 	.word	0x40013400
 8007510:	40014000 	.word	0x40014000
 8007514:	40014400 	.word	0x40014400
 8007518:	40014800 	.word	0x40014800

0800751c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800751c:	b480      	push	{r7}
 800751e:	b087      	sub	sp, #28
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	607a      	str	r2, [r7, #4]
 8007528:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6a1b      	ldr	r3, [r3, #32]
 800752e:	f023 0201 	bic.w	r2, r3, #1
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6a1b      	ldr	r3, [r3, #32]
 8007540:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	4a24      	ldr	r2, [pc, #144]	; (80075d8 <TIM_TI1_SetConfig+0xbc>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d013      	beq.n	8007572 <TIM_TI1_SetConfig+0x56>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007550:	d00f      	beq.n	8007572 <TIM_TI1_SetConfig+0x56>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	4a21      	ldr	r2, [pc, #132]	; (80075dc <TIM_TI1_SetConfig+0xc0>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d00b      	beq.n	8007572 <TIM_TI1_SetConfig+0x56>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	4a20      	ldr	r2, [pc, #128]	; (80075e0 <TIM_TI1_SetConfig+0xc4>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d007      	beq.n	8007572 <TIM_TI1_SetConfig+0x56>
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	4a1f      	ldr	r2, [pc, #124]	; (80075e4 <TIM_TI1_SetConfig+0xc8>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d003      	beq.n	8007572 <TIM_TI1_SetConfig+0x56>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4a1e      	ldr	r2, [pc, #120]	; (80075e8 <TIM_TI1_SetConfig+0xcc>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d101      	bne.n	8007576 <TIM_TI1_SetConfig+0x5a>
 8007572:	2301      	movs	r3, #1
 8007574:	e000      	b.n	8007578 <TIM_TI1_SetConfig+0x5c>
 8007576:	2300      	movs	r3, #0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d008      	beq.n	800758e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	f023 0303 	bic.w	r3, r3, #3
 8007582:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4313      	orrs	r3, r2
 800758a:	617b      	str	r3, [r7, #20]
 800758c:	e003      	b.n	8007596 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	f043 0301 	orr.w	r3, r3, #1
 8007594:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800759c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	011b      	lsls	r3, r3, #4
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	f023 030a 	bic.w	r3, r3, #10
 80075b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	f003 030a 	and.w	r3, r3, #10
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	621a      	str	r2, [r3, #32]
}
 80075ca:	bf00      	nop
 80075cc:	371c      	adds	r7, #28
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	40012c00 	.word	0x40012c00
 80075dc:	40000400 	.word	0x40000400
 80075e0:	40000800 	.word	0x40000800
 80075e4:	40013400 	.word	0x40013400
 80075e8:	40014000 	.word	0x40014000

080075ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	f023 0201 	bic.w	r2, r3, #1
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	011b      	lsls	r3, r3, #4
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	4313      	orrs	r3, r2
 8007620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f023 030a 	bic.w	r3, r3, #10
 8007628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4313      	orrs	r3, r2
 8007630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	621a      	str	r2, [r3, #32]
}
 800763e:	bf00      	nop
 8007640:	371c      	adds	r7, #28
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800764a:	b480      	push	{r7}
 800764c:	b087      	sub	sp, #28
 800764e:	af00      	add	r7, sp, #0
 8007650:	60f8      	str	r0, [r7, #12]
 8007652:	60b9      	str	r1, [r7, #8]
 8007654:	607a      	str	r2, [r7, #4]
 8007656:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6a1b      	ldr	r3, [r3, #32]
 800765c:	f023 0210 	bic.w	r2, r3, #16
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007676:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	021b      	lsls	r3, r3, #8
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	4313      	orrs	r3, r2
 8007680:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007688:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	031b      	lsls	r3, r3, #12
 800768e:	b29b      	uxth	r3, r3
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	4313      	orrs	r3, r2
 8007694:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800769c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	011b      	lsls	r3, r3, #4
 80076a2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80076a6:	693a      	ldr	r2, [r7, #16]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	621a      	str	r2, [r3, #32]
}
 80076b8:	bf00      	nop
 80076ba:	371c      	adds	r7, #28
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b087      	sub	sp, #28
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	f023 0210 	bic.w	r2, r3, #16
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	031b      	lsls	r3, r3, #12
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007700:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	011b      	lsls	r3, r3, #4
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	4313      	orrs	r3, r2
 800770a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	621a      	str	r2, [r3, #32]
}
 8007718:	bf00      	nop
 800771a:	371c      	adds	r7, #28
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007724:	b480      	push	{r7}
 8007726:	b087      	sub	sp, #28
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	69db      	ldr	r3, [r3, #28]
 8007742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6a1b      	ldr	r3, [r3, #32]
 8007748:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	f023 0303 	bic.w	r3, r3, #3
 8007750:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4313      	orrs	r3, r2
 8007758:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007760:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	011b      	lsls	r3, r3, #4
 8007766:	b2db      	uxtb	r3, r3
 8007768:	697a      	ldr	r2, [r7, #20]
 800776a:	4313      	orrs	r3, r2
 800776c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007774:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	021b      	lsls	r3, r3, #8
 800777a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	4313      	orrs	r3, r2
 8007782:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	621a      	str	r2, [r3, #32]
}
 8007790:	bf00      	nop
 8007792:	371c      	adds	r7, #28
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800779c:	b480      	push	{r7}
 800779e:	b087      	sub	sp, #28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
 80077a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6a1b      	ldr	r3, [r3, #32]
 80077c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	021b      	lsls	r3, r3, #8
 80077ce:	697a      	ldr	r2, [r7, #20]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	031b      	lsls	r3, r3, #12
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80077ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	031b      	lsls	r3, r3, #12
 80077f4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	621a      	str	r2, [r3, #32]
}
 800780a:	bf00      	nop
 800780c:	371c      	adds	r7, #28
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr

08007816 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007816:	b480      	push	{r7}
 8007818:	b085      	sub	sp, #20
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
 800781e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	4313      	orrs	r3, r2
 8007834:	f043 0307 	orr.w	r3, r3, #7
 8007838:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	609a      	str	r2, [r3, #8]
}
 8007840:	bf00      	nop
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800784c:	b480      	push	{r7}
 800784e:	b087      	sub	sp, #28
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	021a      	lsls	r2, r3, #8
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	431a      	orrs	r2, r3
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	4313      	orrs	r3, r2
 8007874:	697a      	ldr	r2, [r7, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	609a      	str	r2, [r3, #8]
}
 8007880:	bf00      	nop
 8007882:	371c      	adds	r7, #28
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800788c:	b480      	push	{r7}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f003 031f 	and.w	r3, r3, #31
 800789e:	2201      	movs	r2, #1
 80078a0:	fa02 f303 	lsl.w	r3, r2, r3
 80078a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6a1a      	ldr	r2, [r3, #32]
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	43db      	mvns	r3, r3
 80078ae:	401a      	ands	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6a1a      	ldr	r2, [r3, #32]
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	f003 031f 	and.w	r3, r3, #31
 80078be:	6879      	ldr	r1, [r7, #4]
 80078c0:	fa01 f303 	lsl.w	r3, r1, r3
 80078c4:	431a      	orrs	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	621a      	str	r2, [r3, #32]
}
 80078ca:	bf00      	nop
 80078cc:	371c      	adds	r7, #28
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr
	...

080078d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078d8:	b480      	push	{r7}
 80078da:	b085      	sub	sp, #20
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d101      	bne.n	80078f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078ec:	2302      	movs	r3, #2
 80078ee:	e063      	b.n	80079b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a2b      	ldr	r2, [pc, #172]	; (80079c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d004      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a2a      	ldr	r2, [pc, #168]	; (80079c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d108      	bne.n	8007936 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800792a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	4313      	orrs	r3, r2
 8007934:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800793c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	4313      	orrs	r3, r2
 8007946:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a1b      	ldr	r2, [pc, #108]	; (80079c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d018      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007962:	d013      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a18      	ldr	r2, [pc, #96]	; (80079cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d00e      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a17      	ldr	r2, [pc, #92]	; (80079d0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d009      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a12      	ldr	r2, [pc, #72]	; (80079c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d004      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a13      	ldr	r2, [pc, #76]	; (80079d4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d10c      	bne.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007992:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	4313      	orrs	r3, r2
 800799c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	40012c00 	.word	0x40012c00
 80079c8:	40013400 	.word	0x40013400
 80079cc:	40000400 	.word	0x40000400
 80079d0:	40000800 	.word	0x40000800
 80079d4:	40014000 	.word	0x40014000

080079d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079e0:	bf00      	nop
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a08:	bf00      	nop
 8007a0a:	370c      	adds	r7, #12
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b085      	sub	sp, #20
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007a1c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007a20:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	43db      	mvns	r3, r3
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	4013      	ands	r3, r2
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3714      	adds	r7, #20
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr

08007a4a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	f107 0014 	add.w	r0, r7, #20
 8007a58:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007a7c:	2300      	movs	r3, #0
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	370c      	adds	r7, #12
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	b004      	add	sp, #16
 8007a8a:	4770      	bx	lr

08007a8c <__errno>:
 8007a8c:	4b01      	ldr	r3, [pc, #4]	; (8007a94 <__errno+0x8>)
 8007a8e:	6818      	ldr	r0, [r3, #0]
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	20000044 	.word	0x20000044

08007a98 <__libc_init_array>:
 8007a98:	b570      	push	{r4, r5, r6, lr}
 8007a9a:	4d0d      	ldr	r5, [pc, #52]	; (8007ad0 <__libc_init_array+0x38>)
 8007a9c:	4c0d      	ldr	r4, [pc, #52]	; (8007ad4 <__libc_init_array+0x3c>)
 8007a9e:	1b64      	subs	r4, r4, r5
 8007aa0:	10a4      	asrs	r4, r4, #2
 8007aa2:	2600      	movs	r6, #0
 8007aa4:	42a6      	cmp	r6, r4
 8007aa6:	d109      	bne.n	8007abc <__libc_init_array+0x24>
 8007aa8:	4d0b      	ldr	r5, [pc, #44]	; (8007ad8 <__libc_init_array+0x40>)
 8007aaa:	4c0c      	ldr	r4, [pc, #48]	; (8007adc <__libc_init_array+0x44>)
 8007aac:	f001 fbaa 	bl	8009204 <_init>
 8007ab0:	1b64      	subs	r4, r4, r5
 8007ab2:	10a4      	asrs	r4, r4, #2
 8007ab4:	2600      	movs	r6, #0
 8007ab6:	42a6      	cmp	r6, r4
 8007ab8:	d105      	bne.n	8007ac6 <__libc_init_array+0x2e>
 8007aba:	bd70      	pop	{r4, r5, r6, pc}
 8007abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ac0:	4798      	blx	r3
 8007ac2:	3601      	adds	r6, #1
 8007ac4:	e7ee      	b.n	8007aa4 <__libc_init_array+0xc>
 8007ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aca:	4798      	blx	r3
 8007acc:	3601      	adds	r6, #1
 8007ace:	e7f2      	b.n	8007ab6 <__libc_init_array+0x1e>
 8007ad0:	08009318 	.word	0x08009318
 8007ad4:	08009318 	.word	0x08009318
 8007ad8:	08009318 	.word	0x08009318
 8007adc:	0800931c 	.word	0x0800931c

08007ae0 <memset>:
 8007ae0:	4402      	add	r2, r0
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d100      	bne.n	8007aea <memset+0xa>
 8007ae8:	4770      	bx	lr
 8007aea:	f803 1b01 	strb.w	r1, [r3], #1
 8007aee:	e7f9      	b.n	8007ae4 <memset+0x4>

08007af0 <siprintf>:
 8007af0:	b40e      	push	{r1, r2, r3}
 8007af2:	b500      	push	{lr}
 8007af4:	b09c      	sub	sp, #112	; 0x70
 8007af6:	ab1d      	add	r3, sp, #116	; 0x74
 8007af8:	9002      	str	r0, [sp, #8]
 8007afa:	9006      	str	r0, [sp, #24]
 8007afc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b00:	4809      	ldr	r0, [pc, #36]	; (8007b28 <siprintf+0x38>)
 8007b02:	9107      	str	r1, [sp, #28]
 8007b04:	9104      	str	r1, [sp, #16]
 8007b06:	4909      	ldr	r1, [pc, #36]	; (8007b2c <siprintf+0x3c>)
 8007b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b0c:	9105      	str	r1, [sp, #20]
 8007b0e:	6800      	ldr	r0, [r0, #0]
 8007b10:	9301      	str	r3, [sp, #4]
 8007b12:	a902      	add	r1, sp, #8
 8007b14:	f000 f868 	bl	8007be8 <_svfiprintf_r>
 8007b18:	9b02      	ldr	r3, [sp, #8]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	701a      	strb	r2, [r3, #0]
 8007b1e:	b01c      	add	sp, #112	; 0x70
 8007b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b24:	b003      	add	sp, #12
 8007b26:	4770      	bx	lr
 8007b28:	20000044 	.word	0x20000044
 8007b2c:	ffff0208 	.word	0xffff0208

08007b30 <__ssputs_r>:
 8007b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b34:	688e      	ldr	r6, [r1, #8]
 8007b36:	429e      	cmp	r6, r3
 8007b38:	4682      	mov	sl, r0
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	4690      	mov	r8, r2
 8007b3e:	461f      	mov	r7, r3
 8007b40:	d838      	bhi.n	8007bb4 <__ssputs_r+0x84>
 8007b42:	898a      	ldrh	r2, [r1, #12]
 8007b44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b48:	d032      	beq.n	8007bb0 <__ssputs_r+0x80>
 8007b4a:	6825      	ldr	r5, [r4, #0]
 8007b4c:	6909      	ldr	r1, [r1, #16]
 8007b4e:	eba5 0901 	sub.w	r9, r5, r1
 8007b52:	6965      	ldr	r5, [r4, #20]
 8007b54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	444b      	add	r3, r9
 8007b60:	106d      	asrs	r5, r5, #1
 8007b62:	429d      	cmp	r5, r3
 8007b64:	bf38      	it	cc
 8007b66:	461d      	movcc	r5, r3
 8007b68:	0553      	lsls	r3, r2, #21
 8007b6a:	d531      	bpl.n	8007bd0 <__ssputs_r+0xa0>
 8007b6c:	4629      	mov	r1, r5
 8007b6e:	f000 fb63 	bl	8008238 <_malloc_r>
 8007b72:	4606      	mov	r6, r0
 8007b74:	b950      	cbnz	r0, 8007b8c <__ssputs_r+0x5c>
 8007b76:	230c      	movs	r3, #12
 8007b78:	f8ca 3000 	str.w	r3, [sl]
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b82:	81a3      	strh	r3, [r4, #12]
 8007b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b8c:	6921      	ldr	r1, [r4, #16]
 8007b8e:	464a      	mov	r2, r9
 8007b90:	f000 fabe 	bl	8008110 <memcpy>
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b9e:	81a3      	strh	r3, [r4, #12]
 8007ba0:	6126      	str	r6, [r4, #16]
 8007ba2:	6165      	str	r5, [r4, #20]
 8007ba4:	444e      	add	r6, r9
 8007ba6:	eba5 0509 	sub.w	r5, r5, r9
 8007baa:	6026      	str	r6, [r4, #0]
 8007bac:	60a5      	str	r5, [r4, #8]
 8007bae:	463e      	mov	r6, r7
 8007bb0:	42be      	cmp	r6, r7
 8007bb2:	d900      	bls.n	8007bb6 <__ssputs_r+0x86>
 8007bb4:	463e      	mov	r6, r7
 8007bb6:	6820      	ldr	r0, [r4, #0]
 8007bb8:	4632      	mov	r2, r6
 8007bba:	4641      	mov	r1, r8
 8007bbc:	f000 fab6 	bl	800812c <memmove>
 8007bc0:	68a3      	ldr	r3, [r4, #8]
 8007bc2:	1b9b      	subs	r3, r3, r6
 8007bc4:	60a3      	str	r3, [r4, #8]
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	4433      	add	r3, r6
 8007bca:	6023      	str	r3, [r4, #0]
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e7db      	b.n	8007b88 <__ssputs_r+0x58>
 8007bd0:	462a      	mov	r2, r5
 8007bd2:	f000 fba5 	bl	8008320 <_realloc_r>
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	d1e1      	bne.n	8007ba0 <__ssputs_r+0x70>
 8007bdc:	6921      	ldr	r1, [r4, #16]
 8007bde:	4650      	mov	r0, sl
 8007be0:	f000 fabe 	bl	8008160 <_free_r>
 8007be4:	e7c7      	b.n	8007b76 <__ssputs_r+0x46>
	...

08007be8 <_svfiprintf_r>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	4698      	mov	r8, r3
 8007bee:	898b      	ldrh	r3, [r1, #12]
 8007bf0:	061b      	lsls	r3, r3, #24
 8007bf2:	b09d      	sub	sp, #116	; 0x74
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	460d      	mov	r5, r1
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	d50e      	bpl.n	8007c1a <_svfiprintf_r+0x32>
 8007bfc:	690b      	ldr	r3, [r1, #16]
 8007bfe:	b963      	cbnz	r3, 8007c1a <_svfiprintf_r+0x32>
 8007c00:	2140      	movs	r1, #64	; 0x40
 8007c02:	f000 fb19 	bl	8008238 <_malloc_r>
 8007c06:	6028      	str	r0, [r5, #0]
 8007c08:	6128      	str	r0, [r5, #16]
 8007c0a:	b920      	cbnz	r0, 8007c16 <_svfiprintf_r+0x2e>
 8007c0c:	230c      	movs	r3, #12
 8007c0e:	603b      	str	r3, [r7, #0]
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c14:	e0d1      	b.n	8007dba <_svfiprintf_r+0x1d2>
 8007c16:	2340      	movs	r3, #64	; 0x40
 8007c18:	616b      	str	r3, [r5, #20]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c1e:	2320      	movs	r3, #32
 8007c20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c24:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c28:	2330      	movs	r3, #48	; 0x30
 8007c2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007dd4 <_svfiprintf_r+0x1ec>
 8007c2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c32:	f04f 0901 	mov.w	r9, #1
 8007c36:	4623      	mov	r3, r4
 8007c38:	469a      	mov	sl, r3
 8007c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c3e:	b10a      	cbz	r2, 8007c44 <_svfiprintf_r+0x5c>
 8007c40:	2a25      	cmp	r2, #37	; 0x25
 8007c42:	d1f9      	bne.n	8007c38 <_svfiprintf_r+0x50>
 8007c44:	ebba 0b04 	subs.w	fp, sl, r4
 8007c48:	d00b      	beq.n	8007c62 <_svfiprintf_r+0x7a>
 8007c4a:	465b      	mov	r3, fp
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4638      	mov	r0, r7
 8007c52:	f7ff ff6d 	bl	8007b30 <__ssputs_r>
 8007c56:	3001      	adds	r0, #1
 8007c58:	f000 80aa 	beq.w	8007db0 <_svfiprintf_r+0x1c8>
 8007c5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c5e:	445a      	add	r2, fp
 8007c60:	9209      	str	r2, [sp, #36]	; 0x24
 8007c62:	f89a 3000 	ldrb.w	r3, [sl]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f000 80a2 	beq.w	8007db0 <_svfiprintf_r+0x1c8>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c76:	f10a 0a01 	add.w	sl, sl, #1
 8007c7a:	9304      	str	r3, [sp, #16]
 8007c7c:	9307      	str	r3, [sp, #28]
 8007c7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c82:	931a      	str	r3, [sp, #104]	; 0x68
 8007c84:	4654      	mov	r4, sl
 8007c86:	2205      	movs	r2, #5
 8007c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c8c:	4851      	ldr	r0, [pc, #324]	; (8007dd4 <_svfiprintf_r+0x1ec>)
 8007c8e:	f7f8 fa9f 	bl	80001d0 <memchr>
 8007c92:	9a04      	ldr	r2, [sp, #16]
 8007c94:	b9d8      	cbnz	r0, 8007cce <_svfiprintf_r+0xe6>
 8007c96:	06d0      	lsls	r0, r2, #27
 8007c98:	bf44      	itt	mi
 8007c9a:	2320      	movmi	r3, #32
 8007c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ca0:	0711      	lsls	r1, r2, #28
 8007ca2:	bf44      	itt	mi
 8007ca4:	232b      	movmi	r3, #43	; 0x2b
 8007ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007caa:	f89a 3000 	ldrb.w	r3, [sl]
 8007cae:	2b2a      	cmp	r3, #42	; 0x2a
 8007cb0:	d015      	beq.n	8007cde <_svfiprintf_r+0xf6>
 8007cb2:	9a07      	ldr	r2, [sp, #28]
 8007cb4:	4654      	mov	r4, sl
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	f04f 0c0a 	mov.w	ip, #10
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cc2:	3b30      	subs	r3, #48	; 0x30
 8007cc4:	2b09      	cmp	r3, #9
 8007cc6:	d94e      	bls.n	8007d66 <_svfiprintf_r+0x17e>
 8007cc8:	b1b0      	cbz	r0, 8007cf8 <_svfiprintf_r+0x110>
 8007cca:	9207      	str	r2, [sp, #28]
 8007ccc:	e014      	b.n	8007cf8 <_svfiprintf_r+0x110>
 8007cce:	eba0 0308 	sub.w	r3, r0, r8
 8007cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	9304      	str	r3, [sp, #16]
 8007cda:	46a2      	mov	sl, r4
 8007cdc:	e7d2      	b.n	8007c84 <_svfiprintf_r+0x9c>
 8007cde:	9b03      	ldr	r3, [sp, #12]
 8007ce0:	1d19      	adds	r1, r3, #4
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	9103      	str	r1, [sp, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfbb      	ittet	lt
 8007cea:	425b      	neglt	r3, r3
 8007cec:	f042 0202 	orrlt.w	r2, r2, #2
 8007cf0:	9307      	strge	r3, [sp, #28]
 8007cf2:	9307      	strlt	r3, [sp, #28]
 8007cf4:	bfb8      	it	lt
 8007cf6:	9204      	strlt	r2, [sp, #16]
 8007cf8:	7823      	ldrb	r3, [r4, #0]
 8007cfa:	2b2e      	cmp	r3, #46	; 0x2e
 8007cfc:	d10c      	bne.n	8007d18 <_svfiprintf_r+0x130>
 8007cfe:	7863      	ldrb	r3, [r4, #1]
 8007d00:	2b2a      	cmp	r3, #42	; 0x2a
 8007d02:	d135      	bne.n	8007d70 <_svfiprintf_r+0x188>
 8007d04:	9b03      	ldr	r3, [sp, #12]
 8007d06:	1d1a      	adds	r2, r3, #4
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	9203      	str	r2, [sp, #12]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	bfb8      	it	lt
 8007d10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d14:	3402      	adds	r4, #2
 8007d16:	9305      	str	r3, [sp, #20]
 8007d18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007de4 <_svfiprintf_r+0x1fc>
 8007d1c:	7821      	ldrb	r1, [r4, #0]
 8007d1e:	2203      	movs	r2, #3
 8007d20:	4650      	mov	r0, sl
 8007d22:	f7f8 fa55 	bl	80001d0 <memchr>
 8007d26:	b140      	cbz	r0, 8007d3a <_svfiprintf_r+0x152>
 8007d28:	2340      	movs	r3, #64	; 0x40
 8007d2a:	eba0 000a 	sub.w	r0, r0, sl
 8007d2e:	fa03 f000 	lsl.w	r0, r3, r0
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	4303      	orrs	r3, r0
 8007d36:	3401      	adds	r4, #1
 8007d38:	9304      	str	r3, [sp, #16]
 8007d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d3e:	4826      	ldr	r0, [pc, #152]	; (8007dd8 <_svfiprintf_r+0x1f0>)
 8007d40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d44:	2206      	movs	r2, #6
 8007d46:	f7f8 fa43 	bl	80001d0 <memchr>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d038      	beq.n	8007dc0 <_svfiprintf_r+0x1d8>
 8007d4e:	4b23      	ldr	r3, [pc, #140]	; (8007ddc <_svfiprintf_r+0x1f4>)
 8007d50:	bb1b      	cbnz	r3, 8007d9a <_svfiprintf_r+0x1b2>
 8007d52:	9b03      	ldr	r3, [sp, #12]
 8007d54:	3307      	adds	r3, #7
 8007d56:	f023 0307 	bic.w	r3, r3, #7
 8007d5a:	3308      	adds	r3, #8
 8007d5c:	9303      	str	r3, [sp, #12]
 8007d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d60:	4433      	add	r3, r6
 8007d62:	9309      	str	r3, [sp, #36]	; 0x24
 8007d64:	e767      	b.n	8007c36 <_svfiprintf_r+0x4e>
 8007d66:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	2001      	movs	r0, #1
 8007d6e:	e7a5      	b.n	8007cbc <_svfiprintf_r+0xd4>
 8007d70:	2300      	movs	r3, #0
 8007d72:	3401      	adds	r4, #1
 8007d74:	9305      	str	r3, [sp, #20]
 8007d76:	4619      	mov	r1, r3
 8007d78:	f04f 0c0a 	mov.w	ip, #10
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d82:	3a30      	subs	r2, #48	; 0x30
 8007d84:	2a09      	cmp	r2, #9
 8007d86:	d903      	bls.n	8007d90 <_svfiprintf_r+0x1a8>
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d0c5      	beq.n	8007d18 <_svfiprintf_r+0x130>
 8007d8c:	9105      	str	r1, [sp, #20]
 8007d8e:	e7c3      	b.n	8007d18 <_svfiprintf_r+0x130>
 8007d90:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d94:	4604      	mov	r4, r0
 8007d96:	2301      	movs	r3, #1
 8007d98:	e7f0      	b.n	8007d7c <_svfiprintf_r+0x194>
 8007d9a:	ab03      	add	r3, sp, #12
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	462a      	mov	r2, r5
 8007da0:	4b0f      	ldr	r3, [pc, #60]	; (8007de0 <_svfiprintf_r+0x1f8>)
 8007da2:	a904      	add	r1, sp, #16
 8007da4:	4638      	mov	r0, r7
 8007da6:	f3af 8000 	nop.w
 8007daa:	1c42      	adds	r2, r0, #1
 8007dac:	4606      	mov	r6, r0
 8007dae:	d1d6      	bne.n	8007d5e <_svfiprintf_r+0x176>
 8007db0:	89ab      	ldrh	r3, [r5, #12]
 8007db2:	065b      	lsls	r3, r3, #25
 8007db4:	f53f af2c 	bmi.w	8007c10 <_svfiprintf_r+0x28>
 8007db8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dba:	b01d      	add	sp, #116	; 0x74
 8007dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc0:	ab03      	add	r3, sp, #12
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	462a      	mov	r2, r5
 8007dc6:	4b06      	ldr	r3, [pc, #24]	; (8007de0 <_svfiprintf_r+0x1f8>)
 8007dc8:	a904      	add	r1, sp, #16
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f000 f87a 	bl	8007ec4 <_printf_i>
 8007dd0:	e7eb      	b.n	8007daa <_svfiprintf_r+0x1c2>
 8007dd2:	bf00      	nop
 8007dd4:	080092b0 	.word	0x080092b0
 8007dd8:	080092ba 	.word	0x080092ba
 8007ddc:	00000000 	.word	0x00000000
 8007de0:	08007b31 	.word	0x08007b31
 8007de4:	080092b6 	.word	0x080092b6

08007de8 <_printf_common>:
 8007de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	4616      	mov	r6, r2
 8007dee:	4699      	mov	r9, r3
 8007df0:	688a      	ldr	r2, [r1, #8]
 8007df2:	690b      	ldr	r3, [r1, #16]
 8007df4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	bfb8      	it	lt
 8007dfc:	4613      	movlt	r3, r2
 8007dfe:	6033      	str	r3, [r6, #0]
 8007e00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e04:	4607      	mov	r7, r0
 8007e06:	460c      	mov	r4, r1
 8007e08:	b10a      	cbz	r2, 8007e0e <_printf_common+0x26>
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	6033      	str	r3, [r6, #0]
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	0699      	lsls	r1, r3, #26
 8007e12:	bf42      	ittt	mi
 8007e14:	6833      	ldrmi	r3, [r6, #0]
 8007e16:	3302      	addmi	r3, #2
 8007e18:	6033      	strmi	r3, [r6, #0]
 8007e1a:	6825      	ldr	r5, [r4, #0]
 8007e1c:	f015 0506 	ands.w	r5, r5, #6
 8007e20:	d106      	bne.n	8007e30 <_printf_common+0x48>
 8007e22:	f104 0a19 	add.w	sl, r4, #25
 8007e26:	68e3      	ldr	r3, [r4, #12]
 8007e28:	6832      	ldr	r2, [r6, #0]
 8007e2a:	1a9b      	subs	r3, r3, r2
 8007e2c:	42ab      	cmp	r3, r5
 8007e2e:	dc26      	bgt.n	8007e7e <_printf_common+0x96>
 8007e30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e34:	1e13      	subs	r3, r2, #0
 8007e36:	6822      	ldr	r2, [r4, #0]
 8007e38:	bf18      	it	ne
 8007e3a:	2301      	movne	r3, #1
 8007e3c:	0692      	lsls	r2, r2, #26
 8007e3e:	d42b      	bmi.n	8007e98 <_printf_common+0xb0>
 8007e40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e44:	4649      	mov	r1, r9
 8007e46:	4638      	mov	r0, r7
 8007e48:	47c0      	blx	r8
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	d01e      	beq.n	8007e8c <_printf_common+0xa4>
 8007e4e:	6823      	ldr	r3, [r4, #0]
 8007e50:	68e5      	ldr	r5, [r4, #12]
 8007e52:	6832      	ldr	r2, [r6, #0]
 8007e54:	f003 0306 	and.w	r3, r3, #6
 8007e58:	2b04      	cmp	r3, #4
 8007e5a:	bf08      	it	eq
 8007e5c:	1aad      	subeq	r5, r5, r2
 8007e5e:	68a3      	ldr	r3, [r4, #8]
 8007e60:	6922      	ldr	r2, [r4, #16]
 8007e62:	bf0c      	ite	eq
 8007e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e68:	2500      	movne	r5, #0
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	bfc4      	itt	gt
 8007e6e:	1a9b      	subgt	r3, r3, r2
 8007e70:	18ed      	addgt	r5, r5, r3
 8007e72:	2600      	movs	r6, #0
 8007e74:	341a      	adds	r4, #26
 8007e76:	42b5      	cmp	r5, r6
 8007e78:	d11a      	bne.n	8007eb0 <_printf_common+0xc8>
 8007e7a:	2000      	movs	r0, #0
 8007e7c:	e008      	b.n	8007e90 <_printf_common+0xa8>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	4652      	mov	r2, sl
 8007e82:	4649      	mov	r1, r9
 8007e84:	4638      	mov	r0, r7
 8007e86:	47c0      	blx	r8
 8007e88:	3001      	adds	r0, #1
 8007e8a:	d103      	bne.n	8007e94 <_printf_common+0xac>
 8007e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e94:	3501      	adds	r5, #1
 8007e96:	e7c6      	b.n	8007e26 <_printf_common+0x3e>
 8007e98:	18e1      	adds	r1, r4, r3
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	2030      	movs	r0, #48	; 0x30
 8007e9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ea2:	4422      	add	r2, r4
 8007ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ea8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007eac:	3302      	adds	r3, #2
 8007eae:	e7c7      	b.n	8007e40 <_printf_common+0x58>
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	4622      	mov	r2, r4
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	4638      	mov	r0, r7
 8007eb8:	47c0      	blx	r8
 8007eba:	3001      	adds	r0, #1
 8007ebc:	d0e6      	beq.n	8007e8c <_printf_common+0xa4>
 8007ebe:	3601      	adds	r6, #1
 8007ec0:	e7d9      	b.n	8007e76 <_printf_common+0x8e>
	...

08007ec4 <_printf_i>:
 8007ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec8:	7e0f      	ldrb	r7, [r1, #24]
 8007eca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ecc:	2f78      	cmp	r7, #120	; 0x78
 8007ece:	4691      	mov	r9, r2
 8007ed0:	4680      	mov	r8, r0
 8007ed2:	460c      	mov	r4, r1
 8007ed4:	469a      	mov	sl, r3
 8007ed6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007eda:	d807      	bhi.n	8007eec <_printf_i+0x28>
 8007edc:	2f62      	cmp	r7, #98	; 0x62
 8007ede:	d80a      	bhi.n	8007ef6 <_printf_i+0x32>
 8007ee0:	2f00      	cmp	r7, #0
 8007ee2:	f000 80d8 	beq.w	8008096 <_printf_i+0x1d2>
 8007ee6:	2f58      	cmp	r7, #88	; 0x58
 8007ee8:	f000 80a3 	beq.w	8008032 <_printf_i+0x16e>
 8007eec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ef0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ef4:	e03a      	b.n	8007f6c <_printf_i+0xa8>
 8007ef6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007efa:	2b15      	cmp	r3, #21
 8007efc:	d8f6      	bhi.n	8007eec <_printf_i+0x28>
 8007efe:	a101      	add	r1, pc, #4	; (adr r1, 8007f04 <_printf_i+0x40>)
 8007f00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f04:	08007f5d 	.word	0x08007f5d
 8007f08:	08007f71 	.word	0x08007f71
 8007f0c:	08007eed 	.word	0x08007eed
 8007f10:	08007eed 	.word	0x08007eed
 8007f14:	08007eed 	.word	0x08007eed
 8007f18:	08007eed 	.word	0x08007eed
 8007f1c:	08007f71 	.word	0x08007f71
 8007f20:	08007eed 	.word	0x08007eed
 8007f24:	08007eed 	.word	0x08007eed
 8007f28:	08007eed 	.word	0x08007eed
 8007f2c:	08007eed 	.word	0x08007eed
 8007f30:	0800807d 	.word	0x0800807d
 8007f34:	08007fa1 	.word	0x08007fa1
 8007f38:	0800805f 	.word	0x0800805f
 8007f3c:	08007eed 	.word	0x08007eed
 8007f40:	08007eed 	.word	0x08007eed
 8007f44:	0800809f 	.word	0x0800809f
 8007f48:	08007eed 	.word	0x08007eed
 8007f4c:	08007fa1 	.word	0x08007fa1
 8007f50:	08007eed 	.word	0x08007eed
 8007f54:	08007eed 	.word	0x08007eed
 8007f58:	08008067 	.word	0x08008067
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	1d1a      	adds	r2, r3, #4
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	602a      	str	r2, [r5, #0]
 8007f64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e0a3      	b.n	80080b8 <_printf_i+0x1f4>
 8007f70:	6820      	ldr	r0, [r4, #0]
 8007f72:	6829      	ldr	r1, [r5, #0]
 8007f74:	0606      	lsls	r6, r0, #24
 8007f76:	f101 0304 	add.w	r3, r1, #4
 8007f7a:	d50a      	bpl.n	8007f92 <_printf_i+0xce>
 8007f7c:	680e      	ldr	r6, [r1, #0]
 8007f7e:	602b      	str	r3, [r5, #0]
 8007f80:	2e00      	cmp	r6, #0
 8007f82:	da03      	bge.n	8007f8c <_printf_i+0xc8>
 8007f84:	232d      	movs	r3, #45	; 0x2d
 8007f86:	4276      	negs	r6, r6
 8007f88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f8c:	485e      	ldr	r0, [pc, #376]	; (8008108 <_printf_i+0x244>)
 8007f8e:	230a      	movs	r3, #10
 8007f90:	e019      	b.n	8007fc6 <_printf_i+0x102>
 8007f92:	680e      	ldr	r6, [r1, #0]
 8007f94:	602b      	str	r3, [r5, #0]
 8007f96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f9a:	bf18      	it	ne
 8007f9c:	b236      	sxthne	r6, r6
 8007f9e:	e7ef      	b.n	8007f80 <_printf_i+0xbc>
 8007fa0:	682b      	ldr	r3, [r5, #0]
 8007fa2:	6820      	ldr	r0, [r4, #0]
 8007fa4:	1d19      	adds	r1, r3, #4
 8007fa6:	6029      	str	r1, [r5, #0]
 8007fa8:	0601      	lsls	r1, r0, #24
 8007faa:	d501      	bpl.n	8007fb0 <_printf_i+0xec>
 8007fac:	681e      	ldr	r6, [r3, #0]
 8007fae:	e002      	b.n	8007fb6 <_printf_i+0xf2>
 8007fb0:	0646      	lsls	r6, r0, #25
 8007fb2:	d5fb      	bpl.n	8007fac <_printf_i+0xe8>
 8007fb4:	881e      	ldrh	r6, [r3, #0]
 8007fb6:	4854      	ldr	r0, [pc, #336]	; (8008108 <_printf_i+0x244>)
 8007fb8:	2f6f      	cmp	r7, #111	; 0x6f
 8007fba:	bf0c      	ite	eq
 8007fbc:	2308      	moveq	r3, #8
 8007fbe:	230a      	movne	r3, #10
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fc6:	6865      	ldr	r5, [r4, #4]
 8007fc8:	60a5      	str	r5, [r4, #8]
 8007fca:	2d00      	cmp	r5, #0
 8007fcc:	bfa2      	ittt	ge
 8007fce:	6821      	ldrge	r1, [r4, #0]
 8007fd0:	f021 0104 	bicge.w	r1, r1, #4
 8007fd4:	6021      	strge	r1, [r4, #0]
 8007fd6:	b90e      	cbnz	r6, 8007fdc <_printf_i+0x118>
 8007fd8:	2d00      	cmp	r5, #0
 8007fda:	d04d      	beq.n	8008078 <_printf_i+0x1b4>
 8007fdc:	4615      	mov	r5, r2
 8007fde:	fbb6 f1f3 	udiv	r1, r6, r3
 8007fe2:	fb03 6711 	mls	r7, r3, r1, r6
 8007fe6:	5dc7      	ldrb	r7, [r0, r7]
 8007fe8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007fec:	4637      	mov	r7, r6
 8007fee:	42bb      	cmp	r3, r7
 8007ff0:	460e      	mov	r6, r1
 8007ff2:	d9f4      	bls.n	8007fde <_printf_i+0x11a>
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d10b      	bne.n	8008010 <_printf_i+0x14c>
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	07de      	lsls	r6, r3, #31
 8007ffc:	d508      	bpl.n	8008010 <_printf_i+0x14c>
 8007ffe:	6923      	ldr	r3, [r4, #16]
 8008000:	6861      	ldr	r1, [r4, #4]
 8008002:	4299      	cmp	r1, r3
 8008004:	bfde      	ittt	le
 8008006:	2330      	movle	r3, #48	; 0x30
 8008008:	f805 3c01 	strble.w	r3, [r5, #-1]
 800800c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008010:	1b52      	subs	r2, r2, r5
 8008012:	6122      	str	r2, [r4, #16]
 8008014:	f8cd a000 	str.w	sl, [sp]
 8008018:	464b      	mov	r3, r9
 800801a:	aa03      	add	r2, sp, #12
 800801c:	4621      	mov	r1, r4
 800801e:	4640      	mov	r0, r8
 8008020:	f7ff fee2 	bl	8007de8 <_printf_common>
 8008024:	3001      	adds	r0, #1
 8008026:	d14c      	bne.n	80080c2 <_printf_i+0x1fe>
 8008028:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800802c:	b004      	add	sp, #16
 800802e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008032:	4835      	ldr	r0, [pc, #212]	; (8008108 <_printf_i+0x244>)
 8008034:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008038:	6829      	ldr	r1, [r5, #0]
 800803a:	6823      	ldr	r3, [r4, #0]
 800803c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008040:	6029      	str	r1, [r5, #0]
 8008042:	061d      	lsls	r5, r3, #24
 8008044:	d514      	bpl.n	8008070 <_printf_i+0x1ac>
 8008046:	07df      	lsls	r7, r3, #31
 8008048:	bf44      	itt	mi
 800804a:	f043 0320 	orrmi.w	r3, r3, #32
 800804e:	6023      	strmi	r3, [r4, #0]
 8008050:	b91e      	cbnz	r6, 800805a <_printf_i+0x196>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	f023 0320 	bic.w	r3, r3, #32
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	2310      	movs	r3, #16
 800805c:	e7b0      	b.n	8007fc0 <_printf_i+0xfc>
 800805e:	6823      	ldr	r3, [r4, #0]
 8008060:	f043 0320 	orr.w	r3, r3, #32
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	2378      	movs	r3, #120	; 0x78
 8008068:	4828      	ldr	r0, [pc, #160]	; (800810c <_printf_i+0x248>)
 800806a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800806e:	e7e3      	b.n	8008038 <_printf_i+0x174>
 8008070:	0659      	lsls	r1, r3, #25
 8008072:	bf48      	it	mi
 8008074:	b2b6      	uxthmi	r6, r6
 8008076:	e7e6      	b.n	8008046 <_printf_i+0x182>
 8008078:	4615      	mov	r5, r2
 800807a:	e7bb      	b.n	8007ff4 <_printf_i+0x130>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	6826      	ldr	r6, [r4, #0]
 8008080:	6961      	ldr	r1, [r4, #20]
 8008082:	1d18      	adds	r0, r3, #4
 8008084:	6028      	str	r0, [r5, #0]
 8008086:	0635      	lsls	r5, r6, #24
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	d501      	bpl.n	8008090 <_printf_i+0x1cc>
 800808c:	6019      	str	r1, [r3, #0]
 800808e:	e002      	b.n	8008096 <_printf_i+0x1d2>
 8008090:	0670      	lsls	r0, r6, #25
 8008092:	d5fb      	bpl.n	800808c <_printf_i+0x1c8>
 8008094:	8019      	strh	r1, [r3, #0]
 8008096:	2300      	movs	r3, #0
 8008098:	6123      	str	r3, [r4, #16]
 800809a:	4615      	mov	r5, r2
 800809c:	e7ba      	b.n	8008014 <_printf_i+0x150>
 800809e:	682b      	ldr	r3, [r5, #0]
 80080a0:	1d1a      	adds	r2, r3, #4
 80080a2:	602a      	str	r2, [r5, #0]
 80080a4:	681d      	ldr	r5, [r3, #0]
 80080a6:	6862      	ldr	r2, [r4, #4]
 80080a8:	2100      	movs	r1, #0
 80080aa:	4628      	mov	r0, r5
 80080ac:	f7f8 f890 	bl	80001d0 <memchr>
 80080b0:	b108      	cbz	r0, 80080b6 <_printf_i+0x1f2>
 80080b2:	1b40      	subs	r0, r0, r5
 80080b4:	6060      	str	r0, [r4, #4]
 80080b6:	6863      	ldr	r3, [r4, #4]
 80080b8:	6123      	str	r3, [r4, #16]
 80080ba:	2300      	movs	r3, #0
 80080bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080c0:	e7a8      	b.n	8008014 <_printf_i+0x150>
 80080c2:	6923      	ldr	r3, [r4, #16]
 80080c4:	462a      	mov	r2, r5
 80080c6:	4649      	mov	r1, r9
 80080c8:	4640      	mov	r0, r8
 80080ca:	47d0      	blx	sl
 80080cc:	3001      	adds	r0, #1
 80080ce:	d0ab      	beq.n	8008028 <_printf_i+0x164>
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	079b      	lsls	r3, r3, #30
 80080d4:	d413      	bmi.n	80080fe <_printf_i+0x23a>
 80080d6:	68e0      	ldr	r0, [r4, #12]
 80080d8:	9b03      	ldr	r3, [sp, #12]
 80080da:	4298      	cmp	r0, r3
 80080dc:	bfb8      	it	lt
 80080de:	4618      	movlt	r0, r3
 80080e0:	e7a4      	b.n	800802c <_printf_i+0x168>
 80080e2:	2301      	movs	r3, #1
 80080e4:	4632      	mov	r2, r6
 80080e6:	4649      	mov	r1, r9
 80080e8:	4640      	mov	r0, r8
 80080ea:	47d0      	blx	sl
 80080ec:	3001      	adds	r0, #1
 80080ee:	d09b      	beq.n	8008028 <_printf_i+0x164>
 80080f0:	3501      	adds	r5, #1
 80080f2:	68e3      	ldr	r3, [r4, #12]
 80080f4:	9903      	ldr	r1, [sp, #12]
 80080f6:	1a5b      	subs	r3, r3, r1
 80080f8:	42ab      	cmp	r3, r5
 80080fa:	dcf2      	bgt.n	80080e2 <_printf_i+0x21e>
 80080fc:	e7eb      	b.n	80080d6 <_printf_i+0x212>
 80080fe:	2500      	movs	r5, #0
 8008100:	f104 0619 	add.w	r6, r4, #25
 8008104:	e7f5      	b.n	80080f2 <_printf_i+0x22e>
 8008106:	bf00      	nop
 8008108:	080092c1 	.word	0x080092c1
 800810c:	080092d2 	.word	0x080092d2

08008110 <memcpy>:
 8008110:	440a      	add	r2, r1
 8008112:	4291      	cmp	r1, r2
 8008114:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008118:	d100      	bne.n	800811c <memcpy+0xc>
 800811a:	4770      	bx	lr
 800811c:	b510      	push	{r4, lr}
 800811e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008122:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008126:	4291      	cmp	r1, r2
 8008128:	d1f9      	bne.n	800811e <memcpy+0xe>
 800812a:	bd10      	pop	{r4, pc}

0800812c <memmove>:
 800812c:	4288      	cmp	r0, r1
 800812e:	b510      	push	{r4, lr}
 8008130:	eb01 0402 	add.w	r4, r1, r2
 8008134:	d902      	bls.n	800813c <memmove+0x10>
 8008136:	4284      	cmp	r4, r0
 8008138:	4623      	mov	r3, r4
 800813a:	d807      	bhi.n	800814c <memmove+0x20>
 800813c:	1e43      	subs	r3, r0, #1
 800813e:	42a1      	cmp	r1, r4
 8008140:	d008      	beq.n	8008154 <memmove+0x28>
 8008142:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008146:	f803 2f01 	strb.w	r2, [r3, #1]!
 800814a:	e7f8      	b.n	800813e <memmove+0x12>
 800814c:	4402      	add	r2, r0
 800814e:	4601      	mov	r1, r0
 8008150:	428a      	cmp	r2, r1
 8008152:	d100      	bne.n	8008156 <memmove+0x2a>
 8008154:	bd10      	pop	{r4, pc}
 8008156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800815a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800815e:	e7f7      	b.n	8008150 <memmove+0x24>

08008160 <_free_r>:
 8008160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008162:	2900      	cmp	r1, #0
 8008164:	d044      	beq.n	80081f0 <_free_r+0x90>
 8008166:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800816a:	9001      	str	r0, [sp, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	f1a1 0404 	sub.w	r4, r1, #4
 8008172:	bfb8      	it	lt
 8008174:	18e4      	addlt	r4, r4, r3
 8008176:	f000 f913 	bl	80083a0 <__malloc_lock>
 800817a:	4a1e      	ldr	r2, [pc, #120]	; (80081f4 <_free_r+0x94>)
 800817c:	9801      	ldr	r0, [sp, #4]
 800817e:	6813      	ldr	r3, [r2, #0]
 8008180:	b933      	cbnz	r3, 8008190 <_free_r+0x30>
 8008182:	6063      	str	r3, [r4, #4]
 8008184:	6014      	str	r4, [r2, #0]
 8008186:	b003      	add	sp, #12
 8008188:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800818c:	f000 b90e 	b.w	80083ac <__malloc_unlock>
 8008190:	42a3      	cmp	r3, r4
 8008192:	d908      	bls.n	80081a6 <_free_r+0x46>
 8008194:	6825      	ldr	r5, [r4, #0]
 8008196:	1961      	adds	r1, r4, r5
 8008198:	428b      	cmp	r3, r1
 800819a:	bf01      	itttt	eq
 800819c:	6819      	ldreq	r1, [r3, #0]
 800819e:	685b      	ldreq	r3, [r3, #4]
 80081a0:	1949      	addeq	r1, r1, r5
 80081a2:	6021      	streq	r1, [r4, #0]
 80081a4:	e7ed      	b.n	8008182 <_free_r+0x22>
 80081a6:	461a      	mov	r2, r3
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	b10b      	cbz	r3, 80081b0 <_free_r+0x50>
 80081ac:	42a3      	cmp	r3, r4
 80081ae:	d9fa      	bls.n	80081a6 <_free_r+0x46>
 80081b0:	6811      	ldr	r1, [r2, #0]
 80081b2:	1855      	adds	r5, r2, r1
 80081b4:	42a5      	cmp	r5, r4
 80081b6:	d10b      	bne.n	80081d0 <_free_r+0x70>
 80081b8:	6824      	ldr	r4, [r4, #0]
 80081ba:	4421      	add	r1, r4
 80081bc:	1854      	adds	r4, r2, r1
 80081be:	42a3      	cmp	r3, r4
 80081c0:	6011      	str	r1, [r2, #0]
 80081c2:	d1e0      	bne.n	8008186 <_free_r+0x26>
 80081c4:	681c      	ldr	r4, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	6053      	str	r3, [r2, #4]
 80081ca:	4421      	add	r1, r4
 80081cc:	6011      	str	r1, [r2, #0]
 80081ce:	e7da      	b.n	8008186 <_free_r+0x26>
 80081d0:	d902      	bls.n	80081d8 <_free_r+0x78>
 80081d2:	230c      	movs	r3, #12
 80081d4:	6003      	str	r3, [r0, #0]
 80081d6:	e7d6      	b.n	8008186 <_free_r+0x26>
 80081d8:	6825      	ldr	r5, [r4, #0]
 80081da:	1961      	adds	r1, r4, r5
 80081dc:	428b      	cmp	r3, r1
 80081de:	bf04      	itt	eq
 80081e0:	6819      	ldreq	r1, [r3, #0]
 80081e2:	685b      	ldreq	r3, [r3, #4]
 80081e4:	6063      	str	r3, [r4, #4]
 80081e6:	bf04      	itt	eq
 80081e8:	1949      	addeq	r1, r1, r5
 80081ea:	6021      	streq	r1, [r4, #0]
 80081ec:	6054      	str	r4, [r2, #4]
 80081ee:	e7ca      	b.n	8008186 <_free_r+0x26>
 80081f0:	b003      	add	sp, #12
 80081f2:	bd30      	pop	{r4, r5, pc}
 80081f4:	20000560 	.word	0x20000560

080081f8 <sbrk_aligned>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	4e0e      	ldr	r6, [pc, #56]	; (8008234 <sbrk_aligned+0x3c>)
 80081fc:	460c      	mov	r4, r1
 80081fe:	6831      	ldr	r1, [r6, #0]
 8008200:	4605      	mov	r5, r0
 8008202:	b911      	cbnz	r1, 800820a <sbrk_aligned+0x12>
 8008204:	f000 f8bc 	bl	8008380 <_sbrk_r>
 8008208:	6030      	str	r0, [r6, #0]
 800820a:	4621      	mov	r1, r4
 800820c:	4628      	mov	r0, r5
 800820e:	f000 f8b7 	bl	8008380 <_sbrk_r>
 8008212:	1c43      	adds	r3, r0, #1
 8008214:	d00a      	beq.n	800822c <sbrk_aligned+0x34>
 8008216:	1cc4      	adds	r4, r0, #3
 8008218:	f024 0403 	bic.w	r4, r4, #3
 800821c:	42a0      	cmp	r0, r4
 800821e:	d007      	beq.n	8008230 <sbrk_aligned+0x38>
 8008220:	1a21      	subs	r1, r4, r0
 8008222:	4628      	mov	r0, r5
 8008224:	f000 f8ac 	bl	8008380 <_sbrk_r>
 8008228:	3001      	adds	r0, #1
 800822a:	d101      	bne.n	8008230 <sbrk_aligned+0x38>
 800822c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008230:	4620      	mov	r0, r4
 8008232:	bd70      	pop	{r4, r5, r6, pc}
 8008234:	20000564 	.word	0x20000564

08008238 <_malloc_r>:
 8008238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800823c:	1ccd      	adds	r5, r1, #3
 800823e:	f025 0503 	bic.w	r5, r5, #3
 8008242:	3508      	adds	r5, #8
 8008244:	2d0c      	cmp	r5, #12
 8008246:	bf38      	it	cc
 8008248:	250c      	movcc	r5, #12
 800824a:	2d00      	cmp	r5, #0
 800824c:	4607      	mov	r7, r0
 800824e:	db01      	blt.n	8008254 <_malloc_r+0x1c>
 8008250:	42a9      	cmp	r1, r5
 8008252:	d905      	bls.n	8008260 <_malloc_r+0x28>
 8008254:	230c      	movs	r3, #12
 8008256:	603b      	str	r3, [r7, #0]
 8008258:	2600      	movs	r6, #0
 800825a:	4630      	mov	r0, r6
 800825c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008260:	4e2e      	ldr	r6, [pc, #184]	; (800831c <_malloc_r+0xe4>)
 8008262:	f000 f89d 	bl	80083a0 <__malloc_lock>
 8008266:	6833      	ldr	r3, [r6, #0]
 8008268:	461c      	mov	r4, r3
 800826a:	bb34      	cbnz	r4, 80082ba <_malloc_r+0x82>
 800826c:	4629      	mov	r1, r5
 800826e:	4638      	mov	r0, r7
 8008270:	f7ff ffc2 	bl	80081f8 <sbrk_aligned>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	4604      	mov	r4, r0
 8008278:	d14d      	bne.n	8008316 <_malloc_r+0xde>
 800827a:	6834      	ldr	r4, [r6, #0]
 800827c:	4626      	mov	r6, r4
 800827e:	2e00      	cmp	r6, #0
 8008280:	d140      	bne.n	8008304 <_malloc_r+0xcc>
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	4631      	mov	r1, r6
 8008286:	4638      	mov	r0, r7
 8008288:	eb04 0803 	add.w	r8, r4, r3
 800828c:	f000 f878 	bl	8008380 <_sbrk_r>
 8008290:	4580      	cmp	r8, r0
 8008292:	d13a      	bne.n	800830a <_malloc_r+0xd2>
 8008294:	6821      	ldr	r1, [r4, #0]
 8008296:	3503      	adds	r5, #3
 8008298:	1a6d      	subs	r5, r5, r1
 800829a:	f025 0503 	bic.w	r5, r5, #3
 800829e:	3508      	adds	r5, #8
 80082a0:	2d0c      	cmp	r5, #12
 80082a2:	bf38      	it	cc
 80082a4:	250c      	movcc	r5, #12
 80082a6:	4629      	mov	r1, r5
 80082a8:	4638      	mov	r0, r7
 80082aa:	f7ff ffa5 	bl	80081f8 <sbrk_aligned>
 80082ae:	3001      	adds	r0, #1
 80082b0:	d02b      	beq.n	800830a <_malloc_r+0xd2>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	442b      	add	r3, r5
 80082b6:	6023      	str	r3, [r4, #0]
 80082b8:	e00e      	b.n	80082d8 <_malloc_r+0xa0>
 80082ba:	6822      	ldr	r2, [r4, #0]
 80082bc:	1b52      	subs	r2, r2, r5
 80082be:	d41e      	bmi.n	80082fe <_malloc_r+0xc6>
 80082c0:	2a0b      	cmp	r2, #11
 80082c2:	d916      	bls.n	80082f2 <_malloc_r+0xba>
 80082c4:	1961      	adds	r1, r4, r5
 80082c6:	42a3      	cmp	r3, r4
 80082c8:	6025      	str	r5, [r4, #0]
 80082ca:	bf18      	it	ne
 80082cc:	6059      	strne	r1, [r3, #4]
 80082ce:	6863      	ldr	r3, [r4, #4]
 80082d0:	bf08      	it	eq
 80082d2:	6031      	streq	r1, [r6, #0]
 80082d4:	5162      	str	r2, [r4, r5]
 80082d6:	604b      	str	r3, [r1, #4]
 80082d8:	4638      	mov	r0, r7
 80082da:	f104 060b 	add.w	r6, r4, #11
 80082de:	f000 f865 	bl	80083ac <__malloc_unlock>
 80082e2:	f026 0607 	bic.w	r6, r6, #7
 80082e6:	1d23      	adds	r3, r4, #4
 80082e8:	1af2      	subs	r2, r6, r3
 80082ea:	d0b6      	beq.n	800825a <_malloc_r+0x22>
 80082ec:	1b9b      	subs	r3, r3, r6
 80082ee:	50a3      	str	r3, [r4, r2]
 80082f0:	e7b3      	b.n	800825a <_malloc_r+0x22>
 80082f2:	6862      	ldr	r2, [r4, #4]
 80082f4:	42a3      	cmp	r3, r4
 80082f6:	bf0c      	ite	eq
 80082f8:	6032      	streq	r2, [r6, #0]
 80082fa:	605a      	strne	r2, [r3, #4]
 80082fc:	e7ec      	b.n	80082d8 <_malloc_r+0xa0>
 80082fe:	4623      	mov	r3, r4
 8008300:	6864      	ldr	r4, [r4, #4]
 8008302:	e7b2      	b.n	800826a <_malloc_r+0x32>
 8008304:	4634      	mov	r4, r6
 8008306:	6876      	ldr	r6, [r6, #4]
 8008308:	e7b9      	b.n	800827e <_malloc_r+0x46>
 800830a:	230c      	movs	r3, #12
 800830c:	603b      	str	r3, [r7, #0]
 800830e:	4638      	mov	r0, r7
 8008310:	f000 f84c 	bl	80083ac <__malloc_unlock>
 8008314:	e7a1      	b.n	800825a <_malloc_r+0x22>
 8008316:	6025      	str	r5, [r4, #0]
 8008318:	e7de      	b.n	80082d8 <_malloc_r+0xa0>
 800831a:	bf00      	nop
 800831c:	20000560 	.word	0x20000560

08008320 <_realloc_r>:
 8008320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008324:	4680      	mov	r8, r0
 8008326:	4614      	mov	r4, r2
 8008328:	460e      	mov	r6, r1
 800832a:	b921      	cbnz	r1, 8008336 <_realloc_r+0x16>
 800832c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008330:	4611      	mov	r1, r2
 8008332:	f7ff bf81 	b.w	8008238 <_malloc_r>
 8008336:	b92a      	cbnz	r2, 8008344 <_realloc_r+0x24>
 8008338:	f7ff ff12 	bl	8008160 <_free_r>
 800833c:	4625      	mov	r5, r4
 800833e:	4628      	mov	r0, r5
 8008340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008344:	f000 f838 	bl	80083b8 <_malloc_usable_size_r>
 8008348:	4284      	cmp	r4, r0
 800834a:	4607      	mov	r7, r0
 800834c:	d802      	bhi.n	8008354 <_realloc_r+0x34>
 800834e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008352:	d812      	bhi.n	800837a <_realloc_r+0x5a>
 8008354:	4621      	mov	r1, r4
 8008356:	4640      	mov	r0, r8
 8008358:	f7ff ff6e 	bl	8008238 <_malloc_r>
 800835c:	4605      	mov	r5, r0
 800835e:	2800      	cmp	r0, #0
 8008360:	d0ed      	beq.n	800833e <_realloc_r+0x1e>
 8008362:	42bc      	cmp	r4, r7
 8008364:	4622      	mov	r2, r4
 8008366:	4631      	mov	r1, r6
 8008368:	bf28      	it	cs
 800836a:	463a      	movcs	r2, r7
 800836c:	f7ff fed0 	bl	8008110 <memcpy>
 8008370:	4631      	mov	r1, r6
 8008372:	4640      	mov	r0, r8
 8008374:	f7ff fef4 	bl	8008160 <_free_r>
 8008378:	e7e1      	b.n	800833e <_realloc_r+0x1e>
 800837a:	4635      	mov	r5, r6
 800837c:	e7df      	b.n	800833e <_realloc_r+0x1e>
	...

08008380 <_sbrk_r>:
 8008380:	b538      	push	{r3, r4, r5, lr}
 8008382:	4d06      	ldr	r5, [pc, #24]	; (800839c <_sbrk_r+0x1c>)
 8008384:	2300      	movs	r3, #0
 8008386:	4604      	mov	r4, r0
 8008388:	4608      	mov	r0, r1
 800838a:	602b      	str	r3, [r5, #0]
 800838c:	f7f9 fd56 	bl	8001e3c <_sbrk>
 8008390:	1c43      	adds	r3, r0, #1
 8008392:	d102      	bne.n	800839a <_sbrk_r+0x1a>
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	b103      	cbz	r3, 800839a <_sbrk_r+0x1a>
 8008398:	6023      	str	r3, [r4, #0]
 800839a:	bd38      	pop	{r3, r4, r5, pc}
 800839c:	20000568 	.word	0x20000568

080083a0 <__malloc_lock>:
 80083a0:	4801      	ldr	r0, [pc, #4]	; (80083a8 <__malloc_lock+0x8>)
 80083a2:	f000 b811 	b.w	80083c8 <__retarget_lock_acquire_recursive>
 80083a6:	bf00      	nop
 80083a8:	2000056c 	.word	0x2000056c

080083ac <__malloc_unlock>:
 80083ac:	4801      	ldr	r0, [pc, #4]	; (80083b4 <__malloc_unlock+0x8>)
 80083ae:	f000 b80c 	b.w	80083ca <__retarget_lock_release_recursive>
 80083b2:	bf00      	nop
 80083b4:	2000056c 	.word	0x2000056c

080083b8 <_malloc_usable_size_r>:
 80083b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083bc:	1f18      	subs	r0, r3, #4
 80083be:	2b00      	cmp	r3, #0
 80083c0:	bfbc      	itt	lt
 80083c2:	580b      	ldrlt	r3, [r1, r0]
 80083c4:	18c0      	addlt	r0, r0, r3
 80083c6:	4770      	bx	lr

080083c8 <__retarget_lock_acquire_recursive>:
 80083c8:	4770      	bx	lr

080083ca <__retarget_lock_release_recursive>:
 80083ca:	4770      	bx	lr

080083cc <pow>:
 80083cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ce:	ed2d 8b02 	vpush	{d8}
 80083d2:	eeb0 8a40 	vmov.f32	s16, s0
 80083d6:	eef0 8a60 	vmov.f32	s17, s1
 80083da:	ec55 4b11 	vmov	r4, r5, d1
 80083de:	f000 f867 	bl	80084b0 <__ieee754_pow>
 80083e2:	4622      	mov	r2, r4
 80083e4:	462b      	mov	r3, r5
 80083e6:	4620      	mov	r0, r4
 80083e8:	4629      	mov	r1, r5
 80083ea:	ec57 6b10 	vmov	r6, r7, d0
 80083ee:	f7f8 fb95 	bl	8000b1c <__aeabi_dcmpun>
 80083f2:	2800      	cmp	r0, #0
 80083f4:	d13b      	bne.n	800846e <pow+0xa2>
 80083f6:	ec51 0b18 	vmov	r0, r1, d8
 80083fa:	2200      	movs	r2, #0
 80083fc:	2300      	movs	r3, #0
 80083fe:	f7f8 fb5b 	bl	8000ab8 <__aeabi_dcmpeq>
 8008402:	b1b8      	cbz	r0, 8008434 <pow+0x68>
 8008404:	2200      	movs	r2, #0
 8008406:	2300      	movs	r3, #0
 8008408:	4620      	mov	r0, r4
 800840a:	4629      	mov	r1, r5
 800840c:	f7f8 fb54 	bl	8000ab8 <__aeabi_dcmpeq>
 8008410:	2800      	cmp	r0, #0
 8008412:	d146      	bne.n	80084a2 <pow+0xd6>
 8008414:	ec45 4b10 	vmov	d0, r4, r5
 8008418:	f000 fe63 	bl	80090e2 <finite>
 800841c:	b338      	cbz	r0, 800846e <pow+0xa2>
 800841e:	2200      	movs	r2, #0
 8008420:	2300      	movs	r3, #0
 8008422:	4620      	mov	r0, r4
 8008424:	4629      	mov	r1, r5
 8008426:	f7f8 fb51 	bl	8000acc <__aeabi_dcmplt>
 800842a:	b300      	cbz	r0, 800846e <pow+0xa2>
 800842c:	f7ff fb2e 	bl	8007a8c <__errno>
 8008430:	2322      	movs	r3, #34	; 0x22
 8008432:	e01b      	b.n	800846c <pow+0xa0>
 8008434:	ec47 6b10 	vmov	d0, r6, r7
 8008438:	f000 fe53 	bl	80090e2 <finite>
 800843c:	b9e0      	cbnz	r0, 8008478 <pow+0xac>
 800843e:	eeb0 0a48 	vmov.f32	s0, s16
 8008442:	eef0 0a68 	vmov.f32	s1, s17
 8008446:	f000 fe4c 	bl	80090e2 <finite>
 800844a:	b1a8      	cbz	r0, 8008478 <pow+0xac>
 800844c:	ec45 4b10 	vmov	d0, r4, r5
 8008450:	f000 fe47 	bl	80090e2 <finite>
 8008454:	b180      	cbz	r0, 8008478 <pow+0xac>
 8008456:	4632      	mov	r2, r6
 8008458:	463b      	mov	r3, r7
 800845a:	4630      	mov	r0, r6
 800845c:	4639      	mov	r1, r7
 800845e:	f7f8 fb5d 	bl	8000b1c <__aeabi_dcmpun>
 8008462:	2800      	cmp	r0, #0
 8008464:	d0e2      	beq.n	800842c <pow+0x60>
 8008466:	f7ff fb11 	bl	8007a8c <__errno>
 800846a:	2321      	movs	r3, #33	; 0x21
 800846c:	6003      	str	r3, [r0, #0]
 800846e:	ecbd 8b02 	vpop	{d8}
 8008472:	ec47 6b10 	vmov	d0, r6, r7
 8008476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008478:	2200      	movs	r2, #0
 800847a:	2300      	movs	r3, #0
 800847c:	4630      	mov	r0, r6
 800847e:	4639      	mov	r1, r7
 8008480:	f7f8 fb1a 	bl	8000ab8 <__aeabi_dcmpeq>
 8008484:	2800      	cmp	r0, #0
 8008486:	d0f2      	beq.n	800846e <pow+0xa2>
 8008488:	eeb0 0a48 	vmov.f32	s0, s16
 800848c:	eef0 0a68 	vmov.f32	s1, s17
 8008490:	f000 fe27 	bl	80090e2 <finite>
 8008494:	2800      	cmp	r0, #0
 8008496:	d0ea      	beq.n	800846e <pow+0xa2>
 8008498:	ec45 4b10 	vmov	d0, r4, r5
 800849c:	f000 fe21 	bl	80090e2 <finite>
 80084a0:	e7c3      	b.n	800842a <pow+0x5e>
 80084a2:	4f01      	ldr	r7, [pc, #4]	; (80084a8 <pow+0xdc>)
 80084a4:	2600      	movs	r6, #0
 80084a6:	e7e2      	b.n	800846e <pow+0xa2>
 80084a8:	3ff00000 	.word	0x3ff00000
 80084ac:	00000000 	.word	0x00000000

080084b0 <__ieee754_pow>:
 80084b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b4:	ed2d 8b06 	vpush	{d8-d10}
 80084b8:	b089      	sub	sp, #36	; 0x24
 80084ba:	ed8d 1b00 	vstr	d1, [sp]
 80084be:	e9dd 2900 	ldrd	r2, r9, [sp]
 80084c2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80084c6:	ea58 0102 	orrs.w	r1, r8, r2
 80084ca:	ec57 6b10 	vmov	r6, r7, d0
 80084ce:	d115      	bne.n	80084fc <__ieee754_pow+0x4c>
 80084d0:	19b3      	adds	r3, r6, r6
 80084d2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80084d6:	4152      	adcs	r2, r2
 80084d8:	4299      	cmp	r1, r3
 80084da:	4b89      	ldr	r3, [pc, #548]	; (8008700 <__ieee754_pow+0x250>)
 80084dc:	4193      	sbcs	r3, r2
 80084de:	f080 84d2 	bcs.w	8008e86 <__ieee754_pow+0x9d6>
 80084e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084e6:	4630      	mov	r0, r6
 80084e8:	4639      	mov	r1, r7
 80084ea:	f7f7 fec7 	bl	800027c <__adddf3>
 80084ee:	ec41 0b10 	vmov	d0, r0, r1
 80084f2:	b009      	add	sp, #36	; 0x24
 80084f4:	ecbd 8b06 	vpop	{d8-d10}
 80084f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fc:	4b81      	ldr	r3, [pc, #516]	; (8008704 <__ieee754_pow+0x254>)
 80084fe:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008502:	429c      	cmp	r4, r3
 8008504:	ee10 aa10 	vmov	sl, s0
 8008508:	463d      	mov	r5, r7
 800850a:	dc06      	bgt.n	800851a <__ieee754_pow+0x6a>
 800850c:	d101      	bne.n	8008512 <__ieee754_pow+0x62>
 800850e:	2e00      	cmp	r6, #0
 8008510:	d1e7      	bne.n	80084e2 <__ieee754_pow+0x32>
 8008512:	4598      	cmp	r8, r3
 8008514:	dc01      	bgt.n	800851a <__ieee754_pow+0x6a>
 8008516:	d10f      	bne.n	8008538 <__ieee754_pow+0x88>
 8008518:	b172      	cbz	r2, 8008538 <__ieee754_pow+0x88>
 800851a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800851e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008522:	ea55 050a 	orrs.w	r5, r5, sl
 8008526:	d1dc      	bne.n	80084e2 <__ieee754_pow+0x32>
 8008528:	e9dd 3200 	ldrd	r3, r2, [sp]
 800852c:	18db      	adds	r3, r3, r3
 800852e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008532:	4152      	adcs	r2, r2
 8008534:	429d      	cmp	r5, r3
 8008536:	e7d0      	b.n	80084da <__ieee754_pow+0x2a>
 8008538:	2d00      	cmp	r5, #0
 800853a:	da3b      	bge.n	80085b4 <__ieee754_pow+0x104>
 800853c:	4b72      	ldr	r3, [pc, #456]	; (8008708 <__ieee754_pow+0x258>)
 800853e:	4598      	cmp	r8, r3
 8008540:	dc51      	bgt.n	80085e6 <__ieee754_pow+0x136>
 8008542:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008546:	4598      	cmp	r8, r3
 8008548:	f340 84ac 	ble.w	8008ea4 <__ieee754_pow+0x9f4>
 800854c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008550:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008554:	2b14      	cmp	r3, #20
 8008556:	dd0f      	ble.n	8008578 <__ieee754_pow+0xc8>
 8008558:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800855c:	fa22 f103 	lsr.w	r1, r2, r3
 8008560:	fa01 f303 	lsl.w	r3, r1, r3
 8008564:	4293      	cmp	r3, r2
 8008566:	f040 849d 	bne.w	8008ea4 <__ieee754_pow+0x9f4>
 800856a:	f001 0101 	and.w	r1, r1, #1
 800856e:	f1c1 0302 	rsb	r3, r1, #2
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	b182      	cbz	r2, 8008598 <__ieee754_pow+0xe8>
 8008576:	e05f      	b.n	8008638 <__ieee754_pow+0x188>
 8008578:	2a00      	cmp	r2, #0
 800857a:	d15b      	bne.n	8008634 <__ieee754_pow+0x184>
 800857c:	f1c3 0314 	rsb	r3, r3, #20
 8008580:	fa48 f103 	asr.w	r1, r8, r3
 8008584:	fa01 f303 	lsl.w	r3, r1, r3
 8008588:	4543      	cmp	r3, r8
 800858a:	f040 8488 	bne.w	8008e9e <__ieee754_pow+0x9ee>
 800858e:	f001 0101 	and.w	r1, r1, #1
 8008592:	f1c1 0302 	rsb	r3, r1, #2
 8008596:	9304      	str	r3, [sp, #16]
 8008598:	4b5c      	ldr	r3, [pc, #368]	; (800870c <__ieee754_pow+0x25c>)
 800859a:	4598      	cmp	r8, r3
 800859c:	d132      	bne.n	8008604 <__ieee754_pow+0x154>
 800859e:	f1b9 0f00 	cmp.w	r9, #0
 80085a2:	f280 8478 	bge.w	8008e96 <__ieee754_pow+0x9e6>
 80085a6:	4959      	ldr	r1, [pc, #356]	; (800870c <__ieee754_pow+0x25c>)
 80085a8:	4632      	mov	r2, r6
 80085aa:	463b      	mov	r3, r7
 80085ac:	2000      	movs	r0, #0
 80085ae:	f7f8 f945 	bl	800083c <__aeabi_ddiv>
 80085b2:	e79c      	b.n	80084ee <__ieee754_pow+0x3e>
 80085b4:	2300      	movs	r3, #0
 80085b6:	9304      	str	r3, [sp, #16]
 80085b8:	2a00      	cmp	r2, #0
 80085ba:	d13d      	bne.n	8008638 <__ieee754_pow+0x188>
 80085bc:	4b51      	ldr	r3, [pc, #324]	; (8008704 <__ieee754_pow+0x254>)
 80085be:	4598      	cmp	r8, r3
 80085c0:	d1ea      	bne.n	8008598 <__ieee754_pow+0xe8>
 80085c2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80085c6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80085ca:	ea53 030a 	orrs.w	r3, r3, sl
 80085ce:	f000 845a 	beq.w	8008e86 <__ieee754_pow+0x9d6>
 80085d2:	4b4f      	ldr	r3, [pc, #316]	; (8008710 <__ieee754_pow+0x260>)
 80085d4:	429c      	cmp	r4, r3
 80085d6:	dd08      	ble.n	80085ea <__ieee754_pow+0x13a>
 80085d8:	f1b9 0f00 	cmp.w	r9, #0
 80085dc:	f2c0 8457 	blt.w	8008e8e <__ieee754_pow+0x9de>
 80085e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085e4:	e783      	b.n	80084ee <__ieee754_pow+0x3e>
 80085e6:	2302      	movs	r3, #2
 80085e8:	e7e5      	b.n	80085b6 <__ieee754_pow+0x106>
 80085ea:	f1b9 0f00 	cmp.w	r9, #0
 80085ee:	f04f 0000 	mov.w	r0, #0
 80085f2:	f04f 0100 	mov.w	r1, #0
 80085f6:	f6bf af7a 	bge.w	80084ee <__ieee754_pow+0x3e>
 80085fa:	e9dd 0300 	ldrd	r0, r3, [sp]
 80085fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008602:	e774      	b.n	80084ee <__ieee754_pow+0x3e>
 8008604:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008608:	d106      	bne.n	8008618 <__ieee754_pow+0x168>
 800860a:	4632      	mov	r2, r6
 800860c:	463b      	mov	r3, r7
 800860e:	4630      	mov	r0, r6
 8008610:	4639      	mov	r1, r7
 8008612:	f7f7 ffe9 	bl	80005e8 <__aeabi_dmul>
 8008616:	e76a      	b.n	80084ee <__ieee754_pow+0x3e>
 8008618:	4b3e      	ldr	r3, [pc, #248]	; (8008714 <__ieee754_pow+0x264>)
 800861a:	4599      	cmp	r9, r3
 800861c:	d10c      	bne.n	8008638 <__ieee754_pow+0x188>
 800861e:	2d00      	cmp	r5, #0
 8008620:	db0a      	blt.n	8008638 <__ieee754_pow+0x188>
 8008622:	ec47 6b10 	vmov	d0, r6, r7
 8008626:	b009      	add	sp, #36	; 0x24
 8008628:	ecbd 8b06 	vpop	{d8-d10}
 800862c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008630:	f000 bc6c 	b.w	8008f0c <__ieee754_sqrt>
 8008634:	2300      	movs	r3, #0
 8008636:	9304      	str	r3, [sp, #16]
 8008638:	ec47 6b10 	vmov	d0, r6, r7
 800863c:	f000 fd48 	bl	80090d0 <fabs>
 8008640:	ec51 0b10 	vmov	r0, r1, d0
 8008644:	f1ba 0f00 	cmp.w	sl, #0
 8008648:	d129      	bne.n	800869e <__ieee754_pow+0x1ee>
 800864a:	b124      	cbz	r4, 8008656 <__ieee754_pow+0x1a6>
 800864c:	4b2f      	ldr	r3, [pc, #188]	; (800870c <__ieee754_pow+0x25c>)
 800864e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008652:	429a      	cmp	r2, r3
 8008654:	d123      	bne.n	800869e <__ieee754_pow+0x1ee>
 8008656:	f1b9 0f00 	cmp.w	r9, #0
 800865a:	da05      	bge.n	8008668 <__ieee754_pow+0x1b8>
 800865c:	4602      	mov	r2, r0
 800865e:	460b      	mov	r3, r1
 8008660:	2000      	movs	r0, #0
 8008662:	492a      	ldr	r1, [pc, #168]	; (800870c <__ieee754_pow+0x25c>)
 8008664:	f7f8 f8ea 	bl	800083c <__aeabi_ddiv>
 8008668:	2d00      	cmp	r5, #0
 800866a:	f6bf af40 	bge.w	80084ee <__ieee754_pow+0x3e>
 800866e:	9b04      	ldr	r3, [sp, #16]
 8008670:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008674:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008678:	4323      	orrs	r3, r4
 800867a:	d108      	bne.n	800868e <__ieee754_pow+0x1de>
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	4610      	mov	r0, r2
 8008682:	4619      	mov	r1, r3
 8008684:	f7f7 fdf8 	bl	8000278 <__aeabi_dsub>
 8008688:	4602      	mov	r2, r0
 800868a:	460b      	mov	r3, r1
 800868c:	e78f      	b.n	80085ae <__ieee754_pow+0xfe>
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	2b01      	cmp	r3, #1
 8008692:	f47f af2c 	bne.w	80084ee <__ieee754_pow+0x3e>
 8008696:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800869a:	4619      	mov	r1, r3
 800869c:	e727      	b.n	80084ee <__ieee754_pow+0x3e>
 800869e:	0feb      	lsrs	r3, r5, #31
 80086a0:	3b01      	subs	r3, #1
 80086a2:	9306      	str	r3, [sp, #24]
 80086a4:	9a06      	ldr	r2, [sp, #24]
 80086a6:	9b04      	ldr	r3, [sp, #16]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	d102      	bne.n	80086b2 <__ieee754_pow+0x202>
 80086ac:	4632      	mov	r2, r6
 80086ae:	463b      	mov	r3, r7
 80086b0:	e7e6      	b.n	8008680 <__ieee754_pow+0x1d0>
 80086b2:	4b19      	ldr	r3, [pc, #100]	; (8008718 <__ieee754_pow+0x268>)
 80086b4:	4598      	cmp	r8, r3
 80086b6:	f340 80fb 	ble.w	80088b0 <__ieee754_pow+0x400>
 80086ba:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80086be:	4598      	cmp	r8, r3
 80086c0:	4b13      	ldr	r3, [pc, #76]	; (8008710 <__ieee754_pow+0x260>)
 80086c2:	dd0c      	ble.n	80086de <__ieee754_pow+0x22e>
 80086c4:	429c      	cmp	r4, r3
 80086c6:	dc0f      	bgt.n	80086e8 <__ieee754_pow+0x238>
 80086c8:	f1b9 0f00 	cmp.w	r9, #0
 80086cc:	da0f      	bge.n	80086ee <__ieee754_pow+0x23e>
 80086ce:	2000      	movs	r0, #0
 80086d0:	b009      	add	sp, #36	; 0x24
 80086d2:	ecbd 8b06 	vpop	{d8-d10}
 80086d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086da:	f000 bcf0 	b.w	80090be <__math_oflow>
 80086de:	429c      	cmp	r4, r3
 80086e0:	dbf2      	blt.n	80086c8 <__ieee754_pow+0x218>
 80086e2:	4b0a      	ldr	r3, [pc, #40]	; (800870c <__ieee754_pow+0x25c>)
 80086e4:	429c      	cmp	r4, r3
 80086e6:	dd19      	ble.n	800871c <__ieee754_pow+0x26c>
 80086e8:	f1b9 0f00 	cmp.w	r9, #0
 80086ec:	dcef      	bgt.n	80086ce <__ieee754_pow+0x21e>
 80086ee:	2000      	movs	r0, #0
 80086f0:	b009      	add	sp, #36	; 0x24
 80086f2:	ecbd 8b06 	vpop	{d8-d10}
 80086f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086fa:	f000 bcd7 	b.w	80090ac <__math_uflow>
 80086fe:	bf00      	nop
 8008700:	fff00000 	.word	0xfff00000
 8008704:	7ff00000 	.word	0x7ff00000
 8008708:	433fffff 	.word	0x433fffff
 800870c:	3ff00000 	.word	0x3ff00000
 8008710:	3fefffff 	.word	0x3fefffff
 8008714:	3fe00000 	.word	0x3fe00000
 8008718:	41e00000 	.word	0x41e00000
 800871c:	4b60      	ldr	r3, [pc, #384]	; (80088a0 <__ieee754_pow+0x3f0>)
 800871e:	2200      	movs	r2, #0
 8008720:	f7f7 fdaa 	bl	8000278 <__aeabi_dsub>
 8008724:	a354      	add	r3, pc, #336	; (adr r3, 8008878 <__ieee754_pow+0x3c8>)
 8008726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800872a:	4604      	mov	r4, r0
 800872c:	460d      	mov	r5, r1
 800872e:	f7f7 ff5b 	bl	80005e8 <__aeabi_dmul>
 8008732:	a353      	add	r3, pc, #332	; (adr r3, 8008880 <__ieee754_pow+0x3d0>)
 8008734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008738:	4606      	mov	r6, r0
 800873a:	460f      	mov	r7, r1
 800873c:	4620      	mov	r0, r4
 800873e:	4629      	mov	r1, r5
 8008740:	f7f7 ff52 	bl	80005e8 <__aeabi_dmul>
 8008744:	4b57      	ldr	r3, [pc, #348]	; (80088a4 <__ieee754_pow+0x3f4>)
 8008746:	4682      	mov	sl, r0
 8008748:	468b      	mov	fp, r1
 800874a:	2200      	movs	r2, #0
 800874c:	4620      	mov	r0, r4
 800874e:	4629      	mov	r1, r5
 8008750:	f7f7 ff4a 	bl	80005e8 <__aeabi_dmul>
 8008754:	4602      	mov	r2, r0
 8008756:	460b      	mov	r3, r1
 8008758:	a14b      	add	r1, pc, #300	; (adr r1, 8008888 <__ieee754_pow+0x3d8>)
 800875a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800875e:	f7f7 fd8b 	bl	8000278 <__aeabi_dsub>
 8008762:	4622      	mov	r2, r4
 8008764:	462b      	mov	r3, r5
 8008766:	f7f7 ff3f 	bl	80005e8 <__aeabi_dmul>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	2000      	movs	r0, #0
 8008770:	494d      	ldr	r1, [pc, #308]	; (80088a8 <__ieee754_pow+0x3f8>)
 8008772:	f7f7 fd81 	bl	8000278 <__aeabi_dsub>
 8008776:	4622      	mov	r2, r4
 8008778:	4680      	mov	r8, r0
 800877a:	4689      	mov	r9, r1
 800877c:	462b      	mov	r3, r5
 800877e:	4620      	mov	r0, r4
 8008780:	4629      	mov	r1, r5
 8008782:	f7f7 ff31 	bl	80005e8 <__aeabi_dmul>
 8008786:	4602      	mov	r2, r0
 8008788:	460b      	mov	r3, r1
 800878a:	4640      	mov	r0, r8
 800878c:	4649      	mov	r1, r9
 800878e:	f7f7 ff2b 	bl	80005e8 <__aeabi_dmul>
 8008792:	a33f      	add	r3, pc, #252	; (adr r3, 8008890 <__ieee754_pow+0x3e0>)
 8008794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008798:	f7f7 ff26 	bl	80005e8 <__aeabi_dmul>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4650      	mov	r0, sl
 80087a2:	4659      	mov	r1, fp
 80087a4:	f7f7 fd68 	bl	8000278 <__aeabi_dsub>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4680      	mov	r8, r0
 80087ae:	4689      	mov	r9, r1
 80087b0:	4630      	mov	r0, r6
 80087b2:	4639      	mov	r1, r7
 80087b4:	f7f7 fd62 	bl	800027c <__adddf3>
 80087b8:	2000      	movs	r0, #0
 80087ba:	4632      	mov	r2, r6
 80087bc:	463b      	mov	r3, r7
 80087be:	4604      	mov	r4, r0
 80087c0:	460d      	mov	r5, r1
 80087c2:	f7f7 fd59 	bl	8000278 <__aeabi_dsub>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4640      	mov	r0, r8
 80087cc:	4649      	mov	r1, r9
 80087ce:	f7f7 fd53 	bl	8000278 <__aeabi_dsub>
 80087d2:	9b04      	ldr	r3, [sp, #16]
 80087d4:	9a06      	ldr	r2, [sp, #24]
 80087d6:	3b01      	subs	r3, #1
 80087d8:	4313      	orrs	r3, r2
 80087da:	4682      	mov	sl, r0
 80087dc:	468b      	mov	fp, r1
 80087de:	f040 81e7 	bne.w	8008bb0 <__ieee754_pow+0x700>
 80087e2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008898 <__ieee754_pow+0x3e8>
 80087e6:	eeb0 8a47 	vmov.f32	s16, s14
 80087ea:	eef0 8a67 	vmov.f32	s17, s15
 80087ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 80087f2:	2600      	movs	r6, #0
 80087f4:	4632      	mov	r2, r6
 80087f6:	463b      	mov	r3, r7
 80087f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087fc:	f7f7 fd3c 	bl	8000278 <__aeabi_dsub>
 8008800:	4622      	mov	r2, r4
 8008802:	462b      	mov	r3, r5
 8008804:	f7f7 fef0 	bl	80005e8 <__aeabi_dmul>
 8008808:	e9dd 2300 	ldrd	r2, r3, [sp]
 800880c:	4680      	mov	r8, r0
 800880e:	4689      	mov	r9, r1
 8008810:	4650      	mov	r0, sl
 8008812:	4659      	mov	r1, fp
 8008814:	f7f7 fee8 	bl	80005e8 <__aeabi_dmul>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4640      	mov	r0, r8
 800881e:	4649      	mov	r1, r9
 8008820:	f7f7 fd2c 	bl	800027c <__adddf3>
 8008824:	4632      	mov	r2, r6
 8008826:	463b      	mov	r3, r7
 8008828:	4680      	mov	r8, r0
 800882a:	4689      	mov	r9, r1
 800882c:	4620      	mov	r0, r4
 800882e:	4629      	mov	r1, r5
 8008830:	f7f7 feda 	bl	80005e8 <__aeabi_dmul>
 8008834:	460b      	mov	r3, r1
 8008836:	4604      	mov	r4, r0
 8008838:	460d      	mov	r5, r1
 800883a:	4602      	mov	r2, r0
 800883c:	4649      	mov	r1, r9
 800883e:	4640      	mov	r0, r8
 8008840:	f7f7 fd1c 	bl	800027c <__adddf3>
 8008844:	4b19      	ldr	r3, [pc, #100]	; (80088ac <__ieee754_pow+0x3fc>)
 8008846:	4299      	cmp	r1, r3
 8008848:	ec45 4b19 	vmov	d9, r4, r5
 800884c:	4606      	mov	r6, r0
 800884e:	460f      	mov	r7, r1
 8008850:	468b      	mov	fp, r1
 8008852:	f340 82f1 	ble.w	8008e38 <__ieee754_pow+0x988>
 8008856:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800885a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800885e:	4303      	orrs	r3, r0
 8008860:	f000 81e4 	beq.w	8008c2c <__ieee754_pow+0x77c>
 8008864:	ec51 0b18 	vmov	r0, r1, d8
 8008868:	2200      	movs	r2, #0
 800886a:	2300      	movs	r3, #0
 800886c:	f7f8 f92e 	bl	8000acc <__aeabi_dcmplt>
 8008870:	3800      	subs	r0, #0
 8008872:	bf18      	it	ne
 8008874:	2001      	movne	r0, #1
 8008876:	e72b      	b.n	80086d0 <__ieee754_pow+0x220>
 8008878:	60000000 	.word	0x60000000
 800887c:	3ff71547 	.word	0x3ff71547
 8008880:	f85ddf44 	.word	0xf85ddf44
 8008884:	3e54ae0b 	.word	0x3e54ae0b
 8008888:	55555555 	.word	0x55555555
 800888c:	3fd55555 	.word	0x3fd55555
 8008890:	652b82fe 	.word	0x652b82fe
 8008894:	3ff71547 	.word	0x3ff71547
 8008898:	00000000 	.word	0x00000000
 800889c:	bff00000 	.word	0xbff00000
 80088a0:	3ff00000 	.word	0x3ff00000
 80088a4:	3fd00000 	.word	0x3fd00000
 80088a8:	3fe00000 	.word	0x3fe00000
 80088ac:	408fffff 	.word	0x408fffff
 80088b0:	4bd5      	ldr	r3, [pc, #852]	; (8008c08 <__ieee754_pow+0x758>)
 80088b2:	402b      	ands	r3, r5
 80088b4:	2200      	movs	r2, #0
 80088b6:	b92b      	cbnz	r3, 80088c4 <__ieee754_pow+0x414>
 80088b8:	4bd4      	ldr	r3, [pc, #848]	; (8008c0c <__ieee754_pow+0x75c>)
 80088ba:	f7f7 fe95 	bl	80005e8 <__aeabi_dmul>
 80088be:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80088c2:	460c      	mov	r4, r1
 80088c4:	1523      	asrs	r3, r4, #20
 80088c6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80088ca:	4413      	add	r3, r2
 80088cc:	9305      	str	r3, [sp, #20]
 80088ce:	4bd0      	ldr	r3, [pc, #832]	; (8008c10 <__ieee754_pow+0x760>)
 80088d0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80088d4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80088d8:	429c      	cmp	r4, r3
 80088da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80088de:	dd08      	ble.n	80088f2 <__ieee754_pow+0x442>
 80088e0:	4bcc      	ldr	r3, [pc, #816]	; (8008c14 <__ieee754_pow+0x764>)
 80088e2:	429c      	cmp	r4, r3
 80088e4:	f340 8162 	ble.w	8008bac <__ieee754_pow+0x6fc>
 80088e8:	9b05      	ldr	r3, [sp, #20]
 80088ea:	3301      	adds	r3, #1
 80088ec:	9305      	str	r3, [sp, #20]
 80088ee:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80088f2:	2400      	movs	r4, #0
 80088f4:	00e3      	lsls	r3, r4, #3
 80088f6:	9307      	str	r3, [sp, #28]
 80088f8:	4bc7      	ldr	r3, [pc, #796]	; (8008c18 <__ieee754_pow+0x768>)
 80088fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088fe:	ed93 7b00 	vldr	d7, [r3]
 8008902:	4629      	mov	r1, r5
 8008904:	ec53 2b17 	vmov	r2, r3, d7
 8008908:	eeb0 9a47 	vmov.f32	s18, s14
 800890c:	eef0 9a67 	vmov.f32	s19, s15
 8008910:	4682      	mov	sl, r0
 8008912:	f7f7 fcb1 	bl	8000278 <__aeabi_dsub>
 8008916:	4652      	mov	r2, sl
 8008918:	4606      	mov	r6, r0
 800891a:	460f      	mov	r7, r1
 800891c:	462b      	mov	r3, r5
 800891e:	ec51 0b19 	vmov	r0, r1, d9
 8008922:	f7f7 fcab 	bl	800027c <__adddf3>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	2000      	movs	r0, #0
 800892c:	49bb      	ldr	r1, [pc, #748]	; (8008c1c <__ieee754_pow+0x76c>)
 800892e:	f7f7 ff85 	bl	800083c <__aeabi_ddiv>
 8008932:	ec41 0b1a 	vmov	d10, r0, r1
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4630      	mov	r0, r6
 800893c:	4639      	mov	r1, r7
 800893e:	f7f7 fe53 	bl	80005e8 <__aeabi_dmul>
 8008942:	2300      	movs	r3, #0
 8008944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008948:	9302      	str	r3, [sp, #8]
 800894a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800894e:	46ab      	mov	fp, r5
 8008950:	106d      	asrs	r5, r5, #1
 8008952:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008956:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800895a:	ec41 0b18 	vmov	d8, r0, r1
 800895e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008962:	2200      	movs	r2, #0
 8008964:	4640      	mov	r0, r8
 8008966:	4649      	mov	r1, r9
 8008968:	4614      	mov	r4, r2
 800896a:	461d      	mov	r5, r3
 800896c:	f7f7 fe3c 	bl	80005e8 <__aeabi_dmul>
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	4630      	mov	r0, r6
 8008976:	4639      	mov	r1, r7
 8008978:	f7f7 fc7e 	bl	8000278 <__aeabi_dsub>
 800897c:	ec53 2b19 	vmov	r2, r3, d9
 8008980:	4606      	mov	r6, r0
 8008982:	460f      	mov	r7, r1
 8008984:	4620      	mov	r0, r4
 8008986:	4629      	mov	r1, r5
 8008988:	f7f7 fc76 	bl	8000278 <__aeabi_dsub>
 800898c:	4602      	mov	r2, r0
 800898e:	460b      	mov	r3, r1
 8008990:	4650      	mov	r0, sl
 8008992:	4659      	mov	r1, fp
 8008994:	f7f7 fc70 	bl	8000278 <__aeabi_dsub>
 8008998:	4642      	mov	r2, r8
 800899a:	464b      	mov	r3, r9
 800899c:	f7f7 fe24 	bl	80005e8 <__aeabi_dmul>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4630      	mov	r0, r6
 80089a6:	4639      	mov	r1, r7
 80089a8:	f7f7 fc66 	bl	8000278 <__aeabi_dsub>
 80089ac:	ec53 2b1a 	vmov	r2, r3, d10
 80089b0:	f7f7 fe1a 	bl	80005e8 <__aeabi_dmul>
 80089b4:	ec53 2b18 	vmov	r2, r3, d8
 80089b8:	ec41 0b19 	vmov	d9, r0, r1
 80089bc:	ec51 0b18 	vmov	r0, r1, d8
 80089c0:	f7f7 fe12 	bl	80005e8 <__aeabi_dmul>
 80089c4:	a37c      	add	r3, pc, #496	; (adr r3, 8008bb8 <__ieee754_pow+0x708>)
 80089c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ca:	4604      	mov	r4, r0
 80089cc:	460d      	mov	r5, r1
 80089ce:	f7f7 fe0b 	bl	80005e8 <__aeabi_dmul>
 80089d2:	a37b      	add	r3, pc, #492	; (adr r3, 8008bc0 <__ieee754_pow+0x710>)
 80089d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d8:	f7f7 fc50 	bl	800027c <__adddf3>
 80089dc:	4622      	mov	r2, r4
 80089de:	462b      	mov	r3, r5
 80089e0:	f7f7 fe02 	bl	80005e8 <__aeabi_dmul>
 80089e4:	a378      	add	r3, pc, #480	; (adr r3, 8008bc8 <__ieee754_pow+0x718>)
 80089e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ea:	f7f7 fc47 	bl	800027c <__adddf3>
 80089ee:	4622      	mov	r2, r4
 80089f0:	462b      	mov	r3, r5
 80089f2:	f7f7 fdf9 	bl	80005e8 <__aeabi_dmul>
 80089f6:	a376      	add	r3, pc, #472	; (adr r3, 8008bd0 <__ieee754_pow+0x720>)
 80089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fc:	f7f7 fc3e 	bl	800027c <__adddf3>
 8008a00:	4622      	mov	r2, r4
 8008a02:	462b      	mov	r3, r5
 8008a04:	f7f7 fdf0 	bl	80005e8 <__aeabi_dmul>
 8008a08:	a373      	add	r3, pc, #460	; (adr r3, 8008bd8 <__ieee754_pow+0x728>)
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	f7f7 fc35 	bl	800027c <__adddf3>
 8008a12:	4622      	mov	r2, r4
 8008a14:	462b      	mov	r3, r5
 8008a16:	f7f7 fde7 	bl	80005e8 <__aeabi_dmul>
 8008a1a:	a371      	add	r3, pc, #452	; (adr r3, 8008be0 <__ieee754_pow+0x730>)
 8008a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a20:	f7f7 fc2c 	bl	800027c <__adddf3>
 8008a24:	4622      	mov	r2, r4
 8008a26:	4606      	mov	r6, r0
 8008a28:	460f      	mov	r7, r1
 8008a2a:	462b      	mov	r3, r5
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	4629      	mov	r1, r5
 8008a30:	f7f7 fdda 	bl	80005e8 <__aeabi_dmul>
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	4630      	mov	r0, r6
 8008a3a:	4639      	mov	r1, r7
 8008a3c:	f7f7 fdd4 	bl	80005e8 <__aeabi_dmul>
 8008a40:	4642      	mov	r2, r8
 8008a42:	4604      	mov	r4, r0
 8008a44:	460d      	mov	r5, r1
 8008a46:	464b      	mov	r3, r9
 8008a48:	ec51 0b18 	vmov	r0, r1, d8
 8008a4c:	f7f7 fc16 	bl	800027c <__adddf3>
 8008a50:	ec53 2b19 	vmov	r2, r3, d9
 8008a54:	f7f7 fdc8 	bl	80005e8 <__aeabi_dmul>
 8008a58:	4622      	mov	r2, r4
 8008a5a:	462b      	mov	r3, r5
 8008a5c:	f7f7 fc0e 	bl	800027c <__adddf3>
 8008a60:	4642      	mov	r2, r8
 8008a62:	4682      	mov	sl, r0
 8008a64:	468b      	mov	fp, r1
 8008a66:	464b      	mov	r3, r9
 8008a68:	4640      	mov	r0, r8
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	f7f7 fdbc 	bl	80005e8 <__aeabi_dmul>
 8008a70:	4b6b      	ldr	r3, [pc, #428]	; (8008c20 <__ieee754_pow+0x770>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	4606      	mov	r6, r0
 8008a76:	460f      	mov	r7, r1
 8008a78:	f7f7 fc00 	bl	800027c <__adddf3>
 8008a7c:	4652      	mov	r2, sl
 8008a7e:	465b      	mov	r3, fp
 8008a80:	f7f7 fbfc 	bl	800027c <__adddf3>
 8008a84:	2000      	movs	r0, #0
 8008a86:	4604      	mov	r4, r0
 8008a88:	460d      	mov	r5, r1
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	4640      	mov	r0, r8
 8008a90:	4649      	mov	r1, r9
 8008a92:	f7f7 fda9 	bl	80005e8 <__aeabi_dmul>
 8008a96:	4b62      	ldr	r3, [pc, #392]	; (8008c20 <__ieee754_pow+0x770>)
 8008a98:	4680      	mov	r8, r0
 8008a9a:	4689      	mov	r9, r1
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	f7f7 fbe9 	bl	8000278 <__aeabi_dsub>
 8008aa6:	4632      	mov	r2, r6
 8008aa8:	463b      	mov	r3, r7
 8008aaa:	f7f7 fbe5 	bl	8000278 <__aeabi_dsub>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	4659      	mov	r1, fp
 8008ab6:	f7f7 fbdf 	bl	8000278 <__aeabi_dsub>
 8008aba:	ec53 2b18 	vmov	r2, r3, d8
 8008abe:	f7f7 fd93 	bl	80005e8 <__aeabi_dmul>
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	4606      	mov	r6, r0
 8008ac6:	460f      	mov	r7, r1
 8008ac8:	462b      	mov	r3, r5
 8008aca:	ec51 0b19 	vmov	r0, r1, d9
 8008ace:	f7f7 fd8b 	bl	80005e8 <__aeabi_dmul>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	4639      	mov	r1, r7
 8008ada:	f7f7 fbcf 	bl	800027c <__adddf3>
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460f      	mov	r7, r1
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	4640      	mov	r0, r8
 8008ae8:	4649      	mov	r1, r9
 8008aea:	f7f7 fbc7 	bl	800027c <__adddf3>
 8008aee:	a33e      	add	r3, pc, #248	; (adr r3, 8008be8 <__ieee754_pow+0x738>)
 8008af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af4:	2000      	movs	r0, #0
 8008af6:	4604      	mov	r4, r0
 8008af8:	460d      	mov	r5, r1
 8008afa:	f7f7 fd75 	bl	80005e8 <__aeabi_dmul>
 8008afe:	4642      	mov	r2, r8
 8008b00:	ec41 0b18 	vmov	d8, r0, r1
 8008b04:	464b      	mov	r3, r9
 8008b06:	4620      	mov	r0, r4
 8008b08:	4629      	mov	r1, r5
 8008b0a:	f7f7 fbb5 	bl	8000278 <__aeabi_dsub>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	460b      	mov	r3, r1
 8008b12:	4630      	mov	r0, r6
 8008b14:	4639      	mov	r1, r7
 8008b16:	f7f7 fbaf 	bl	8000278 <__aeabi_dsub>
 8008b1a:	a335      	add	r3, pc, #212	; (adr r3, 8008bf0 <__ieee754_pow+0x740>)
 8008b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b20:	f7f7 fd62 	bl	80005e8 <__aeabi_dmul>
 8008b24:	a334      	add	r3, pc, #208	; (adr r3, 8008bf8 <__ieee754_pow+0x748>)
 8008b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	460f      	mov	r7, r1
 8008b2e:	4620      	mov	r0, r4
 8008b30:	4629      	mov	r1, r5
 8008b32:	f7f7 fd59 	bl	80005e8 <__aeabi_dmul>
 8008b36:	4602      	mov	r2, r0
 8008b38:	460b      	mov	r3, r1
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	4639      	mov	r1, r7
 8008b3e:	f7f7 fb9d 	bl	800027c <__adddf3>
 8008b42:	9a07      	ldr	r2, [sp, #28]
 8008b44:	4b37      	ldr	r3, [pc, #220]	; (8008c24 <__ieee754_pow+0x774>)
 8008b46:	4413      	add	r3, r2
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	f7f7 fb96 	bl	800027c <__adddf3>
 8008b50:	4682      	mov	sl, r0
 8008b52:	9805      	ldr	r0, [sp, #20]
 8008b54:	468b      	mov	fp, r1
 8008b56:	f7f7 fcdd 	bl	8000514 <__aeabi_i2d>
 8008b5a:	9a07      	ldr	r2, [sp, #28]
 8008b5c:	4b32      	ldr	r3, [pc, #200]	; (8008c28 <__ieee754_pow+0x778>)
 8008b5e:	4413      	add	r3, r2
 8008b60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b64:	4606      	mov	r6, r0
 8008b66:	460f      	mov	r7, r1
 8008b68:	4652      	mov	r2, sl
 8008b6a:	465b      	mov	r3, fp
 8008b6c:	ec51 0b18 	vmov	r0, r1, d8
 8008b70:	f7f7 fb84 	bl	800027c <__adddf3>
 8008b74:	4642      	mov	r2, r8
 8008b76:	464b      	mov	r3, r9
 8008b78:	f7f7 fb80 	bl	800027c <__adddf3>
 8008b7c:	4632      	mov	r2, r6
 8008b7e:	463b      	mov	r3, r7
 8008b80:	f7f7 fb7c 	bl	800027c <__adddf3>
 8008b84:	2000      	movs	r0, #0
 8008b86:	4632      	mov	r2, r6
 8008b88:	463b      	mov	r3, r7
 8008b8a:	4604      	mov	r4, r0
 8008b8c:	460d      	mov	r5, r1
 8008b8e:	f7f7 fb73 	bl	8000278 <__aeabi_dsub>
 8008b92:	4642      	mov	r2, r8
 8008b94:	464b      	mov	r3, r9
 8008b96:	f7f7 fb6f 	bl	8000278 <__aeabi_dsub>
 8008b9a:	ec53 2b18 	vmov	r2, r3, d8
 8008b9e:	f7f7 fb6b 	bl	8000278 <__aeabi_dsub>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4650      	mov	r0, sl
 8008ba8:	4659      	mov	r1, fp
 8008baa:	e610      	b.n	80087ce <__ieee754_pow+0x31e>
 8008bac:	2401      	movs	r4, #1
 8008bae:	e6a1      	b.n	80088f4 <__ieee754_pow+0x444>
 8008bb0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008c00 <__ieee754_pow+0x750>
 8008bb4:	e617      	b.n	80087e6 <__ieee754_pow+0x336>
 8008bb6:	bf00      	nop
 8008bb8:	4a454eef 	.word	0x4a454eef
 8008bbc:	3fca7e28 	.word	0x3fca7e28
 8008bc0:	93c9db65 	.word	0x93c9db65
 8008bc4:	3fcd864a 	.word	0x3fcd864a
 8008bc8:	a91d4101 	.word	0xa91d4101
 8008bcc:	3fd17460 	.word	0x3fd17460
 8008bd0:	518f264d 	.word	0x518f264d
 8008bd4:	3fd55555 	.word	0x3fd55555
 8008bd8:	db6fabff 	.word	0xdb6fabff
 8008bdc:	3fdb6db6 	.word	0x3fdb6db6
 8008be0:	33333303 	.word	0x33333303
 8008be4:	3fe33333 	.word	0x3fe33333
 8008be8:	e0000000 	.word	0xe0000000
 8008bec:	3feec709 	.word	0x3feec709
 8008bf0:	dc3a03fd 	.word	0xdc3a03fd
 8008bf4:	3feec709 	.word	0x3feec709
 8008bf8:	145b01f5 	.word	0x145b01f5
 8008bfc:	be3e2fe0 	.word	0xbe3e2fe0
 8008c00:	00000000 	.word	0x00000000
 8008c04:	3ff00000 	.word	0x3ff00000
 8008c08:	7ff00000 	.word	0x7ff00000
 8008c0c:	43400000 	.word	0x43400000
 8008c10:	0003988e 	.word	0x0003988e
 8008c14:	000bb679 	.word	0x000bb679
 8008c18:	080092e8 	.word	0x080092e8
 8008c1c:	3ff00000 	.word	0x3ff00000
 8008c20:	40080000 	.word	0x40080000
 8008c24:	08009308 	.word	0x08009308
 8008c28:	080092f8 	.word	0x080092f8
 8008c2c:	a3b5      	add	r3, pc, #724	; (adr r3, 8008f04 <__ieee754_pow+0xa54>)
 8008c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c32:	4640      	mov	r0, r8
 8008c34:	4649      	mov	r1, r9
 8008c36:	f7f7 fb21 	bl	800027c <__adddf3>
 8008c3a:	4622      	mov	r2, r4
 8008c3c:	ec41 0b1a 	vmov	d10, r0, r1
 8008c40:	462b      	mov	r3, r5
 8008c42:	4630      	mov	r0, r6
 8008c44:	4639      	mov	r1, r7
 8008c46:	f7f7 fb17 	bl	8000278 <__aeabi_dsub>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	ec51 0b1a 	vmov	r0, r1, d10
 8008c52:	f7f7 ff59 	bl	8000b08 <__aeabi_dcmpgt>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	f47f ae04 	bne.w	8008864 <__ieee754_pow+0x3b4>
 8008c5c:	4aa4      	ldr	r2, [pc, #656]	; (8008ef0 <__ieee754_pow+0xa40>)
 8008c5e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c62:	4293      	cmp	r3, r2
 8008c64:	f340 8108 	ble.w	8008e78 <__ieee754_pow+0x9c8>
 8008c68:	151b      	asrs	r3, r3, #20
 8008c6a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008c6e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008c72:	fa4a f303 	asr.w	r3, sl, r3
 8008c76:	445b      	add	r3, fp
 8008c78:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008c7c:	4e9d      	ldr	r6, [pc, #628]	; (8008ef4 <__ieee754_pow+0xa44>)
 8008c7e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008c82:	4116      	asrs	r6, r2
 8008c84:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008c88:	2000      	movs	r0, #0
 8008c8a:	ea23 0106 	bic.w	r1, r3, r6
 8008c8e:	f1c2 0214 	rsb	r2, r2, #20
 8008c92:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008c96:	fa4a fa02 	asr.w	sl, sl, r2
 8008c9a:	f1bb 0f00 	cmp.w	fp, #0
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	bfb8      	it	lt
 8008ca8:	f1ca 0a00 	rsblt	sl, sl, #0
 8008cac:	f7f7 fae4 	bl	8000278 <__aeabi_dsub>
 8008cb0:	ec41 0b19 	vmov	d9, r0, r1
 8008cb4:	4642      	mov	r2, r8
 8008cb6:	464b      	mov	r3, r9
 8008cb8:	ec51 0b19 	vmov	r0, r1, d9
 8008cbc:	f7f7 fade 	bl	800027c <__adddf3>
 8008cc0:	a37b      	add	r3, pc, #492	; (adr r3, 8008eb0 <__ieee754_pow+0xa00>)
 8008cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc6:	2000      	movs	r0, #0
 8008cc8:	4604      	mov	r4, r0
 8008cca:	460d      	mov	r5, r1
 8008ccc:	f7f7 fc8c 	bl	80005e8 <__aeabi_dmul>
 8008cd0:	ec53 2b19 	vmov	r2, r3, d9
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	460f      	mov	r7, r1
 8008cd8:	4620      	mov	r0, r4
 8008cda:	4629      	mov	r1, r5
 8008cdc:	f7f7 facc 	bl	8000278 <__aeabi_dsub>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4640      	mov	r0, r8
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	f7f7 fac6 	bl	8000278 <__aeabi_dsub>
 8008cec:	a372      	add	r3, pc, #456	; (adr r3, 8008eb8 <__ieee754_pow+0xa08>)
 8008cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf2:	f7f7 fc79 	bl	80005e8 <__aeabi_dmul>
 8008cf6:	a372      	add	r3, pc, #456	; (adr r3, 8008ec0 <__ieee754_pow+0xa10>)
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	4680      	mov	r8, r0
 8008cfe:	4689      	mov	r9, r1
 8008d00:	4620      	mov	r0, r4
 8008d02:	4629      	mov	r1, r5
 8008d04:	f7f7 fc70 	bl	80005e8 <__aeabi_dmul>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	4649      	mov	r1, r9
 8008d10:	f7f7 fab4 	bl	800027c <__adddf3>
 8008d14:	4604      	mov	r4, r0
 8008d16:	460d      	mov	r5, r1
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	4639      	mov	r1, r7
 8008d20:	f7f7 faac 	bl	800027c <__adddf3>
 8008d24:	4632      	mov	r2, r6
 8008d26:	463b      	mov	r3, r7
 8008d28:	4680      	mov	r8, r0
 8008d2a:	4689      	mov	r9, r1
 8008d2c:	f7f7 faa4 	bl	8000278 <__aeabi_dsub>
 8008d30:	4602      	mov	r2, r0
 8008d32:	460b      	mov	r3, r1
 8008d34:	4620      	mov	r0, r4
 8008d36:	4629      	mov	r1, r5
 8008d38:	f7f7 fa9e 	bl	8000278 <__aeabi_dsub>
 8008d3c:	4642      	mov	r2, r8
 8008d3e:	4606      	mov	r6, r0
 8008d40:	460f      	mov	r7, r1
 8008d42:	464b      	mov	r3, r9
 8008d44:	4640      	mov	r0, r8
 8008d46:	4649      	mov	r1, r9
 8008d48:	f7f7 fc4e 	bl	80005e8 <__aeabi_dmul>
 8008d4c:	a35e      	add	r3, pc, #376	; (adr r3, 8008ec8 <__ieee754_pow+0xa18>)
 8008d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d52:	4604      	mov	r4, r0
 8008d54:	460d      	mov	r5, r1
 8008d56:	f7f7 fc47 	bl	80005e8 <__aeabi_dmul>
 8008d5a:	a35d      	add	r3, pc, #372	; (adr r3, 8008ed0 <__ieee754_pow+0xa20>)
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f7f7 fa8a 	bl	8000278 <__aeabi_dsub>
 8008d64:	4622      	mov	r2, r4
 8008d66:	462b      	mov	r3, r5
 8008d68:	f7f7 fc3e 	bl	80005e8 <__aeabi_dmul>
 8008d6c:	a35a      	add	r3, pc, #360	; (adr r3, 8008ed8 <__ieee754_pow+0xa28>)
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	f7f7 fa83 	bl	800027c <__adddf3>
 8008d76:	4622      	mov	r2, r4
 8008d78:	462b      	mov	r3, r5
 8008d7a:	f7f7 fc35 	bl	80005e8 <__aeabi_dmul>
 8008d7e:	a358      	add	r3, pc, #352	; (adr r3, 8008ee0 <__ieee754_pow+0xa30>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	f7f7 fa78 	bl	8000278 <__aeabi_dsub>
 8008d88:	4622      	mov	r2, r4
 8008d8a:	462b      	mov	r3, r5
 8008d8c:	f7f7 fc2c 	bl	80005e8 <__aeabi_dmul>
 8008d90:	a355      	add	r3, pc, #340	; (adr r3, 8008ee8 <__ieee754_pow+0xa38>)
 8008d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d96:	f7f7 fa71 	bl	800027c <__adddf3>
 8008d9a:	4622      	mov	r2, r4
 8008d9c:	462b      	mov	r3, r5
 8008d9e:	f7f7 fc23 	bl	80005e8 <__aeabi_dmul>
 8008da2:	4602      	mov	r2, r0
 8008da4:	460b      	mov	r3, r1
 8008da6:	4640      	mov	r0, r8
 8008da8:	4649      	mov	r1, r9
 8008daa:	f7f7 fa65 	bl	8000278 <__aeabi_dsub>
 8008dae:	4604      	mov	r4, r0
 8008db0:	460d      	mov	r5, r1
 8008db2:	4602      	mov	r2, r0
 8008db4:	460b      	mov	r3, r1
 8008db6:	4640      	mov	r0, r8
 8008db8:	4649      	mov	r1, r9
 8008dba:	f7f7 fc15 	bl	80005e8 <__aeabi_dmul>
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	ec41 0b19 	vmov	d9, r0, r1
 8008dc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008dc8:	4620      	mov	r0, r4
 8008dca:	4629      	mov	r1, r5
 8008dcc:	f7f7 fa54 	bl	8000278 <__aeabi_dsub>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	ec51 0b19 	vmov	r0, r1, d9
 8008dd8:	f7f7 fd30 	bl	800083c <__aeabi_ddiv>
 8008ddc:	4632      	mov	r2, r6
 8008dde:	4604      	mov	r4, r0
 8008de0:	460d      	mov	r5, r1
 8008de2:	463b      	mov	r3, r7
 8008de4:	4640      	mov	r0, r8
 8008de6:	4649      	mov	r1, r9
 8008de8:	f7f7 fbfe 	bl	80005e8 <__aeabi_dmul>
 8008dec:	4632      	mov	r2, r6
 8008dee:	463b      	mov	r3, r7
 8008df0:	f7f7 fa44 	bl	800027c <__adddf3>
 8008df4:	4602      	mov	r2, r0
 8008df6:	460b      	mov	r3, r1
 8008df8:	4620      	mov	r0, r4
 8008dfa:	4629      	mov	r1, r5
 8008dfc:	f7f7 fa3c 	bl	8000278 <__aeabi_dsub>
 8008e00:	4642      	mov	r2, r8
 8008e02:	464b      	mov	r3, r9
 8008e04:	f7f7 fa38 	bl	8000278 <__aeabi_dsub>
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	493a      	ldr	r1, [pc, #232]	; (8008ef8 <__ieee754_pow+0xa48>)
 8008e0e:	2000      	movs	r0, #0
 8008e10:	f7f7 fa32 	bl	8000278 <__aeabi_dsub>
 8008e14:	ec41 0b10 	vmov	d0, r0, r1
 8008e18:	ee10 3a90 	vmov	r3, s1
 8008e1c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008e20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e24:	da2b      	bge.n	8008e7e <__ieee754_pow+0x9ce>
 8008e26:	4650      	mov	r0, sl
 8008e28:	f000 f966 	bl	80090f8 <scalbn>
 8008e2c:	ec51 0b10 	vmov	r0, r1, d0
 8008e30:	ec53 2b18 	vmov	r2, r3, d8
 8008e34:	f7ff bbed 	b.w	8008612 <__ieee754_pow+0x162>
 8008e38:	4b30      	ldr	r3, [pc, #192]	; (8008efc <__ieee754_pow+0xa4c>)
 8008e3a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008e3e:	429e      	cmp	r6, r3
 8008e40:	f77f af0c 	ble.w	8008c5c <__ieee754_pow+0x7ac>
 8008e44:	4b2e      	ldr	r3, [pc, #184]	; (8008f00 <__ieee754_pow+0xa50>)
 8008e46:	440b      	add	r3, r1
 8008e48:	4303      	orrs	r3, r0
 8008e4a:	d009      	beq.n	8008e60 <__ieee754_pow+0x9b0>
 8008e4c:	ec51 0b18 	vmov	r0, r1, d8
 8008e50:	2200      	movs	r2, #0
 8008e52:	2300      	movs	r3, #0
 8008e54:	f7f7 fe3a 	bl	8000acc <__aeabi_dcmplt>
 8008e58:	3800      	subs	r0, #0
 8008e5a:	bf18      	it	ne
 8008e5c:	2001      	movne	r0, #1
 8008e5e:	e447      	b.n	80086f0 <__ieee754_pow+0x240>
 8008e60:	4622      	mov	r2, r4
 8008e62:	462b      	mov	r3, r5
 8008e64:	f7f7 fa08 	bl	8000278 <__aeabi_dsub>
 8008e68:	4642      	mov	r2, r8
 8008e6a:	464b      	mov	r3, r9
 8008e6c:	f7f7 fe42 	bl	8000af4 <__aeabi_dcmpge>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f43f aef3 	beq.w	8008c5c <__ieee754_pow+0x7ac>
 8008e76:	e7e9      	b.n	8008e4c <__ieee754_pow+0x99c>
 8008e78:	f04f 0a00 	mov.w	sl, #0
 8008e7c:	e71a      	b.n	8008cb4 <__ieee754_pow+0x804>
 8008e7e:	ec51 0b10 	vmov	r0, r1, d0
 8008e82:	4619      	mov	r1, r3
 8008e84:	e7d4      	b.n	8008e30 <__ieee754_pow+0x980>
 8008e86:	491c      	ldr	r1, [pc, #112]	; (8008ef8 <__ieee754_pow+0xa48>)
 8008e88:	2000      	movs	r0, #0
 8008e8a:	f7ff bb30 	b.w	80084ee <__ieee754_pow+0x3e>
 8008e8e:	2000      	movs	r0, #0
 8008e90:	2100      	movs	r1, #0
 8008e92:	f7ff bb2c 	b.w	80084ee <__ieee754_pow+0x3e>
 8008e96:	4630      	mov	r0, r6
 8008e98:	4639      	mov	r1, r7
 8008e9a:	f7ff bb28 	b.w	80084ee <__ieee754_pow+0x3e>
 8008e9e:	9204      	str	r2, [sp, #16]
 8008ea0:	f7ff bb7a 	b.w	8008598 <__ieee754_pow+0xe8>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	f7ff bb64 	b.w	8008572 <__ieee754_pow+0xc2>
 8008eaa:	bf00      	nop
 8008eac:	f3af 8000 	nop.w
 8008eb0:	00000000 	.word	0x00000000
 8008eb4:	3fe62e43 	.word	0x3fe62e43
 8008eb8:	fefa39ef 	.word	0xfefa39ef
 8008ebc:	3fe62e42 	.word	0x3fe62e42
 8008ec0:	0ca86c39 	.word	0x0ca86c39
 8008ec4:	be205c61 	.word	0xbe205c61
 8008ec8:	72bea4d0 	.word	0x72bea4d0
 8008ecc:	3e663769 	.word	0x3e663769
 8008ed0:	c5d26bf1 	.word	0xc5d26bf1
 8008ed4:	3ebbbd41 	.word	0x3ebbbd41
 8008ed8:	af25de2c 	.word	0xaf25de2c
 8008edc:	3f11566a 	.word	0x3f11566a
 8008ee0:	16bebd93 	.word	0x16bebd93
 8008ee4:	3f66c16c 	.word	0x3f66c16c
 8008ee8:	5555553e 	.word	0x5555553e
 8008eec:	3fc55555 	.word	0x3fc55555
 8008ef0:	3fe00000 	.word	0x3fe00000
 8008ef4:	000fffff 	.word	0x000fffff
 8008ef8:	3ff00000 	.word	0x3ff00000
 8008efc:	4090cbff 	.word	0x4090cbff
 8008f00:	3f6f3400 	.word	0x3f6f3400
 8008f04:	652b82fe 	.word	0x652b82fe
 8008f08:	3c971547 	.word	0x3c971547

08008f0c <__ieee754_sqrt>:
 8008f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f10:	ec55 4b10 	vmov	r4, r5, d0
 8008f14:	4e55      	ldr	r6, [pc, #340]	; (800906c <__ieee754_sqrt+0x160>)
 8008f16:	43ae      	bics	r6, r5
 8008f18:	ee10 0a10 	vmov	r0, s0
 8008f1c:	ee10 3a10 	vmov	r3, s0
 8008f20:	462a      	mov	r2, r5
 8008f22:	4629      	mov	r1, r5
 8008f24:	d110      	bne.n	8008f48 <__ieee754_sqrt+0x3c>
 8008f26:	ee10 2a10 	vmov	r2, s0
 8008f2a:	462b      	mov	r3, r5
 8008f2c:	f7f7 fb5c 	bl	80005e8 <__aeabi_dmul>
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	4620      	mov	r0, r4
 8008f36:	4629      	mov	r1, r5
 8008f38:	f7f7 f9a0 	bl	800027c <__adddf3>
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	460d      	mov	r5, r1
 8008f40:	ec45 4b10 	vmov	d0, r4, r5
 8008f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f48:	2d00      	cmp	r5, #0
 8008f4a:	dc10      	bgt.n	8008f6e <__ieee754_sqrt+0x62>
 8008f4c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008f50:	4330      	orrs	r0, r6
 8008f52:	d0f5      	beq.n	8008f40 <__ieee754_sqrt+0x34>
 8008f54:	b15d      	cbz	r5, 8008f6e <__ieee754_sqrt+0x62>
 8008f56:	ee10 2a10 	vmov	r2, s0
 8008f5a:	462b      	mov	r3, r5
 8008f5c:	ee10 0a10 	vmov	r0, s0
 8008f60:	f7f7 f98a 	bl	8000278 <__aeabi_dsub>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	f7f7 fc68 	bl	800083c <__aeabi_ddiv>
 8008f6c:	e7e6      	b.n	8008f3c <__ieee754_sqrt+0x30>
 8008f6e:	1512      	asrs	r2, r2, #20
 8008f70:	d074      	beq.n	800905c <__ieee754_sqrt+0x150>
 8008f72:	07d4      	lsls	r4, r2, #31
 8008f74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008f78:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008f7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008f80:	bf5e      	ittt	pl
 8008f82:	0fda      	lsrpl	r2, r3, #31
 8008f84:	005b      	lslpl	r3, r3, #1
 8008f86:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008f8a:	2400      	movs	r4, #0
 8008f8c:	0fda      	lsrs	r2, r3, #31
 8008f8e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008f92:	107f      	asrs	r7, r7, #1
 8008f94:	005b      	lsls	r3, r3, #1
 8008f96:	2516      	movs	r5, #22
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008f9e:	1886      	adds	r6, r0, r2
 8008fa0:	428e      	cmp	r6, r1
 8008fa2:	bfde      	ittt	le
 8008fa4:	1b89      	suble	r1, r1, r6
 8008fa6:	18b0      	addle	r0, r6, r2
 8008fa8:	18a4      	addle	r4, r4, r2
 8008faa:	0049      	lsls	r1, r1, #1
 8008fac:	3d01      	subs	r5, #1
 8008fae:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008fb2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008fb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008fba:	d1f0      	bne.n	8008f9e <__ieee754_sqrt+0x92>
 8008fbc:	462a      	mov	r2, r5
 8008fbe:	f04f 0e20 	mov.w	lr, #32
 8008fc2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008fc6:	4281      	cmp	r1, r0
 8008fc8:	eb06 0c05 	add.w	ip, r6, r5
 8008fcc:	dc02      	bgt.n	8008fd4 <__ieee754_sqrt+0xc8>
 8008fce:	d113      	bne.n	8008ff8 <__ieee754_sqrt+0xec>
 8008fd0:	459c      	cmp	ip, r3
 8008fd2:	d811      	bhi.n	8008ff8 <__ieee754_sqrt+0xec>
 8008fd4:	f1bc 0f00 	cmp.w	ip, #0
 8008fd8:	eb0c 0506 	add.w	r5, ip, r6
 8008fdc:	da43      	bge.n	8009066 <__ieee754_sqrt+0x15a>
 8008fde:	2d00      	cmp	r5, #0
 8008fe0:	db41      	blt.n	8009066 <__ieee754_sqrt+0x15a>
 8008fe2:	f100 0801 	add.w	r8, r0, #1
 8008fe6:	1a09      	subs	r1, r1, r0
 8008fe8:	459c      	cmp	ip, r3
 8008fea:	bf88      	it	hi
 8008fec:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8008ff0:	eba3 030c 	sub.w	r3, r3, ip
 8008ff4:	4432      	add	r2, r6
 8008ff6:	4640      	mov	r0, r8
 8008ff8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008ffc:	f1be 0e01 	subs.w	lr, lr, #1
 8009000:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009004:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009008:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800900c:	d1db      	bne.n	8008fc6 <__ieee754_sqrt+0xba>
 800900e:	430b      	orrs	r3, r1
 8009010:	d006      	beq.n	8009020 <__ieee754_sqrt+0x114>
 8009012:	1c50      	adds	r0, r2, #1
 8009014:	bf13      	iteet	ne
 8009016:	3201      	addne	r2, #1
 8009018:	3401      	addeq	r4, #1
 800901a:	4672      	moveq	r2, lr
 800901c:	f022 0201 	bicne.w	r2, r2, #1
 8009020:	1063      	asrs	r3, r4, #1
 8009022:	0852      	lsrs	r2, r2, #1
 8009024:	07e1      	lsls	r1, r4, #31
 8009026:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800902a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800902e:	bf48      	it	mi
 8009030:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009034:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009038:	4614      	mov	r4, r2
 800903a:	e781      	b.n	8008f40 <__ieee754_sqrt+0x34>
 800903c:	0ad9      	lsrs	r1, r3, #11
 800903e:	3815      	subs	r0, #21
 8009040:	055b      	lsls	r3, r3, #21
 8009042:	2900      	cmp	r1, #0
 8009044:	d0fa      	beq.n	800903c <__ieee754_sqrt+0x130>
 8009046:	02cd      	lsls	r5, r1, #11
 8009048:	d50a      	bpl.n	8009060 <__ieee754_sqrt+0x154>
 800904a:	f1c2 0420 	rsb	r4, r2, #32
 800904e:	fa23 f404 	lsr.w	r4, r3, r4
 8009052:	1e55      	subs	r5, r2, #1
 8009054:	4093      	lsls	r3, r2
 8009056:	4321      	orrs	r1, r4
 8009058:	1b42      	subs	r2, r0, r5
 800905a:	e78a      	b.n	8008f72 <__ieee754_sqrt+0x66>
 800905c:	4610      	mov	r0, r2
 800905e:	e7f0      	b.n	8009042 <__ieee754_sqrt+0x136>
 8009060:	0049      	lsls	r1, r1, #1
 8009062:	3201      	adds	r2, #1
 8009064:	e7ef      	b.n	8009046 <__ieee754_sqrt+0x13a>
 8009066:	4680      	mov	r8, r0
 8009068:	e7bd      	b.n	8008fe6 <__ieee754_sqrt+0xda>
 800906a:	bf00      	nop
 800906c:	7ff00000 	.word	0x7ff00000

08009070 <with_errno>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	4604      	mov	r4, r0
 8009074:	460d      	mov	r5, r1
 8009076:	4616      	mov	r6, r2
 8009078:	f7fe fd08 	bl	8007a8c <__errno>
 800907c:	4629      	mov	r1, r5
 800907e:	6006      	str	r6, [r0, #0]
 8009080:	4620      	mov	r0, r4
 8009082:	bd70      	pop	{r4, r5, r6, pc}

08009084 <xflow>:
 8009084:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009086:	4614      	mov	r4, r2
 8009088:	461d      	mov	r5, r3
 800908a:	b108      	cbz	r0, 8009090 <xflow+0xc>
 800908c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009090:	e9cd 2300 	strd	r2, r3, [sp]
 8009094:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009098:	4620      	mov	r0, r4
 800909a:	4629      	mov	r1, r5
 800909c:	f7f7 faa4 	bl	80005e8 <__aeabi_dmul>
 80090a0:	2222      	movs	r2, #34	; 0x22
 80090a2:	b003      	add	sp, #12
 80090a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090a8:	f7ff bfe2 	b.w	8009070 <with_errno>

080090ac <__math_uflow>:
 80090ac:	b508      	push	{r3, lr}
 80090ae:	2200      	movs	r2, #0
 80090b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80090b4:	f7ff ffe6 	bl	8009084 <xflow>
 80090b8:	ec41 0b10 	vmov	d0, r0, r1
 80090bc:	bd08      	pop	{r3, pc}

080090be <__math_oflow>:
 80090be:	b508      	push	{r3, lr}
 80090c0:	2200      	movs	r2, #0
 80090c2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80090c6:	f7ff ffdd 	bl	8009084 <xflow>
 80090ca:	ec41 0b10 	vmov	d0, r0, r1
 80090ce:	bd08      	pop	{r3, pc}

080090d0 <fabs>:
 80090d0:	ec51 0b10 	vmov	r0, r1, d0
 80090d4:	ee10 2a10 	vmov	r2, s0
 80090d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80090dc:	ec43 2b10 	vmov	d0, r2, r3
 80090e0:	4770      	bx	lr

080090e2 <finite>:
 80090e2:	b082      	sub	sp, #8
 80090e4:	ed8d 0b00 	vstr	d0, [sp]
 80090e8:	9801      	ldr	r0, [sp, #4]
 80090ea:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80090ee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80090f2:	0fc0      	lsrs	r0, r0, #31
 80090f4:	b002      	add	sp, #8
 80090f6:	4770      	bx	lr

080090f8 <scalbn>:
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	ec55 4b10 	vmov	r4, r5, d0
 80090fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009102:	4606      	mov	r6, r0
 8009104:	462b      	mov	r3, r5
 8009106:	b99a      	cbnz	r2, 8009130 <scalbn+0x38>
 8009108:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800910c:	4323      	orrs	r3, r4
 800910e:	d036      	beq.n	800917e <scalbn+0x86>
 8009110:	4b39      	ldr	r3, [pc, #228]	; (80091f8 <scalbn+0x100>)
 8009112:	4629      	mov	r1, r5
 8009114:	ee10 0a10 	vmov	r0, s0
 8009118:	2200      	movs	r2, #0
 800911a:	f7f7 fa65 	bl	80005e8 <__aeabi_dmul>
 800911e:	4b37      	ldr	r3, [pc, #220]	; (80091fc <scalbn+0x104>)
 8009120:	429e      	cmp	r6, r3
 8009122:	4604      	mov	r4, r0
 8009124:	460d      	mov	r5, r1
 8009126:	da10      	bge.n	800914a <scalbn+0x52>
 8009128:	a32b      	add	r3, pc, #172	; (adr r3, 80091d8 <scalbn+0xe0>)
 800912a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912e:	e03a      	b.n	80091a6 <scalbn+0xae>
 8009130:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009134:	428a      	cmp	r2, r1
 8009136:	d10c      	bne.n	8009152 <scalbn+0x5a>
 8009138:	ee10 2a10 	vmov	r2, s0
 800913c:	4620      	mov	r0, r4
 800913e:	4629      	mov	r1, r5
 8009140:	f7f7 f89c 	bl	800027c <__adddf3>
 8009144:	4604      	mov	r4, r0
 8009146:	460d      	mov	r5, r1
 8009148:	e019      	b.n	800917e <scalbn+0x86>
 800914a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800914e:	460b      	mov	r3, r1
 8009150:	3a36      	subs	r2, #54	; 0x36
 8009152:	4432      	add	r2, r6
 8009154:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009158:	428a      	cmp	r2, r1
 800915a:	dd08      	ble.n	800916e <scalbn+0x76>
 800915c:	2d00      	cmp	r5, #0
 800915e:	a120      	add	r1, pc, #128	; (adr r1, 80091e0 <scalbn+0xe8>)
 8009160:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009164:	da1c      	bge.n	80091a0 <scalbn+0xa8>
 8009166:	a120      	add	r1, pc, #128	; (adr r1, 80091e8 <scalbn+0xf0>)
 8009168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800916c:	e018      	b.n	80091a0 <scalbn+0xa8>
 800916e:	2a00      	cmp	r2, #0
 8009170:	dd08      	ble.n	8009184 <scalbn+0x8c>
 8009172:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009176:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800917a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800917e:	ec45 4b10 	vmov	d0, r4, r5
 8009182:	bd70      	pop	{r4, r5, r6, pc}
 8009184:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009188:	da19      	bge.n	80091be <scalbn+0xc6>
 800918a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800918e:	429e      	cmp	r6, r3
 8009190:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8009194:	dd0a      	ble.n	80091ac <scalbn+0xb4>
 8009196:	a112      	add	r1, pc, #72	; (adr r1, 80091e0 <scalbn+0xe8>)
 8009198:	e9d1 0100 	ldrd	r0, r1, [r1]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1e2      	bne.n	8009166 <scalbn+0x6e>
 80091a0:	a30f      	add	r3, pc, #60	; (adr r3, 80091e0 <scalbn+0xe8>)
 80091a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a6:	f7f7 fa1f 	bl	80005e8 <__aeabi_dmul>
 80091aa:	e7cb      	b.n	8009144 <scalbn+0x4c>
 80091ac:	a10a      	add	r1, pc, #40	; (adr r1, 80091d8 <scalbn+0xe0>)
 80091ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d0b8      	beq.n	8009128 <scalbn+0x30>
 80091b6:	a10e      	add	r1, pc, #56	; (adr r1, 80091f0 <scalbn+0xf8>)
 80091b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091bc:	e7b4      	b.n	8009128 <scalbn+0x30>
 80091be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80091c2:	3236      	adds	r2, #54	; 0x36
 80091c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80091c8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80091cc:	4620      	mov	r0, r4
 80091ce:	4b0c      	ldr	r3, [pc, #48]	; (8009200 <scalbn+0x108>)
 80091d0:	2200      	movs	r2, #0
 80091d2:	e7e8      	b.n	80091a6 <scalbn+0xae>
 80091d4:	f3af 8000 	nop.w
 80091d8:	c2f8f359 	.word	0xc2f8f359
 80091dc:	01a56e1f 	.word	0x01a56e1f
 80091e0:	8800759c 	.word	0x8800759c
 80091e4:	7e37e43c 	.word	0x7e37e43c
 80091e8:	8800759c 	.word	0x8800759c
 80091ec:	fe37e43c 	.word	0xfe37e43c
 80091f0:	c2f8f359 	.word	0xc2f8f359
 80091f4:	81a56e1f 	.word	0x81a56e1f
 80091f8:	43500000 	.word	0x43500000
 80091fc:	ffff3cb0 	.word	0xffff3cb0
 8009200:	3c900000 	.word	0x3c900000

08009204 <_init>:
 8009204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009206:	bf00      	nop
 8009208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920a:	bc08      	pop	{r3}
 800920c:	469e      	mov	lr, r3
 800920e:	4770      	bx	lr

08009210 <_fini>:
 8009210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009212:	bf00      	nop
 8009214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009216:	bc08      	pop	{r3}
 8009218:	469e      	mov	lr, r3
 800921a:	4770      	bx	lr
