{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 22:06:49 2021 " "Info: Processing started: Thu Apr 01 22:06:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer_4_bit -c computer_4_bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer_4_bit -c computer_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_4_bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file computer_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_4_bit " "Info: Found entity 1: computer_4_bit" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_4_bit " "Info: Elaborating entity \"computer_4_bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 computer_4_bit.v(29) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(29): truncated value with size 32 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 computer_4_bit.v(43) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(43): truncated value with size 32 to match size of target (16)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 computer_4_bit.v(44) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(44): truncated value with size 32 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(49) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(49): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(54) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(54): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(62) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(62): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(67) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(67): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(71) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(71): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 computer_4_bit.v(74) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(74): truncated value with size 32 to match size of target (5)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(76) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(76): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(82) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(82): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(85) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(85): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(87) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(87): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(92) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(92): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 computer_4_bit.v(97) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(97): truncated value with size 32 to match size of target (16)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(98) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(98): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 computer_4_bit.v(101) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(101): truncated value with size 32 to match size of target (16)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(104) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(104): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(105) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(105): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(108) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(108): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(109) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(109): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 computer_4_bit.v(112) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(112): truncated value with size 32 to match size of target (16)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 computer_4_bit.v(115) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(115): truncated value with size 32 to match size of target (16)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(118) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(118): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(121) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(121): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(124) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(124): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 computer_4_bit.v(127) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(127): truncated value with size 16 to match size of target (4)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 computer_4_bit.v(130) " "Warning (10230): Verilog HDL assignment warning at computer_4_bit.v(130): truncated value with size 32 to match size of target (1)" {  } { { "computer_4_bit.v" "" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "stack_memory " "Info: RAM logic \"stack_memory\" is uninferred due to inappropriate RAM size" {  } { { "computer_4_bit.v" "stack_memory" { Text "D:/QUARTUS/computer_4_bit/computer_4_bit.v" 15 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[15\] " "Info: Register \"SP\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[14\] " "Info: Register \"SP\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[13\] " "Info: Register \"SP\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[12\] " "Info: Register \"SP\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[11\] " "Info: Register \"SP\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[10\] " "Info: Register \"SP\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[9\] " "Info: Register \"SP\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[8\] " "Info: Register \"SP\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[7\] " "Info: Register \"SP\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[6\] " "Info: Register \"SP\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[5\] " "Info: Register \"SP\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP\[4\] " "Info: Register \"SP\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[15\] " "Info: Register \"IP\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[14\] " "Info: Register \"IP\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[13\] " "Info: Register \"IP\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[12\] " "Info: Register \"IP\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[11\] " "Info: Register \"IP\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[10\] " "Info: Register \"IP\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[9\] " "Info: Register \"IP\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[8\] " "Info: Register \"IP\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[7\] " "Info: Register \"IP\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[6\] " "Info: Register \"IP\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[5\] " "Info: Register \"IP\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IP\[4\] " "Info: Register \"IP\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Info: Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Info: Implemented 396 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 22:06:51 2021 " "Info: Processing ended: Thu Apr 01 22:06:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
