// Seed: 228527850
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    output tri1 id_15,
    output wire id_16,
    input tri1 id_17,
    input wire id_18,
    input wire id_19,
    output supply1 id_20
    , id_34,
    input tri1 id_21,
    input tri1 id_22,
    input wor id_23,
    output wor id_24,
    output uwire id_25,
    input tri1 id_26,
    input supply1 id_27,
    input wor id_28,
    output wor id_29,
    input supply0 id_30,
    input tri id_31,
    input tri0 id_32
);
  wire id_35;
  assign id_20 = 1'b0;
  wire id_36;
  wire id_37;
  wire id_38;
  assign id_9 = id_28;
  logic [7:0] id_39;
  assign id_9 = (1'h0);
  id_40(
      .id_0(1), .id_1(id_1), .id_2(id_31 & (1)), .id_3(id_26)
  );
  always #id_41 $display(id_39[1 : 1]);
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  wire id_6;
  wire id_7;
  assign id_2 = id_4;
  module_0(
      id_3,
      id_1,
      id_4,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4,
      id_3,
      id_2,
      id_0,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_4
  );
endmodule
