# Content

* [Content](#content)
* [层级抽象：Levels of abstraction](#层级抽象levels-of-abstraction)
* [架构3组成：3 Asppects of Computer Architecture](#架构3组成3-asppects-of-computer-architecture)
* [基本元件：Primitive Components](#基本元件primitive-components)
* [逻辑门：Logic gates](#逻辑门logic-gates)
  * [缓冲器 & 非门：Buffer & Inverter](#缓冲器--非门buffer--inverter)
  * [与门/与非门逻辑门-2inputs：and/nand with 2 inputs](#与门与非门逻辑门-2inputsandnand-with-2-inputs)
  * [或门/或非门：Inclusive or/nor with two inputs](#或门或非门inclusive-ornor-with-two-inputs)
  * [异或门/同或门：Exclusive or/nor with two inputs](#异或门同或门exclusive-ornor-with-two-inputs)
* [硬体描述语言(CHDL)：Hardware description languages](#硬体描述语言chdlhardware-description-languages)
* [Hydra CHDL](#hydra-chdl)
* [RTM circuit as schematic diagram](#rtm-circuit-as-schematic-diagram)
* [RTM circuit as Hydra specification](#rtm-circuit-as-hydra-specification)
* [Circuits](#circuits)
* [=========](#)
* [Hydra CHDL标记：Hydra notation](#hydra-chdl标记hydra-notation)
* [组件关联输入信号：Connecting a component to signals](#组件关联输入信号connecting-a-component-to-signals)
* [括号：A note on parentheses](#括号a-note-on-parentheses)
  * [括号-表达式分组：Use parentheses for grouping expressions](#括号-表达式分组use-parentheses-for-grouping-expressions)
* [Hydra中电路定义：Black boxes](#hydra中电路定义black-boxes)
* [CHDL语言 & 图描述电路：Comparing text and diagram](#chdl语言--图描述电路comparing-text-and-diagram)
* [多路选择器：A hardware conditional: the multiplexer](#多路选择器a-hardware-conditional-the-multiplexer)
* [电路分类：Classifying circuits](#电路分类classifying-circuits)
* [组合电路应用场景：When is a combinational circuit appropriate?](#组合电路应用场景when-is-a-combinational-circuit-appropriate)
* [模块：Building blocks](#模块building-blocks)
* [设计原则：Design Techniques](#设计原则design-techniques)
* [有效的组合回路设计技术：Effective combinational design techniques](#有效的组合回路设计技术effective-combinational-design-techniques)
  * [全加器-真值表综合Synthesis from truth table: full adder](#全加器-真值表综合synthesis-from-truth-table-full-adder)
  * [代数逻辑综合：Synthesis from algebraic logic](#代数逻辑综合synthesis-from-algebraic-logic)
  * [案例总和-多路选择器：Sum of Cases: The multiplexer](#案例总和-多路选择器sum-of-cases-the-multiplexer)
  * [条件句和情况：Conditionals and cases](#条件句和情况conditionals-and-cases)
  * [使用编码-解复用器：Using encodings: The demultiplexer](#使用编码-解复用器using-encodings-the-demultiplexer)
  * [定义模块：Defining building blocks](#定义模块defining-building-blocks)
  * [标准模式：Standard patterns](#标准模式standard-patterns)
* [半加器：The half adder: adding two bits](#半加器the-half-adder-adding-two-bits)
* [全加器：The full adder: adding three bits](#全加器the-full-adder-adding-three-bits)
* [4bit波进位加法器:4-Bit Ripple Carry Adder](#4bit波进位加法器4-bit-ripple-carry-adder)
* [电路效率：Efficiency](#电路效率efficiency)
* [成本模型：Cost models](#成本模型cost-models)
* [成本模型例子：Examples of cost models](#成本模型例子examples-of-cost-models)

# 层级抽象：Levels of abstraction

![](/static/2021-09-27-17-16-34.png)
![](/static/2021-09-27-17-16-59.png)

Computer architecture is fundamental

* – 指令级架构是硬件设计，编译器，os的关键（接口） ISAs are key to hardware design, compilers, and operating systems
* – 一些计算机包括程序员可以使用的可重构阵列(有效地编程需要电路设计知识) Some computers include reconfigurable arrays the programmer can use (programming them effectively requires knowledge of circuit design)

# 架构3组成：3 Asppects of Computer Architecture

![](/static/2021-09-27-17-18-00.png)

Instruction Set Architecture (ISA): Programmer/compiler view **指令集架构/编译器视图**

– Instructions visible to the (system) programmer 对(系统)程序员可见的指令
– Opcode, architectural registers, address translation, etc 操作码、结构寄存器、地址转换等

Microarchitecture: Processor designer view **微架构: 处理器设计视图**

– Logical organisation that implements the ISA 执行 ISA 的合乎逻辑的组织
– Pipelining, functional units, caches, registers, etc 流水线、功能单元、缓存、寄存器等

Circuits: Circuit/chip designer view **电路: 电路/芯片设计器视图**

– Detailed logic design and packaging technology 详细逻辑设计与封装技术
– Gates, cells, CMOS process, etc 门、电池、 CMOS 工艺等

# 基本元件：Primitive Components

![](/static/2021-09-27-17-22-23.png)

Logic gates (combinational) **逻辑门**

– The components produce an output that is a Boolean function of the current inputs **这些组件产生的输出是当前输入的布尔函数**
– Examples: buf, inv, and2, etc

Flip flops (sequential) **触发器**

– The flip flop contains a state (memory) of one bit, and the output is the value of the state 所述触发器**包含一位的状态(内存) ，其输出为该状态的值**
– Example: dff (delay flip flop or latch; we will use only this component)

# 逻辑门：Logic gates

Correspond to the basic operators of Boolean algebra **对应于布尔代数的基本运算符**

– buf → a buffer that outputs its input value
– inv → inverter
– and2, and3, and4 → **logical and** gates with 2, 3, 4 inputs
– or2, or3, or4
– xor2, xor3, xor4
– nand2, nand3, nand4
– nor2, nor3, nor5
– xnor2, xnor3, xnor4

## 缓冲器 & 非门：Buffer & Inverter

![](/static/2021-10-02-01-05-05.png)

## 与门/与非门逻辑门-2inputs：and/nand with 2 inputs

![](/static/2021-10-02-01-06-38.png)

---

多输入and, nand

![](/static/2021-10-02-01-10-56.png)

## 或门/或非门：Inclusive or/nor with two inputs

![](/static/2021-10-02-01-12-41.png)
![](/static/2021-10-02-01-21-30.png)

## 异或门/同或门：Exclusive or/nor with two inputs

![](/static/2021-10-02-01-20-11.png)
![](/static/2021-10-02-01-22-56.png)

# 硬体描述语言(CHDL)：Hardware description languages

Computer Hardware Description Language (CHDL or just HDL): a textual language for specifying and designing digital circuits **计算机硬件描述语言(CHDL 或者仅仅是 HDL) : 一种描述和设计数字电路的文本语言**

* – Circuits represented in a text document, like a computer program 文本文档中的电路，如计算机程序
* – Offer programming techniques (abstraction, algorithmic specification, typechecking, simulation) 提供编程技术(抽象、算法规范、类型分析、模拟)
* – Scale up well to large circuits 适用于大型电路
* – Support the use of formal methods 支持使用正式方法

Schematic Diagram: abstract picture of a circuit, with geometric information **原理图: 电路的抽象图形，包含几何信息**

* – Are probably easier for beginners to understand 对初学者来说可能更容易理解
* – It is more obvious that a schematic describes hardware, and is not just a computer program 很明显，示意图描述的是硬件，而不仅仅是计算机程序
* – Schematics break down badly for large and complex circuits 对于大型和复杂的电路，原理图会出现严重故障
* – The diagrams just sit there inertly on paper, and don't do anything 图表只是无关紧要地放在纸上，什么也不做

# Hydra CHDL

A domain-specific language implemented by embedding in Haskell 植入Haskell实现的领域特定语言

* You don't need to know Haskell to use Hydra
* Use Hydra to
  * – Specify circuits 定义电路
  * – Simulate them 模拟
  * – Do formal reasoning 正式推理
  * – Generate netlists 生成网络列表

# RTM circuit as schematic diagram

![](/static/2021-10-02-01-57-48.png)

# RTM circuit as Hydra specification

![](/static/2021-10-02-03-04-04.png)

# Circuits

Circuits as functions: both a circuit and a function are a black box that **电路作为函数: 电路和功能都是一个黑盒子**

* – Takes some inputs 输入
* – Performs an internal computation 执行内部计算
* – Produces some outputs 产生一些输出

A specification of a circuit is a description of it (e.g. in a computer file) **电路的规格说明是对电路的描述(例如在计算机文件中)**

* – May high level (e.g. behaviour at the level of register transfers) 可能的高级别(例如寄存器转换级RTL层的行为)
* – May be detailed to build the hardware (e.g. a netlist or VLSI layout) 可以详细地构建硬件(例如一个网络列表或 VLSI 布局)

A fabrication of a circuit is a real piece of hardware **一个电路的制造是一个真正的硬件**

# =========

Combinational Circuits

# Hydra CHDL标记：Hydra notation

![](/static/2021-10-02-03-13-28.png)

逻辑门，触发器（基本元件

# 组件关联输入信号：Connecting a component to signals

![](/static/2021-10-02-03-17-52.png)

# 括号：A note on parentheses

![](/static/2021-10-02-03-21-29.png)

* 基本元件中不要对输入做括号

## 括号-表达式分组：Use parentheses for grouping expressions

![](/static/2021-10-02-03-22-51.png)
![](/static/2021-10-02-03-23-08.png)

# Hydra中电路定义：Black boxes

![](/static/2021-10-02-03-24-09.png)

* 类似function

# CHDL语言 & 图描述电路：Comparing text and diagram

![](/static/2021-10-02-03-27-46.png)

# 多路选择器：A hardware conditional: the multiplexer

![](/static/2021-10-02-03-35-11.png)

# 电路分类：Classifying circuits

![](/static/2021-10-02-03-41-14.png)

组合电路

- 只包含逻辑门(没有触发器)
- 不包含任何反馈回路
- 计算纯布尔函数: 输出取决于输入(带有门延迟)

时序电路

* 可能含有人字拖
* 可能包含反馈回路
* 可能有状态(记忆)产生的触发器或反馈
* 根据处理时间的方式，分为两类
  * 同步→时钟确保简单的行为
  * 异步→可能有复杂的时间行为

# 组合电路应用场景：When is a combinational circuit appropriate?

If the output can be calculated from the inputs using expressions **如果输出可以使用表达式从输入中计算出来**

* Combinational is likely to be good 使用组合电路

If state is inherently needed to calculate the output **如果计算输出需要状态**

* You cannot use combinational, you need sequential 使用时序电路

If the solution requires an iterative algorithm, it depends 如果解决方案需要迭代算法，它取决于

* Sequential may be easier but combinational might still be effective 时序电路可能更容易，但组合电路可能仍然是有效的

# 模块：Building blocks

**Logic gates 逻辑门**: inv, and2, or2, etc

基本电路

![](/static/2021-10-02-04-19-52.png)

* **Multiplexers 多路选择器**: mux1, mux2, etc
  * They all use control inputs to select one of the data inputs and output it 它们都使用**控制输入**来**选择一个数据输入，并输出**
  * 比如mux2,4个输入，2个控制输入决定输出哪个输入
* **Demultiplexers 解复用器**: demux1, demux2, etc
  * They all steer a data input onto one of several outputs, chosen by the control inputs **引导一个数据输入到几个输出之一，由控制输入选择**
* **bit adders 位加法器**: halfAdd, fullAdd

# 设计原则：Design Techniques

Start with a specification, which may be formal or informal 从规范开始，可以是正式的也可以是非正式的

* If it is expression in Boolean algebra serves as implementation 如果它是布尔代数中的表达式，则作为实现

---

* Be sure you know the circuit's inputs and outputs before you try to design it 在你尝试设计电路之前，确保你知道电路的输入和输出
* You can synthesise circuits automatically from a truth table, although some
* circuits are too complex to specify with a truth table 你可以根据真值表自动合成电路，尽管有些电路过于复杂，无法用真值表来指定
* Know the basic building blocks (logic gates, mux1, etc) and use them! 了解基本模块(逻辑门、 mux1等)并使用它们！
* Many circuits contain a building block which is replicated for each bit position, and data ripples through the circuit, e.g. the ripple carry adder 许多电路包含一个模块，每个位复制一个块，数据波穿过电路，例如波进位加法器
* Always ensure that there is no feedback loop in your combinational logic 始终确保你的组合逻辑电路中没有反馈回路

# 有效的组合回路设计技术：Effective combinational design techniques

1. Synthesis from truth table 真值表的综合
2. Synthesis from algebraic logic 代数逻辑综合
3. The sum of cases 案例总和
4. Conditionals and cases 条件句和情况
5. Using encodings 使用编码
6. Defining building blocks 定义模块
7. Standard patterns 标准模式

## 全加器-真值表综合Synthesis from truth table: full adder

真值表: 指定的逻辑函数，显示所有可能输入的输出

你可以使用案例总和来合成函数的逻辑表达式

- 输出列中有1的情况

![](/static/2021-10-02-04-42-28.png)

## 代数逻辑综合：Synthesis from algebraic logic

![](/static/2021-10-02-04-47-57.png)

## 案例总和-多路选择器：Sum of Cases: The multiplexer

![](/static/2021-10-02-04-51-11.png)

## 条件句和情况：Conditionals and cases

![](/static/2021-10-02-04-53-47.png)

## 使用编码-解复用器：Using encodings: The demultiplexer

Sometimes there is a group of signals, and they all correspond to the 2k cases specified by a k-bit opcode 有时有一组信号，它们都对应于由一个 k 位操作码指定的2^k 情况

![](/static/2021-10-02-04-59-05.png)

## 定义模块：Defining building blocks

You can simplify the design of a circuit by imagining that you have some suitable building block circuits 你可以通过想象你有一些合适的模块电路来简化电路的设计

* Logic gates, basic circuits (Multiplexers, deMultiplexers, bit adders) 逻辑门、基本电路（多路复用器、解多路复用器、位加法器）

Idea: separate the whole design into the design of the overall structure, and the internal design of the building blocks 理念：将整体设计分为整体结构设计和模块内部设计

Avoiding the use of building block definitions is just like avoiding the use of functions and procedures in programming 避免使用模块定义就像避免在编程中使用函数和过程一样

## 标准模式：Standard patterns

There are many standard patterns involving the use of building blocks 有很多标准模式涉及到模块的使用

* Example: the ripple carry adder could be designed directly, but better to 示例：波进位加法器可以直接设计，但更好的是
  * – Imagine a building block that handles the addition in one bit position 想象一个1bit处理加法的模块
  * – Design the building block (the full adder) 设计模块（全加器）
  * – Design the overall structure of the ripple carry adder based of full adders 设计基于全加器的波进位加法器的整体结构

Many other circuits have a similar structure 许多其他电路具有类似的结构

# 半加器：The half adder: adding two bits

A half adder adds two bits: Since the result could be 0, 1, or 2, we need a two-bit representation of the sum, called (carry, sum) 半加器加两位：由于结果可能是 0、1 或 2，**我们需要一个两位的总和表示，称为 (carry, sum**)

Specify the circuit with the addition (truth) table **用加法（真值）表指定电路**

– The carry function is just and2 进位功能就是 and2
– The sum function is just xor2 sum 函数是 xor2

![](/static/2021-10-02-05-05-11.png)

# 全加器：The full adder: adding three bits

A full adder adds three bits:

* – Useful because to add binary numbers, we need to add in the carries 很有用，因为要二进制数加法，我们需要进行进位相加
* – There are many ways to implement it 有很多种实现方式

![](/static/2021-10-02-05-08-41.png)

# 4bit波进位加法器:4-Bit Ripple Carry Adder

![](/static/2021-10-02-20-09-52.png)

# 电路效率：Efficiency

The efficiency of a circuit is relative to a cost model **电路的效率与成本模型有关**

* – It is not necessarily the number of components 它不一定是相关于组件的数量

In general, finding a good algorithm improves performance more than trying to save some logic gates here and there 一般来说，**找到一个好的算法**比试图在这里和那里保存一些逻辑门更能提高性能

In VLSI design, regularity of layout pays off better than random optimisation 在 VLSI 设计中，布局的规律性比随机优化更好

A good technique is to find a clear and understandable design, and then measure its performance 一个好的技巧是找到一个清晰易懂的设计，然后衡量它的性能

* Use Boolean algebra (or other techniques) to optimise the circuit 使用布尔代数（或其他技术）来优化电路

Correctness is more important than efficiency (efficiency is also important) 正确性比效率更重要（效率也很重要）

# 成本模型：Cost models

We often want to transform a circuit 我们经常想改造一个电路

* Find another circuit that implements the same logic function, but that is “better” in some way 找到另一个实现相同逻辑功能的电路，但在某些方面“更好”

We need a precise definition of better 我们需要对“更好的”，精确定义

* A cost model assigns a numeric cost to each circuit **成本模型为每个电路分配一个数字成本**
* The best circuit is the one with the lowest cost **最好的电路是成本最低的电路**

There are many cost models 有很多成本模型

* The choice of the best circuit depends on which cost model is used **最佳电路的选择取决于使用的成本模型**

# 成本模型例子：Examples of cost models

The number of components in the circuit 电路中的**元件数**

* Was a good cost model when digital circuits were built from discrete components (before integrated circuits were developed) 当数字电路由分立元件构建时（在开发集成电路之前）是一个很好的成本模型

The area of the circuit on a chip 芯片上**电路的面积**

* Relevant for integrated circuit (VLSI) design 与集成电路 (VLSI) 设计相关

The path depth **路径深度**

* Gives an accurate measure of the speed of a combinational circuit 精确测量组合电路的速度
