{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698074509725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698074509725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 17:21:49 2023 " "Processing started: Mon Oct 23 17:21:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698074509725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074509725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_system -c basic_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074509725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698074510251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698074510252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/basic_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_system/synthesis/basic_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_system-rtl " "Found design unit 1: basic_system-rtl" {  } { { "basic_system/synthesis/basic_system.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520491 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_system " "Found entity 1: basic_system" {  } { { "basic_system/synthesis/basic_system.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "basic_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "basic_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_irq_mapper " "Found entity 1: basic_system_irq_mapper" {  } { { "basic_system/synthesis/submodules/basic_system_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0 " "Found entity 1: basic_system_mm_interconnect_0" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "basic_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: basic_system_mm_interconnect_0_rsp_mux_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520510 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_mux " "Found entity 1: basic_system_mm_interconnect_0_rsp_mux" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: basic_system_mm_interconnect_0_rsp_demux_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: basic_system_mm_interconnect_0_cmd_mux_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_mux " "Found entity 1: basic_system_mm_interconnect_0_cmd_mux" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: basic_system_mm_interconnect_0_cmd_demux_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_demux " "Found entity 1: basic_system_mm_interconnect_0_cmd_demux" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520519 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520519 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520519 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520519 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "basic_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "basic_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "basic_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "basic_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "basic_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "basic_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_006_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520530 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_006 " "Found entity 2: basic_system_mm_interconnect_0_router_006" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_004_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520531 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_004 " "Found entity 2: basic_system_mm_interconnect_0_router_004" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_003_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520532 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_003 " "Found entity 2: basic_system_mm_interconnect_0_router_003" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_002_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520535 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_002 " "Found entity 2: basic_system_mm_interconnect_0_router_002" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_001_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520537 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_001 " "Found entity 2: basic_system_mm_interconnect_0_router_001" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698074520538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_default_decode" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520539 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router " "Found entity 2: basic_system_mm_interconnect_0_router" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "basic_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "basic_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "basic_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "basic_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_switches " "Found entity 1: basic_system_switches" {  } { { "basic_system/synthesis/submodules/basic_system_switches.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2 " "Found entity 1: basic_system_nios2" {  } { { "basic_system/synthesis/submodules/basic_system_nios2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_test_bench " "Found entity 1: basic_system_nios2_cpu_test_bench" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file basic_system/synthesis/submodules/basic_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_register_bank_a_module " "Found entity 1: basic_system_nios2_cpu_register_bank_a_module" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_nios2_cpu_register_bank_b_module " "Found entity 2: basic_system_nios2_cpu_register_bank_b_module" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "3 basic_system_nios2_cpu_nios2_oci_debug " "Found entity 3: basic_system_nios2_cpu_nios2_oci_debug" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_system_nios2_cpu_nios2_oci_break " "Found entity 4: basic_system_nios2_cpu_nios2_oci_break" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "5 basic_system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: basic_system_nios2_cpu_nios2_oci_xbrk" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "6 basic_system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: basic_system_nios2_cpu_nios2_oci_dbrk" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "7 basic_system_nios2_cpu_nios2_oci_itrace " "Found entity 7: basic_system_nios2_cpu_nios2_oci_itrace" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "8 basic_system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: basic_system_nios2_cpu_nios2_oci_td_mode" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "9 basic_system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: basic_system_nios2_cpu_nios2_oci_dtrace" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "10 basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "11 basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "12 basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "13 basic_system_nios2_cpu_nios2_oci_fifo " "Found entity 13: basic_system_nios2_cpu_nios2_oci_fifo" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "14 basic_system_nios2_cpu_nios2_oci_pib " "Found entity 14: basic_system_nios2_cpu_nios2_oci_pib" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "15 basic_system_nios2_cpu_nios2_oci_im " "Found entity 15: basic_system_nios2_cpu_nios2_oci_im" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "16 basic_system_nios2_cpu_nios2_performance_monitors " "Found entity 16: basic_system_nios2_cpu_nios2_performance_monitors" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "17 basic_system_nios2_cpu_nios2_avalon_reg " "Found entity 17: basic_system_nios2_cpu_nios2_avalon_reg" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "18 basic_system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: basic_system_nios2_cpu_ociram_sp_ram_module" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "19 basic_system_nios2_cpu_nios2_ocimem " "Found entity 19: basic_system_nios2_cpu_nios2_ocimem" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "20 basic_system_nios2_cpu_nios2_oci " "Found entity 20: basic_system_nios2_cpu_nios2_oci" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""} { "Info" "ISGN_ENTITY_NAME" "21 basic_system_nios2_cpu " "Found entity 21: basic_system_nios2_cpu" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_wrapper " "Found entity 1: basic_system_nios2_cpu_debug_slave_wrapper" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_tck " "Found entity 1: basic_system_nios2_cpu_debug_slave_tck" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_sysclk " "Found entity 1: basic_system_nios2_cpu_debug_slave_sysclk" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_instr_OCROM.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_instr_OCROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_instr_OCROM " "Found entity 1: basic_system_instr_OCROM" {  } { { "basic_system/synthesis/submodules/basic_system_instr_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_instr_OCROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_data_OCRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_data_OCRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_data_OCRAM " "Found entity 1: basic_system_data_OCRAM" {  } { { "basic_system/synthesis/submodules/basic_system_data_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_data_OCRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_system/synthesis/submodules/basic_system_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_system/synthesis/submodules/basic_system_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_LEDs " "Found entity 1: basic_system_LEDs" {  } { { "basic_system/synthesis/submodules/basic_system_LEDs.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myAltPll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myAltPll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520569 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520569 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698074520680 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(19) " "VHDL Signal Declaration warning at top_level_entity.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698074520682 "|top_level_entity"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock top_level_entity.vhd(35) " "Verilog HDL or VHDL warning at top_level_entity.vhd(35): object \"pllLock\" assigned a value but never read" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698074520682 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "src/top_level_entity.vhd" "myAltPll_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/myAltPll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/myAltPll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520747 ""}  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/myAltPll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074520747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myAltPll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myAltPll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/myAltPll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system basic_system:basic_system_inst " "Elaborating entity \"basic_system\" for hierarchy \"basic_system:basic_system_inst\"" {  } { { "src/top_level_entity.vhd" "basic_system_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_LEDs basic_system:basic_system_inst\|basic_system_LEDs:leds " "Elaborating entity \"basic_system_LEDs\" for hierarchy \"basic_system:basic_system_inst\|basic_system_LEDs:leds\"" {  } { { "basic_system/synthesis/basic_system.vhd" "leds" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_data_OCRAM basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram " "Elaborating entity \"basic_system_data_OCRAM\" for hierarchy \"basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\"" {  } { { "basic_system/synthesis/basic_system.vhd" "data_ocram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_data_OCRAM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_data_OCRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_data_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_data_OCRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/andrea/Documents/Tesi_287628/287628/basic_system_v2/software/basic_system/mem_init/basic_system_data_OCRAM.hex " "Parameter \"init_file\" = \"/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/software/basic_system/mem_init/basic_system_data_OCRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074520881 ""}  } { { "basic_system/synthesis/submodules/basic_system_data_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_data_OCRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074520881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5p1 " "Found entity 1: altsyncram_l5p1" {  } { { "db/altsyncram_l5p1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/altsyncram_l5p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074520923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074520923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5p1 basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram\|altsyncram_l5p1:auto_generated " "Elaborating entity \"altsyncram_l5p1\" for hierarchy \"basic_system:basic_system_inst\|basic_system_data_OCRAM:data_ocram\|altsyncram:the_altsyncram\|altsyncram_l5p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074520924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_instr_OCROM basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom " "Elaborating entity \"basic_system_instr_OCROM\" for hierarchy \"basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\"" {  } { { "basic_system/synthesis/basic_system.vhd" "instr_ocrom" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_instr_OCROM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_instr_OCROM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_instr_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_instr_OCROM.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/andrea/Documents/Tesi_287628/287628/basic_system_v2/software/basic_system/mem_init/basic_system_instr_OCROM.hex " "Parameter \"init_file\" = \"/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/software/basic_system/mem_init/basic_system_instr_OCROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521091 ""}  } { { "basic_system/synthesis/submodules/basic_system_instr_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_instr_OCROM.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074521091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bap1 " "Found entity 1: altsyncram_bap1" {  } { { "db/altsyncram_bap1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/altsyncram_bap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074521131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074521131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bap1 basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram\|altsyncram_bap1:auto_generated " "Elaborating entity \"altsyncram_bap1\" for hierarchy \"basic_system:basic_system_inst\|basic_system_instr_OCROM:instr_ocrom\|altsyncram:the_altsyncram\|altsyncram_bap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2 basic_system:basic_system_inst\|basic_system_nios2:nios2 " "Elaborating entity \"basic_system_nios2\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\"" {  } { { "basic_system/synthesis/basic_system.vhd" "nios2" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu " "Elaborating entity \"basic_system_nios2_cpu\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2.v" "cpu" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_test_bench basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_test_bench:the_basic_system_nios2_cpu_test_bench " "Elaborating entity \"basic_system_nios2_cpu_test_bench\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_test_bench:the_basic_system_nios2_cpu_test_bench\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_test_bench" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_register_bank_a_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a " "Elaborating entity \"basic_system_nios2_cpu_register_bank_a_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_register_bank_a" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521339 ""}  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074521339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074521382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074521382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_register_bank_b_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_b_module:basic_system_nios2_cpu_register_bank_b " "Elaborating entity \"basic_system_nios2_cpu_register_bank_b_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_b_module:basic_system_nios2_cpu_register_bank_b\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_register_bank_b" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_debug basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_debug\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_debug" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521455 ""}  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074521455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_break basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_break:the_basic_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_break\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_break:the_basic_system_nios2_cpu_nios2_oci_break\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_break" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_xbrk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_xbrk:the_basic_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_xbrk:the_basic_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_xbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_dbrk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dbrk:the_basic_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dbrk:the_basic_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_dbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_itrace basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_itrace:the_basic_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_itrace:the_basic_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_itrace" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_dtrace basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_dtrace" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_td_mode basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\|basic_system_nios2_cpu_nios2_oci_td_mode:basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\|basic_system_nios2_cpu_nios2_oci_td_mode:basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_pib basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_pib:the_basic_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_pib\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_pib:the_basic_system_nios2_cpu_nios2_oci_pib\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_pib" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_im basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_im:the_basic_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_im\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_im:the_basic_system_nios2_cpu_nios2_oci_im\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_im" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_avalon_reg basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_avalon_reg:the_basic_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"basic_system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_avalon_reg:the_basic_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_avalon_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_ocimem basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"basic_system_nios2_cpu_nios2_ocimem\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_ocimem" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_ociram_sp_ram_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"basic_system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_ociram_sp_ram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521627 ""}  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074521627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074521671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074521671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_wrapper basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_debug_slave_wrapper" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_tck basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_tck:the_basic_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_tck\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_tck:the_basic_system_nios2_cpu_debug_slave_tck\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "the_basic_system_nios2_cpu_debug_slave_tck" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_sysclk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_sysclk:the_basic_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_sysclk:the_basic_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "the_basic_system_nios2_cpu_debug_slave_sysclk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "basic_system_nios2_cpu_debug_slave_phy" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698074521750 ""}  } { { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698074521750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074521917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_switches basic_system:basic_system_inst\|basic_system_switches:switches " "Elaborating entity \"basic_system_switches\" for hierarchy \"basic_system:basic_system_inst\|basic_system_switches:switches\"" {  } { { "basic_system/synthesis/basic_system.vhd" "switches" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"basic_system_mm_interconnect_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "basic_system/synthesis/basic_system.vhd" "mm_interconnect_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_s1_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "switches_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instr_ocrom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instr_ocrom_s1_translator\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "instr_ocrom_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_s1_agent\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_s1_agent_rsp_fifo\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router " "Elaborating entity \"basic_system_mm_interconnect_0_router\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\|basic_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\|basic_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"basic_system_mm_interconnect_0_router_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_001_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\|basic_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\|basic_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_002 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"basic_system_mm_interconnect_0_router_002\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_002" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_002_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\|basic_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\|basic_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_003 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"basic_system_mm_interconnect_0_router_003\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_003" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_003_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\|basic_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\|basic_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_004 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"basic_system_mm_interconnect_0_router_004\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_004" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_004_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\|basic_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\|basic_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_006 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"basic_system_mm_interconnect_0_router_006\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_006:router_006\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_006" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_006_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_006:router_006\|basic_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_006:router_006\|basic_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:data_ocram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:data_ocram_s1_burst_adapter\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:data_ocram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:data_ocram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instr_ocrom_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instr_ocrom_s1_burst_adapter\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "instr_ocrom_s1_burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_demux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_demux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_demux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_mux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_mux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_mux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_demux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_mux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_mux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_mux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:data_ocram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:data_ocram_s1_rsp_width_adapter\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_rsp_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698074522860 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_ocram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698074522862 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_ocram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698074522862 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_ocram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:data_ocram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:data_ocram_s1_cmd_width_adapter\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "data_ocram_s1_cmd_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_irq_mapper basic_system:basic_system_inst\|basic_system_irq_mapper:irq_mapper " "Elaborating entity \"basic_system_irq_mapper\" for hierarchy \"basic_system:basic_system_inst\|basic_system_irq_mapper:irq_mapper\"" {  } { { "basic_system/synthesis/basic_system.vhd" "irq_mapper" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller basic_system:basic_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "basic_system/synthesis/basic_system.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/basic_system.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "basic_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "basic_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074522972 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698074524181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.23.17:22:08 Progress: Loading sld630c7cc1/alt_sld_fab_wrapper_hw.tcl " "2023.10.23.17:22:08 Progress: Loading sld630c7cc1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074528492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074530526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074530667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074531841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074532047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074532259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074532489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074532492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074532492 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698074533159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld630c7cc1/alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074533533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074533691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074533692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074533830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074533989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074533989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698074534130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074534130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698074537825 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698074537941 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1698074537941 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "basic_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 2899 -1 0 } } { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 3899 -1 0 } } { "basic_system/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/basic_system_nios2_cpu.v" 3521 -1 0 } } { "basic_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/basic_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698074537953 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698074537953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698074538613 "|top_level_entity|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698074538613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074538821 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698074540296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698074540360 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698074540360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074540520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/output_files/basic_system.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/basic_system_v2/output_files/basic_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074541490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698074545016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698074545016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "src/top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v2/src/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698074545248 "|top_level_entity|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698074545248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1839 " "Implemented 1839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698074545249 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698074545249 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698074545249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1654 " "Implemented 1654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698074545249 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698074545249 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698074545249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698074545249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698074545297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 17:22:25 2023 " "Processing ended: Mon Oct 23 17:22:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698074545297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698074545297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698074545297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698074545297 ""}
