<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FlashAndRam32.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="flashAndram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flashAndram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flashAndram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flashAndram.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flashAndram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="flashAndram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flashAndram.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="flashAndram.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="flashAndram.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="flashAndram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flashAndram.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="flashAndram.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flashAndram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flashAndram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="flashAndram.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="flashAndram.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="flashAndram.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flashAndram.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="flashAndram.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flashAndram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flashAndram_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="flashAndram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flashAndram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flashAndram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flashAndram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="flashAndram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flashAndram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flashAndram_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="flashAndram_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="flashAndram_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flashAndram_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flashAndram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="flashAndram_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="flashAndram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flashAndram_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flashandram.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="flashandram.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="flashandram.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-702926802631584468" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5462299117505528806" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3924645791226729426" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529281855" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437103698" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1850839825356811056" xil_pn:start_ts="1437103698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437218600" xil_pn:in_ck="-7019906218077525903" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4306745617739907659" xil_pn:start_ts="1437218579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flashAndram.lso"/>
      <outfile xil_pn:name="flashAndram.ngc"/>
      <outfile xil_pn:name="flashAndram.ngr"/>
      <outfile xil_pn:name="flashAndram.prj"/>
      <outfile xil_pn:name="flashAndram.stx"/>
      <outfile xil_pn:name="flashAndram.syr"/>
      <outfile xil_pn:name="flashAndram.xst"/>
      <outfile xil_pn:name="flashAndram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1437219304" xil_pn:in_ck="-7019906218077527155" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7068921373325853735" xil_pn:start_ts="1437219304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437219312" xil_pn:in_ck="-2087844087902868748" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2363527433631822023" xil_pn:start_ts="1437219304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="flashAndram.bld"/>
      <outfile xil_pn:name="flashAndram.ngd"/>
      <outfile xil_pn:name="flashAndram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1437219342" xil_pn:in_ck="3386159295184474325" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3007501460119878838" xil_pn:start_ts="1437219312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="flashAndram.pcf"/>
      <outfile xil_pn:name="flashAndram_map.map"/>
      <outfile xil_pn:name="flashAndram_map.mrp"/>
      <outfile xil_pn:name="flashAndram_map.ncd"/>
      <outfile xil_pn:name="flashAndram_map.ngm"/>
      <outfile xil_pn:name="flashAndram_map.xrpt"/>
      <outfile xil_pn:name="flashAndram_summary.xml"/>
      <outfile xil_pn:name="flashAndram_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1437219391" xil_pn:in_ck="2273161887618172878" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="8313326105510903995" xil_pn:start_ts="1437219342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="flashAndram.ncd"/>
      <outfile xil_pn:name="flashAndram.pad"/>
      <outfile xil_pn:name="flashAndram.par"/>
      <outfile xil_pn:name="flashAndram.ptwx"/>
      <outfile xil_pn:name="flashAndram.unroutes"/>
      <outfile xil_pn:name="flashAndram.xpi"/>
      <outfile xil_pn:name="flashAndram_pad.csv"/>
      <outfile xil_pn:name="flashAndram_pad.txt"/>
      <outfile xil_pn:name="flashAndram_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1437219418" xil_pn:in_ck="-7019906218077534780" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1437219391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="flashAndram.ut"/>
      <outfile xil_pn:name="flashandram.bgn"/>
      <outfile xil_pn:name="flashandram.bit"/>
      <outfile xil_pn:name="flashandram.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1437219420" xil_pn:in_ck="-7018421050576685138" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1437219418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437219391" xil_pn:in_ck="240731602327701713" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1437219379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="flashAndram.twr"/>
      <outfile xil_pn:name="flashAndram.twx"/>
    </transform>
  </transforms>

</generated_project>
