{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741794190995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741794190995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cofre EPM240T100I5 " "Selected device EPM240T100I5 for design \"cofre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741794190998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741794191085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741794191085 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741794191125 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741794191130 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741794191189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741794191189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741794191189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741794191189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741794191189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741794191189 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 8 " "No exact pin location assignment(s) for 7 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1741794191193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre.sdc " "Synopsys Design Constraints File file not found: 'cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741794191228 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741794191229 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1741794191231 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1741794191231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741794191231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741794191231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741794191231 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1741794191231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741794191233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741794191234 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1741794191235 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 8 17 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1741794191238 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 14 " "Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt\[1\] " "Destination \"cnt\[1\]\" may be non-global or may not use global clock" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 13 5 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1741794191239 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt\[4\] " "Destination \"cnt\[4\]\" may be non-global or may not use global clock" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 13 5 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1741794191239 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "_~2 " "Destination \"_~2\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1741794191239 ""}  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 8 12 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1741794191239 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1741794191239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1741794191240 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1741794191249 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1741794191253 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1741794191253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1741794191253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741794191253 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1741794191254 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1741794191254 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1741794191254 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741794191255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741794191255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1741794191255 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1741794191255 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20 " "Node \"DS18B20\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DS18B20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SCL " "Node \"IIC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SDA " "Node \"IIC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[1\] " "Node \"Motor\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[2\] " "Node \"Motor\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[3\] " "Node \"Motor\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[4\] " "Node \"Motor\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_clk " "Node \"ad_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_data " "Node \"ad_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_ncs " "Node \"ad_ncs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzz " "Node \"buzz\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[1\] " "Node \"ckey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[2\] " "Node \"ckey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[3\] " "Node \"ckey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[4\] " "Node \"ckey\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_clk " "Node \"da_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_cs " "Node \"da_cs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_din " "Node \"da_din\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[1\] " "Node \"dig\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[4\] " "Node \"dig\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[5\] " "Node \"dig\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[6\] " "Node \"dig\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[7\] " "Node \"dig\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[8\] " "Node \"dig\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[4\] " "Node \"key\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[5\] " "Node \"key\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[6\] " "Node \"key\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[10\] " "Node \"lcd\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[11\] " "Node \"lcd\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[8\] " "Node \"lcd\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[9\] " "Node \"lcd\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_dat " "Node \"ps2_dat\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[1\] " "Node \"seg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[2\] " "Node \"seg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[3\] " "Node \"seg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[4\] " "Node \"seg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[5\] " "Node \"seg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[6\] " "Node \"seg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[7\] " "Node \"seg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[8\] " "Node \"seg\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741794191260 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1741794191260 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741794191263 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741794191266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741794191382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741794191408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741794191410 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741794191601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741794191601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741794191610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741794191684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741794191684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741794191780 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741794191780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741794191781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741794191792 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741794191800 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1741794191805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741794191830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741794191840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 12:43:11 2025 " "Processing ended: Wed Mar 12 12:43:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741794191840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741794191840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741794191840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741794191840 ""}
