/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 352 192)
	(text "mainfadersection" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "main_l_in[(bit_width-1)..0]" (rect 0 0 99 12)(font "Arial" ))
		(text "main_l_in[(bit_width-1)..0]" (rect 21 43 120 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "main_r_in[(bit_width-1)..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "main_r_in[(bit_width-1)..0]" (rect 21 59 122 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "main_sub_in[(bit_width-1)..0]" (rect 0 0 112 12)(font "Arial" ))
		(text "main_sub_in[(bit_width-1)..0]" (rect 21 75 133 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "sync_in" (rect 0 0 31 12)(font "Arial" ))
		(text "sync_in" (rect 21 91 52 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "vol_main_l[7..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "vol_main_l[7..0]" (rect 21 107 84 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "vol_main_r[7..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "vol_main_r[7..0]" (rect 21 123 87 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "vol_main_sub[7..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "vol_main_sub[7..0]" (rect 21 139 97 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 336 32)
		(output)
		(text "main_l_out[(bit_width-1)..0]" (rect 0 0 105 12)(font "Arial" ))
		(text "main_l_out[(bit_width-1)..0]" (rect 210 27 315 39)(font "Arial" ))
		(line (pt 336 32)(pt 320 32)(line_width 3))
	)
	(port
		(pt 336 48)
		(output)
		(text "main_r_out[(bit_width-1)..0]" (rect 0 0 107 12)(font "Arial" ))
		(text "main_r_out[(bit_width-1)..0]" (rect 208 43 315 55)(font "Arial" ))
		(line (pt 336 48)(pt 320 48)(line_width 3))
	)
	(port
		(pt 336 64)
		(output)
		(text "main_sub_out[(bit_width-1)..0]" (rect 0 0 118 12)(font "Arial" ))
		(text "main_sub_out[(bit_width-1)..0]" (rect 197 59 315 71)(font "Arial" ))
		(line (pt 336 64)(pt 320 64)(line_width 3))
	)
	(port
		(pt 336 80)
		(output)
		(text "sync_out" (rect 0 0 37 12)(font "Arial" ))
		(text "sync_out" (rect 278 75 315 87)(font "Arial" ))
		(line (pt 336 80)(pt 320 80)(line_width 1))
	)
	(parameter
		"bit_width"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 320 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 352 -64 452 16))
)
