EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Ddraig:D68K_64PIN_BOARD J101
U 1 1 6120D9C0
P 3050 3400
F 0 "J101" H 3400 1150 50  0000 C CNN
F 1 "D68K_64PIN_BOARD" H 3025 5374 50  0000 C CNN
F 2 "Ddraig:DIN41612_C_2x32_Male_Horizontal_THT" H 2900 2150 50  0001 C CNN
F 3 "" H 2900 2150 50  0001 C CNN
	1    3050 3400
	1    0    0    -1  
$EndComp
Entry Wire Line
	1750 2200 1850 2300
Entry Wire Line
	1750 2300 1850 2400
Entry Wire Line
	1750 2400 1850 2500
Entry Wire Line
	1750 2500 1850 2600
Entry Wire Line
	1750 2600 1850 2700
Entry Wire Line
	1750 2700 1850 2800
Entry Wire Line
	1750 2800 1850 2900
Entry Wire Line
	1750 2900 1850 3000
Entry Wire Line
	1750 3000 1850 3100
Entry Wire Line
	1750 3100 1850 3200
Entry Wire Line
	1750 3200 1850 3300
Entry Wire Line
	1750 3300 1850 3400
Entry Wire Line
	1750 3400 1850 3500
Entry Wire Line
	1750 3500 1850 3600
Entry Wire Line
	1750 3600 1850 3700
Entry Wire Line
	1750 3700 1850 3800
Entry Wire Line
	1750 3800 1850 3900
Entry Wire Line
	1750 3900 1850 4000
Entry Wire Line
	1750 4000 1850 4100
Wire Wire Line
	2450 2300 1850 2300
Wire Wire Line
	2450 2400 1850 2400
Wire Wire Line
	2450 2500 1850 2500
Wire Wire Line
	2450 2600 1850 2600
Wire Wire Line
	2450 2700 1850 2700
Wire Wire Line
	2450 2800 1850 2800
Wire Wire Line
	2450 2900 1850 2900
Wire Wire Line
	2450 3000 1850 3000
Wire Wire Line
	2450 3100 1850 3100
Wire Wire Line
	2450 3200 1850 3200
Wire Wire Line
	2450 3300 1850 3300
Wire Wire Line
	2450 3400 1850 3400
Wire Wire Line
	2450 3500 1850 3500
Wire Wire Line
	2450 3600 1850 3600
Wire Wire Line
	2450 3700 1850 3700
Wire Wire Line
	2450 3800 1850 3800
Wire Wire Line
	2450 3900 1850 3900
Wire Wire Line
	2450 4000 1850 4000
Wire Wire Line
	2450 4100 1850 4100
Entry Wire Line
	4300 2200 4200 2300
Entry Wire Line
	4300 2300 4200 2400
Entry Wire Line
	4300 2400 4200 2500
Entry Wire Line
	4300 2500 4200 2600
Entry Wire Line
	4300 2600 4200 2700
Entry Wire Line
	4300 2700 4200 2800
Entry Wire Line
	4300 2800 4200 2900
Entry Wire Line
	4300 2900 4200 3000
Entry Wire Line
	4300 3000 4200 3100
Entry Wire Line
	4300 3100 4200 3200
Entry Wire Line
	4300 3200 4200 3300
Entry Wire Line
	4300 3300 4200 3400
Entry Wire Line
	4300 3400 4200 3500
Entry Wire Line
	4300 3500 4200 3600
Entry Wire Line
	4300 3600 4200 3700
Entry Wire Line
	4300 3700 4200 3800
Wire Wire Line
	3600 2300 4200 2300
Wire Wire Line
	3600 2400 4200 2400
Wire Wire Line
	3600 2500 4200 2500
Wire Wire Line
	3600 2600 4200 2600
Wire Wire Line
	3600 2700 4200 2700
Wire Wire Line
	3600 2800 4200 2800
Wire Wire Line
	3600 2900 4200 2900
Wire Wire Line
	3600 3000 4200 3000
Wire Wire Line
	3600 3100 4200 3100
Wire Wire Line
	3600 3200 4200 3200
Wire Wire Line
	3600 3300 4200 3300
Wire Wire Line
	3600 3400 4200 3400
Wire Wire Line
	3600 3500 4200 3500
Wire Wire Line
	3600 3600 4200 3600
Wire Wire Line
	3600 3700 4200 3700
Wire Wire Line
	3600 3800 4200 3800
Wire Bus Line
	1650 2100 1750 2100
Wire Bus Line
	4300 2100 4400 2100
Text Label 3750 2300 0    50   ~ 0
CPU_D0
Text Label 3750 2400 0    50   ~ 0
CPU_D1
Text Label 3750 2500 0    50   ~ 0
CPU_D2
Text Label 3750 2600 0    50   ~ 0
CPU_D3
Text Label 3750 2700 0    50   ~ 0
CPU_D4
Text Label 3750 2800 0    50   ~ 0
CPU_D5
Text Label 3750 2900 0    50   ~ 0
CPU_D6
Text Label 3750 3000 0    50   ~ 0
CPU_D7
Text Label 3750 3100 0    50   ~ 0
CPU_D8
Text Label 3750 3200 0    50   ~ 0
CPU_D9
Text Label 3750 3300 0    50   ~ 0
CPU_D10
Text Label 3750 3400 0    50   ~ 0
CPU_D11
Text Label 3750 3500 0    50   ~ 0
CPU_D12
Text Label 3750 3600 0    50   ~ 0
CPU_D13
Text Label 3750 3700 0    50   ~ 0
CPU_D14
Text Label 3750 3800 0    50   ~ 0
CPU_D15
Text Label 1950 2300 0    50   ~ 0
CPU_A1
Text Label 1950 2400 0    50   ~ 0
CPU_A2
Text Label 1950 2500 0    50   ~ 0
CPU_A3
Text Label 1950 2600 0    50   ~ 0
CPU_A4
Text Label 1950 2700 0    50   ~ 0
CPU_A5
Text Label 1950 2800 0    50   ~ 0
CPU_A6
Text Label 1950 2900 0    50   ~ 0
CPU_A7
Text Label 1950 3000 0    50   ~ 0
CPU_A8
Text Label 1950 3100 0    50   ~ 0
CPU_A9
Text Label 1950 3200 0    50   ~ 0
CPU_A10
Text Label 1950 3300 0    50   ~ 0
CPU_A11
Text Label 1950 3400 0    50   ~ 0
CPU_A12
Text Label 1950 3500 0    50   ~ 0
CPU_A13
Text Label 1950 3600 0    50   ~ 0
CPU_A14
Text Label 1950 3700 0    50   ~ 0
CPU_A15
Text Label 1950 3800 0    50   ~ 0
CPU_A16
Text Label 1950 3900 0    50   ~ 0
CPU_A17
Text Label 1950 4000 0    50   ~ 0
CPU_A18
Text Label 1950 4100 0    50   ~ 0
CPU_A19
$Comp
L power:+5V #PWR0102
U 1 1 61232ED4
P 2350 1550
F 0 "#PWR0102" H 2350 1400 50  0001 C CNN
F 1 "+5V" H 2365 1723 50  0000 C CNN
F 2 "" H 2350 1550 50  0001 C CNN
F 3 "" H 2350 1550 50  0001 C CNN
	1    2350 1550
	1    0    0    -1  
$EndComp
Wire Wire Line
	3600 1650 3700 1650
Wire Wire Line
	3700 1650 3700 1550
Wire Wire Line
	2450 1650 2350 1650
Wire Wire Line
	2350 1650 2350 1550
Wire Wire Line
	2450 1750 2350 1750
Wire Wire Line
	2350 1750 2350 1650
Connection ~ 2350 1650
Wire Wire Line
	2450 1850 2350 1850
Wire Wire Line
	2350 1850 2350 1750
Connection ~ 2350 1750
NoConn ~ 2450 2000
NoConn ~ 3600 2100
NoConn ~ 3600 1950
NoConn ~ 3600 1850
$Comp
L power:GND #PWR0104
U 1 1 6123AC53
P 3050 5850
F 0 "#PWR0104" H 3050 5600 50  0001 C CNN
F 1 "GND" H 3055 5677 50  0000 C CNN
F 2 "" H 3050 5850 50  0001 C CNN
F 3 "" H 3050 5850 50  0001 C CNN
	1    3050 5850
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0106
U 1 1 6123B30C
P 3700 5350
F 0 "#PWR0106" H 3700 5100 50  0001 C CNN
F 1 "GND" H 3705 5177 50  0000 C CNN
F 2 "" H 3700 5350 50  0001 C CNN
F 3 "" H 3700 5350 50  0001 C CNN
	1    3700 5350
	1    0    0    -1  
$EndComp
Wire Wire Line
	3700 5350 3700 5250
Wire Wire Line
	3700 5250 3600 5250
Wire Wire Line
	2800 5700 2800 5800
Wire Wire Line
	2800 5800 2900 5800
Wire Wire Line
	3100 5700 3100 5800
Connection ~ 3100 5800
Wire Wire Line
	3000 5700 3000 5800
Connection ~ 3000 5800
Wire Wire Line
	3000 5800 3050 5800
Wire Wire Line
	2900 5700 2900 5800
Connection ~ 2900 5800
Wire Wire Line
	2900 5800 3000 5800
Wire Wire Line
	3050 5850 3050 5800
Connection ~ 3050 5800
Wire Wire Line
	3050 5800 3100 5800
Wire Wire Line
	3850 5000 3600 5000
Wire Wire Line
	3600 4900 3850 4900
Wire Wire Line
	3850 4700 3600 4700
Wire Wire Line
	2450 4700 2200 4700
Wire Wire Line
	2200 4800 2450 4800
Wire Wire Line
	2450 4900 2200 4900
Wire Wire Line
	2200 5000 2450 5000
NoConn ~ 2450 4300
NoConn ~ 2450 4400
NoConn ~ 2450 4500
Wire Wire Line
	2200 5250 2450 5250
$Sheet
S 6000 2400 1100 2000
U 6125C227
F0 "Level Translators" 50
F1 "Buffers.sch" 50
F2 "CPU_A[1..19]" I L 6000 2600 50 
F3 "CPU_D[0..15]" B L 6000 2700 50 
F4 "A[1..19]" O R 7100 2600 50 
F5 "D[0..15]" B R 7100 2700 50 
F6 "~CPU_LDS" I L 6000 3150 50 
F7 "~CPU_UDS" I L 6000 3250 50 
F8 "CPU_R~W" I L 6000 3350 50 
F9 "~CPU_AS" I L 6000 3450 50 
F10 "CPU_CLK" I L 6000 3550 50 
F11 "~CPU_RESET" I L 6000 3650 50 
F12 "~CPU_REGCS" I L 6000 3750 50 
F13 "~CPU_DATACS" I L 6000 3850 50 
F14 "~LDS" O R 7100 3150 50 
F15 "~UDS" O R 7100 3250 50 
F16 "R~W" O R 7100 3350 50 
F17 "~AS" O R 7100 3450 50 
F18 "~RESET" O R 7100 3650 50 
F19 "~REGCS" O R 7100 3750 50 
F20 "~DATACS" O R 7100 3850 50 
F21 "HOST_CLK" O R 7100 3550 50 
$EndSheet
$Sheet
S 9750 2100 1100 1300
U 6125C80C
F0 "Memory" 50
F1 "Memory.sch" 50
F2 "SRAM_A[0..19]" I L 9750 2400 50 
F3 "~SRAM_CS" I L 9750 2750 50 
F4 "~SRAM_WE" I L 9750 2850 50 
F5 "SRAM_D[0..31]" B L 9750 2300 50 
F6 "~SRAM_UB0" I L 9750 2950 50 
F7 "~SRAM_LB0" I L 9750 3050 50 
F8 "~SRAM_UB1" I L 9750 3150 50 
F9 "~SRAM_LB1" I L 9750 3250 50 
$EndSheet
$Sheet
S 9750 3700 1100 1200
U 6125C862
F0 "VGA" 50
F1 "VGA.sch" 50
F2 "R[0..7]" I L 9750 3850 50 
F3 "G[0..7]" I L 9750 3950 50 
F4 "B[0..7]" I L 9750 4050 50 
F5 "HSYNC" I L 9750 4250 50 
F6 "VSYNC" I L 9750 4350 50 
F7 "~BLANK" I L 9750 4550 50 
F8 "PIXELCLOCK" I L 9750 4650 50 
$EndSheet
$Comp
L power:+3V3 #PWR0105
U 1 1 61221826
P 3700 1550
F 0 "#PWR0105" H 3700 1400 50  0001 C CNN
F 1 "+3V3" H 3715 1723 50  0000 C CNN
F 2 "" H 3700 1550 50  0001 C CNN
F 3 "" H 3700 1550 50  0001 C CNN
	1    3700 1550
	1    0    0    -1  
$EndComp
$Comp
L 74xx:74LS125 U101
U 4 1 61348C0B
P 2200 6900
F 0 "U101" H 2200 7217 50  0000 C CNN
F 1 "74LS125" H 2200 7126 50  0000 C CNN
F 2 "Package_SO:SO-14_3.9x8.65mm_P1.27mm" H 2200 6900 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS125" H 2200 6900 50  0001 C CNN
	4    2200 6900
	1    0    0    -1  
$EndComp
$Comp
L 74xx:74LS125 U101
U 5 1 61349D3C
P 9200 6200
F 0 "U101" H 9430 6246 50  0000 L CNN
F 1 "74LS125" H 9430 6155 50  0000 L CNN
F 2 "Package_SO:SO-14_3.9x8.65mm_P1.27mm" H 9200 6200 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS125" H 9200 6200 50  0001 C CNN
	5    9200 6200
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0115
U 1 1 6134BAAE
P 9200 5650
F 0 "#PWR0115" H 9200 5500 50  0001 C CNN
F 1 "+5V" H 9215 5823 50  0000 C CNN
F 2 "" H 9200 5650 50  0001 C CNN
F 3 "" H 9200 5650 50  0001 C CNN
	1    9200 5650
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0103
U 1 1 6134C307
P 2600 6700
F 0 "#PWR0103" H 2600 6550 50  0001 C CNN
F 1 "+5V" H 2615 6873 50  0000 C CNN
F 2 "" H 2600 6700 50  0001 C CNN
F 3 "" H 2600 6700 50  0001 C CNN
	1    2600 6700
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 6134CEAF
P 5900 6850
F 0 "#PWR0109" H 5900 6600 50  0001 C CNN
F 1 "GND" H 5905 6677 50  0000 C CNN
F 2 "" H 5900 6850 50  0001 C CNN
F 3 "" H 5900 6850 50  0001 C CNN
	1    5900 6850
	-1   0    0    -1  
$EndComp
Wire Wire Line
	5900 6750 5800 6750
$Comp
L power:GND #PWR0101
U 1 1 61351508
P 1800 7000
F 0 "#PWR0101" H 1800 6750 50  0001 C CNN
F 1 "GND" H 1805 6827 50  0000 C CNN
F 2 "" H 1800 7000 50  0001 C CNN
F 3 "" H 1800 7000 50  0001 C CNN
	1    1800 7000
	1    0    0    -1  
$EndComp
Wire Wire Line
	1800 7000 1800 6900
Wire Wire Line
	1800 6900 1900 6900
Wire Wire Line
	2600 6700 2600 7250
Wire Wire Line
	2200 7150 2200 7250
Wire Wire Line
	2200 7250 2600 7250
NoConn ~ 2500 6900
$Comp
L power:GND #PWR0116
U 1 1 6137490E
P 9200 6750
F 0 "#PWR0116" H 9200 6500 50  0001 C CNN
F 1 "GND" H 9205 6577 50  0000 C CNN
F 2 "" H 9200 6750 50  0001 C CNN
F 3 "" H 9200 6750 50  0001 C CNN
	1    9200 6750
	1    0    0    -1  
$EndComp
Wire Wire Line
	9200 6750 9200 6700
Wire Wire Line
	9200 5650 9200 5700
Wire Wire Line
	5900 5250 5900 5350
Wire Wire Line
	5800 5250 5900 5250
Wire Wire Line
	5900 6000 5900 6100
Wire Wire Line
	5800 6000 5900 6000
Wire Wire Line
	5500 5550 4700 5550
Wire Wire Line
	5500 5500 5500 5550
Wire Wire Line
	5500 6350 5500 6250
Wire Wire Line
	4700 6350 5500 6350
Wire Wire Line
	4950 6000 5200 6000
Wire Wire Line
	5200 5250 5050 5250
$Comp
L power:GND #PWR0108
U 1 1 6134B60E
P 5900 6100
F 0 "#PWR0108" H 5900 5850 50  0001 C CNN
F 1 "GND" H 5905 5927 50  0000 C CNN
F 2 "" H 5900 6100 50  0001 C CNN
F 3 "" H 5900 6100 50  0001 C CNN
	1    5900 6100
	-1   0    0    -1  
$EndComp
$Comp
L power:GND #PWR0107
U 1 1 6134B0A3
P 5900 5350
F 0 "#PWR0107" H 5900 5100 50  0001 C CNN
F 1 "GND" H 5905 5177 50  0000 C CNN
F 2 "" H 5900 5350 50  0001 C CNN
F 3 "" H 5900 5350 50  0001 C CNN
	1    5900 5350
	-1   0    0    -1  
$EndComp
$Comp
L 74xx:74LS125 U101
U 3 1 613482C3
P 5500 6750
F 0 "U101" H 5500 7067 50  0000 C CNN
F 1 "74LS125" H 5500 6976 50  0000 C CNN
F 2 "Package_SO:SO-14_3.9x8.65mm_P1.27mm" H 5500 6750 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS125" H 5500 6750 50  0001 C CNN
	3    5500 6750
	-1   0    0    -1  
$EndComp
$Comp
L 74xx:74LS125 U101
U 2 1 61347A50
P 5500 6000
F 0 "U101" H 5500 6317 50  0000 C CNN
F 1 "74LS125" H 5500 6226 50  0000 C CNN
F 2 "Package_SO:SO-14_3.9x8.65mm_P1.27mm" H 5500 6000 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS125" H 5500 6000 50  0001 C CNN
	2    5500 6000
	-1   0    0    -1  
$EndComp
$Comp
L 74xx:74LS125 U101
U 1 1 61346EAE
P 5500 5250
F 0 "U101" H 5500 5567 50  0000 C CNN
F 1 "74LS125" H 5500 5476 50  0000 C CNN
F 2 "Package_SO:SO-14_3.9x8.65mm_P1.27mm" H 5500 5250 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS125" H 5500 5250 50  0001 C CNN
	1    5500 5250
	-1   0    0    -1  
$EndComp
Wire Wire Line
	3100 5800 3200 5800
Wire Wire Line
	3200 5800 3300 5800
Connection ~ 3200 5800
Wire Wire Line
	3200 5700 3200 5800
Wire Wire Line
	3300 5800 3300 5700
Wire Wire Line
	5900 6850 5900 6750
Wire Wire Line
	5500 7000 5500 7100
Wire Wire Line
	5500 7100 4700 7100
Wire Wire Line
	3600 4300 5050 4300
Wire Wire Line
	5050 4300 5050 5250
Wire Wire Line
	3600 4400 4950 4400
Wire Wire Line
	4950 4400 4950 6000
Wire Wire Line
	4850 4500 4850 6750
Wire Wire Line
	4850 6750 5200 6750
Wire Wire Line
	3600 4500 4850 4500
$Comp
L Device:C C?
U 1 1 6125DBC6
P 7250 1450
AR Path="/6125C19F/6125DBC6" Ref="C?"  Part="1" 
AR Path="/6125DBC6" Ref="C101"  Part="1" 
F 0 "C101" H 7365 1496 50  0000 L CNN
F 1 "100nF" H 7365 1405 50  0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 7288 1300 50  0001 C CNN
F 3 "~" H 7250 1450 50  0001 C CNN
	1    7250 1450
	1    0    0    -1  
$EndComp
$Comp
L Regulator_Linear:LD1117S12TR_SOT223 U?
U 1 1 6125DBCC
P 7850 1150
AR Path="/6125C19F/6125DBCC" Ref="U?"  Part="1" 
AR Path="/6125DBCC" Ref="U102"  Part="1" 
F 0 "U102" H 7850 1392 50  0000 C CNN
F 1 "LD1117S12TR_SOT223" H 7850 1301 50  0000 C CNN
F 2 "Package_TO_SOT_SMD:SOT-223-3_TabPin2" H 7850 1350 50  0001 C CNN
F 3 "http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf" H 7950 900 50  0001 C CNN
	1    7850 1150
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR?
U 1 1 6125DBD2
P 6750 950
AR Path="/6125C19F/6125DBD2" Ref="#PWR?"  Part="1" 
AR Path="/6125DBD2" Ref="#PWR0110"  Part="1" 
F 0 "#PWR0110" H 6750 800 50  0001 C CNN
F 1 "+3V3" H 6765 1123 50  0000 C CNN
F 2 "" H 6750 950 50  0001 C CNN
F 3 "" H 6750 950 50  0001 C CNN
	1    6750 950 
	1    0    0    -1  
$EndComp
Wire Wire Line
	7550 1150 7250 1150
Wire Wire Line
	6750 1150 6750 950 
$Comp
L power:+1V2 #PWR?
U 1 1 6125DBDA
P 9350 900
AR Path="/6125C19F/6125DBDA" Ref="#PWR?"  Part="1" 
AR Path="/6125DBDA" Ref="#PWR0114"  Part="1" 
F 0 "#PWR0114" H 9350 750 50  0001 C CNN
F 1 "+1V2" H 9365 1073 50  0000 C CNN
F 2 "" H 9350 900 50  0001 C CNN
F 3 "" H 9350 900 50  0001 C CNN
	1    9350 900 
	1    0    0    -1  
$EndComp
$Comp
L Device:R R?
U 1 1 6125DBE0
P 8450 1450
AR Path="/6125C19F/6125DBE0" Ref="R?"  Part="1" 
AR Path="/6125DBE0" Ref="R101"  Part="1" 
F 0 "R101" H 8520 1496 50  0000 L CNN
F 1 "120R" H 8520 1405 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric" V 8380 1450 50  0001 C CNN
F 3 "~" H 8450 1450 50  0001 C CNN
	1    8450 1450
	1    0    0    -1  
$EndComp
$Comp
L Device:CP C?
U 1 1 6125DBE6
P 8850 1450
AR Path="/6125C19F/6125DBE6" Ref="C?"  Part="1" 
AR Path="/6125DBE6" Ref="C105"  Part="1" 
F 0 "C105" H 8968 1496 50  0000 L CNN
F 1 "10uF" H 8968 1405 50  0000 L CNN
F 2 "Capacitor_SMD:CP_Elec_4x5.3" H 8888 1300 50  0001 C CNN
F 3 "~" H 8850 1450 50  0001 C CNN
	1    8850 1450
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6125DBEC
P 7850 1800
AR Path="/6125C19F/6125DBEC" Ref="#PWR?"  Part="1" 
AR Path="/6125DBEC" Ref="#PWR0113"  Part="1" 
F 0 "#PWR0113" H 7850 1550 50  0001 C CNN
F 1 "GND" H 7855 1627 50  0000 C CNN
F 2 "" H 7850 1800 50  0001 C CNN
F 3 "" H 7850 1800 50  0001 C CNN
	1    7850 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	7850 1450 7850 1700
Wire Wire Line
	7250 1300 7250 1150
Connection ~ 7250 1150
Wire Wire Line
	7250 1150 6750 1150
Wire Wire Line
	8150 1150 8450 1150
Wire Wire Line
	9350 1150 9350 900 
Wire Wire Line
	8850 1300 8850 1150
Wire Wire Line
	8450 1300 8450 1150
Connection ~ 8450 1150
Wire Wire Line
	8450 1150 8850 1150
Wire Wire Line
	7250 1600 7250 1700
Wire Wire Line
	7250 1700 7850 1700
Connection ~ 7850 1700
Wire Wire Line
	7850 1700 7850 1800
Wire Wire Line
	7850 1700 8450 1700
Wire Wire Line
	8450 1700 8450 1600
Wire Wire Line
	8450 1700 8850 1700
Wire Wire Line
	8850 1700 8850 1600
Connection ~ 8450 1700
Text Label 4400 2100 0    50   ~ 0
CPU_D[0..15]
Text Label 1650 2100 2    50   ~ 0
CPU_A[1..19]
Text Label 5800 2700 2    50   ~ 0
CPU_D[0..15]
Text Label 5800 2600 2    50   ~ 0
CPU_A[1..19]
$Comp
L Device:C C?
U 1 1 6132D656
P 7250 5750
AR Path="/6125C19F/6132D656" Ref="C?"  Part="1" 
AR Path="/6132D656" Ref="C102"  Part="1" 
F 0 "C102" H 7365 5796 50  0000 L CNN
F 1 "100nF" H 7365 5705 50  0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 7288 5600 50  0001 C CNN
F 3 "~" H 7250 5750 50  0001 C CNN
	1    7250 5750
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0111
U 1 1 6132DAD8
P 7750 5450
F 0 "#PWR0111" H 7750 5300 50  0001 C CNN
F 1 "+5V" H 7765 5623 50  0000 C CNN
F 2 "" H 7750 5450 50  0001 C CNN
F 3 "" H 7750 5450 50  0001 C CNN
	1    7750 5450
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0112
U 1 1 6132DE54
P 7750 6100
F 0 "#PWR0112" H 7750 5850 50  0001 C CNN
F 1 "GND" H 7755 5927 50  0000 C CNN
F 2 "" H 7750 6100 50  0001 C CNN
F 3 "" H 7750 6100 50  0001 C CNN
	1    7750 6100
	1    0    0    -1  
$EndComp
$Comp
L Device:C C?
U 1 1 6132E12E
P 7750 5750
AR Path="/6125C19F/6132E12E" Ref="C?"  Part="1" 
AR Path="/6132E12E" Ref="C103"  Part="1" 
F 0 "C103" H 7865 5796 50  0000 L CNN
F 1 "100nF" H 7865 5705 50  0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 7788 5600 50  0001 C CNN
F 3 "~" H 7750 5750 50  0001 C CNN
	1    7750 5750
	1    0    0    -1  
$EndComp
$Comp
L Device:C C?
U 1 1 6132E445
P 8300 5750
AR Path="/6125C19F/6132E445" Ref="C?"  Part="1" 
AR Path="/6132E445" Ref="C104"  Part="1" 
F 0 "C104" H 8415 5796 50  0000 L CNN
F 1 "100nF" H 8415 5705 50  0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 8338 5600 50  0001 C CNN
F 3 "~" H 8300 5750 50  0001 C CNN
	1    8300 5750
	1    0    0    -1  
$EndComp
Wire Wire Line
	7250 5600 7250 5500
Wire Wire Line
	7250 5500 7750 5500
Wire Wire Line
	8300 5500 8300 5600
Wire Wire Line
	7750 5450 7750 5500
Connection ~ 7750 5500
Wire Wire Line
	7750 5500 8300 5500
Wire Wire Line
	7750 5500 7750 5600
Wire Wire Line
	7250 5900 7250 6000
Wire Wire Line
	7250 6000 7750 6000
Wire Wire Line
	8300 6000 8300 5900
Connection ~ 7750 6000
Wire Wire Line
	7750 6000 8300 6000
Wire Wire Line
	7750 5900 7750 6000
Wire Wire Line
	7750 6100 7750 6000
Wire Wire Line
	8850 1150 9350 1150
Connection ~ 8850 1150
Wire Bus Line
	7100 2600 7800 2600
Wire Bus Line
	7800 2700 7100 2700
Wire Wire Line
	9050 3400 9650 3400
Wire Wire Line
	9650 3400 9650 3250
Wire Wire Line
	9650 3250 9750 3250
Wire Wire Line
	9750 3150 9600 3150
Wire Wire Line
	9600 3150 9600 3300
Wire Wire Line
	9600 3300 9050 3300
Wire Wire Line
	9050 3200 9550 3200
Wire Wire Line
	9550 3200 9550 3050
Wire Wire Line
	9550 3050 9750 3050
Wire Wire Line
	9500 2950 9500 3100
Wire Wire Line
	9500 3100 9050 3100
Wire Wire Line
	9500 2950 9750 2950
Wire Wire Line
	9450 3000 9450 2850
Wire Wire Line
	9450 2850 9750 2850
Wire Wire Line
	9050 3000 9450 3000
Wire Wire Line
	9350 2900 9350 2750
Wire Wire Line
	9350 2750 9750 2750
Wire Wire Line
	9050 2900 9350 2900
Wire Bus Line
	9050 2700 9300 2700
Wire Bus Line
	9300 2700 9300 2400
Wire Bus Line
	9300 2400 9750 2400
Wire Bus Line
	9750 2300 9250 2300
Wire Bus Line
	9250 2300 9250 2600
Wire Bus Line
	9250 2600 9050 2600
Wire Bus Line
	9050 3600 9700 3600
Wire Bus Line
	9700 3600 9700 3850
Wire Bus Line
	9700 3850 9750 3850
Wire Bus Line
	9650 3950 9650 3700
Wire Bus Line
	9650 3700 9050 3700
Wire Bus Line
	9050 3800 9600 3800
Wire Bus Line
	9600 3800 9600 4050
Wire Bus Line
	9600 4050 9750 4050
Wire Bus Line
	9650 3950 9750 3950
Wire Wire Line
	9050 3950 9550 3950
Wire Wire Line
	9550 3950 9550 4250
Wire Wire Line
	9550 4250 9750 4250
Wire Wire Line
	9750 4350 9500 4350
Wire Wire Line
	9500 4350 9500 4050
Wire Wire Line
	9500 4050 9050 4050
Wire Wire Line
	9450 4200 9450 4550
Wire Wire Line
	9450 4550 9750 4550
Wire Wire Line
	9050 4200 9450 4200
Wire Wire Line
	9050 4300 9400 4300
Wire Wire Line
	9400 4300 9400 4650
Wire Wire Line
	9400 4650 9750 4650
Wire Wire Line
	7800 3150 7100 3150
Wire Wire Line
	7100 3250 7800 3250
Wire Wire Line
	7800 3350 7100 3350
Wire Wire Line
	7100 3450 7800 3450
Wire Wire Line
	7800 3550 7100 3550
Wire Wire Line
	7100 3650 7800 3650
Wire Wire Line
	7800 3750 7100 3750
Wire Wire Line
	7100 3850 7800 3850
Text Label 5800 3650 2    50   ~ 0
~CPU_RESET
Text Label 5800 3750 2    50   ~ 0
~CPU_REGCS
Text Label 5800 3850 2    50   ~ 0
~CPU_DATACS
Text Label 3850 4700 0    50   ~ 0
~CPU_RESET
Text Label 3850 4900 0    50   ~ 0
~CPU_REGCS
Text Label 3850 5000 0    50   ~ 0
~CPU_DATACS
Text Label 2200 4700 2    50   ~ 0
~CPU_LDS
Text Label 2200 4800 2    50   ~ 0
~CPU_UDS
Text Label 2200 4900 2    50   ~ 0
CPU_R~W
Text Label 2200 5000 2    50   ~ 0
~CPU_AS
Text Label 2200 5250 2    50   ~ 0
CPU_CLK
Text Label 4700 5550 2    50   ~ 0
~CPU_BERR
Text Label 4700 6350 2    50   ~ 0
~CPU_IRQ
Text Label 4700 7100 2    50   ~ 0
~CPU_DTACK
Text Label 5800 3150 2    50   ~ 0
~CPU_LDS
Text Label 5800 3250 2    50   ~ 0
~CPU_UDS
Text Label 5800 3350 2    50   ~ 0
CPU_R~W
Text Label 5800 3450 2    50   ~ 0
~CPU_AS
Text Label 5800 3550 2    50   ~ 0
CPU_CLK
Wire Wire Line
	6000 3150 5800 3150
Wire Wire Line
	5800 3250 6000 3250
Wire Wire Line
	6000 3350 5800 3350
Wire Wire Line
	5800 3450 6000 3450
Wire Wire Line
	6000 3550 5800 3550
Wire Wire Line
	5800 3650 6000 3650
Wire Wire Line
	6000 3750 5800 3750
Wire Wire Line
	5800 3850 6000 3850
Text Label 7400 4700 2    50   ~ 0
~CPU_BERR
Text Label 7400 4800 2    50   ~ 0
~CPU_IRQ
Text Label 7400 4900 2    50   ~ 0
~CPU_DTACK
Wire Wire Line
	7400 4700 7500 4700
Wire Wire Line
	7500 4700 7500 4050
Wire Wire Line
	7500 4050 7800 4050
Wire Wire Line
	7800 4150 7550 4150
Wire Wire Line
	7550 4150 7550 4800
Wire Wire Line
	7550 4800 7400 4800
Wire Wire Line
	7400 4900 7600 4900
Wire Wire Line
	7600 4900 7600 4250
Wire Wire Line
	7600 4250 7800 4250
Wire Bus Line
	5800 2600 6000 2600
Wire Bus Line
	5800 2700 6000 2700
$Comp
L Device:C C?
U 1 1 61962C16
P 9350 1450
AR Path="/6125C19F/61962C16" Ref="C?"  Part="1" 
AR Path="/61962C16" Ref="C106"  Part="1" 
F 0 "C106" H 9465 1496 50  0000 L CNN
F 1 "100nF" H 9465 1405 50  0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 9388 1300 50  0001 C CNN
F 3 "~" H 9350 1450 50  0001 C CNN
	1    9350 1450
	1    0    0    -1  
$EndComp
Wire Wire Line
	8850 1700 9350 1700
Wire Wire Line
	9350 1700 9350 1600
Connection ~ 8850 1700
Wire Wire Line
	9350 1300 9350 1150
Connection ~ 9350 1150
$Sheet
S 7800 2450 1250 1950
U 6125C402
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "SRAM_A[0..19]" I R 9050 2700 50 
F3 "R[0..7]" O R 9050 3600 50 
F4 "G[0..7]" O R 9050 3700 50 
F5 "B[0..7]" O R 9050 3800 50 
F6 "A[1..19]" O L 7800 2600 50 
F7 "D[0..15]" B L 7800 2700 50 
F8 "~LDS" I L 7800 3150 50 
F9 "~UDS" I L 7800 3250 50 
F10 "R~W" I L 7800 3350 50 
F11 "~AS" I L 7800 3450 50 
F12 "~RESET" I L 7800 3650 50 
F13 "~REGCS" I L 7800 3750 50 
F14 "~DATACS" I L 7800 3850 50 
F15 "HOST_CLK" I L 7800 3550 50 
F16 "SRAM_D[0..31]" B R 9050 2600 50 
F17 "HSYNC" O R 9050 3950 50 
F18 "VSYNC" O R 9050 4050 50 
F19 "~BLANK" O R 9050 4200 50 
F20 "PIXELCLOCK" O R 9050 4300 50 
F21 "~CPU_DTACK" O L 7800 4250 50 
F22 "~CPU_IRQ" O L 7800 4150 50 
F23 "~CPU_BERR" O L 7800 4050 50 
F24 "~SRAM_WE" O R 9050 3000 50 
F25 "~SRAM_CS" O R 9050 2900 50 
F26 "~SRAM_UB0" O R 9050 3100 50 
F27 "~SRAM_UB1" O R 9050 3300 50 
F28 "~SRAM_LB0" O R 9050 3200 50 
F29 "~SRAM_LB1" O R 9050 3400 50 
$EndSheet
Wire Bus Line
	4300 2100 4300 3700
Wire Bus Line
	1750 2100 1750 4000
$EndSCHEMATC
