
noFree_Oppy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2d0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  0800a470  0800a470  0001a470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab50  0800ab50  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ab50  0800ab50  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ab50  0800ab50  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab50  0800ab50  0001ab50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab54  0800ab54  0001ab54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ab58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001e0  0800ad38  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  0800ad38  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000067b7  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014dd  00000000  00000000  000269c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000600  00000000  00000000  00027ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000548  00000000  00000000  000284a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010f30  00000000  00000000  000289f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007732  00000000  00000000  00039920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000589fc  00000000  00000000  00041052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00099a4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c5c  00000000  00000000  00099aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a458 	.word	0x0800a458

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a458 	.word	0x0800a458

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <main>:
// VARIABLES VARIAS DEL ROBOT
#define fixed_dutty 28 // Fixed dutty cycle, velocidad constante
#define fixed_sample_period 16 // Periodo en milisegundos de muestreo de datos de encoder

int main(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0

	//Activamos el FPU o la unidad de punto flotante
 	SCB -> CPACR |= (0xF << 20);
 8000c9c:	4b33      	ldr	r3, [pc, #204]	; (8000d6c <main+0xd4>)
 8000c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ca2:	4a32      	ldr	r2, [pc, #200]	; (8000d6c <main+0xd4>)
 8000ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	inSystem ();
 8000cac:	f000 f87e 	bl	8000dac <inSystem>
	while(1){




		if (rxData != '\0'){
 8000cb0:	4b2f      	ldr	r3, [pc, #188]	; (8000d70 <main+0xd8>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d036      	beq.n	8000d26 <main+0x8e>
			writeChar(&handlerUSART, rxData);
 8000cb8:	4b2d      	ldr	r3, [pc, #180]	; (8000d70 <main+0xd8>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	482d      	ldr	r0, [pc, #180]	; (8000d74 <main+0xdc>)
 8000cc0:	f004 f8d0 	bl	8004e64 <writeChar>
			bufferReception[counterReception] = rxData;
 8000cc4:	4b2c      	ldr	r3, [pc, #176]	; (8000d78 <main+0xe0>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <main+0xd8>)
 8000ccc:	7819      	ldrb	r1, [r3, #0]
 8000cce:	4b2b      	ldr	r3, [pc, #172]	; (8000d7c <main+0xe4>)
 8000cd0:	5499      	strb	r1, [r3, r2]
			counterReception++;
 8000cd2:	4b29      	ldr	r3, [pc, #164]	; (8000d78 <main+0xe0>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b27      	ldr	r3, [pc, #156]	; (8000d78 <main+0xe0>)
 8000cdc:	701a      	strb	r2, [r3, #0]

			if (rxData == '@'){
 8000cde:	4b24      	ldr	r3, [pc, #144]	; (8000d70 <main+0xd8>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b40      	cmp	r3, #64	; 0x40
 8000ce4:	d10c      	bne.n	8000d00 <main+0x68>
				doneTransaction = SET;
 8000ce6:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <main+0xe8>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	701a      	strb	r2, [r3, #0]

				bufferReception[counterReception-1] = '\0';
 8000cec:	4b22      	ldr	r3, [pc, #136]	; (8000d78 <main+0xe0>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	4a22      	ldr	r2, [pc, #136]	; (8000d7c <main+0xe4>)
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	54d1      	strb	r1, [r2, r3]

				counterReception = 0;
 8000cf8:	4b1f      	ldr	r3, [pc, #124]	; (8000d78 <main+0xe0>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
 8000cfe:	e00f      	b.n	8000d20 <main+0x88>

			}else if (rxData == 'z'){
 8000d00:	4b1b      	ldr	r3, [pc, #108]	; (8000d70 <main+0xd8>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b7a      	cmp	r3, #122	; 0x7a
 8000d06:	d10b      	bne.n	8000d20 <main+0x88>

				memset(bufferReception, 0, sizeof(bufferReception));
 8000d08:	2240      	movs	r2, #64	; 0x40
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	481b      	ldr	r0, [pc, #108]	; (8000d7c <main+0xe4>)
 8000d0e:	f004 fc99 	bl	8005644 <memset>
				counterReception = 0;
 8000d12:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <main+0xe0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
				writeMsg(&handlerUSART, "Buffer Vaciado\n \r");
 8000d18:	491a      	ldr	r1, [pc, #104]	; (8000d84 <main+0xec>)
 8000d1a:	4816      	ldr	r0, [pc, #88]	; (8000d74 <main+0xdc>)
 8000d1c:	f004 f8ba 	bl	8004e94 <writeMsg>
			}

				rxData = '\0';
 8000d20:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <main+0xd8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]


		////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////

		//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
		if (flag_angulo){
 8000d26:	4b18      	ldr	r3, [pc, #96]	; (8000d88 <main+0xf0>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d00f      	beq.n	8000d4e <main+0xb6>

			// Medimos el angulo actual
			getAngle(&handler_MPUAccel_6050, 0, cal_Gyro, &parameters_Pos_Robot);
 8000d2e:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <main+0xf4>)
 8000d30:	ed93 7b00 	vldr	d7, [r3]
 8000d34:	4916      	ldr	r1, [pc, #88]	; (8000d90 <main+0xf8>)
 8000d36:	eeb0 1a47 	vmov.f32	s2, s14
 8000d3a:	eef0 1a67 	vmov.f32	s3, s15
 8000d3e:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8000d94 <main+0xfc>
 8000d42:	4815      	ldr	r0, [pc, #84]	; (8000d98 <main+0x100>)
 8000d44:	f000 faba 	bl	80012bc <getAngle>
			// bajamos la bandera
			flag_angulo = RESET;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <main+0xf0>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
		}
		// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
		if (flag_measurements){
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <main+0x104>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0ac      	beq.n	8000cb0 <main+0x18>

			// Medimos el angulo actual
			get_measuremets_parameters(&handlerTIM2_PARAMETROS_MOVIMIENTO, handler_Motor_Array, &parameters_Pos_Robot, Mode);
 8000d56:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <main+0x108>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <main+0xf8>)
 8000d5c:	4911      	ldr	r1, [pc, #68]	; (8000da4 <main+0x10c>)
 8000d5e:	4812      	ldr	r0, [pc, #72]	; (8000da8 <main+0x110>)
 8000d60:	f000 faea 	bl	8001338 <get_measuremets_parameters>
			// bajamos la bandera
			flag_angulo = RESET;
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <main+0xf0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
		if (rxData != '\0'){
 8000d6a:	e7a1      	b.n	8000cb0 <main+0x18>
 8000d6c:	e000ed00 	.word	0xe000ed00
 8000d70:	2000040a 	.word	0x2000040a
 8000d74:	20000314 	.word	0x20000314
 8000d78:	20000408 	.word	0x20000408
 8000d7c:	200003c8 	.word	0x200003c8
 8000d80:	20000409 	.word	0x20000409
 8000d84:	0800a470 	.word	0x0800a470
 8000d88:	2000040d 	.word	0x2000040d
 8000d8c:	20000460 	.word	0x20000460
 8000d90:	20000418 	.word	0x20000418
 8000d94:	00000000 	.word	0x00000000
 8000d98:	200003b0 	.word	0x200003b0
 8000d9c:	2000040e 	.word	0x2000040e
 8000da0:	2000040b 	.word	0x2000040b
 8000da4:	200003c0 	.word	0x200003c0
 8000da8:	200002bc 	.word	0x200002bc

08000dac <inSystem>:

	}
}


void inSystem (void){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0


	// Activamos la maxima velocidad del microcontrolador
	RCC_enableMaxFrequencies(RCC_100MHz);
 8000db0:	2008      	movs	r0, #8
 8000db2:	f003 f93b 	bl	800402c <RCC_enableMaxFrequencies>
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000db6:	4bb0      	ldr	r3, [pc, #704]	; (8001078 <inSystem+0x2cc>)
 8000db8:	4ab0      	ldr	r2, [pc, #704]	; (800107c <inSystem+0x2d0>)
 8000dba:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000dbc:	4bae      	ldr	r3, [pc, #696]	; (8001078 <inSystem+0x2cc>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000dc2:	4bad      	ldr	r3, [pc, #692]	; (8001078 <inSystem+0x2cc>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000dc8:	4bab      	ldr	r3, [pc, #684]	; (8001078 <inSystem+0x2cc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000dce:	4baa      	ldr	r3, [pc, #680]	; (8001078 <inSystem+0x2cc>)
 8000dd0:	2205      	movs	r2, #5
 8000dd2:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000dd4:	4ba8      	ldr	r3, [pc, #672]	; (8001078 <inSystem+0x2cc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000dda:	4ba7      	ldr	r3, [pc, #668]	; (8001078 <inSystem+0x2cc>)
 8000ddc:	2202      	movs	r2, #2
 8000dde:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000de0:	48a5      	ldr	r0, [pc, #660]	; (8001078 <inSystem+0x2cc>)
 8000de2:	f002 f983 	bl	80030ec <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000de6:	2101      	movs	r1, #1
 8000de8:	48a3      	ldr	r0, [pc, #652]	; (8001078 <inSystem+0x2cc>)
 8000dea:	f002 faa9 	bl	8003340 <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000dee:	4ba4      	ldr	r3, [pc, #656]	; (8001080 <inSystem+0x2d4>)
 8000df0:	4aa4      	ldr	r2, [pc, #656]	; (8001084 <inSystem+0x2d8>)
 8000df2:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000df4:	4ba2      	ldr	r3, [pc, #648]	; (8001080 <inSystem+0x2d4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000dfa:	4ba1      	ldr	r3, [pc, #644]	; (8001080 <inSystem+0x2d4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000e00:	4b9f      	ldr	r3, [pc, #636]	; (8001080 <inSystem+0x2d4>)
 8000e02:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e06:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 1000;
 8000e08:	4b9d      	ldr	r3, [pc, #628]	; (8001080 <inSystem+0x2d4>)
 8000e0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e0e:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000e10:	489b      	ldr	r0, [pc, #620]	; (8001080 <inSystem+0x2d4>)
 8000e12:	f000 fd55 	bl	80018c0 <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000e16:	489a      	ldr	r0, [pc, #616]	; (8001080 <inSystem+0x2d4>)
 8000e18:	f001 f90a 	bl	8002030 <startTimer>
	//////////////////////////////////////////////////// Velocidad de motores //////////////////////////////////////////////


	//PWM
	// PWM motor 1
	handlerPinPwm_1.pGPIOx                             = GPIOA;
 8000e1c:	4b9a      	ldr	r3, [pc, #616]	; (8001088 <inSystem+0x2dc>)
 8000e1e:	4a97      	ldr	r2, [pc, #604]	; (800107c <inSystem+0x2d0>)
 8000e20:	601a      	str	r2, [r3, #0]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000e22:	4b99      	ldr	r3, [pc, #612]	; (8001088 <inSystem+0x2dc>)
 8000e24:	2202      	movs	r2, #2
 8000e26:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000e28:	4b97      	ldr	r3, [pc, #604]	; (8001088 <inSystem+0x2dc>)
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000e2e:	4b96      	ldr	r3, [pc, #600]	; (8001088 <inSystem+0x2dc>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinNumber      = PIN_0;
 8000e34:	4b94      	ldr	r3, [pc, #592]	; (8001088 <inSystem+0x2dc>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000e3a:	4b93      	ldr	r3, [pc, #588]	; (8001088 <inSystem+0x2dc>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000e40:	4b91      	ldr	r3, [pc, #580]	; (8001088 <inSystem+0x2dc>)
 8000e42:	2202      	movs	r2, #2
 8000e44:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_1);
 8000e46:	4890      	ldr	r0, [pc, #576]	; (8001088 <inSystem+0x2dc>)
 8000e48:	f002 f950 	bl	80030ec <GPIO_Config>

	handlerPWM_1.ptrTIMx            = TIM5;
 8000e4c:	4b8f      	ldr	r3, [pc, #572]	; (800108c <inSystem+0x2e0>)
 8000e4e:	4a90      	ldr	r2, [pc, #576]	; (8001090 <inSystem+0x2e4>)
 8000e50:	601a      	str	r2, [r3, #0]
	handlerPWM_1.config.channel     = PWM_CHANNEL_1;
 8000e52:	4b8e      	ldr	r3, [pc, #568]	; (800108c <inSystem+0x2e0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	711a      	strb	r2, [r3, #4]
	handlerPWM_1.config.duttyCicle  = 0;
 8000e58:	4b8c      	ldr	r3, [pc, #560]	; (800108c <inSystem+0x2e0>)
 8000e5a:	f04f 0200 	mov.w	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
//	counter = 50;
	handlerPWM_1.config.periodo     = 40; // se maneja 25 hz por testeo
 8000e60:	4b8a      	ldr	r3, [pc, #552]	; (800108c <inSystem+0x2e0>)
 8000e62:	2228      	movs	r2, #40	; 0x28
 8000e64:	819a      	strh	r2, [r3, #12]
	handlerPWM_1.config.prescaler   = PWM_SPEED_100MHz_1us;
 8000e66:	4b89      	ldr	r3, [pc, #548]	; (800108c <inSystem+0x2e0>)
 8000e68:	2264      	movs	r2, #100	; 0x64
 8000e6a:	609a      	str	r2, [r3, #8]
	handlerPWM_1.config.polarity    = PWM_ENABLE_POLARITY;
 8000e6c:	4b87      	ldr	r3, [pc, #540]	; (800108c <inSystem+0x2e0>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	751a      	strb	r2, [r3, #20]
	handlerPWM_1.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8000e72:	4b86      	ldr	r3, [pc, #536]	; (800108c <inSystem+0x2e0>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_1);
 8000e78:	4884      	ldr	r0, [pc, #528]	; (800108c <inSystem+0x2e0>)
 8000e7a:	f002 fcff 	bl	800387c <pwm_Config>
	startPwmSignal(&handlerPWM_1);
 8000e7e:	4883      	ldr	r0, [pc, #524]	; (800108c <inSystem+0x2e0>)
 8000e80:	f002 fde6 	bl	8003a50 <startPwmSignal>

	//PWM motor 2
	handlerPinPwm_2.pGPIOx                             = GPIOA;
 8000e84:	4b83      	ldr	r3, [pc, #524]	; (8001094 <inSystem+0x2e8>)
 8000e86:	4a7d      	ldr	r2, [pc, #500]	; (800107c <inSystem+0x2d0>)
 8000e88:	601a      	str	r2, [r3, #0]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000e8a:	4b82      	ldr	r3, [pc, #520]	; (8001094 <inSystem+0x2e8>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000e90:	4b80      	ldr	r3, [pc, #512]	; (8001094 <inSystem+0x2e8>)
 8000e92:	2202      	movs	r2, #2
 8000e94:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000e96:	4b7f      	ldr	r3, [pc, #508]	; (8001094 <inSystem+0x2e8>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8000e9c:	4b7d      	ldr	r3, [pc, #500]	; (8001094 <inSystem+0x2e8>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000ea2:	4b7c      	ldr	r3, [pc, #496]	; (8001094 <inSystem+0x2e8>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000ea8:	4b7a      	ldr	r3, [pc, #488]	; (8001094 <inSystem+0x2e8>)
 8000eaa:	2202      	movs	r2, #2
 8000eac:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_2);
 8000eae:	4879      	ldr	r0, [pc, #484]	; (8001094 <inSystem+0x2e8>)
 8000eb0:	f002 f91c 	bl	80030ec <GPIO_Config>

	handlerPWM_2.ptrTIMx            = TIM5;
 8000eb4:	4b78      	ldr	r3, [pc, #480]	; (8001098 <inSystem+0x2ec>)
 8000eb6:	4a76      	ldr	r2, [pc, #472]	; (8001090 <inSystem+0x2e4>)
 8000eb8:	601a      	str	r2, [r3, #0]
	handlerPWM_2.config.channel     = PWM_CHANNEL_2;
 8000eba:	4b77      	ldr	r3, [pc, #476]	; (8001098 <inSystem+0x2ec>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	711a      	strb	r2, [r3, #4]
	handlerPWM_2.config.duttyCicle  = 0;
 8000ec0:	4b75      	ldr	r3, [pc, #468]	; (8001098 <inSystem+0x2ec>)
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
	handlerPWM_2.config.periodo     = 40;// se maneja 25 hz por testeo
 8000ec8:	4b73      	ldr	r3, [pc, #460]	; (8001098 <inSystem+0x2ec>)
 8000eca:	2228      	movs	r2, #40	; 0x28
 8000ecc:	819a      	strh	r2, [r3, #12]
	handlerPWM_2.config.prescaler   = PWM_SPEED_100MHz_1us;
 8000ece:	4b72      	ldr	r3, [pc, #456]	; (8001098 <inSystem+0x2ec>)
 8000ed0:	2264      	movs	r2, #100	; 0x64
 8000ed2:	609a      	str	r2, [r3, #8]
	handlerPWM_2.config.polarity    = PWM_ENABLE_POLARITY;
 8000ed4:	4b70      	ldr	r3, [pc, #448]	; (8001098 <inSystem+0x2ec>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	751a      	strb	r2, [r3, #20]
	handlerPWM_2.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8000eda:	4b6f      	ldr	r3, [pc, #444]	; (8001098 <inSystem+0x2ec>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_2);
 8000ee0:	486d      	ldr	r0, [pc, #436]	; (8001098 <inSystem+0x2ec>)
 8000ee2:	f002 fccb 	bl	800387c <pwm_Config>
	startPwmSignal(&handlerPWM_2);
 8000ee6:	486c      	ldr	r0, [pc, #432]	; (8001098 <inSystem+0x2ec>)
 8000ee8:	f002 fdb2 	bl	8003a50 <startPwmSignal>

	////////////////////////////////////// Enable 1 y 2, encendido y apagado de motores //////////////////////////////////////////////



	handlerEn1PinC10.pGPIOx                             = GPIOC;
 8000eec:	4b6b      	ldr	r3, [pc, #428]	; (800109c <inSystem+0x2f0>)
 8000eee:	4a6c      	ldr	r2, [pc, #432]	; (80010a0 <inSystem+0x2f4>)
 8000ef0:	601a      	str	r2, [r3, #0]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000ef2:	4b6a      	ldr	r3, [pc, #424]	; (800109c <inSystem+0x2f0>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	725a      	strb	r2, [r3, #9]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000ef8:	4b68      	ldr	r3, [pc, #416]	; (800109c <inSystem+0x2f0>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	715a      	strb	r2, [r3, #5]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinNumber      = PIN_10;
 8000efe:	4b67      	ldr	r3, [pc, #412]	; (800109c <inSystem+0x2f0>)
 8000f00:	220a      	movs	r2, #10
 8000f02:	711a      	strb	r2, [r3, #4]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f04:	4b65      	ldr	r3, [pc, #404]	; (800109c <inSystem+0x2f0>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	721a      	strb	r2, [r3, #8]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f0a:	4b64      	ldr	r3, [pc, #400]	; (800109c <inSystem+0x2f0>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	71da      	strb	r2, [r3, #7]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000f10:	4b62      	ldr	r3, [pc, #392]	; (800109c <inSystem+0x2f0>)
 8000f12:	2202      	movs	r2, #2
 8000f14:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn1PinC10);
 8000f16:	4861      	ldr	r0, [pc, #388]	; (800109c <inSystem+0x2f0>)
 8000f18:	f002 f8e8 	bl	80030ec <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn1PinC10, RESET);
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	485f      	ldr	r0, [pc, #380]	; (800109c <inSystem+0x2f0>)
 8000f20:	f002 fa39 	bl	8003396 <GPIO_WritePin_Afopt>

	handlerEn2PinC11.pGPIOx                             = GPIOC;
 8000f24:	4b5f      	ldr	r3, [pc, #380]	; (80010a4 <inSystem+0x2f8>)
 8000f26:	4a5e      	ldr	r2, [pc, #376]	; (80010a0 <inSystem+0x2f4>)
 8000f28:	601a      	str	r2, [r3, #0]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f2a:	4b5e      	ldr	r3, [pc, #376]	; (80010a4 <inSystem+0x2f8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	725a      	strb	r2, [r3, #9]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000f30:	4b5c      	ldr	r3, [pc, #368]	; (80010a4 <inSystem+0x2f8>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	715a      	strb	r2, [r3, #5]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinNumber      = PIN_11;
 8000f36:	4b5b      	ldr	r3, [pc, #364]	; (80010a4 <inSystem+0x2f8>)
 8000f38:	220b      	movs	r2, #11
 8000f3a:	711a      	strb	r2, [r3, #4]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f3c:	4b59      	ldr	r3, [pc, #356]	; (80010a4 <inSystem+0x2f8>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	721a      	strb	r2, [r3, #8]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f42:	4b58      	ldr	r3, [pc, #352]	; (80010a4 <inSystem+0x2f8>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	71da      	strb	r2, [r3, #7]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000f48:	4b56      	ldr	r3, [pc, #344]	; (80010a4 <inSystem+0x2f8>)
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn2PinC11);
 8000f4e:	4855      	ldr	r0, [pc, #340]	; (80010a4 <inSystem+0x2f8>)
 8000f50:	f002 f8cc 	bl	80030ec <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn2PinC11, RESET);
 8000f54:	2100      	movs	r1, #0
 8000f56:	4853      	ldr	r0, [pc, #332]	; (80010a4 <inSystem+0x2f8>)
 8000f58:	f002 fa1d 	bl	8003396 <GPIO_WritePin_Afopt>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// In 1 y 2, direccion de colores CW y CCW //////////////////////////////////////////////

	handlerIn1PinC12.pGPIOx                             = GPIOC;
 8000f5c:	4b52      	ldr	r3, [pc, #328]	; (80010a8 <inSystem+0x2fc>)
 8000f5e:	4a50      	ldr	r2, [pc, #320]	; (80010a0 <inSystem+0x2f4>)
 8000f60:	601a      	str	r2, [r3, #0]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f62:	4b51      	ldr	r3, [pc, #324]	; (80010a8 <inSystem+0x2fc>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	725a      	strb	r2, [r3, #9]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000f68:	4b4f      	ldr	r3, [pc, #316]	; (80010a8 <inSystem+0x2fc>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	715a      	strb	r2, [r3, #5]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinNumber      = PIN_12;
 8000f6e:	4b4e      	ldr	r3, [pc, #312]	; (80010a8 <inSystem+0x2fc>)
 8000f70:	220c      	movs	r2, #12
 8000f72:	711a      	strb	r2, [r3, #4]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f74:	4b4c      	ldr	r3, [pc, #304]	; (80010a8 <inSystem+0x2fc>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	721a      	strb	r2, [r3, #8]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f7a:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <inSystem+0x2fc>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	71da      	strb	r2, [r3, #7]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000f80:	4b49      	ldr	r3, [pc, #292]	; (80010a8 <inSystem+0x2fc>)
 8000f82:	2202      	movs	r2, #2
 8000f84:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn1PinC12);
 8000f86:	4848      	ldr	r0, [pc, #288]	; (80010a8 <inSystem+0x2fc>)
 8000f88:	f002 f8b0 	bl	80030ec <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn1PinC12, RESET); // default
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4846      	ldr	r0, [pc, #280]	; (80010a8 <inSystem+0x2fc>)
 8000f90:	f002 fa01 	bl	8003396 <GPIO_WritePin_Afopt>

	handlerIn2PinD2.pGPIOx                             = GPIOD;
 8000f94:	4b45      	ldr	r3, [pc, #276]	; (80010ac <inSystem+0x300>)
 8000f96:	4a46      	ldr	r2, [pc, #280]	; (80010b0 <inSystem+0x304>)
 8000f98:	601a      	str	r2, [r3, #0]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f9a:	4b44      	ldr	r3, [pc, #272]	; (80010ac <inSystem+0x300>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	725a      	strb	r2, [r3, #9]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000fa0:	4b42      	ldr	r3, [pc, #264]	; (80010ac <inSystem+0x300>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	715a      	strb	r2, [r3, #5]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 8000fa6:	4b41      	ldr	r3, [pc, #260]	; (80010ac <inSystem+0x300>)
 8000fa8:	2202      	movs	r2, #2
 8000faa:	711a      	strb	r2, [r3, #4]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000fac:	4b3f      	ldr	r3, [pc, #252]	; (80010ac <inSystem+0x300>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	721a      	strb	r2, [r3, #8]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000fb2:	4b3e      	ldr	r3, [pc, #248]	; (80010ac <inSystem+0x300>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	71da      	strb	r2, [r3, #7]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000fb8:	4b3c      	ldr	r3, [pc, #240]	; (80010ac <inSystem+0x300>)
 8000fba:	2202      	movs	r2, #2
 8000fbc:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn2PinD2);
 8000fbe:	483b      	ldr	r0, [pc, #236]	; (80010ac <inSystem+0x300>)
 8000fc0:	f002 f894 	bl	80030ec <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn2PinD2, RESET); // default
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4839      	ldr	r0, [pc, #228]	; (80010ac <inSystem+0x300>)
 8000fc8:	f002 f9e5 	bl	8003396 <GPIO_WritePin_Afopt>
	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// Conteo de encoders motor 1 y motor 2//////////////////////////////////////////////


	handlerEncoder1PinC1.pGPIOx                             = GPIOC;
 8000fcc:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <inSystem+0x308>)
 8000fce:	4a34      	ldr	r2, [pc, #208]	; (80010a0 <inSystem+0x2f4>)
 8000fd0:	601a      	str	r2, [r3, #0]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000fd2:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <inSystem+0x308>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	725a      	strb	r2, [r3, #9]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8000fd8:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <inSystem+0x308>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	715a      	strb	r2, [r3, #5]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8000fde:	4b35      	ldr	r3, [pc, #212]	; (80010b4 <inSystem+0x308>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	711a      	strb	r2, [r3, #4]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000fe4:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <inSystem+0x308>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	721a      	strb	r2, [r3, #8]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000fea:	4b32      	ldr	r3, [pc, #200]	; (80010b4 <inSystem+0x308>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	71da      	strb	r2, [r3, #7]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000ff0:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <inSystem+0x308>)
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_1.pGPIOHandler                        = &handlerEncoder1PinC1;
 8000ff6:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <inSystem+0x30c>)
 8000ff8:	4a2e      	ldr	r2, [pc, #184]	; (80010b4 <inSystem+0x308>)
 8000ffa:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_1.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <inSystem+0x30c>)
 8000ffe:	2202      	movs	r2, #2
 8001000:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_1);
 8001002:	482d      	ldr	r0, [pc, #180]	; (80010b8 <inSystem+0x30c>)
 8001004:	f001 f844 	bl	8002090 <extInt_Config>

	handlerEncoder2PinC3.pGPIOx                             = GPIOC;
 8001008:	4b2c      	ldr	r3, [pc, #176]	; (80010bc <inSystem+0x310>)
 800100a:	4a25      	ldr	r2, [pc, #148]	; (80010a0 <inSystem+0x2f4>)
 800100c:	601a      	str	r2, [r3, #0]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800100e:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <inSystem+0x310>)
 8001010:	2200      	movs	r2, #0
 8001012:	725a      	strb	r2, [r3, #9]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8001014:	4b29      	ldr	r3, [pc, #164]	; (80010bc <inSystem+0x310>)
 8001016:	2200      	movs	r2, #0
 8001018:	715a      	strb	r2, [r3, #5]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 800101a:	4b28      	ldr	r3, [pc, #160]	; (80010bc <inSystem+0x310>)
 800101c:	2203      	movs	r2, #3
 800101e:	711a      	strb	r2, [r3, #4]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001020:	4b26      	ldr	r3, [pc, #152]	; (80010bc <inSystem+0x310>)
 8001022:	2200      	movs	r2, #0
 8001024:	721a      	strb	r2, [r3, #8]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001026:	4b25      	ldr	r3, [pc, #148]	; (80010bc <inSystem+0x310>)
 8001028:	2200      	movs	r2, #0
 800102a:	71da      	strb	r2, [r3, #7]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800102c:	4b23      	ldr	r3, [pc, #140]	; (80010bc <inSystem+0x310>)
 800102e:	2202      	movs	r2, #2
 8001030:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_2.pGPIOHandler                        = &handlerEncoder2PinC3;
 8001032:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <inSystem+0x314>)
 8001034:	4a21      	ldr	r2, [pc, #132]	; (80010bc <inSystem+0x310>)
 8001036:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_2.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 8001038:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <inSystem+0x314>)
 800103a:	2202      	movs	r2, #2
 800103c:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_2);
 800103e:	4820      	ldr	r0, [pc, #128]	; (80010c0 <inSystem+0x314>)
 8001040:	f001 f826 	bl	8002090 <extInt_Config>
	///////////////////////////////////////////Comunicación serial para comandos //////////////////////////////////////////////


	//Comunicacion serial

	handlerPinTx.pGPIOx                             = GPIOA;
 8001044:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <inSystem+0x318>)
 8001046:	4a0d      	ldr	r2, [pc, #52]	; (800107c <inSystem+0x2d0>)
 8001048:	601a      	str	r2, [r3, #0]
	handlerPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 800104a:	4b1e      	ldr	r3, [pc, #120]	; (80010c4 <inSystem+0x318>)
 800104c:	2207      	movs	r2, #7
 800104e:	725a      	strb	r2, [r3, #9]
	handlerPinTx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001050:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <inSystem+0x318>)
 8001052:	2202      	movs	r2, #2
 8001054:	715a      	strb	r2, [r3, #5]
	handlerPinTx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001056:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <inSystem+0x318>)
 8001058:	2200      	movs	r2, #0
 800105a:	721a      	strb	r2, [r3, #8]
	handlerPinTx.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 800105c:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <inSystem+0x318>)
 800105e:	2202      	movs	r2, #2
 8001060:	711a      	strb	r2, [r3, #4]
	handlerPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <inSystem+0x318>)
 8001064:	2200      	movs	r2, #0
 8001066:	71da      	strb	r2, [r3, #7]
	handlerPinTx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 8001068:	4b16      	ldr	r3, [pc, #88]	; (80010c4 <inSystem+0x318>)
 800106a:	2203      	movs	r2, #3
 800106c:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinTx);
 800106e:	4815      	ldr	r0, [pc, #84]	; (80010c4 <inSystem+0x318>)
 8001070:	f002 f83c 	bl	80030ec <GPIO_Config>

	handlerPinRx.pGPIOx                             = GPIOA;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <inSystem+0x31c>)
 8001076:	e029      	b.n	80010cc <inSystem+0x320>
 8001078:	200001fc 	.word	0x200001fc
 800107c:	40020000 	.word	0x40020000
 8001080:	200002a8 	.word	0x200002a8
 8001084:	40000400 	.word	0x40000400
 8001088:	20000208 	.word	0x20000208
 800108c:	200002e4 	.word	0x200002e4
 8001090:	40000c00 	.word	0x40000c00
 8001094:	20000214 	.word	0x20000214
 8001098:	200002fc 	.word	0x200002fc
 800109c:	20000244 	.word	0x20000244
 80010a0:	40020800 	.word	0x40020800
 80010a4:	20000238 	.word	0x20000238
 80010a8:	2000025c 	.word	0x2000025c
 80010ac:	20000250 	.word	0x20000250
 80010b0:	40020c00 	.word	0x40020c00
 80010b4:	20000268 	.word	0x20000268
 80010b8:	20000298 	.word	0x20000298
 80010bc:	20000274 	.word	0x20000274
 80010c0:	200002a0 	.word	0x200002a0
 80010c4:	2000022c 	.word	0x2000022c
 80010c8:	20000220 	.word	0x20000220
 80010cc:	4a52      	ldr	r2, [pc, #328]	; (8001218 <inSystem+0x46c>)
 80010ce:	601a      	str	r2, [r3, #0]
	handlerPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 80010d0:	4b52      	ldr	r3, [pc, #328]	; (800121c <inSystem+0x470>)
 80010d2:	2207      	movs	r2, #7
 80010d4:	725a      	strb	r2, [r3, #9]
	handlerPinRx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 80010d6:	4b51      	ldr	r3, [pc, #324]	; (800121c <inSystem+0x470>)
 80010d8:	2202      	movs	r2, #2
 80010da:	715a      	strb	r2, [r3, #5]
	handlerPinRx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80010dc:	4b4f      	ldr	r3, [pc, #316]	; (800121c <inSystem+0x470>)
 80010de:	2200      	movs	r2, #0
 80010e0:	721a      	strb	r2, [r3, #8]
	handlerPinRx.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 80010e2:	4b4e      	ldr	r3, [pc, #312]	; (800121c <inSystem+0x470>)
 80010e4:	2203      	movs	r2, #3
 80010e6:	711a      	strb	r2, [r3, #4]
	handlerPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80010e8:	4b4c      	ldr	r3, [pc, #304]	; (800121c <inSystem+0x470>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	71da      	strb	r2, [r3, #7]
	handlerPinRx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80010ee:	4b4b      	ldr	r3, [pc, #300]	; (800121c <inSystem+0x470>)
 80010f0:	2203      	movs	r2, #3
 80010f2:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinRx);
 80010f4:	4849      	ldr	r0, [pc, #292]	; (800121c <inSystem+0x470>)
 80010f6:	f001 fff9 	bl	80030ec <GPIO_Config>

	handlerUSART.ptrUSARTx                      = USART2;
 80010fa:	4b49      	ldr	r3, [pc, #292]	; (8001220 <inSystem+0x474>)
 80010fc:	4a49      	ldr	r2, [pc, #292]	; (8001224 <inSystem+0x478>)
 80010fe:	601a      	str	r2, [r3, #0]
	handlerUSART.USART_Config.USART_MCUvelocity = USART_50MHz_VELOCITY;
 8001100:	4b47      	ldr	r3, [pc, #284]	; (8001220 <inSystem+0x474>)
 8001102:	4a49      	ldr	r2, [pc, #292]	; (8001228 <inSystem+0x47c>)
 8001104:	60da      	str	r2, [r3, #12]
	handlerUSART.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <inSystem+0x474>)
 8001108:	2201      	movs	r2, #1
 800110a:	71da      	strb	r2, [r3, #7]
	handlerUSART.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 800110c:	4b44      	ldr	r3, [pc, #272]	; (8001220 <inSystem+0x474>)
 800110e:	2201      	movs	r2, #1
 8001110:	715a      	strb	r2, [r3, #5]
	handlerUSART.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 8001112:	4b43      	ldr	r3, [pc, #268]	; (8001220 <inSystem+0x474>)
 8001114:	2200      	movs	r2, #0
 8001116:	711a      	strb	r2, [r3, #4]
	handlerUSART.USART_Config.USART_mode        = USART_MODE_RXTX;
 8001118:	4b41      	ldr	r3, [pc, #260]	; (8001220 <inSystem+0x474>)
 800111a:	2202      	movs	r2, #2
 800111c:	719a      	strb	r2, [r3, #6]
	handlerUSART.USART_Config.USART_parity      = USART_PARITY_NONE;
 800111e:	4b40      	ldr	r3, [pc, #256]	; (8001220 <inSystem+0x474>)
 8001120:	2200      	movs	r2, #0
 8001122:	725a      	strb	r2, [r3, #9]
	handlerUSART.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 8001124:	4b3e      	ldr	r3, [pc, #248]	; (8001220 <inSystem+0x474>)
 8001126:	2200      	movs	r2, #0
 8001128:	729a      	strb	r2, [r3, #10]
	handlerUSART.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 800112a:	4b3d      	ldr	r3, [pc, #244]	; (8001220 <inSystem+0x474>)
 800112c:	2200      	movs	r2, #0
 800112e:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART);
 8001130:	483b      	ldr	r0, [pc, #236]	; (8001220 <inSystem+0x474>)
 8001132:	f003 facd 	bl	80046d0 <USART_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	///////////////////////////////////////////Timer para el control de la velocidad//////////////////////////////////////////////

	handlerTIM2_PARAMETROS_MOVIMIENTO.ptrTIMx                           = TIM2;
 8001136:	4b3d      	ldr	r3, [pc, #244]	; (800122c <inSystem+0x480>)
 8001138:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800113c:	601a      	str	r2, [r3, #0]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 800113e:	4b3b      	ldr	r3, [pc, #236]	; (800122c <inSystem+0x480>)
 8001140:	2201      	movs	r2, #1
 8001142:	741a      	strb	r2, [r3, #16]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8001144:	4b39      	ldr	r3, [pc, #228]	; (800122c <inSystem+0x480>)
 8001146:	2200      	movs	r2, #0
 8001148:	711a      	strb	r2, [r3, #4]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_10us;
 800114a:	4b38      	ldr	r3, [pc, #224]	; (800122c <inSystem+0x480>)
 800114c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001150:	609a      	str	r2, [r3, #8]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period           = fixed_sample_period;
 8001152:	4b36      	ldr	r3, [pc, #216]	; (800122c <inSystem+0x480>)
 8001154:	2210      	movs	r2, #16
 8001156:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM2_PARAMETROS_MOVIMIENTO);
 8001158:	4834      	ldr	r0, [pc, #208]	; (800122c <inSystem+0x480>)
 800115a:	f000 fbb1 	bl	80018c0 <BasicTimer_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

		////////////////////////////////Configuracion PINES B8 (SCL) B9 (SDA) e I2C1 //////////////////////////////////////////////

	handler_PINB8_I2C1.pGPIOx                             = GPIOB;
 800115e:	4b34      	ldr	r3, [pc, #208]	; (8001230 <inSystem+0x484>)
 8001160:	4a34      	ldr	r2, [pc, #208]	; (8001234 <inSystem+0x488>)
 8001162:	601a      	str	r2, [r3, #0]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 8001164:	4b32      	ldr	r3, [pc, #200]	; (8001230 <inSystem+0x484>)
 8001166:	2204      	movs	r2, #4
 8001168:	725a      	strb	r2, [r3, #9]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 800116a:	4b31      	ldr	r3, [pc, #196]	; (8001230 <inSystem+0x484>)
 800116c:	2202      	movs	r2, #2
 800116e:	715a      	strb	r2, [r3, #5]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_8;
 8001170:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <inSystem+0x484>)
 8001172:	2208      	movs	r2, #8
 8001174:	711a      	strb	r2, [r3, #4]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 8001176:	4b2e      	ldr	r3, [pc, #184]	; (8001230 <inSystem+0x484>)
 8001178:	2201      	movs	r2, #1
 800117a:	721a      	strb	r2, [r3, #8]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 800117c:	4b2c      	ldr	r3, [pc, #176]	; (8001230 <inSystem+0x484>)
 800117e:	2200      	movs	r2, #0
 8001180:	71da      	strb	r2, [r3, #7]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 8001182:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <inSystem+0x484>)
 8001184:	2203      	movs	r2, #3
 8001186:	719a      	strb	r2, [r3, #6]

	handler_PINB9_I2C1.pGPIOx                             = GPIOB;
 8001188:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <inSystem+0x48c>)
 800118a:	4a2a      	ldr	r2, [pc, #168]	; (8001234 <inSystem+0x488>)
 800118c:	601a      	str	r2, [r3, #0]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 800118e:	4b2a      	ldr	r3, [pc, #168]	; (8001238 <inSystem+0x48c>)
 8001190:	2204      	movs	r2, #4
 8001192:	725a      	strb	r2, [r3, #9]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001194:	4b28      	ldr	r3, [pc, #160]	; (8001238 <inSystem+0x48c>)
 8001196:	2202      	movs	r2, #2
 8001198:	715a      	strb	r2, [r3, #5]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_9;
 800119a:	4b27      	ldr	r3, [pc, #156]	; (8001238 <inSystem+0x48c>)
 800119c:	2209      	movs	r2, #9
 800119e:	711a      	strb	r2, [r3, #4]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 80011a0:	4b25      	ldr	r3, [pc, #148]	; (8001238 <inSystem+0x48c>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	721a      	strb	r2, [r3, #8]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80011a6:	4b24      	ldr	r3, [pc, #144]	; (8001238 <inSystem+0x48c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	71da      	strb	r2, [r3, #7]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80011ac:	4b22      	ldr	r3, [pc, #136]	; (8001238 <inSystem+0x48c>)
 80011ae:	2203      	movs	r2, #3
 80011b0:	719a      	strb	r2, [r3, #6]

	handler_I2C1.ptrI2Cx = I2C1;
 80011b2:	4b22      	ldr	r3, [pc, #136]	; (800123c <inSystem+0x490>)
 80011b4:	4a22      	ldr	r2, [pc, #136]	; (8001240 <inSystem+0x494>)
 80011b6:	601a      	str	r2, [r3, #0]
	handler_I2C1.I2C_Config.clkSpeed = MAIN_CLOCK_50_MHz_FOR_I2C;
 80011b8:	4b20      	ldr	r3, [pc, #128]	; (800123c <inSystem+0x490>)
 80011ba:	2232      	movs	r2, #50	; 0x32
 80011bc:	71da      	strb	r2, [r3, #7]
	handler_I2C1.I2C_Config.slaveAddress = ADDRESS_DOWN;
 80011be:	4b1f      	ldr	r3, [pc, #124]	; (800123c <inSystem+0x490>)
 80011c0:	2268      	movs	r2, #104	; 0x68
 80011c2:	711a      	strb	r2, [r3, #4]
	handler_I2C1.I2C_Config.modeI2C = I2C_MODE_FM;
 80011c4:	4b1d      	ldr	r3, [pc, #116]	; (800123c <inSystem+0x490>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	715a      	strb	r2, [r3, #5]

	handler_MPUAccel_6050.ptrGPIOhandlerSCL  = &handler_PINB8_I2C1;
 80011ca:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <inSystem+0x498>)
 80011cc:	4a18      	ldr	r2, [pc, #96]	; (8001230 <inSystem+0x484>)
 80011ce:	605a      	str	r2, [r3, #4]
	handler_MPUAccel_6050.ptrGPIOhandlerSDA  = &handler_PINB9_I2C1;
 80011d0:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <inSystem+0x498>)
 80011d2:	4a19      	ldr	r2, [pc, #100]	; (8001238 <inSystem+0x48c>)
 80011d4:	609a      	str	r2, [r3, #8]
	handler_MPUAccel_6050.ptrI2Chandler   = &handler_I2C1;
 80011d6:	4b1b      	ldr	r3, [pc, #108]	; (8001244 <inSystem+0x498>)
 80011d8:	4a18      	ldr	r2, [pc, #96]	; (800123c <inSystem+0x490>)
 80011da:	60da      	str	r2, [r3, #12]
	handler_MPUAccel_6050.fullScaleACCEL  = ACCEL_2G;
 80011dc:	4b19      	ldr	r3, [pc, #100]	; (8001244 <inSystem+0x498>)
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_6050.fullScaleGYRO   = GYRO_250;
 80011e2:	4b18      	ldr	r3, [pc, #96]	; (8001244 <inSystem+0x498>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	705a      	strb	r2, [r3, #1]
	configMPUAccel(&handler_MPUAccel_6050);
 80011e8:	4816      	ldr	r0, [pc, #88]	; (8001244 <inSystem+0x498>)
 80011ea:	f002 f937 	bl	800345c <configMPUAccel>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////Timer 5 para contador de tiempo ////////////////////////////////////

	handlerTIM4_time.ptrTIMx                           = TIM4;
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <inSystem+0x49c>)
 80011f0:	4a16      	ldr	r2, [pc, #88]	; (800124c <inSystem+0x4a0>)
 80011f2:	601a      	str	r2, [r3, #0]
	handlerTIM4_time.TIMx_Config.TIMx_interruptEnable  = BTIMER_DISABLE_INTERRUPT;
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <inSystem+0x49c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	741a      	strb	r2, [r3, #16]
	handlerTIM4_time.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 80011fa:	4b13      	ldr	r3, [pc, #76]	; (8001248 <inSystem+0x49c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	711a      	strb	r2, [r3, #4]
	handlerTIM4_time.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <inSystem+0x49c>)
 8001202:	f242 7210 	movw	r2, #10000	; 0x2710
 8001206:	609a      	str	r2, [r3, #8]
	handlerTIM4_time.TIMx_Config.TIMx_period           = 1;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <inSystem+0x49c>)
 800120a:	2201      	movs	r2, #1
 800120c:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM4_time);
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <inSystem+0x49c>)
 8001210:	f000 fb56 	bl	80018c0 <BasicTimer_Config>

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40020000 	.word	0x40020000
 800121c:	20000220 	.word	0x20000220
 8001220:	20000314 	.word	0x20000314
 8001224:	40004400 	.word	0x40004400
 8001228:	02faf080 	.word	0x02faf080
 800122c:	200002bc 	.word	0x200002bc
 8001230:	20000280 	.word	0x20000280
 8001234:	40020400 	.word	0x40020400
 8001238:	2000028c 	.word	0x2000028c
 800123c:	200003a8 	.word	0x200003a8
 8001240:	40005400 	.word	0x40005400
 8001244:	200003b0 	.word	0x200003b0
 8001248:	200002d0 	.word	0x200002d0
 800124c:	40000800 	.word	0x40000800

08001250 <usart2Rx_Callback>:

}


// Interrupcion usart 1
void usart2Rx_Callback(void){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0

	rxData = getRxData();
 8001254:	f003 fe46 	bl	8004ee4 <getRxData>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	4b01      	ldr	r3, [pc, #4]	; (8001264 <usart2Rx_Callback+0x14>)
 800125e:	701a      	strb	r2, [r3, #0]

}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000040a 	.word	0x2000040a

08001268 <BasicTimer3_Callback>:


//Interrupción Timer 3
void BasicTimer3_Callback(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handlerPinA5);
 800126c:	4802      	ldr	r0, [pc, #8]	; (8001278 <BasicTimer3_Callback+0x10>)
 800126e:	f002 f8de 	bl	800342e <GPIOxTooglePin>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200001fc 	.word	0x200001fc

0800127c <BasicTimer2_Callback>:

//Interrupcion Timer 2

void BasicTimer2_Callback(void){
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0


	// Levantamos bandera que calcula el angulo actual
	flag_angulo = SET;
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <BasicTimer2_Callback+0x1c>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]

	// Levantamos la bandera que corresponde con los calculos  odometricos del robot, como la distancia
	// Recorrida, la posicion actual y la velocidad

	flag_measurements = SET;
 8001286:	4b05      	ldr	r3, [pc, #20]	; (800129c <BasicTimer2_Callback+0x20>)
 8001288:	2201      	movs	r2, #1
 800128a:	701a      	strb	r2, [r3, #0]

	// EN EL MAIN ESTAS DOS BANDERAS SE ANALIZARAN Y SE EJECUTARAN
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	2000040d 	.word	0x2000040d
 800129c:	2000040e 	.word	0x2000040e

080012a0 <callback_extInt1>:


//Interrupciones de Exti
void callback_extInt1(void){
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0


}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <callback_extInt3>:

void callback_extInt3(void){
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0


}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <getAngle>:

	return promedio;
}


void getAngle(MPUAccel_Config *ptrMPUAccel,float angle_init, double calibr, Parameters_Position_t *ptrParameter_position){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6178      	str	r0, [r7, #20]
 80012c4:	ed87 0a04 	vstr	s0, [r7, #16]
 80012c8:	ed87 1b02 	vstr	d1, [r7, #8]
 80012cc:	6079      	str	r1, [r7, #4]
	///////////////////////////MEDIDA DEL ANGULO ACUMULADO////////////////////////////////////

	//----------------Accion a Realiza cada interrupción------------------
		//Leemos el ángulo
		//Lectura velocidad angular
		float w = readGyro_Z(ptrMPUAccel) - calibr;
 80012ce:	6978      	ldr	r0, [r7, #20]
 80012d0:	f002 fa4e 	bl	8003770 <readGyro_Z>
 80012d4:	ee10 3a10 	vmov	r3, s0
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff f93d 	bl	8000558 <__aeabi_f2d>
 80012de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012e2:	f7fe ffd9 	bl	8000298 <__aeabi_dsub>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fc83 	bl	8000bf8 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	61fb      	str	r3, [r7, #28]
		//Calculo angulo
		float ang_d = angle_init + (w * 16)/1000; // conversion de velocidad angular a grados absolutos con respecto al inicio del programa
 80012f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80012fa:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80012fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001302:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001330 <getAngle+0x74>
 8001306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130a:	ed97 7a04 	vldr	s14, [r7, #16]
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	edc7 7a06 	vstr	s15, [r7, #24]

		ptrParameter_position->grad_relativo = ang_d;
 8001316:	69b8      	ldr	r0, [r7, #24]
 8001318:	f7ff f91e 	bl	8000558 <__aeabi_f2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	6879      	ldr	r1, [r7, #4]
 8001322:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001326:	bf00      	nop
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	447a0000 	.word	0x447a0000
 8001334:	00000000 	.word	0x00000000

08001338 <get_measuremets_parameters>:

void get_measuremets_parameters(BasicTimer_Handler_t *ptrTimer ,Motor_Handler_t *ptrMotorHandler[2], Parameters_Position_t *ptrParameter_position, state_t operation_mode){
 8001338:	b580      	push	{r7, lr}
 800133a:	ed2d 8b02 	vpush	{d8}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	70fb      	strb	r3, [r7, #3]

	//Verificamos el modo
	if(operation_mode == sLine){ // Levantamos la vandera que calcula todos los parametros necesarios para el control
 800134a:	78fb      	ldrb	r3, [r7, #3]
 800134c:	2b00      	cmp	r3, #0
 800134e:	f040 80f7 	bne.w	8001540 <get_measuremets_parameters+0x208>



		//Acumulamos los angulos
		sum_ang += ptrParameter_position->grad_relativo;
 8001352:	4b71      	ldr	r3, [pc, #452]	; (8001518 <get_measuremets_parameters+0x1e0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f8fe 	bl	8000558 <__aeabi_f2d>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7fe ff9b 	bl	800029c <__adddf3>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fc43 	bl	8000bf8 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	4a68      	ldr	r2, [pc, #416]	; (8001518 <get_measuremets_parameters+0x1e0>)
 8001376:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += ptrTimer->TIMx_Config.TIMx_period;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	b29a      	uxth	r2, r3
 800137e:	4b67      	ldr	r3, [pc, #412]	; (800151c <get_measuremets_parameters+0x1e4>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b65      	ldr	r3, [pc, #404]	; (800151c <get_measuremets_parameters+0x1e4>)
 8001388:	801a      	strh	r2, [r3, #0]

		//----------------Accion a realizar con un tiempo especifico--------------------
		if(counting_action >= timeAction_TIMER_Sampling)
 800138a:	4b65      	ldr	r3, [pc, #404]	; (8001520 <get_measuremets_parameters+0x1e8>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b64      	ldr	r3, [pc, #400]	; (8001524 <get_measuremets_parameters+0x1ec>)
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	429a      	cmp	r2, r3
 8001396:	f200 80b1 	bhi.w	80014fc <get_measuremets_parameters+0x1c4>
		{
			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 800139a:	4b60      	ldr	r3, [pc, #384]	; (800151c <get_measuremets_parameters+0x1e4>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	4b61      	ldr	r3, [pc, #388]	; (8001528 <get_measuremets_parameters+0x1f0>)
 80013a2:	601a      	str	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemos como el angulo relativo
			promAng = sum_ang / counting_action;
 80013a4:	4b5c      	ldr	r3, [pc, #368]	; (8001518 <get_measuremets_parameters+0x1e0>)
 80013a6:	edd3 6a00 	vldr	s13, [r3]
 80013aa:	4b5e      	ldr	r3, [pc, #376]	; (8001524 <get_measuremets_parameters+0x1ec>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ba:	4b5c      	ldr	r3, [pc, #368]	; (800152c <get_measuremets_parameters+0x1f4>)
 80013bc:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->phi_relativo = (promAng * M_PI) / 180;          //[rad]
 80013c0:	4b5a      	ldr	r3, [pc, #360]	; (800152c <get_measuremets_parameters+0x1f4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff f8c7 	bl	8000558 <__aeabi_f2d>
 80013ca:	a351      	add	r3, pc, #324	; (adr r3, 8001510 <get_measuremets_parameters+0x1d8>)
 80013cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d0:	f7ff f91a 	bl	8000608 <__aeabi_dmul>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	4b53      	ldr	r3, [pc, #332]	; (8001530 <get_measuremets_parameters+0x1f8>)
 80013e2:	f7ff fa3b 	bl	800085c <__aeabi_ddiv>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
			// Con la siguiente accion lo que hacemos es conseguir un angulo con mucha mas precision decimal debido a la funcion atan2
			ptrParameter_position->phi_relativo = atan2(sin(ptrParameter_position->phi_relativo),cos(ptrParameter_position->phi_relativo));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	ed93 7b02 	vldr	d7, [r3, #8]
 80013f6:	eeb0 0a47 	vmov.f32	s0, s14
 80013fa:	eef0 0a67 	vmov.f32	s1, s15
 80013fe:	f006 fed3 	bl	80081a8 <sin>
 8001402:	eeb0 8a40 	vmov.f32	s16, s0
 8001406:	eef0 8a60 	vmov.f32	s17, s1
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	ed93 7b02 	vldr	d7, [r3, #8]
 8001410:	eeb0 0a47 	vmov.f32	s0, s14
 8001414:	eef0 0a67 	vmov.f32	s1, s15
 8001418:	f006 fe2a 	bl	8008070 <cos>
 800141c:	eeb0 7a40 	vmov.f32	s14, s0
 8001420:	eef0 7a60 	vmov.f32	s15, s1
 8001424:	eeb0 1a47 	vmov.f32	s2, s14
 8001428:	eef0 1a67 	vmov.f32	s3, s15
 800142c:	eeb0 0a48 	vmov.f32	s0, s16
 8001430:	eef0 0a68 	vmov.f32	s1, s17
 8001434:	f006 ff10 	bl	8008258 <atan2>
 8001438:	eeb0 7a40 	vmov.f32	s14, s0
 800143c:	eef0 7a60 	vmov.f32	s15, s1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	ed83 7b02 	vstr	d7, [r3, #8]
			//Calculamos la velocidad
			ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);      //[mm]
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	791b      	ldrb	r3, [r3, #4]
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001454:	4b37      	ldr	r3, [pc, #220]	; (8001534 <get_measuremets_parameters+0x1fc>)
 8001456:	edd3 7a00 	vldr	s15, [r3]
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);      //[mm]
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	3304      	adds	r3, #4
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	791b      	ldrb	r3, [r3, #4]
 800146e:	ee07 3a90 	vmov	s15, r3
 8001472:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <get_measuremets_parameters+0x200>)
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	3304      	adds	r3, #4
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001486:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion;      //[m/s]
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001492:	4b25      	ldr	r3, [pc, #148]	; (8001528 <get_measuremets_parameters+0x1f0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	ee07 3a90 	vmov	s15, r3
 800149a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a6:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion;      //[m/s]
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	edd3 6a03 	vldr	s13, [r3, #12]
 80014b4:	4b1c      	ldr	r3, [pc, #112]	; (8001528 <get_measuremets_parameters+0x1f0>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	3304      	adds	r3, #4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ca:	edc3 7a02 	vstr	s15, [r3, #8]
			//Reiniciamos el numero de conteos
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2200      	movs	r2, #0
 80014d4:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0;
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3304      	adds	r3, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2200      	movs	r2, #0
 80014de:	711a      	strb	r2, [r3, #4]
			//Reiniciamos variable
			sum_ang = 0;
 80014e0:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <get_measuremets_parameters+0x1e0>)
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
			//Reiniciamos tiempo
			time_accumulated = 0;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <get_measuremets_parameters+0x1e4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	801a      	strh	r2, [r3, #0]
			//Reiniciamos el contador de accion
			counting_action = 0;
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <get_measuremets_parameters+0x1ec>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	801a      	strh	r2, [r3, #0]
			//Levantamos bandera
			flag_action = 1;
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <get_measuremets_parameters+0x204>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
		//Combinar ambos ángulos
		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
	}
	else{  __NOP(); }

}
 80014fa:	e0c1      	b.n	8001680 <get_measuremets_parameters+0x348>
		else{ counting_action++; }
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <get_measuremets_parameters+0x1ec>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	3301      	adds	r3, #1
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <get_measuremets_parameters+0x1ec>)
 8001506:	801a      	strh	r2, [r3, #0]
}
 8001508:	e0ba      	b.n	8001680 <get_measuremets_parameters+0x348>
 800150a:	bf00      	nop
 800150c:	f3af 8000 	nop.w
 8001510:	54442d18 	.word	0x54442d18
 8001514:	400921fb 	.word	0x400921fb
 8001518:	20000468 	.word	0x20000468
 800151c:	20000410 	.word	0x20000410
 8001520:	20000000 	.word	0x20000000
 8001524:	20000412 	.word	0x20000412
 8001528:	20000414 	.word	0x20000414
 800152c:	2000046c 	.word	0x2000046c
 8001530:	40668000 	.word	0x40668000
 8001534:	20000004 	.word	0x20000004
 8001538:	20000008 	.word	0x20000008
 800153c:	2000040c 	.word	0x2000040c
	else if(Mode == sRoll)
 8001540:	4b55      	ldr	r3, [pc, #340]	; (8001698 <get_measuremets_parameters+0x360>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b01      	cmp	r3, #1
 8001546:	f040 809a 	bne.w	800167e <get_measuremets_parameters+0x346>
		if(counting_action>=timeAction_TIMER_Sampling)
 800154a:	4b54      	ldr	r3, [pc, #336]	; (800169c <get_measuremets_parameters+0x364>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	b29a      	uxth	r2, r3
 8001550:	4b53      	ldr	r3, [pc, #332]	; (80016a0 <get_measuremets_parameters+0x368>)
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	429a      	cmp	r2, r3
 8001556:	d87e      	bhi.n	8001656 <get_measuremets_parameters+0x31e>
			time_accion = time_accumulated;
 8001558:	4b52      	ldr	r3, [pc, #328]	; (80016a4 <get_measuremets_parameters+0x36c>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	4b52      	ldr	r3, [pc, #328]	; (80016a8 <get_measuremets_parameters+0x370>)
 8001560:	601a      	str	r2, [r3, #0]
			ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	791b      	ldrb	r3, [r3, #4]
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001570:	4b4e      	ldr	r3, [pc, #312]	; (80016ac <get_measuremets_parameters+0x374>)
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157e:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	3304      	adds	r3, #4
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	791b      	ldrb	r3, [r3, #4]
 800158a:	ee07 3a90 	vmov	s15, r3
 800158e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <get_measuremets_parameters+0x378>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	3304      	adds	r3, #4
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a2:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	edd3 6a03 	vldr	s13, [r3, #12]
 80015ae:	4b3e      	ldr	r3, [pc, #248]	; (80016a8 <get_measuremets_parameters+0x370>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	ee07 3a90 	vmov	s15, r3
 80015b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c2:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	3304      	adds	r3, #4
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	edd3 6a03 	vldr	s13, [r3, #12]
 80015d0:	4b35      	ldr	r3, [pc, #212]	; (80016a8 <get_measuremets_parameters+0x370>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	3304      	adds	r3, #4
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015e6:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0; // RESETEAMOS LAS CUENTAS
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	3304      	adds	r3, #4
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
			ang_for_Displament += ((ptrMotorHandler[1]->parametersMotor.dis - ptrMotorHandler[0]->parametersMotor.dis) / distanceBetweenWheels)*(180/M_PI); //[°]
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	3304      	adds	r3, #4
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	ed93 7a03 	vldr	s14, [r3, #12]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	edd3 7a03 	vldr	s15, [r3, #12]
 800160e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001612:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80016b4 <get_measuremets_parameters+0x37c>
 8001616:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800161a:	ee16 0a90 	vmov	r0, s13
 800161e:	f7fe ff9b 	bl	8000558 <__aeabi_f2d>
 8001622:	a31b      	add	r3, pc, #108	; (adr r3, 8001690 <get_measuremets_parameters+0x358>)
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	f7fe ffee 	bl	8000608 <__aeabi_dmul>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4610      	mov	r0, r2
 8001632:	4619      	mov	r1, r3
 8001634:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <get_measuremets_parameters+0x380>)
 8001636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163a:	f7fe fe2f 	bl	800029c <__adddf3>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	491d      	ldr	r1, [pc, #116]	; (80016b8 <get_measuremets_parameters+0x380>)
 8001644:	e9c1 2300 	strd	r2, r3, [r1]
			time_accumulated = 0;
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <get_measuremets_parameters+0x36c>)
 800164a:	2200      	movs	r2, #0
 800164c:	801a      	strh	r2, [r3, #0]
			counting_action  = 0;
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <get_measuremets_parameters+0x368>)
 8001650:	2200      	movs	r2, #0
 8001652:	801a      	strh	r2, [r3, #0]
 8001654:	e005      	b.n	8001662 <get_measuremets_parameters+0x32a>
		else{counting_action++;}
 8001656:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <get_measuremets_parameters+0x368>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	3301      	adds	r3, #1
 800165c:	b29a      	uxth	r2, r3
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <get_measuremets_parameters+0x368>)
 8001660:	801a      	strh	r2, [r3, #0]
		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001668:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <get_measuremets_parameters+0x380>)
 800166a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166e:	f7fe fe15 	bl	800029c <__adddf3>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4911      	ldr	r1, [pc, #68]	; (80016bc <get_measuremets_parameters+0x384>)
 8001678:	e9c1 2300 	strd	r2, r3, [r1]
}
 800167c:	e000      	b.n	8001680 <get_measuremets_parameters+0x348>
	else{  __NOP(); }
 800167e:	bf00      	nop
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	ecbd 8b02 	vpop	{d8}
 800168a:	bd80      	pop	{r7, pc}
 800168c:	f3af 8000 	nop.w
 8001690:	1a63c1f8 	.word	0x1a63c1f8
 8001694:	404ca5dc 	.word	0x404ca5dc
 8001698:	2000040b 	.word	0x2000040b
 800169c:	20000000 	.word	0x20000000
 80016a0:	20000412 	.word	0x20000412
 80016a4:	20000410 	.word	0x20000410
 80016a8:	20000414 	.word	0x20000414
 80016ac:	20000004 	.word	0x20000004
 80016b0:	20000008 	.word	0x20000008
 80016b4:	4625a000 	.word	0x4625a000
 80016b8:	20000470 	.word	0x20000470
 80016bc:	20000478 	.word	0x20000478

080016c0 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80016ca:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <ITM_SendChar+0x48>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a0e      	ldr	r2, [pc, #56]	; (8001708 <ITM_SendChar+0x48>)
 80016d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d4:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80016d6:	4b0d      	ldr	r3, [pc, #52]	; (800170c <ITM_SendChar+0x4c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a0c      	ldr	r2, [pc, #48]	; (800170c <ITM_SendChar+0x4c>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80016e2:	bf00      	nop
 80016e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0f8      	beq.n	80016e4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80016f2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	6013      	str	r3, [r2, #0]
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000edfc 	.word	0xe000edfc
 800170c:	e0000e00 	.word	0xe0000e00

08001710 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
	return 1;
 8001714:	2301      	movs	r3, #1
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_kill>:

int _kill(int pid, int sig)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800172a:	f003 ff59 	bl	80055e0 <__errno>
 800172e:	4603      	mov	r3, r0
 8001730:	2216      	movs	r2, #22
 8001732:	601a      	str	r2, [r3, #0]
	return -1;
 8001734:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <_exit>:

void _exit (int status)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001748:	f04f 31ff 	mov.w	r1, #4294967295
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ffe7 	bl	8001720 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001752:	e7fe      	b.n	8001752 <_exit+0x12>

08001754 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
 8001764:	e00a      	b.n	800177c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001766:	f3af 8000 	nop.w
 800176a:	4601      	mov	r1, r0
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	60ba      	str	r2, [r7, #8]
 8001772:	b2ca      	uxtb	r2, r1
 8001774:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	3301      	adds	r3, #1
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	429a      	cmp	r2, r3
 8001782:	dbf0      	blt.n	8001766 <_read+0x12>
	}

return len;
 8001784:	687b      	ldr	r3, [r7, #4]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b086      	sub	sp, #24
 8001792:	af00      	add	r7, sp, #0
 8001794:	60f8      	str	r0, [r7, #12]
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	e009      	b.n	80017b4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	60ba      	str	r2, [r7, #8]
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff89 	bl	80016c0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	3301      	adds	r3, #1
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	dbf1      	blt.n	80017a0 <_write+0x12>
	}
	return len;
 80017bc:	687b      	ldr	r3, [r7, #4]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <_close>:

int _close(int file)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b083      	sub	sp, #12
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
	return -1;
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017de:	b480      	push	{r7}
 80017e0:	b083      	sub	sp, #12
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
 80017e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ee:	605a      	str	r2, [r3, #4]
	return 0;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <_isatty>:

int _isatty(int file)
{
 80017fe:	b480      	push	{r7}
 8001800:	b083      	sub	sp, #12
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
	return 1;
 8001806:	2301      	movs	r3, #1
}
 8001808:	4618      	mov	r0, r3
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
	return 0;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001830:	480d      	ldr	r0, [pc, #52]	; (8001868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001832:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001834:	f003 fbf4 	bl	8005020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001838:	480c      	ldr	r0, [pc, #48]	; (800186c <LoopForever+0x6>)
  ldr r1, =_edata
 800183a:	490d      	ldr	r1, [pc, #52]	; (8001870 <LoopForever+0xa>)
  ldr r2, =_sidata
 800183c:	4a0d      	ldr	r2, [pc, #52]	; (8001874 <LoopForever+0xe>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001840:	e002      	b.n	8001848 <LoopCopyDataInit>

08001842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001846:	3304      	adds	r3, #4

08001848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800184c:	d3f9      	bcc.n	8001842 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184e:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001850:	4c0a      	ldr	r4, [pc, #40]	; (800187c <LoopForever+0x16>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001854:	e001      	b.n	800185a <LoopFillZerobss>

08001856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001858:	3204      	adds	r2, #4

0800185a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800185c:	d3fb      	bcc.n	8001856 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800185e:	f003 fec5 	bl	80055ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001862:	f7ff fa19 	bl	8000c98 <main>

08001866 <LoopForever>:

LoopForever:
    b LoopForever
 8001866:	e7fe      	b.n	8001866 <LoopForever>
  ldr   r0, =_estack
 8001868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800186c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001870:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001874:	0800ab58 	.word	0x0800ab58
  ldr r2, =_sbss
 8001878:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800187c:	200004b0 	.word	0x200004b0

08001880 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001880:	e7fe      	b.n	8001880 <ADC_IRQHandler>
	...

08001884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	2b00      	cmp	r3, #0
 8001894:	db0b      	blt.n	80018ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	f003 021f 	and.w	r2, r3, #31
 800189c:	4907      	ldr	r1, [pc, #28]	; (80018bc <__NVIC_EnableIRQ+0x38>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	2001      	movs	r0, #1
 80018a6:	fa00 f202 	lsl.w	r2, r0, r2
 80018aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000e100 	.word	0xe000e100

080018c0 <BasicTimer_Config>:
 *
 *  Como vamos a trabajar con interrupciones, antes de configurar una nueva, debemos desactivar
 *  el sistema global de interrupciones, activar la IRQ específica y luego volver a encender
 *  el sistema.
 */
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d0:	b672      	cpsid	i
}
 80018d2:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a85      	ldr	r2, [pc, #532]	; (8001af0 <BasicTimer_Config+0x230>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d106      	bne.n	80018ec <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80018de:	4b85      	ldr	r3, [pc, #532]	; (8001af4 <BasicTimer_Config+0x234>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	4a84      	ldr	r2, [pc, #528]	; (8001af4 <BasicTimer_Config+0x234>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ea:	e030      	b.n	800194e <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f4:	d106      	bne.n	8001904 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80018f6:	4b7f      	ldr	r3, [pc, #508]	; (8001af4 <BasicTimer_Config+0x234>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	4a7e      	ldr	r2, [pc, #504]	; (8001af4 <BasicTimer_Config+0x234>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6413      	str	r3, [r2, #64]	; 0x40
 8001902:	e024      	b.n	800194e <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a7b      	ldr	r2, [pc, #492]	; (8001af8 <BasicTimer_Config+0x238>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d106      	bne.n	800191c <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800190e:	4b79      	ldr	r3, [pc, #484]	; (8001af4 <BasicTimer_Config+0x234>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	4a78      	ldr	r2, [pc, #480]	; (8001af4 <BasicTimer_Config+0x234>)
 8001914:	f043 0302 	orr.w	r3, r3, #2
 8001918:	6413      	str	r3, [r2, #64]	; 0x40
 800191a:	e018      	b.n	800194e <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a76      	ldr	r2, [pc, #472]	; (8001afc <BasicTimer_Config+0x23c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d106      	bne.n	8001934 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001926:	4b73      	ldr	r3, [pc, #460]	; (8001af4 <BasicTimer_Config+0x234>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	4a72      	ldr	r2, [pc, #456]	; (8001af4 <BasicTimer_Config+0x234>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	6413      	str	r3, [r2, #64]	; 0x40
 8001932:	e00c      	b.n	800194e <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a71      	ldr	r2, [pc, #452]	; (8001b00 <BasicTimer_Config+0x240>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d106      	bne.n	800194c <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 800193e:	4b6d      	ldr	r3, [pc, #436]	; (8001af4 <BasicTimer_Config+0x234>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a6c      	ldr	r2, [pc, #432]	; (8001af4 <BasicTimer_Config+0x234>)
 8001944:	f043 0308 	orr.w	r3, r3, #8
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	e000      	b.n	800194e <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 800194c:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800195c:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6892      	ldr	r2, [r2, #8]
 8001966:	629a      	str	r2, [r3, #40]	; 0x28


	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	791b      	ldrb	r3, [r3, #4]
 800196c:	2b00      	cmp	r3, #0
 800196e:	f040 80d3 	bne.w	8001b18 <BasicTimer_Config+0x258>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0210 	bic.w	r2, r2, #16
 8001980:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	2ba0      	cmp	r3, #160	; 0xa0
 800198c:	d022      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_20MHz_10us)
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2bc8      	cmp	r3, #200	; 0xc8
 8001992:	d01f      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_30MHz_10us)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800199a:	d01b      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_40MHz_10us)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80019a2:	d017      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_50MHz_10us)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019aa:	d013      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_60MHz_10us)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80019b2:	d00f      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_70MHz_10us)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80019ba:	d00b      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_80MHz_10us)
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80019c2:	d007      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_90MHz_10us)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80019ca:	d003      	beq.n	80019d4 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_100MHz_10us)){
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019d2:	d10b      	bne.n	80019ec <BasicTimer_Config+0x12c>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2264      	movs	r2, #100	; 0x64
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	3a01      	subs	r2, #1
 80019e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80019ea:	e07c      	b.n	8001ae6 <BasicTimer_Config+0x226>

		}else if ((speed == BTIMER_SPEED_16MHz_100us )
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80019f2:	d029      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_20MHz_100us)
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80019fa:	d025      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_30MHz_100us)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d020      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_40MHz_100us)
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001a0c:	d01c      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_50MHz_100us)
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d017      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_60MHz_100us)
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	f241 7270 	movw	r2, #6000	; 0x1770
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d012      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_70MHz_100us)
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d00d      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_80MHz_100us)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001a32:	d009      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_90MHz_100us)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f242 3228 	movw	r2, #9000	; 0x2328
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d004      	beq.n	8001a48 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_100MHz_100us)){
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	f242 7210 	movw	r2, #10000	; 0x2710
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d10c      	bne.n	8001a62 <BasicTimer_Config+0x1a2>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68da      	ldr	r2, [r3, #12]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	3a01      	subs	r2, #1
 8001a5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a60:	e041      	b.n	8001ae6 <BasicTimer_Config+0x226>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001a68:	d028      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_20MHz_1ms)
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d023      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_30MHz_1ms)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	f247 5230 	movw	r2, #30000	; 0x7530
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d01e      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_40MHz_1ms)
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d019      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_50MHz_1ms)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d014      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_60MHz_1ms)
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d00f      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_70MHz_1ms)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	4a19      	ldr	r2, [pc, #100]	; (8001b04 <BasicTimer_Config+0x244>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d00b      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_80MHz_1ms)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	4a18      	ldr	r2, [pc, #96]	; (8001b08 <BasicTimer_Config+0x248>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d007      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_90MHz_1ms)
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	4a17      	ldr	r2, [pc, #92]	; (8001b0c <BasicTimer_Config+0x24c>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d003      	beq.n	8001abc <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_100MHz_1ms)){
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	4a16      	ldr	r2, [pc, #88]	; (8001b10 <BasicTimer_Config+0x250>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d108      	bne.n	8001ace <BasicTimer_Config+0x20e>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	3a01      	subs	r2, #1
 8001aca:	62da      	str	r2, [r3, #44]	; 0x2c
 8001acc:	e00b      	b.n	8001ae6 <BasicTimer_Config+0x226>

		}else{
			period = ptrBTimerHandler->TIMx_Config.TIMx_period / 10;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	4a10      	ldr	r2, [pc, #64]	; (8001b14 <BasicTimer_Config+0x254>)
 8001ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad8:	08db      	lsrs	r3, r3, #3
 8001ada:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	3a01      	subs	r2, #1
 8001ae4:	62da      	str	r2, [r3, #44]	; 0x2c
		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2200      	movs	r2, #0
 8001aec:	625a      	str	r2, [r3, #36]	; 0x24
 8001aee:	e027      	b.n	8001b40 <BasicTimer_Config+0x280>
 8001af0:	40010000 	.word	0x40010000
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40000400 	.word	0x40000400
 8001afc:	40000800 	.word	0x40000800
 8001b00:	40000c00 	.word	0x40000c00
 8001b04:	00011170 	.word	0x00011170
 8001b08:	00013880 	.word	0x00013880
 8001b0c:	00015f90 	.word	0x00015f90
 8001b10:	000186a0 	.word	0x000186a0
 8001b14:	cccccccd 	.word	0xcccccccd

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0210 	orr.w	r2, r2, #16
 8001b26:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	3a01      	subs	r2, #1
 8001b32:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	3a01      	subs	r2, #1
 8001b3e:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 0201 	orr.w	r2, r2, #1
 8001b4e:	60da      	str	r2, [r3, #12]

	/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/

	if(ptrBTimerHandler->ptrTIMx == TIM2){
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b58:	d103      	bne.n	8001b62 <BasicTimer_Config+0x2a2>
		// Activando en NVIC para la interrupción del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 8001b5a:	201c      	movs	r0, #28
 8001b5c:	f7ff fe92 	bl	8001884 <__NVIC_EnableIRQ>
 8001b60:	e01b      	b.n	8001b9a <BasicTimer_Config+0x2da>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a10      	ldr	r2, [pc, #64]	; (8001ba8 <BasicTimer_Config+0x2e8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d103      	bne.n	8001b74 <BasicTimer_Config+0x2b4>
		// Activando en NVIC para la interrupción del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 8001b6c:	201d      	movs	r0, #29
 8001b6e:	f7ff fe89 	bl	8001884 <__NVIC_EnableIRQ>
 8001b72:	e012      	b.n	8001b9a <BasicTimer_Config+0x2da>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a0c      	ldr	r2, [pc, #48]	; (8001bac <BasicTimer_Config+0x2ec>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d103      	bne.n	8001b86 <BasicTimer_Config+0x2c6>
		// Activando en NVIC para la interrupción del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 8001b7e:	201e      	movs	r0, #30
 8001b80:	f7ff fe80 	bl	8001884 <__NVIC_EnableIRQ>
 8001b84:	e009      	b.n	8001b9a <BasicTimer_Config+0x2da>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <BasicTimer_Config+0x2f0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d103      	bne.n	8001b98 <BasicTimer_Config+0x2d8>
		// Activando en NVIC para la interrupción del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 8001b90:	2032      	movs	r0, #50	; 0x32
 8001b92:	f7ff fe77 	bl	8001884 <__NVIC_EnableIRQ>
 8001b96:	e000      	b.n	8001b9a <BasicTimer_Config+0x2da>
	}
	else{
		__NOP();
 8001b98:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8001b9a:	b662      	cpsie	i
}
 8001b9c:	bf00      	nop
	}

	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 8001b9e:	bf00      	nop
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40000400 	.word	0x40000400
 8001bac:	40000800 	.word	0x40000800
 8001bb0:	40000c00 	.word	0x40000c00

08001bb4 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001bb8:	bf00      	nop
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001bc8:	bf00      	nop
}
 8001bca:	bf00      	nop
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001bd8:	bf00      	nop
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001be8:	bf00      	nop
}
 8001bea:	bf00      	nop
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001bf8:	bf00      	nop
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c08:	bf00      	nop
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c18:	bf00      	nop
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c28:	bf00      	nop
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c38:	bf00      	nop
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c48:	bf00      	nop
}
 8001c4a:	bf00      	nop
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c58:	bf00      	nop
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c68:	bf00      	nop
}
 8001c6a:	bf00      	nop
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c78:	bf00      	nop
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c88:	bf00      	nop
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001c98:	bf00      	nop
}
 8001c9a:	bf00      	nop
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001ca8:	bf00      	nop
}
 8001caa:	bf00      	nop
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001cb8:	bf00      	nop
}
 8001cba:	bf00      	nop
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 8001cc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 8001cd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ce0:	f023 0301 	bic.w	r3, r3, #1
 8001ce4:	6113      	str	r3, [r2, #16]
			/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
			BasicTimer2_Callback();
 8001ce6:	f7ff fac9 	bl	800127c <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 8001cea:	e066      	b.n	8001dba <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 8001cec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d012      	beq.n	8001d20 <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 8001cfa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d04:	f023 0302 	bic.w	r3, r3, #2
 8001d08:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 8001d0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d18:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 8001d1a:	f7ff ff5b 	bl	8001bd4 <Capture_TIM2_Ch1_Callback>
}
 8001d1e:	e04c      	b.n	8001dba <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 8001d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f003 0304 	and.w	r3, r3, #4
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d012      	beq.n	8001d54 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 8001d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d38:	f023 0304 	bic.w	r3, r3, #4
 8001d3c:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 8001d3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d4c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 8001d4e:	f7ff ff49 	bl	8001be4 <Capture_TIM2_Ch2_Callback>
}
 8001d52:	e032      	b.n	8001dba <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 8001d54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d012      	beq.n	8001d88 <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 8001d62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d6c:	f023 0308 	bic.w	r3, r3, #8
 8001d70:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 8001d72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d80:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 8001d82:	f7ff ff37 	bl	8001bf4 <Capture_TIM2_Ch3_Callback>
}
 8001d86:	e018      	b.n	8001dba <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 8001d88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f003 0310 	and.w	r3, r3, #16
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d011      	beq.n	8001dba <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 8001d96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001da0:	f023 0310 	bic.w	r3, r3, #16
 8001da4:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 8001da6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001db0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001db4:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 8001db6:	f7ff ff25 	bl	8001c04 <Capture_TIM2_Ch4_Callback>
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 8001dc4:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d008      	beq.n	8001de2 <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 8001dd0:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	4a2d      	ldr	r2, [pc, #180]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001dd6:	f023 0301 	bic.w	r3, r3, #1
 8001dda:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer3_Callback();
 8001ddc:	f7ff fa44 	bl	8001268 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 8001de0:	e052      	b.n	8001e88 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 8001de2:	4b2a      	ldr	r3, [pc, #168]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00e      	beq.n	8001e0c <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 8001dee:	4b27      	ldr	r3, [pc, #156]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	4a26      	ldr	r2, [pc, #152]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001df4:	f023 0302 	bic.w	r3, r3, #2
 8001df8:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 8001dfa:	4b24      	ldr	r3, [pc, #144]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	4a23      	ldr	r2, [pc, #140]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e04:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 8001e06:	f7ff ff05 	bl	8001c14 <Capture_TIM3_Ch1_Callback>
}
 8001e0a:	e03d      	b.n	8001e88 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 8001e0c:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00e      	beq.n	8001e36 <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 8001e18:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	4a1b      	ldr	r2, [pc, #108]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e1e:	f023 0304 	bic.w	r3, r3, #4
 8001e22:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	4a18      	ldr	r2, [pc, #96]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e2e:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 8001e30:	f7ff fef8 	bl	8001c24 <Capture_TIM3_Ch2_Callback>
}
 8001e34:	e028      	b.n	8001e88 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00e      	beq.n	8001e60 <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	4a11      	ldr	r2, [pc, #68]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e48:	f023 0308 	bic.w	r3, r3, #8
 8001e4c:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	4a0e      	ldr	r2, [pc, #56]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e58:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 8001e5a:	f7ff feeb 	bl	8001c34 <Capture_TIM3_Ch3_Callback>
}
 8001e5e:	e013      	b.n	8001e88 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 8001e60:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	f003 0310 	and.w	r3, r3, #16
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00d      	beq.n	8001e88 <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 8001e6c:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	4a06      	ldr	r2, [pc, #24]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e72:	f023 0310 	bic.w	r3, r3, #16
 8001e76:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 8001e78:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <TIM3_IRQHandler+0xcc>)
 8001e7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e82:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 8001e84:	f7ff fede 	bl	8001c44 <Capture_TIM3_Ch4_Callback>
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40000400 	.word	0x40000400

08001e90 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 8001e94:	4b31      	ldr	r3, [pc, #196]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d008      	beq.n	8001eb2 <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 8001ea0:	4b2e      	ldr	r3, [pc, #184]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	4a2d      	ldr	r2, [pc, #180]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ea6:	f023 0301 	bic.w	r3, r3, #1
 8001eaa:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer4_Callback();
 8001eac:	f7ff fe82 	bl	8001bb4 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 8001eb0:	e052      	b.n	8001f58 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 8001eb2:	4b2a      	ldr	r3, [pc, #168]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00e      	beq.n	8001edc <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 8001ebe:	4b27      	ldr	r3, [pc, #156]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	4a26      	ldr	r2, [pc, #152]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ec4:	f023 0302 	bic.w	r3, r3, #2
 8001ec8:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 8001eca:	4b24      	ldr	r3, [pc, #144]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	4a23      	ldr	r2, [pc, #140]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ed0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ed4:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 8001ed6:	f7ff febd 	bl	8001c54 <Capture_TIM4_Ch1_Callback>
}
 8001eda:	e03d      	b.n	8001f58 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 8001edc:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00e      	beq.n	8001f06 <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	4a1b      	ldr	r2, [pc, #108]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001eee:	f023 0304 	bic.w	r3, r3, #4
 8001ef2:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001efa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001efe:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 8001f00:	f7ff fec8 	bl	8001c94 <Capture_TIM5_Ch2_Callback>
}
 8001f04:	e028      	b.n	8001f58 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00e      	beq.n	8001f30 <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 8001f12:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	4a11      	ldr	r2, [pc, #68]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f18:	f023 0308 	bic.w	r3, r3, #8
 8001f1c:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 8001f1e:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	4a0e      	ldr	r2, [pc, #56]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f28:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 8001f2a:	f7ff fe9b 	bl	8001c64 <Capture_TIM4_Ch3_Callback>
}
 8001f2e:	e013      	b.n	8001f58 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 8001f30:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00d      	beq.n	8001f58 <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 8001f3c:	4b07      	ldr	r3, [pc, #28]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	4a06      	ldr	r2, [pc, #24]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f42:	f023 0310 	bic.w	r3, r3, #16
 8001f46:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	4a03      	ldr	r2, [pc, #12]	; (8001f5c <TIM4_IRQHandler+0xcc>)
 8001f4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f52:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 8001f54:	f7ff fe8e 	bl	8001c74 <Capture_TIM4_Ch4_Callback>
}
 8001f58:	bf00      	nop
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40000800 	.word	0x40000800

08001f60 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 8001f64:	4b31      	ldr	r3, [pc, #196]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d008      	beq.n	8001f82 <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 8001f70:	4b2e      	ldr	r3, [pc, #184]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	4a2d      	ldr	r2, [pc, #180]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f76:	f023 0301 	bic.w	r3, r3, #1
 8001f7a:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer5_Callback();
 8001f7c:	f7ff fe22 	bl	8001bc4 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 8001f80:	e052      	b.n	8002028 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 8001f82:	4b2a      	ldr	r3, [pc, #168]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00e      	beq.n	8001fac <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 8001f8e:	4b27      	ldr	r3, [pc, #156]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	4a26      	ldr	r2, [pc, #152]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f94:	f023 0302 	bic.w	r3, r3, #2
 8001f98:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	4a23      	ldr	r2, [pc, #140]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001fa4:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 8001fa6:	f7ff fe6d 	bl	8001c84 <Capture_TIM5_Ch1_Callback>
}
 8001faa:	e03d      	b.n	8002028 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 8001fac:	4b1f      	ldr	r3, [pc, #124]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d00e      	beq.n	8001fd6 <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 8001fb8:	4b1c      	ldr	r3, [pc, #112]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	4a1b      	ldr	r2, [pc, #108]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fbe:	f023 0304 	bic.w	r3, r3, #4
 8001fc2:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 8001fc4:	4b19      	ldr	r3, [pc, #100]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	4a18      	ldr	r2, [pc, #96]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fce:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 8001fd0:	f7ff fe60 	bl	8001c94 <Capture_TIM5_Ch2_Callback>
}
 8001fd4:	e028      	b.n	8002028 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00e      	beq.n	8002000 <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	4a11      	ldr	r2, [pc, #68]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001fe8:	f023 0308 	bic.w	r3, r3, #8
 8001fec:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	4a0e      	ldr	r2, [pc, #56]	; (800202c <TIM5_IRQHandler+0xcc>)
 8001ff4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ff8:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 8001ffa:	f7ff fe53 	bl	8001ca4 <Capture_TIM5_Ch3_Callback>
}
 8001ffe:	e013      	b.n	8002028 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 8002000:	4b0a      	ldr	r3, [pc, #40]	; (800202c <TIM5_IRQHandler+0xcc>)
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	f003 0310 	and.w	r3, r3, #16
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00d      	beq.n	8002028 <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <TIM5_IRQHandler+0xcc>)
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	4a06      	ldr	r2, [pc, #24]	; (800202c <TIM5_IRQHandler+0xcc>)
 8002012:	f023 0310 	bic.w	r3, r3, #16
 8002016:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <TIM5_IRQHandler+0xcc>)
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	4a03      	ldr	r2, [pc, #12]	; (800202c <TIM5_IRQHandler+0xcc>)
 800201e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002022:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 8002024:	f7ff fe46 	bl	8001cb4 <Capture_TIM5_Ch4_Callback>
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40000c00 	.word	0x40000c00

08002030 <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <__NVIC_EnableIRQ>:
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	2b00      	cmp	r3, #0
 8002064:	db0b      	blt.n	800207e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	f003 021f 	and.w	r2, r3, #31
 800206c:	4907      	ldr	r1, [pc, #28]	; (800208c <__NVIC_EnableIRQ+0x38>)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	095b      	lsrs	r3, r3, #5
 8002074:	2001      	movs	r0, #1
 8002076:	fa00 f202 	lsl.w	r2, r0, r2
 800207a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000e100 	.word	0xe000e100

08002090 <extInt_Config>:
#include "EXTIDriver.h"
#include "GPIOxDriver.h"
GPIO_Handler_t handlerSimplePin = {0};

// Haciendo prueba con PC15
void extInt_Config(EXTI_Config_t *extiConfig){
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

	/* 1.0 Se carga la configuración, que debe ser el PINx como entrada "simple" */
	GPIO_Config(extiConfig->pGPIOHandler);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f001 f825 	bl	80030ec <GPIO_Config>

	/* 2.0 Activamos el acceso al SYSCFG */
	RCC->APB2ENR = RCC_APB2ENR_SYSCFGEN;
 80020a2:	4b96      	ldr	r3, [pc, #600]	; (80022fc <extInt_Config+0x26c>)
 80020a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020a8:	645a      	str	r2, [r3, #68]	; 0x44

	/* 3.0  Asignamos el canal EXTI que corresponde al PIN_y del puerto GPIO_X
	 * Debemos activar la línea PIN_Xy (Y = A, B, C... y x = 0, 1, 2, 3...)
	 * en el módulo EXTI */
		switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	791b      	ldrb	r3, [r3, #4]
 80020b0:	2b0f      	cmp	r3, #15
 80020b2:	f200 85cd 	bhi.w	8002c50 <extInt_Config+0xbc0>
 80020b6:	a201      	add	r2, pc, #4	; (adr r2, 80020bc <extInt_Config+0x2c>)
 80020b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020bc:	080020fd 	.word	0x080020fd
 80020c0:	080021b3 	.word	0x080021b3
 80020c4:	08002269 	.word	0x08002269
 80020c8:	0800233f 	.word	0x0800233f
 80020cc:	080023f5 	.word	0x080023f5
 80020d0:	080024a3 	.word	0x080024a3
 80020d4:	08002569 	.word	0x08002569
 80020d8:	08002611 	.word	0x08002611
 80020dc:	080026b9 	.word	0x080026b9
 80020e0:	08002761 	.word	0x08002761
 80020e4:	08002827 	.word	0x08002827
 80020e8:	080028cf 	.word	0x080028cf
 80020ec:	08002977 	.word	0x08002977
 80020f0:	08002a3d 	.word	0x08002a3d
 80020f4:	08002ae3 	.word	0x08002ae3
 80020f8:	08002b8b 	.word	0x08002b8b
		/* Configurando para el todos los pines GPIOX_0*/
				case 0: {
					/* SYSCFG_EXTICR1 */
					// Limpiamos primero la posición que deseamos configurar
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI0_Pos);
 80020fc:	4b80      	ldr	r3, [pc, #512]	; (8002300 <extInt_Config+0x270>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	4a7f      	ldr	r2, [pc, #508]	; (8002300 <extInt_Config+0x270>)
 8002102:	f023 030f 	bic.w	r3, r3, #15
 8002106:	6093      	str	r3, [r2, #8]

					// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
					// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a7d      	ldr	r2, [pc, #500]	; (8002304 <extInt_Config+0x274>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d105      	bne.n	8002120 <extInt_Config+0x90>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 8002114:	4b7a      	ldr	r3, [pc, #488]	; (8002300 <extInt_Config+0x270>)
 8002116:	4a7a      	ldr	r2, [pc, #488]	; (8002300 <extInt_Config+0x270>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 800211c:	f000 bd9a 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a78      	ldr	r2, [pc, #480]	; (8002308 <extInt_Config+0x278>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d107      	bne.n	800213c <extInt_Config+0xac>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 800212c:	4b74      	ldr	r3, [pc, #464]	; (8002300 <extInt_Config+0x270>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4a73      	ldr	r2, [pc, #460]	; (8002300 <extInt_Config+0x270>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	6093      	str	r3, [r2, #8]
					break;
 8002138:	f000 bd8c 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a72      	ldr	r2, [pc, #456]	; (800230c <extInt_Config+0x27c>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d107      	bne.n	8002158 <extInt_Config+0xc8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8002148:	4b6d      	ldr	r3, [pc, #436]	; (8002300 <extInt_Config+0x270>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	4a6c      	ldr	r2, [pc, #432]	; (8002300 <extInt_Config+0x270>)
 800214e:	f043 0302 	orr.w	r3, r3, #2
 8002152:	6093      	str	r3, [r2, #8]
					break;
 8002154:	f000 bd7e 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a6c      	ldr	r2, [pc, #432]	; (8002310 <extInt_Config+0x280>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d107      	bne.n	8002174 <extInt_Config+0xe4>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8002164:	4b66      	ldr	r3, [pc, #408]	; (8002300 <extInt_Config+0x270>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4a65      	ldr	r2, [pc, #404]	; (8002300 <extInt_Config+0x270>)
 800216a:	f043 0303 	orr.w	r3, r3, #3
 800216e:	6093      	str	r3, [r2, #8]
					break;
 8002170:	f000 bd70 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a66      	ldr	r2, [pc, #408]	; (8002314 <extInt_Config+0x284>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d107      	bne.n	8002190 <extInt_Config+0x100>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8002180:	4b5f      	ldr	r3, [pc, #380]	; (8002300 <extInt_Config+0x270>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4a5e      	ldr	r2, [pc, #376]	; (8002300 <extInt_Config+0x270>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6093      	str	r3, [r2, #8]
					break;
 800218c:	f000 bd62 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a60      	ldr	r2, [pc, #384]	; (8002318 <extInt_Config+0x288>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d107      	bne.n	80021ac <extInt_Config+0x11c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 800219c:	4b58      	ldr	r3, [pc, #352]	; (8002300 <extInt_Config+0x270>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	4a57      	ldr	r2, [pc, #348]	; (8002300 <extInt_Config+0x270>)
 80021a2:	f043 0307 	orr.w	r3, r3, #7
 80021a6:	6093      	str	r3, [r2, #8]
					break;
 80021a8:	f000 bd54 	b.w	8002c54 <extInt_Config+0xbc4>
						__NOP();
 80021ac:	bf00      	nop
					break;
 80021ae:	f000 bd51 	b.w	8002c54 <extInt_Config+0xbc4>
				}

				/* Configurando para el todos los pines GPIOX_1*/
				case 1: {
					/* SYSCFG_EXTICR1 */
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI1_Pos);
 80021b2:	4b53      	ldr	r3, [pc, #332]	; (8002300 <extInt_Config+0x270>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4a52      	ldr	r2, [pc, #328]	; (8002300 <extInt_Config+0x270>)
 80021b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021bc:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a4f      	ldr	r2, [pc, #316]	; (8002304 <extInt_Config+0x274>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d105      	bne.n	80021d6 <extInt_Config+0x146>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 80021ca:	4b4d      	ldr	r3, [pc, #308]	; (8002300 <extInt_Config+0x270>)
 80021cc:	4a4c      	ldr	r2, [pc, #304]	; (8002300 <extInt_Config+0x270>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80021d2:	f000 bd3f 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a4a      	ldr	r2, [pc, #296]	; (8002308 <extInt_Config+0x278>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d107      	bne.n	80021f2 <extInt_Config+0x162>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80021e2:	4b47      	ldr	r3, [pc, #284]	; (8002300 <extInt_Config+0x270>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	4a46      	ldr	r2, [pc, #280]	; (8002300 <extInt_Config+0x270>)
 80021e8:	f043 0310 	orr.w	r3, r3, #16
 80021ec:	6093      	str	r3, [r2, #8]
					break;
 80021ee:	f000 bd31 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a44      	ldr	r2, [pc, #272]	; (800230c <extInt_Config+0x27c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d107      	bne.n	800220e <extInt_Config+0x17e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80021fe:	4b40      	ldr	r3, [pc, #256]	; (8002300 <extInt_Config+0x270>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	4a3f      	ldr	r2, [pc, #252]	; (8002300 <extInt_Config+0x270>)
 8002204:	f043 0320 	orr.w	r3, r3, #32
 8002208:	6093      	str	r3, [r2, #8]
					break;
 800220a:	f000 bd23 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a3e      	ldr	r2, [pc, #248]	; (8002310 <extInt_Config+0x280>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d107      	bne.n	800222a <extInt_Config+0x19a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 800221a:	4b39      	ldr	r3, [pc, #228]	; (8002300 <extInt_Config+0x270>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	4a38      	ldr	r2, [pc, #224]	; (8002300 <extInt_Config+0x270>)
 8002220:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002224:	6093      	str	r3, [r2, #8]
					break;
 8002226:	f000 bd15 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a38      	ldr	r2, [pc, #224]	; (8002314 <extInt_Config+0x284>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d107      	bne.n	8002246 <extInt_Config+0x1b6>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8002236:	4b32      	ldr	r3, [pc, #200]	; (8002300 <extInt_Config+0x270>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4a31      	ldr	r2, [pc, #196]	; (8002300 <extInt_Config+0x270>)
 800223c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002240:	6093      	str	r3, [r2, #8]
					break;
 8002242:	f000 bd07 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a32      	ldr	r2, [pc, #200]	; (8002318 <extInt_Config+0x288>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d107      	bne.n	8002262 <extInt_Config+0x1d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8002252:	4b2b      	ldr	r3, [pc, #172]	; (8002300 <extInt_Config+0x270>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4a2a      	ldr	r2, [pc, #168]	; (8002300 <extInt_Config+0x270>)
 8002258:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800225c:	6093      	str	r3, [r2, #8]
					break;
 800225e:	f000 bcf9 	b.w	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002262:	bf00      	nop
					break;
 8002264:	f000 bcf6 	b.w	8002c54 <extInt_Config+0xbc4>

				}

				/* Configurando para el todos los pines GPIOX_2*/
				case 2: {
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI2_Pos);
 8002268:	4b25      	ldr	r3, [pc, #148]	; (8002300 <extInt_Config+0x270>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4a24      	ldr	r2, [pc, #144]	; (8002300 <extInt_Config+0x270>)
 800226e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002272:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a22      	ldr	r2, [pc, #136]	; (8002304 <extInt_Config+0x274>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d105      	bne.n	800228c <extInt_Config+0x1fc>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8002280:	4b1f      	ldr	r3, [pc, #124]	; (8002300 <extInt_Config+0x270>)
 8002282:	4a1f      	ldr	r2, [pc, #124]	; (8002300 <extInt_Config+0x270>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8002288:	f000 bce4 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a1d      	ldr	r2, [pc, #116]	; (8002308 <extInt_Config+0x278>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d107      	bne.n	80022a8 <extInt_Config+0x218>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <extInt_Config+0x270>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4a18      	ldr	r2, [pc, #96]	; (8002300 <extInt_Config+0x270>)
 800229e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a2:	6093      	str	r3, [r2, #8]
					break;
 80022a4:	f000 bcd6 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a17      	ldr	r2, [pc, #92]	; (800230c <extInt_Config+0x27c>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d107      	bne.n	80022c4 <extInt_Config+0x234>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 80022b4:	4b12      	ldr	r3, [pc, #72]	; (8002300 <extInt_Config+0x270>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4a11      	ldr	r2, [pc, #68]	; (8002300 <extInt_Config+0x270>)
 80022ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022be:	6093      	str	r3, [r2, #8]
					break;
 80022c0:	f000 bcc8 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a11      	ldr	r2, [pc, #68]	; (8002310 <extInt_Config+0x280>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d107      	bne.n	80022e0 <extInt_Config+0x250>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <extInt_Config+0x270>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <extInt_Config+0x270>)
 80022d6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80022da:	6093      	str	r3, [r2, #8]
					break;
 80022dc:	f000 bcba 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a0b      	ldr	r2, [pc, #44]	; (8002314 <extInt_Config+0x284>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d117      	bne.n	800231c <extInt_Config+0x28c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <extInt_Config+0x270>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	4a03      	ldr	r2, [pc, #12]	; (8002300 <extInt_Config+0x270>)
 80022f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022f6:	6093      	str	r3, [r2, #8]
					break;
 80022f8:	f000 bcac 	b.w	8002c54 <extInt_Config+0xbc4>
 80022fc:	40023800 	.word	0x40023800
 8002300:	40013800 	.word	0x40013800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020400 	.word	0x40020400
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00
 8002314:	40021000 	.word	0x40021000
 8002318:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a8a      	ldr	r2, [pc, #552]	; (800254c <extInt_Config+0x4bc>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d107      	bne.n	8002338 <extInt_Config+0x2a8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8002328:	4b89      	ldr	r3, [pc, #548]	; (8002550 <extInt_Config+0x4c0>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	4a88      	ldr	r2, [pc, #544]	; (8002550 <extInt_Config+0x4c0>)
 800232e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002332:	6093      	str	r3, [r2, #8]
					break;
 8002334:	f000 bc8e 	b.w	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002338:	bf00      	nop
					break;
 800233a:	f000 bc8b 	b.w	8002c54 <extInt_Config+0xbc4>

				}

				case 3:{
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI3_Pos);
 800233e:	4b84      	ldr	r3, [pc, #528]	; (8002550 <extInt_Config+0x4c0>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	4a83      	ldr	r2, [pc, #524]	; (8002550 <extInt_Config+0x4c0>)
 8002344:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002348:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a80      	ldr	r2, [pc, #512]	; (8002554 <extInt_Config+0x4c4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d105      	bne.n	8002362 <extInt_Config+0x2d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8002356:	4b7e      	ldr	r3, [pc, #504]	; (8002550 <extInt_Config+0x4c0>)
 8002358:	4a7d      	ldr	r2, [pc, #500]	; (8002550 <extInt_Config+0x4c0>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 800235e:	f000 bc79 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a7b      	ldr	r2, [pc, #492]	; (8002558 <extInt_Config+0x4c8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d107      	bne.n	800237e <extInt_Config+0x2ee>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 800236e:	4b78      	ldr	r3, [pc, #480]	; (8002550 <extInt_Config+0x4c0>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	4a77      	ldr	r2, [pc, #476]	; (8002550 <extInt_Config+0x4c0>)
 8002374:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002378:	6093      	str	r3, [r2, #8]
					break;
 800237a:	f000 bc6b 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a75      	ldr	r2, [pc, #468]	; (800255c <extInt_Config+0x4cc>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d107      	bne.n	800239a <extInt_Config+0x30a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 800238a:	4b71      	ldr	r3, [pc, #452]	; (8002550 <extInt_Config+0x4c0>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	4a70      	ldr	r2, [pc, #448]	; (8002550 <extInt_Config+0x4c0>)
 8002390:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002394:	6093      	str	r3, [r2, #8]
					break;
 8002396:	f000 bc5d 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a6f      	ldr	r2, [pc, #444]	; (8002560 <extInt_Config+0x4d0>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d107      	bne.n	80023b6 <extInt_Config+0x326>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 80023a6:	4b6a      	ldr	r3, [pc, #424]	; (8002550 <extInt_Config+0x4c0>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	4a69      	ldr	r2, [pc, #420]	; (8002550 <extInt_Config+0x4c0>)
 80023ac:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80023b0:	6093      	str	r3, [r2, #8]
					break;
 80023b2:	f000 bc4f 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a69      	ldr	r2, [pc, #420]	; (8002564 <extInt_Config+0x4d4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d107      	bne.n	80023d2 <extInt_Config+0x342>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 80023c2:	4b63      	ldr	r3, [pc, #396]	; (8002550 <extInt_Config+0x4c0>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	4a62      	ldr	r2, [pc, #392]	; (8002550 <extInt_Config+0x4c0>)
 80023c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023cc:	6093      	str	r3, [r2, #8]
					break;
 80023ce:	f000 bc41 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a5c      	ldr	r2, [pc, #368]	; (800254c <extInt_Config+0x4bc>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d107      	bne.n	80023ee <extInt_Config+0x35e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 80023de:	4b5c      	ldr	r3, [pc, #368]	; (8002550 <extInt_Config+0x4c0>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	4a5b      	ldr	r2, [pc, #364]	; (8002550 <extInt_Config+0x4c0>)
 80023e4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80023e8:	6093      	str	r3, [r2, #8]
					break;
 80023ea:	f000 bc33 	b.w	8002c54 <extInt_Config+0xbc4>
						__NOP();
 80023ee:	bf00      	nop
					break;
 80023f0:	f000 bc30 	b.w	8002c54 <extInt_Config+0xbc4>
				}
				case 4:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI4_Pos);
 80023f4:	4b56      	ldr	r3, [pc, #344]	; (8002550 <extInt_Config+0x4c0>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	4a55      	ldr	r2, [pc, #340]	; (8002550 <extInt_Config+0x4c0>)
 80023fa:	f023 030f 	bic.w	r3, r3, #15
 80023fe:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a53      	ldr	r2, [pc, #332]	; (8002554 <extInt_Config+0x4c4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d105      	bne.n	8002418 <extInt_Config+0x388>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 800240c:	4b50      	ldr	r3, [pc, #320]	; (8002550 <extInt_Config+0x4c0>)
 800240e:	4a50      	ldr	r2, [pc, #320]	; (8002550 <extInt_Config+0x4c0>)
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8002414:	f000 bc1e 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a4e      	ldr	r2, [pc, #312]	; (8002558 <extInt_Config+0x4c8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d107      	bne.n	8002434 <extInt_Config+0x3a4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8002424:	4b4a      	ldr	r3, [pc, #296]	; (8002550 <extInt_Config+0x4c0>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4a49      	ldr	r2, [pc, #292]	; (8002550 <extInt_Config+0x4c0>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	60d3      	str	r3, [r2, #12]
					break;
 8002430:	f000 bc10 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a48      	ldr	r2, [pc, #288]	; (800255c <extInt_Config+0x4cc>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d107      	bne.n	8002450 <extInt_Config+0x3c0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8002440:	4b43      	ldr	r3, [pc, #268]	; (8002550 <extInt_Config+0x4c0>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	4a42      	ldr	r2, [pc, #264]	; (8002550 <extInt_Config+0x4c0>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	60d3      	str	r3, [r2, #12]
					break;
 800244c:	f000 bc02 	b.w	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a42      	ldr	r2, [pc, #264]	; (8002560 <extInt_Config+0x4d0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d106      	bne.n	800246a <extInt_Config+0x3da>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 800245c:	4b3c      	ldr	r3, [pc, #240]	; (8002550 <extInt_Config+0x4c0>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4a3b      	ldr	r2, [pc, #236]	; (8002550 <extInt_Config+0x4c0>)
 8002462:	f043 0303 	orr.w	r3, r3, #3
 8002466:	60d3      	str	r3, [r2, #12]
					break;
 8002468:	e3f4      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a3c      	ldr	r2, [pc, #240]	; (8002564 <extInt_Config+0x4d4>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d106      	bne.n	8002484 <extInt_Config+0x3f4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8002476:	4b36      	ldr	r3, [pc, #216]	; (8002550 <extInt_Config+0x4c0>)
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	4a35      	ldr	r2, [pc, #212]	; (8002550 <extInt_Config+0x4c0>)
 800247c:	f043 0304 	orr.w	r3, r3, #4
 8002480:	60d3      	str	r3, [r2, #12]
					break;
 8002482:	e3e7      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a30      	ldr	r2, [pc, #192]	; (800254c <extInt_Config+0x4bc>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d106      	bne.n	800249e <extInt_Config+0x40e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8002490:	4b2f      	ldr	r3, [pc, #188]	; (8002550 <extInt_Config+0x4c0>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a2e      	ldr	r2, [pc, #184]	; (8002550 <extInt_Config+0x4c0>)
 8002496:	f043 0307 	orr.w	r3, r3, #7
 800249a:	60d3      	str	r3, [r2, #12]
					break;
 800249c:	e3da      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 800249e:	bf00      	nop
					break;
 80024a0:	e3d8      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 5:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI5_Pos);
 80024a2:	4b2b      	ldr	r3, [pc, #172]	; (8002550 <extInt_Config+0x4c0>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	4a2a      	ldr	r2, [pc, #168]	; (8002550 <extInt_Config+0x4c0>)
 80024a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ac:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a27      	ldr	r2, [pc, #156]	; (8002554 <extInt_Config+0x4c4>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d104      	bne.n	80024c4 <extInt_Config+0x434>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 80024ba:	4b25      	ldr	r3, [pc, #148]	; (8002550 <extInt_Config+0x4c0>)
 80024bc:	4a24      	ldr	r2, [pc, #144]	; (8002550 <extInt_Config+0x4c0>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 80024c2:	e3c7      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a23      	ldr	r2, [pc, #140]	; (8002558 <extInt_Config+0x4c8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d106      	bne.n	80024de <extInt_Config+0x44e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <extInt_Config+0x4c0>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4a1e      	ldr	r2, [pc, #120]	; (8002550 <extInt_Config+0x4c0>)
 80024d6:	f043 0310 	orr.w	r3, r3, #16
 80024da:	60d3      	str	r3, [r2, #12]
					break;
 80024dc:	e3ba      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1d      	ldr	r2, [pc, #116]	; (800255c <extInt_Config+0x4cc>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d106      	bne.n	80024f8 <extInt_Config+0x468>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 80024ea:	4b19      	ldr	r3, [pc, #100]	; (8002550 <extInt_Config+0x4c0>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	4a18      	ldr	r2, [pc, #96]	; (8002550 <extInt_Config+0x4c0>)
 80024f0:	f043 0320 	orr.w	r3, r3, #32
 80024f4:	60d3      	str	r3, [r2, #12]
					break;
 80024f6:	e3ad      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a18      	ldr	r2, [pc, #96]	; (8002560 <extInt_Config+0x4d0>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d106      	bne.n	8002512 <extInt_Config+0x482>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8002504:	4b12      	ldr	r3, [pc, #72]	; (8002550 <extInt_Config+0x4c0>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a11      	ldr	r2, [pc, #68]	; (8002550 <extInt_Config+0x4c0>)
 800250a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800250e:	60d3      	str	r3, [r2, #12]
					break;
 8002510:	e3a0      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a12      	ldr	r2, [pc, #72]	; (8002564 <extInt_Config+0x4d4>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d106      	bne.n	800252c <extInt_Config+0x49c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 800251e:	4b0c      	ldr	r3, [pc, #48]	; (8002550 <extInt_Config+0x4c0>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4a0b      	ldr	r2, [pc, #44]	; (8002550 <extInt_Config+0x4c0>)
 8002524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002528:	60d3      	str	r3, [r2, #12]
					break;
 800252a:	e393      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a06      	ldr	r2, [pc, #24]	; (800254c <extInt_Config+0x4bc>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d106      	bne.n	8002546 <extInt_Config+0x4b6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8002538:	4b05      	ldr	r3, [pc, #20]	; (8002550 <extInt_Config+0x4c0>)
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <extInt_Config+0x4c0>)
 800253e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002542:	60d3      	str	r3, [r2, #12]
					break;
 8002544:	e386      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002546:	bf00      	nop
					break;
 8002548:	e384      	b.n	8002c54 <extInt_Config+0xbc4>
 800254a:	bf00      	nop
 800254c:	40021c00 	.word	0x40021c00
 8002550:	40013800 	.word	0x40013800
 8002554:	40020000 	.word	0x40020000
 8002558:	40020400 	.word	0x40020400
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00
 8002564:	40021000 	.word	0x40021000
				}
				case 6:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI6_Pos);
 8002568:	4b86      	ldr	r3, [pc, #536]	; (8002784 <extInt_Config+0x6f4>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	4a85      	ldr	r2, [pc, #532]	; (8002784 <extInt_Config+0x6f4>)
 800256e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002572:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a83      	ldr	r2, [pc, #524]	; (8002788 <extInt_Config+0x6f8>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d104      	bne.n	800258a <extInt_Config+0x4fa>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8002580:	4b80      	ldr	r3, [pc, #512]	; (8002784 <extInt_Config+0x6f4>)
 8002582:	4a80      	ldr	r2, [pc, #512]	; (8002784 <extInt_Config+0x6f4>)
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8002588:	e364      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a7e      	ldr	r2, [pc, #504]	; (800278c <extInt_Config+0x6fc>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d106      	bne.n	80025a4 <extInt_Config+0x514>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8002596:	4b7b      	ldr	r3, [pc, #492]	; (8002784 <extInt_Config+0x6f4>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	4a7a      	ldr	r2, [pc, #488]	; (8002784 <extInt_Config+0x6f4>)
 800259c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a0:	60d3      	str	r3, [r2, #12]
					break;
 80025a2:	e357      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a79      	ldr	r2, [pc, #484]	; (8002790 <extInt_Config+0x700>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d106      	bne.n	80025be <extInt_Config+0x52e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 80025b0:	4b74      	ldr	r3, [pc, #464]	; (8002784 <extInt_Config+0x6f4>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	4a73      	ldr	r2, [pc, #460]	; (8002784 <extInt_Config+0x6f4>)
 80025b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ba:	60d3      	str	r3, [r2, #12]
					break;
 80025bc:	e34a      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a73      	ldr	r2, [pc, #460]	; (8002794 <extInt_Config+0x704>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d106      	bne.n	80025d8 <extInt_Config+0x548>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 80025ca:	4b6e      	ldr	r3, [pc, #440]	; (8002784 <extInt_Config+0x6f4>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	4a6d      	ldr	r2, [pc, #436]	; (8002784 <extInt_Config+0x6f4>)
 80025d0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80025d4:	60d3      	str	r3, [r2, #12]
					break;
 80025d6:	e33d      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a6e      	ldr	r2, [pc, #440]	; (8002798 <extInt_Config+0x708>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d106      	bne.n	80025f2 <extInt_Config+0x562>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 80025e4:	4b67      	ldr	r3, [pc, #412]	; (8002784 <extInt_Config+0x6f4>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4a66      	ldr	r2, [pc, #408]	; (8002784 <extInt_Config+0x6f4>)
 80025ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025ee:	60d3      	str	r3, [r2, #12]
					break;
 80025f0:	e330      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a68      	ldr	r2, [pc, #416]	; (800279c <extInt_Config+0x70c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d106      	bne.n	800260c <extInt_Config+0x57c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 80025fe:	4b61      	ldr	r3, [pc, #388]	; (8002784 <extInt_Config+0x6f4>)
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	4a60      	ldr	r2, [pc, #384]	; (8002784 <extInt_Config+0x6f4>)
 8002604:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002608:	60d3      	str	r3, [r2, #12]
					break;
 800260a:	e323      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 800260c:	bf00      	nop
					break;
 800260e:	e321      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 7:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI7_Pos);
 8002610:	4b5c      	ldr	r3, [pc, #368]	; (8002784 <extInt_Config+0x6f4>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	4a5b      	ldr	r2, [pc, #364]	; (8002784 <extInt_Config+0x6f4>)
 8002616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800261a:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a59      	ldr	r2, [pc, #356]	; (8002788 <extInt_Config+0x6f8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d104      	bne.n	8002632 <extInt_Config+0x5a2>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8002628:	4b56      	ldr	r3, [pc, #344]	; (8002784 <extInt_Config+0x6f4>)
 800262a:	4a56      	ldr	r2, [pc, #344]	; (8002784 <extInt_Config+0x6f4>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8002630:	e310      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a54      	ldr	r2, [pc, #336]	; (800278c <extInt_Config+0x6fc>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d106      	bne.n	800264c <extInt_Config+0x5bc>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 800263e:	4b51      	ldr	r3, [pc, #324]	; (8002784 <extInt_Config+0x6f4>)
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	4a50      	ldr	r2, [pc, #320]	; (8002784 <extInt_Config+0x6f4>)
 8002644:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002648:	60d3      	str	r3, [r2, #12]
					break;
 800264a:	e303      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a4f      	ldr	r2, [pc, #316]	; (8002790 <extInt_Config+0x700>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d106      	bne.n	8002666 <extInt_Config+0x5d6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8002658:	4b4a      	ldr	r3, [pc, #296]	; (8002784 <extInt_Config+0x6f4>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	4a49      	ldr	r2, [pc, #292]	; (8002784 <extInt_Config+0x6f4>)
 800265e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002662:	60d3      	str	r3, [r2, #12]
					break;
 8002664:	e2f6      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a49      	ldr	r2, [pc, #292]	; (8002794 <extInt_Config+0x704>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d106      	bne.n	8002680 <extInt_Config+0x5f0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8002672:	4b44      	ldr	r3, [pc, #272]	; (8002784 <extInt_Config+0x6f4>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	4a43      	ldr	r2, [pc, #268]	; (8002784 <extInt_Config+0x6f4>)
 8002678:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800267c:	60d3      	str	r3, [r2, #12]
					break;
 800267e:	e2e9      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a44      	ldr	r2, [pc, #272]	; (8002798 <extInt_Config+0x708>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d106      	bne.n	800269a <extInt_Config+0x60a>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 800268c:	4b3d      	ldr	r3, [pc, #244]	; (8002784 <extInt_Config+0x6f4>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4a3c      	ldr	r2, [pc, #240]	; (8002784 <extInt_Config+0x6f4>)
 8002692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002696:	60d3      	str	r3, [r2, #12]
					break;
 8002698:	e2dc      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a3e      	ldr	r2, [pc, #248]	; (800279c <extInt_Config+0x70c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d106      	bne.n	80026b4 <extInt_Config+0x624>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 80026a6:	4b37      	ldr	r3, [pc, #220]	; (8002784 <extInt_Config+0x6f4>)
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	4a36      	ldr	r2, [pc, #216]	; (8002784 <extInt_Config+0x6f4>)
 80026ac:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80026b0:	60d3      	str	r3, [r2, #12]
					break;
 80026b2:	e2cf      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 80026b4:	bf00      	nop
					break;
 80026b6:	e2cd      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 8:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI8_Pos);
 80026b8:	4b32      	ldr	r3, [pc, #200]	; (8002784 <extInt_Config+0x6f4>)
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	4a31      	ldr	r2, [pc, #196]	; (8002784 <extInt_Config+0x6f4>)
 80026be:	f023 030f 	bic.w	r3, r3, #15
 80026c2:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a2f      	ldr	r2, [pc, #188]	; (8002788 <extInt_Config+0x6f8>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d104      	bne.n	80026da <extInt_Config+0x64a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 80026d0:	4b2c      	ldr	r3, [pc, #176]	; (8002784 <extInt_Config+0x6f4>)
 80026d2:	4a2c      	ldr	r2, [pc, #176]	; (8002784 <extInt_Config+0x6f4>)
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 80026d8:	e2bc      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a2a      	ldr	r2, [pc, #168]	; (800278c <extInt_Config+0x6fc>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d106      	bne.n	80026f4 <extInt_Config+0x664>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 80026e6:	4b27      	ldr	r3, [pc, #156]	; (8002784 <extInt_Config+0x6f4>)
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	4a26      	ldr	r2, [pc, #152]	; (8002784 <extInt_Config+0x6f4>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6113      	str	r3, [r2, #16]
					break;
 80026f2:	e2af      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a25      	ldr	r2, [pc, #148]	; (8002790 <extInt_Config+0x700>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d106      	bne.n	800270e <extInt_Config+0x67e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8002700:	4b20      	ldr	r3, [pc, #128]	; (8002784 <extInt_Config+0x6f4>)
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	4a1f      	ldr	r2, [pc, #124]	; (8002784 <extInt_Config+0x6f4>)
 8002706:	f043 0302 	orr.w	r3, r3, #2
 800270a:	6113      	str	r3, [r2, #16]
					break;
 800270c:	e2a2      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a1f      	ldr	r2, [pc, #124]	; (8002794 <extInt_Config+0x704>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d106      	bne.n	8002728 <extInt_Config+0x698>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 800271a:	4b1a      	ldr	r3, [pc, #104]	; (8002784 <extInt_Config+0x6f4>)
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	4a19      	ldr	r2, [pc, #100]	; (8002784 <extInt_Config+0x6f4>)
 8002720:	f043 0303 	orr.w	r3, r3, #3
 8002724:	6113      	str	r3, [r2, #16]
					break;
 8002726:	e295      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a1a      	ldr	r2, [pc, #104]	; (8002798 <extInt_Config+0x708>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d106      	bne.n	8002742 <extInt_Config+0x6b2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8002734:	4b13      	ldr	r3, [pc, #76]	; (8002784 <extInt_Config+0x6f4>)
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	4a12      	ldr	r2, [pc, #72]	; (8002784 <extInt_Config+0x6f4>)
 800273a:	f043 0304 	orr.w	r3, r3, #4
 800273e:	6113      	str	r3, [r2, #16]
					break;
 8002740:	e288      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a14      	ldr	r2, [pc, #80]	; (800279c <extInt_Config+0x70c>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d106      	bne.n	800275c <extInt_Config+0x6cc>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 800274e:	4b0d      	ldr	r3, [pc, #52]	; (8002784 <extInt_Config+0x6f4>)
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	4a0c      	ldr	r2, [pc, #48]	; (8002784 <extInt_Config+0x6f4>)
 8002754:	f043 0307 	orr.w	r3, r3, #7
 8002758:	6113      	str	r3, [r2, #16]
					break;
 800275a:	e27b      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 800275c:	bf00      	nop
					break;
 800275e:	e279      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 9:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI9_Pos);
 8002760:	4b08      	ldr	r3, [pc, #32]	; (8002784 <extInt_Config+0x6f4>)
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	4a07      	ldr	r2, [pc, #28]	; (8002784 <extInt_Config+0x6f4>)
 8002766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800276a:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a05      	ldr	r2, [pc, #20]	; (8002788 <extInt_Config+0x6f8>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d113      	bne.n	80027a0 <extInt_Config+0x710>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8002778:	4b02      	ldr	r3, [pc, #8]	; (8002784 <extInt_Config+0x6f4>)
 800277a:	4a02      	ldr	r2, [pc, #8]	; (8002784 <extInt_Config+0x6f4>)
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8002780:	e268      	b.n	8002c54 <extInt_Config+0xbc4>
 8002782:	bf00      	nop
 8002784:	40013800 	.word	0x40013800
 8002788:	40020000 	.word	0x40020000
 800278c:	40020400 	.word	0x40020400
 8002790:	40020800 	.word	0x40020800
 8002794:	40020c00 	.word	0x40020c00
 8002798:	40021000 	.word	0x40021000
 800279c:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a83      	ldr	r2, [pc, #524]	; (80029b4 <extInt_Config+0x924>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d106      	bne.n	80027ba <extInt_Config+0x72a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 80027ac:	4b82      	ldr	r3, [pc, #520]	; (80029b8 <extInt_Config+0x928>)
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	4a81      	ldr	r2, [pc, #516]	; (80029b8 <extInt_Config+0x928>)
 80027b2:	f043 0310 	orr.w	r3, r3, #16
 80027b6:	6113      	str	r3, [r2, #16]
					break;
 80027b8:	e24c      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a7e      	ldr	r2, [pc, #504]	; (80029bc <extInt_Config+0x92c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d106      	bne.n	80027d4 <extInt_Config+0x744>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 80027c6:	4b7c      	ldr	r3, [pc, #496]	; (80029b8 <extInt_Config+0x928>)
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	4a7b      	ldr	r2, [pc, #492]	; (80029b8 <extInt_Config+0x928>)
 80027cc:	f043 0320 	orr.w	r3, r3, #32
 80027d0:	6113      	str	r3, [r2, #16]
					break;
 80027d2:	e23f      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a79      	ldr	r2, [pc, #484]	; (80029c0 <extInt_Config+0x930>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d106      	bne.n	80027ee <extInt_Config+0x75e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 80027e0:	4b75      	ldr	r3, [pc, #468]	; (80029b8 <extInt_Config+0x928>)
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	4a74      	ldr	r2, [pc, #464]	; (80029b8 <extInt_Config+0x928>)
 80027e6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80027ea:	6113      	str	r3, [r2, #16]
					break;
 80027ec:	e232      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a73      	ldr	r2, [pc, #460]	; (80029c4 <extInt_Config+0x934>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d106      	bne.n	8002808 <extInt_Config+0x778>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 80027fa:	4b6f      	ldr	r3, [pc, #444]	; (80029b8 <extInt_Config+0x928>)
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	4a6e      	ldr	r2, [pc, #440]	; (80029b8 <extInt_Config+0x928>)
 8002800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002804:	6113      	str	r3, [r2, #16]
					break;
 8002806:	e225      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a6e      	ldr	r2, [pc, #440]	; (80029c8 <extInt_Config+0x938>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d106      	bne.n	8002822 <extInt_Config+0x792>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8002814:	4b68      	ldr	r3, [pc, #416]	; (80029b8 <extInt_Config+0x928>)
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	4a67      	ldr	r2, [pc, #412]	; (80029b8 <extInt_Config+0x928>)
 800281a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800281e:	6113      	str	r3, [r2, #16]
					break;
 8002820:	e218      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002822:	bf00      	nop
					break;
 8002824:	e216      	b.n	8002c54 <extInt_Config+0xbc4>
				}

				case 10:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI10_Pos);
 8002826:	4b64      	ldr	r3, [pc, #400]	; (80029b8 <extInt_Config+0x928>)
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	4a63      	ldr	r2, [pc, #396]	; (80029b8 <extInt_Config+0x928>)
 800282c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002830:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a64      	ldr	r2, [pc, #400]	; (80029cc <extInt_Config+0x93c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d104      	bne.n	8002848 <extInt_Config+0x7b8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 800283e:	4b5e      	ldr	r3, [pc, #376]	; (80029b8 <extInt_Config+0x928>)
 8002840:	4a5d      	ldr	r2, [pc, #372]	; (80029b8 <extInt_Config+0x928>)
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8002846:	e205      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a59      	ldr	r2, [pc, #356]	; (80029b4 <extInt_Config+0x924>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d106      	bne.n	8002862 <extInt_Config+0x7d2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8002854:	4b58      	ldr	r3, [pc, #352]	; (80029b8 <extInt_Config+0x928>)
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	4a57      	ldr	r2, [pc, #348]	; (80029b8 <extInt_Config+0x928>)
 800285a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800285e:	6113      	str	r3, [r2, #16]
					break;
 8002860:	e1f8      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a54      	ldr	r2, [pc, #336]	; (80029bc <extInt_Config+0x92c>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d106      	bne.n	800287c <extInt_Config+0x7ec>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 800286e:	4b52      	ldr	r3, [pc, #328]	; (80029b8 <extInt_Config+0x928>)
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	4a51      	ldr	r2, [pc, #324]	; (80029b8 <extInt_Config+0x928>)
 8002874:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002878:	6113      	str	r3, [r2, #16]
					break;
 800287a:	e1eb      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a4f      	ldr	r2, [pc, #316]	; (80029c0 <extInt_Config+0x930>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d106      	bne.n	8002896 <extInt_Config+0x806>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8002888:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <extInt_Config+0x928>)
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	4a4a      	ldr	r2, [pc, #296]	; (80029b8 <extInt_Config+0x928>)
 800288e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002892:	6113      	str	r3, [r2, #16]
					break;
 8002894:	e1de      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a49      	ldr	r2, [pc, #292]	; (80029c4 <extInt_Config+0x934>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d106      	bne.n	80028b0 <extInt_Config+0x820>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 80028a2:	4b45      	ldr	r3, [pc, #276]	; (80029b8 <extInt_Config+0x928>)
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	4a44      	ldr	r2, [pc, #272]	; (80029b8 <extInt_Config+0x928>)
 80028a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ac:	6113      	str	r3, [r2, #16]
					break;
 80028ae:	e1d1      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a44      	ldr	r2, [pc, #272]	; (80029c8 <extInt_Config+0x938>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d106      	bne.n	80028ca <extInt_Config+0x83a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 80028bc:	4b3e      	ldr	r3, [pc, #248]	; (80029b8 <extInt_Config+0x928>)
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	4a3d      	ldr	r2, [pc, #244]	; (80029b8 <extInt_Config+0x928>)
 80028c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028c6:	6113      	str	r3, [r2, #16]
					break;
 80028c8:	e1c4      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 80028ca:	bf00      	nop
					break;
 80028cc:	e1c2      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 11:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI11_Pos);
 80028ce:	4b3a      	ldr	r3, [pc, #232]	; (80029b8 <extInt_Config+0x928>)
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	4a39      	ldr	r2, [pc, #228]	; (80029b8 <extInt_Config+0x928>)
 80028d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028d8:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a3a      	ldr	r2, [pc, #232]	; (80029cc <extInt_Config+0x93c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d104      	bne.n	80028f0 <extInt_Config+0x860>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 80028e6:	4b34      	ldr	r3, [pc, #208]	; (80029b8 <extInt_Config+0x928>)
 80028e8:	4a33      	ldr	r2, [pc, #204]	; (80029b8 <extInt_Config+0x928>)
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 80028ee:	e1b1      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a2f      	ldr	r2, [pc, #188]	; (80029b4 <extInt_Config+0x924>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d106      	bne.n	800290a <extInt_Config+0x87a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 80028fc:	4b2e      	ldr	r3, [pc, #184]	; (80029b8 <extInt_Config+0x928>)
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	4a2d      	ldr	r2, [pc, #180]	; (80029b8 <extInt_Config+0x928>)
 8002902:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002906:	6113      	str	r3, [r2, #16]
					break;
 8002908:	e1a4      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a2a      	ldr	r2, [pc, #168]	; (80029bc <extInt_Config+0x92c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d106      	bne.n	8002924 <extInt_Config+0x894>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8002916:	4b28      	ldr	r3, [pc, #160]	; (80029b8 <extInt_Config+0x928>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	4a27      	ldr	r2, [pc, #156]	; (80029b8 <extInt_Config+0x928>)
 800291c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002920:	6113      	str	r3, [r2, #16]
					break;
 8002922:	e197      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a25      	ldr	r2, [pc, #148]	; (80029c0 <extInt_Config+0x930>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d106      	bne.n	800293e <extInt_Config+0x8ae>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8002930:	4b21      	ldr	r3, [pc, #132]	; (80029b8 <extInt_Config+0x928>)
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	4a20      	ldr	r2, [pc, #128]	; (80029b8 <extInt_Config+0x928>)
 8002936:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800293a:	6113      	str	r3, [r2, #16]
					break;
 800293c:	e18a      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1f      	ldr	r2, [pc, #124]	; (80029c4 <extInt_Config+0x934>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d106      	bne.n	8002958 <extInt_Config+0x8c8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 800294a:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <extInt_Config+0x928>)
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	4a1a      	ldr	r2, [pc, #104]	; (80029b8 <extInt_Config+0x928>)
 8002950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002954:	6113      	str	r3, [r2, #16]
					break;
 8002956:	e17d      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a1a      	ldr	r2, [pc, #104]	; (80029c8 <extInt_Config+0x938>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d106      	bne.n	8002972 <extInt_Config+0x8e2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8002964:	4b14      	ldr	r3, [pc, #80]	; (80029b8 <extInt_Config+0x928>)
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	4a13      	ldr	r2, [pc, #76]	; (80029b8 <extInt_Config+0x928>)
 800296a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800296e:	6113      	str	r3, [r2, #16]
					break;
 8002970:	e170      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002972:	bf00      	nop
					break;
 8002974:	e16e      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 12:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI12_Pos);
 8002976:	4b10      	ldr	r3, [pc, #64]	; (80029b8 <extInt_Config+0x928>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	4a0f      	ldr	r2, [pc, #60]	; (80029b8 <extInt_Config+0x928>)
 800297c:	f023 030f 	bic.w	r3, r3, #15
 8002980:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a10      	ldr	r2, [pc, #64]	; (80029cc <extInt_Config+0x93c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d104      	bne.n	8002998 <extInt_Config+0x908>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 800298e:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <extInt_Config+0x928>)
 8002990:	4a09      	ldr	r2, [pc, #36]	; (80029b8 <extInt_Config+0x928>)
 8002992:	695b      	ldr	r3, [r3, #20]
 8002994:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8002996:	e15d      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <extInt_Config+0x924>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d115      	bne.n	80029d0 <extInt_Config+0x940>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <extInt_Config+0x928>)
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	4a03      	ldr	r2, [pc, #12]	; (80029b8 <extInt_Config+0x928>)
 80029aa:	f043 0301 	orr.w	r3, r3, #1
 80029ae:	6153      	str	r3, [r2, #20]
					break;
 80029b0:	e150      	b.n	8002c54 <extInt_Config+0xbc4>
 80029b2:	bf00      	nop
 80029b4:	40020400 	.word	0x40020400
 80029b8:	40013800 	.word	0x40013800
 80029bc:	40020800 	.word	0x40020800
 80029c0:	40020c00 	.word	0x40020c00
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40021c00 	.word	0x40021c00
 80029cc:	40020000 	.word	0x40020000
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a89      	ldr	r2, [pc, #548]	; (8002bfc <extInt_Config+0xb6c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d106      	bne.n	80029ea <extInt_Config+0x95a>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 80029dc:	4b88      	ldr	r3, [pc, #544]	; (8002c00 <extInt_Config+0xb70>)
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	4a87      	ldr	r2, [pc, #540]	; (8002c00 <extInt_Config+0xb70>)
 80029e2:	f043 0302 	orr.w	r3, r3, #2
 80029e6:	6153      	str	r3, [r2, #20]
					break;
 80029e8:	e134      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a84      	ldr	r2, [pc, #528]	; (8002c04 <extInt_Config+0xb74>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d106      	bne.n	8002a04 <extInt_Config+0x974>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 80029f6:	4b82      	ldr	r3, [pc, #520]	; (8002c00 <extInt_Config+0xb70>)
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	4a81      	ldr	r2, [pc, #516]	; (8002c00 <extInt_Config+0xb70>)
 80029fc:	f043 0303 	orr.w	r3, r3, #3
 8002a00:	6153      	str	r3, [r2, #20]
					break;
 8002a02:	e127      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a7f      	ldr	r2, [pc, #508]	; (8002c08 <extInt_Config+0xb78>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d106      	bne.n	8002a1e <extInt_Config+0x98e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8002a10:	4b7b      	ldr	r3, [pc, #492]	; (8002c00 <extInt_Config+0xb70>)
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	4a7a      	ldr	r2, [pc, #488]	; (8002c00 <extInt_Config+0xb70>)
 8002a16:	f043 0304 	orr.w	r3, r3, #4
 8002a1a:	6153      	str	r3, [r2, #20]
					break;
 8002a1c:	e11a      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a79      	ldr	r2, [pc, #484]	; (8002c0c <extInt_Config+0xb7c>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d106      	bne.n	8002a38 <extInt_Config+0x9a8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8002a2a:	4b75      	ldr	r3, [pc, #468]	; (8002c00 <extInt_Config+0xb70>)
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	4a74      	ldr	r2, [pc, #464]	; (8002c00 <extInt_Config+0xb70>)
 8002a30:	f043 0307 	orr.w	r3, r3, #7
 8002a34:	6153      	str	r3, [r2, #20]
					break;
 8002a36:	e10d      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002a38:	bf00      	nop
					break;
 8002a3a:	e10b      	b.n	8002c54 <extInt_Config+0xbc4>
				}
				case 13:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI13_Pos);
 8002a3c:	4b70      	ldr	r3, [pc, #448]	; (8002c00 <extInt_Config+0xb70>)
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	4a6f      	ldr	r2, [pc, #444]	; (8002c00 <extInt_Config+0xb70>)
 8002a42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a46:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a70      	ldr	r2, [pc, #448]	; (8002c10 <extInt_Config+0xb80>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d104      	bne.n	8002a5e <extInt_Config+0x9ce>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8002a54:	4b6a      	ldr	r3, [pc, #424]	; (8002c00 <extInt_Config+0xb70>)
 8002a56:	4a6a      	ldr	r2, [pc, #424]	; (8002c00 <extInt_Config+0xb70>)
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	6153      	str	r3, [r2, #20]
 8002a5c:	e041      	b.n	8002ae2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a6b      	ldr	r2, [pc, #428]	; (8002c14 <extInt_Config+0xb84>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d106      	bne.n	8002a78 <extInt_Config+0x9e8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 8002a6a:	4b65      	ldr	r3, [pc, #404]	; (8002c00 <extInt_Config+0xb70>)
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	4a64      	ldr	r2, [pc, #400]	; (8002c00 <extInt_Config+0xb70>)
 8002a70:	f043 0310 	orr.w	r3, r3, #16
 8002a74:	6153      	str	r3, [r2, #20]
 8002a76:	e034      	b.n	8002ae2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a5f      	ldr	r2, [pc, #380]	; (8002bfc <extInt_Config+0xb6c>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d106      	bne.n	8002a92 <extInt_Config+0xa02>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8002a84:	4b5e      	ldr	r3, [pc, #376]	; (8002c00 <extInt_Config+0xb70>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	4a5d      	ldr	r2, [pc, #372]	; (8002c00 <extInt_Config+0xb70>)
 8002a8a:	f043 0320 	orr.w	r3, r3, #32
 8002a8e:	6153      	str	r3, [r2, #20]
 8002a90:	e027      	b.n	8002ae2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a5a      	ldr	r2, [pc, #360]	; (8002c04 <extInt_Config+0xb74>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d106      	bne.n	8002aac <extInt_Config+0xa1c>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8002a9e:	4b58      	ldr	r3, [pc, #352]	; (8002c00 <extInt_Config+0xb70>)
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	4a57      	ldr	r2, [pc, #348]	; (8002c00 <extInt_Config+0xb70>)
 8002aa4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002aa8:	6153      	str	r3, [r2, #20]
 8002aaa:	e01a      	b.n	8002ae2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a55      	ldr	r2, [pc, #340]	; (8002c08 <extInt_Config+0xb78>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d106      	bne.n	8002ac6 <extInt_Config+0xa36>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8002ab8:	4b51      	ldr	r3, [pc, #324]	; (8002c00 <extInt_Config+0xb70>)
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	4a50      	ldr	r2, [pc, #320]	; (8002c00 <extInt_Config+0xb70>)
 8002abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ac2:	6153      	str	r3, [r2, #20]
 8002ac4:	e00d      	b.n	8002ae2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a4f      	ldr	r2, [pc, #316]	; (8002c0c <extInt_Config+0xb7c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d106      	bne.n	8002ae0 <extInt_Config+0xa50>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8002ad2:	4b4b      	ldr	r3, [pc, #300]	; (8002c00 <extInt_Config+0xb70>)
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	4a4a      	ldr	r2, [pc, #296]	; (8002c00 <extInt_Config+0xb70>)
 8002ad8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002adc:	6153      	str	r3, [r2, #20]
 8002ade:	e000      	b.n	8002ae2 <extInt_Config+0xa52>

					} else {
						__NOP();
 8002ae0:	bf00      	nop
					}
				}
				case 14:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI14_Pos);
 8002ae2:	4b47      	ldr	r3, [pc, #284]	; (8002c00 <extInt_Config+0xb70>)
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	4a46      	ldr	r2, [pc, #280]	; (8002c00 <extInt_Config+0xb70>)
 8002ae8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002aec:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a46      	ldr	r2, [pc, #280]	; (8002c10 <extInt_Config+0xb80>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d104      	bne.n	8002b04 <extInt_Config+0xa74>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8002afa:	4b41      	ldr	r3, [pc, #260]	; (8002c00 <extInt_Config+0xb70>)
 8002afc:	4a40      	ldr	r2, [pc, #256]	; (8002c00 <extInt_Config+0xb70>)
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8002b02:	e0a7      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a42      	ldr	r2, [pc, #264]	; (8002c14 <extInt_Config+0xb84>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d106      	bne.n	8002b1e <extInt_Config+0xa8e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8002b10:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <extInt_Config+0xb70>)
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	4a3a      	ldr	r2, [pc, #232]	; (8002c00 <extInt_Config+0xb70>)
 8002b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1a:	6153      	str	r3, [r2, #20]
					break;
 8002b1c:	e09a      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a35      	ldr	r2, [pc, #212]	; (8002bfc <extInt_Config+0xb6c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d106      	bne.n	8002b38 <extInt_Config+0xaa8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 8002b2a:	4b35      	ldr	r3, [pc, #212]	; (8002c00 <extInt_Config+0xb70>)
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	4a34      	ldr	r2, [pc, #208]	; (8002c00 <extInt_Config+0xb70>)
 8002b30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b34:	6153      	str	r3, [r2, #20]
					break;
 8002b36:	e08d      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a31      	ldr	r2, [pc, #196]	; (8002c04 <extInt_Config+0xb74>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d106      	bne.n	8002b52 <extInt_Config+0xac2>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8002b44:	4b2e      	ldr	r3, [pc, #184]	; (8002c00 <extInt_Config+0xb70>)
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	4a2d      	ldr	r2, [pc, #180]	; (8002c00 <extInt_Config+0xb70>)
 8002b4a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002b4e:	6153      	str	r3, [r2, #20]
					break;
 8002b50:	e080      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a2b      	ldr	r2, [pc, #172]	; (8002c08 <extInt_Config+0xb78>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d106      	bne.n	8002b6c <extInt_Config+0xadc>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 8002b5e:	4b28      	ldr	r3, [pc, #160]	; (8002c00 <extInt_Config+0xb70>)
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	4a27      	ldr	r2, [pc, #156]	; (8002c00 <extInt_Config+0xb70>)
 8002b64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b68:	6153      	str	r3, [r2, #20]
					break;
 8002b6a:	e073      	b.n	8002c54 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a26      	ldr	r2, [pc, #152]	; (8002c0c <extInt_Config+0xb7c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d106      	bne.n	8002b86 <extInt_Config+0xaf6>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 8002b78:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <extInt_Config+0xb70>)
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	4a20      	ldr	r2, [pc, #128]	; (8002c00 <extInt_Config+0xb70>)
 8002b7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b82:	6153      	str	r3, [r2, #20]
					break;
 8002b84:	e066      	b.n	8002c54 <extInt_Config+0xbc4>
						__NOP();
 8002b86:	bf00      	nop
					break;
 8002b88:	e064      	b.n	8002c54 <extInt_Config+0xbc4>

				/* Configurando para el todos los pines GPIOX_15 */
				case 15: {
						/* SYSCFG_EXTICR4 */
						// Limpiamos primero la posición que deseamos configurar
						SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI15_Pos);
 8002b8a:	4b1d      	ldr	r3, [pc, #116]	; (8002c00 <extInt_Config+0xb70>)
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	4a1c      	ldr	r2, [pc, #112]	; (8002c00 <extInt_Config+0xb70>)
 8002b90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b94:	6153      	str	r3, [r2, #20]

						// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
						// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
						if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a1c      	ldr	r2, [pc, #112]	; (8002c10 <extInt_Config+0xb80>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d104      	bne.n	8002bac <extInt_Config+0xb1c>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8002ba2:	4b17      	ldr	r3, [pc, #92]	; (8002c00 <extInt_Config+0xb70>)
 8002ba4:	4a16      	ldr	r2, [pc, #88]	; (8002c00 <extInt_Config+0xb70>)
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	6153      	str	r3, [r2, #20]
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);

						} else {
							__NOP();
						}
						break;
 8002baa:	e053      	b.n	8002c54 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a18      	ldr	r2, [pc, #96]	; (8002c14 <extInt_Config+0xb84>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d106      	bne.n	8002bc6 <extInt_Config+0xb36>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8002bb8:	4b11      	ldr	r3, [pc, #68]	; (8002c00 <extInt_Config+0xb70>)
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	4a10      	ldr	r2, [pc, #64]	; (8002c00 <extInt_Config+0xb70>)
 8002bbe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bc2:	6153      	str	r3, [r2, #20]
						break;
 8002bc4:	e046      	b.n	8002c54 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a0b      	ldr	r2, [pc, #44]	; (8002bfc <extInt_Config+0xb6c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d106      	bne.n	8002be0 <extInt_Config+0xb50>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 8002bd2:	4b0b      	ldr	r3, [pc, #44]	; (8002c00 <extInt_Config+0xb70>)
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <extInt_Config+0xb70>)
 8002bd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bdc:	6153      	str	r3, [r2, #20]
						break;
 8002bde:	e039      	b.n	8002c54 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a07      	ldr	r2, [pc, #28]	; (8002c04 <extInt_Config+0xb74>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d115      	bne.n	8002c18 <extInt_Config+0xb88>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 8002bec:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <extInt_Config+0xb70>)
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	4a03      	ldr	r2, [pc, #12]	; (8002c00 <extInt_Config+0xb70>)
 8002bf2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002bf6:	6153      	str	r3, [r2, #20]
						break;
 8002bf8:	e02c      	b.n	8002c54 <extInt_Config+0xbc4>
 8002bfa:	bf00      	nop
 8002bfc:	40020800 	.word	0x40020800
 8002c00:	40013800 	.word	0x40013800
 8002c04:	40020c00 	.word	0x40020c00
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	40021c00 	.word	0x40021c00
 8002c10:	40020000 	.word	0x40020000
 8002c14:	40020400 	.word	0x40020400
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a6c      	ldr	r2, [pc, #432]	; (8002dd0 <extInt_Config+0xd40>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d106      	bne.n	8002c32 <extInt_Config+0xba2>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8002c24:	4b6b      	ldr	r3, [pc, #428]	; (8002dd4 <extInt_Config+0xd44>)
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	4a6a      	ldr	r2, [pc, #424]	; (8002dd4 <extInt_Config+0xd44>)
 8002c2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c2e:	6153      	str	r3, [r2, #20]
						break;
 8002c30:	e010      	b.n	8002c54 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a67      	ldr	r2, [pc, #412]	; (8002dd8 <extInt_Config+0xd48>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d106      	bne.n	8002c4c <extInt_Config+0xbbc>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 8002c3e:	4b65      	ldr	r3, [pc, #404]	; (8002dd4 <extInt_Config+0xd44>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	4a64      	ldr	r2, [pc, #400]	; (8002dd4 <extInt_Config+0xd44>)
 8002c44:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002c48:	6153      	str	r3, [r2, #20]
						break;
 8002c4a:	e003      	b.n	8002c54 <extInt_Config+0xbc4>
							__NOP();
 8002c4c:	bf00      	nop
						break;
 8002c4e:	e001      	b.n	8002c54 <extInt_Config+0xbc4>
					}

					default: {
						__NOP();
 8002c50:	bf00      	nop
						break;
 8002c52:	bf00      	nop

// Fin del switch-case

	/* 4.0 Seleccionamos el tipo de flanco */

	switch (extiConfig->edgeType) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	791b      	ldrb	r3, [r3, #4]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d020      	beq.n	8002c9e <extInt_Config+0xc0e>
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	dc37      	bgt.n	8002cd0 <extInt_Config+0xc40>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <extInt_Config+0xbda>
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d00d      	beq.n	8002c84 <extInt_Config+0xbf4>
 8002c68:	e032      	b.n	8002cd0 <extInt_Config+0xc40>

	case EXTERNAL_INTERRUPT_FALLING_EDGE:{

		/* Falling Trigger selection register*/
		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002c6a:	4b5c      	ldr	r3, [pc, #368]	; (8002ddc <extInt_Config+0xd4c>)
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	6812      	ldr	r2, [r2, #0]
 8002c72:	7912      	ldrb	r2, [r2, #4]
 8002c74:	4611      	mov	r1, r2
 8002c76:	2201      	movs	r2, #1
 8002c78:	408a      	lsls	r2, r1
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4a57      	ldr	r2, [pc, #348]	; (8002ddc <extInt_Config+0xd4c>)
 8002c7e:	430b      	orrs	r3, r1
 8002c80:	60d3      	str	r3, [r2, #12]

		break;
 8002c82:	e027      	b.n	8002cd4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RISING_EDGE:{

		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002c84:	4b55      	ldr	r3, [pc, #340]	; (8002ddc <extInt_Config+0xd4c>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6812      	ldr	r2, [r2, #0]
 8002c8c:	7912      	ldrb	r2, [r2, #4]
 8002c8e:	4611      	mov	r1, r2
 8002c90:	2201      	movs	r2, #1
 8002c92:	408a      	lsls	r2, r1
 8002c94:	4611      	mov	r1, r2
 8002c96:	4a51      	ldr	r2, [pc, #324]	; (8002ddc <extInt_Config+0xd4c>)
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	6093      	str	r3, [r2, #8]

		break;
 8002c9c:	e01a      	b.n	8002cd4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE:{

		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002c9e:	4b4f      	ldr	r3, [pc, #316]	; (8002ddc <extInt_Config+0xd4c>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6812      	ldr	r2, [r2, #0]
 8002ca6:	7912      	ldrb	r2, [r2, #4]
 8002ca8:	4611      	mov	r1, r2
 8002caa:	2201      	movs	r2, #1
 8002cac:	408a      	lsls	r2, r1
 8002cae:	4611      	mov	r1, r2
 8002cb0:	4a4a      	ldr	r2, [pc, #296]	; (8002ddc <extInt_Config+0xd4c>)
 8002cb2:	430b      	orrs	r3, r1
 8002cb4:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002cb6:	4b49      	ldr	r3, [pc, #292]	; (8002ddc <extInt_Config+0xd4c>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	7912      	ldrb	r2, [r2, #4]
 8002cc0:	4611      	mov	r1, r2
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	408a      	lsls	r2, r1
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4a44      	ldr	r2, [pc, #272]	; (8002ddc <extInt_Config+0xd4c>)
 8002cca:	430b      	orrs	r3, r1
 8002ccc:	6093      	str	r3, [r2, #8]

		break;
 8002cce:	e001      	b.n	8002cd4 <extInt_Config+0xc44>

	}default :{

		__NOP();
 8002cd0:	bf00      	nop
		break;
 8002cd2:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8002cd4:	b672      	cpsid	i
}
 8002cd6:	bf00      	nop
	/* 5.0 Desactivo primero las interrupciones globales */
    __disable_irq();

	/* 6.0 Activamos la interrupción del canal que estamos configurando */
	// Interrupt Mask register
    EXTI->IMR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002cd8:	4b40      	ldr	r3, [pc, #256]	; (8002ddc <extInt_Config+0xd4c>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	7912      	ldrb	r2, [r2, #4]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	408a      	lsls	r2, r1
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4a3c      	ldr	r2, [pc, #240]	; (8002ddc <extInt_Config+0xd4c>)
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6013      	str	r3, [r2, #0]
	/* 6.1 Matriculamos la interrupción en el NVIC para el canal correspondiente,
	 * donde el canal 0 corresponde al EXTI_0, canal 1 al EXTI_1, etc.
	 *
	 * NOTA: Observar que algunos canales EXTI comparten un mismo vector de interrupción
	 * */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	791b      	ldrb	r3, [r3, #4]
 8002cf6:	2b0f      	cmp	r3, #15
 8002cf8:	d862      	bhi.n	8002dc0 <extInt_Config+0xd30>
 8002cfa:	a201      	add	r2, pc, #4	; (adr r2, 8002d00 <extInt_Config+0xc70>)
 8002cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d00:	08002d41 	.word	0x08002d41
 8002d04:	08002d49 	.word	0x08002d49
 8002d08:	08002d51 	.word	0x08002d51
 8002d0c:	08002d59 	.word	0x08002d59
 8002d10:	08002d61 	.word	0x08002d61
 8002d14:	08002d69 	.word	0x08002d69
 8002d18:	08002d71 	.word	0x08002d71
 8002d1c:	08002d79 	.word	0x08002d79
 8002d20:	08002d81 	.word	0x08002d81
 8002d24:	08002d89 	.word	0x08002d89
 8002d28:	08002d91 	.word	0x08002d91
 8002d2c:	08002d99 	.word	0x08002d99
 8002d30:	08002da1 	.word	0x08002da1
 8002d34:	08002da9 	.word	0x08002da9
 8002d38:	08002db1 	.word	0x08002db1
 8002d3c:	08002db9 	.word	0x08002db9
		case 0: {
			__NVIC_EnableIRQ(EXTI0_IRQn);
 8002d40:	2006      	movs	r0, #6
 8002d42:	f7ff f987 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d46:	e03d      	b.n	8002dc4 <extInt_Config+0xd34>
		}

		case 1: {
			__NVIC_EnableIRQ(EXTI1_IRQn);
 8002d48:	2007      	movs	r0, #7
 8002d4a:	f7ff f983 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d4e:	e039      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 2: {
			__NVIC_EnableIRQ(EXTI2_IRQn);
 8002d50:	2008      	movs	r0, #8
 8002d52:	f7ff f97f 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d56:	e035      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 3: {
			__NVIC_EnableIRQ(EXTI3_IRQn);
 8002d58:	2009      	movs	r0, #9
 8002d5a:	f7ff f97b 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d5e:	e031      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 4: {
			__NVIC_EnableIRQ(EXTI4_IRQn);
 8002d60:	200a      	movs	r0, #10
 8002d62:	f7ff f977 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d66:	e02d      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 5: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d68:	2017      	movs	r0, #23
 8002d6a:	f7ff f973 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d6e:	e029      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 6: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d70:	2017      	movs	r0, #23
 8002d72:	f7ff f96f 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d76:	e025      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 7: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d78:	2017      	movs	r0, #23
 8002d7a:	f7ff f96b 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d7e:	e021      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 8: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d80:	2017      	movs	r0, #23
 8002d82:	f7ff f967 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d86:	e01d      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 9: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d88:	2017      	movs	r0, #23
 8002d8a:	f7ff f963 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d8e:	e019      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 10: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d90:	2028      	movs	r0, #40	; 0x28
 8002d92:	f7ff f95f 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d96:	e015      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 11: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d98:	2028      	movs	r0, #40	; 0x28
 8002d9a:	f7ff f95b 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002d9e:	e011      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 12: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002da0:	2028      	movs	r0, #40	; 0x28
 8002da2:	f7ff f957 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002da6:	e00d      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 13: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002da8:	2028      	movs	r0, #40	; 0x28
 8002daa:	f7ff f953 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002dae:	e009      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 14: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002db0:	2028      	movs	r0, #40	; 0x28
 8002db2:	f7ff f94f 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002db6:	e005      	b.n	8002dc4 <extInt_Config+0xd34>
		}
		case 15: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002db8:	2028      	movs	r0, #40	; 0x28
 8002dba:	f7ff f94b 	bl	8002054 <__NVIC_EnableIRQ>
			break;
 8002dbe:	e001      	b.n	8002dc4 <extInt_Config+0xd34>
		}

		default: {
			__NOP();
 8002dc0:	bf00      	nop
			break;
 8002dc2:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8002dc4:	b662      	cpsie	i
}
 8002dc6:	bf00      	nop


	/* 7.0 Volvemos a activar las interrupciones globales */
	__enable_irq();

}
 8002dc8:	bf00      	nop
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40013800 	.word	0x40013800
 8002dd8:	40021c00 	.word	0x40021c00
 8002ddc:	40013c00 	.word	0x40013c00

08002de0 <callback_extInt0>:
	__enable_irq();

}

/**/
__attribute__ ((weak)) void callback_extInt0(void){
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
	__NOP();
 8002de4:	bf00      	nop
}
 8002de6:	bf00      	nop
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <callback_extInt2>:
__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt2(void){
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
	__NOP();
 8002df4:	bf00      	nop
}
 8002df6:	bf00      	nop
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <callback_extInt4>:
__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt4(void){
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
	__NOP();
 8002e04:	bf00      	nop
}
 8002e06:	bf00      	nop
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <callback_extInt5>:
__attribute__ ((weak)) void callback_extInt5(void){
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
	__NOP();
 8002e14:	bf00      	nop
}
 8002e16:	bf00      	nop
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <callback_extInt6>:
__attribute__ ((weak)) void callback_extInt6(void){
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
	__NOP();
 8002e24:	bf00      	nop
}
 8002e26:	bf00      	nop
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <callback_extInt7>:
__attribute__ ((weak)) void callback_extInt7(void){
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
	__NOP();
 8002e34:	bf00      	nop
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <callback_extInt8>:
__attribute__ ((weak)) void callback_extInt8(void){
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
	__NOP();
 8002e44:	bf00      	nop
}
 8002e46:	bf00      	nop
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <callback_extInt9>:
__attribute__ ((weak)) void callback_extInt9(void){
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
	__NOP();
 8002e54:	bf00      	nop
}
 8002e56:	bf00      	nop
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <callback_extInt10>:
__attribute__ ((weak)) void callback_extInt10(void){
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
	__NOP();
 8002e64:	bf00      	nop
}
 8002e66:	bf00      	nop
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <callback_extInt11>:
__attribute__ ((weak)) void callback_extInt11(void){
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
	__NOP();
 8002e74:	bf00      	nop
}
 8002e76:	bf00      	nop
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <callback_extInt12>:
__attribute__ ((weak)) void callback_extInt12(void){
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
	__NOP();
 8002e84:	bf00      	nop
}
 8002e86:	bf00      	nop
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <callback_extInt13>:
__attribute__ ((weak)) void callback_extInt13(void){
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
	__NOP();
 8002e94:	bf00      	nop
}
 8002e96:	bf00      	nop
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <callback_extInt14>:
__attribute__ ((weak)) void callback_extInt14(void){
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
	__NOP();
 8002ea4:	bf00      	nop
}
 8002ea6:	bf00      	nop
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <callback_extInt15>:
__attribute__ ((weak)) void callback_extInt15(void){
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
	__NOP();
 8002eb4:	bf00      	nop
}
 8002eb6:	bf00      	nop
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <EXTI0_IRQHandler>:
 */



/* ISR de la interrupción canal 0*/
void EXTI0_IRQHandler(void){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR0){
 8002ec4:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <EXTI0_IRQHandler+0x24>)
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d007      	beq.n	8002ee0 <EXTI0_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR0;
 8002ed0:	4b04      	ldr	r3, [pc, #16]	; (8002ee4 <EXTI0_IRQHandler+0x24>)
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	4a03      	ldr	r2, [pc, #12]	; (8002ee4 <EXTI0_IRQHandler+0x24>)
 8002ed6:	f043 0301 	orr.w	r3, r3, #1
 8002eda:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt0();
 8002edc:	f7ff ff80 	bl	8002de0 <callback_extInt0>
	}
}
 8002ee0:	bf00      	nop
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40013c00 	.word	0x40013c00

08002ee8 <EXTI1_IRQHandler>:
/* Agregue las demas IRQs de las interrupciones EXTI independientes ...
 * Por favor recuerde que debe agregar el bloque if para verificar que
 * en efecto esa es la interrupcion que se está atendiendo.
 */

void EXTI1_IRQHandler(void){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR1){
 8002eec:	4b07      	ldr	r3, [pc, #28]	; (8002f0c <EXTI1_IRQHandler+0x24>)
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d007      	beq.n	8002f08 <EXTI1_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR1;
 8002ef8:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <EXTI1_IRQHandler+0x24>)
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	4a03      	ldr	r2, [pc, #12]	; (8002f0c <EXTI1_IRQHandler+0x24>)
 8002efe:	f043 0302 	orr.w	r3, r3, #2
 8002f02:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt1();
 8002f04:	f7fe f9cc 	bl	80012a0 <callback_extInt1>
	}
}
 8002f08:	bf00      	nop
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40013c00 	.word	0x40013c00

08002f10 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR2){
 8002f14:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <EXTI2_IRQHandler+0x24>)
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <EXTI2_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR2;
 8002f20:	4b04      	ldr	r3, [pc, #16]	; (8002f34 <EXTI2_IRQHandler+0x24>)
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	4a03      	ldr	r2, [pc, #12]	; (8002f34 <EXTI2_IRQHandler+0x24>)
 8002f26:	f043 0304 	orr.w	r3, r3, #4
 8002f2a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt2();
 8002f2c:	f7ff ff60 	bl	8002df0 <callback_extInt2>
	}
}
 8002f30:	bf00      	nop
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40013c00 	.word	0x40013c00

08002f38 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR3){
 8002f3c:	4b07      	ldr	r3, [pc, #28]	; (8002f5c <EXTI3_IRQHandler+0x24>)
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d007      	beq.n	8002f58 <EXTI3_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR3;
 8002f48:	4b04      	ldr	r3, [pc, #16]	; (8002f5c <EXTI3_IRQHandler+0x24>)
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	4a03      	ldr	r2, [pc, #12]	; (8002f5c <EXTI3_IRQHandler+0x24>)
 8002f4e:	f043 0308 	orr.w	r3, r3, #8
 8002f52:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt3();
 8002f54:	f7fe f9ab 	bl	80012ae <callback_extInt3>
	}
}
 8002f58:	bf00      	nop
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40013c00 	.word	0x40013c00

08002f60 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR4){
 8002f64:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <EXTI4_IRQHandler+0x24>)
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	f003 0310 	and.w	r3, r3, #16
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d007      	beq.n	8002f80 <EXTI4_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR4;
 8002f70:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <EXTI4_IRQHandler+0x24>)
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	4a03      	ldr	r2, [pc, #12]	; (8002f84 <EXTI4_IRQHandler+0x24>)
 8002f76:	f043 0310 	orr.w	r3, r3, #16
 8002f7a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt4();
 8002f7c:	f7ff ff40 	bl	8002e00 <callback_extInt4>
	}
}
 8002f80:	bf00      	nop
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40013c00 	.word	0x40013c00

08002f88 <EXTI9_5_IRQHandler>:
/* ISR de la interrupción canales 9_5
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI9_5_IRQHandler(void){
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
	if(EXTI->PR & EXTI_PR_PR5){
 8002f8c:	4b26      	ldr	r3, [pc, #152]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	f003 0320 	and.w	r3, r3, #32
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <EXTI9_5_IRQHandler+0x22>
			// Bajamos la bandera correspondiente
			EXTI->PR |= EXTI_PR_PR5;
 8002f98:	4b23      	ldr	r3, [pc, #140]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	4a22      	ldr	r2, [pc, #136]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002f9e:	f043 0320 	orr.w	r3, r3, #32
 8002fa2:	6153      	str	r3, [r2, #20]

			// llamamos al callback
			callback_extInt5();
 8002fa4:	f7ff ff34 	bl	8002e10 <callback_extInt5>
		// llamamos al callback
		callback_extInt9();
	}else{
		__NOP();
	}
}
 8002fa8:	e03c      	b.n	8003024 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR6){
 8002faa:	4b1f      	ldr	r3, [pc, #124]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d008      	beq.n	8002fc8 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR6;
 8002fb6:	4b1c      	ldr	r3, [pc, #112]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	4a1b      	ldr	r2, [pc, #108]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fc0:	6153      	str	r3, [r2, #20]
		callback_extInt6();
 8002fc2:	f7ff ff2d 	bl	8002e20 <callback_extInt6>
}
 8002fc6:	e02d      	b.n	8003024 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR7){
 8002fc8:	4b17      	ldr	r3, [pc, #92]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR7;
 8002fd4:	4b14      	ldr	r3, [pc, #80]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	4a13      	ldr	r2, [pc, #76]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fde:	6153      	str	r3, [r2, #20]
		callback_extInt7();
 8002fe0:	f7ff ff26 	bl	8002e30 <callback_extInt7>
}
 8002fe4:	e01e      	b.n	8003024 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR8){
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR8;
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	4a0c      	ldr	r2, [pc, #48]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8002ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ffc:	6153      	str	r3, [r2, #20]
		callback_extInt8();
 8002ffe:	f7ff ff1f 	bl	8002e40 <callback_extInt8>
}
 8003002:	e00f      	b.n	8003024 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR9){
 8003004:	4b08      	ldr	r3, [pc, #32]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR9;
 8003010:	4b05      	ldr	r3, [pc, #20]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	4a04      	ldr	r2, [pc, #16]	; (8003028 <EXTI9_5_IRQHandler+0xa0>)
 8003016:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800301a:	6153      	str	r3, [r2, #20]
		callback_extInt9();
 800301c:	f7ff ff18 	bl	8002e50 <callback_extInt9>
}
 8003020:	e000      	b.n	8003024 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 8003022:	bf00      	nop
}
 8003024:	bf00      	nop
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40013c00 	.word	0x40013c00

0800302c <EXTI15_10_IRQHandler>:
/* ISR de la interrupción canales 15_10
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI15_10_IRQHandler(void){
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_Y_15
	if(EXTI->PR & EXTI_PR_PR10){
 8003030:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <EXTI15_10_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR10;
 800303c:	4b2a      	ldr	r3, [pc, #168]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	4a29      	ldr	r2, [pc, #164]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 8003042:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003046:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt10();
 8003048:	f7ff ff0a 	bl	8002e60 <callback_extInt10>
		// llamamos al callback
		callback_extInt15();

	}

}
 800304c:	e049      	b.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR11){
 800304e:	4b26      	ldr	r3, [pc, #152]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR11;
 800305a:	4b23      	ldr	r3, [pc, #140]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	4a22      	ldr	r2, [pc, #136]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 8003060:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003064:	6153      	str	r3, [r2, #20]
		callback_extInt11();
 8003066:	f7ff ff03 	bl	8002e70 <callback_extInt11>
}
 800306a:	e03a      	b.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR12){
 800306c:	4b1e      	ldr	r3, [pc, #120]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d008      	beq.n	800308a <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR12;
 8003078:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	4a1a      	ldr	r2, [pc, #104]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800307e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003082:	6153      	str	r3, [r2, #20]
		callback_extInt12();
 8003084:	f7ff fefc 	bl	8002e80 <callback_extInt12>
}
 8003088:	e02b      	b.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR13){
 800308a:	4b17      	ldr	r3, [pc, #92]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d008      	beq.n	80030a8 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR13;
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	4a13      	ldr	r2, [pc, #76]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 800309c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030a0:	6153      	str	r3, [r2, #20]
		callback_extInt13();
 80030a2:	f7ff fef5 	bl	8002e90 <callback_extInt13>
}
 80030a6:	e01c      	b.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR14){
 80030a8:	4b0f      	ldr	r3, [pc, #60]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR14;
 80030b4:	4b0c      	ldr	r3, [pc, #48]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	4a0b      	ldr	r2, [pc, #44]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030be:	6153      	str	r3, [r2, #20]
		callback_extInt14();
 80030c0:	f7ff feee 	bl	8002ea0 <callback_extInt14>
}
 80030c4:	e00d      	b.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR15){
 80030c6:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d007      	beq.n	80030e2 <EXTI15_10_IRQHandler+0xb6>
		EXTI->PR |= EXTI_PR_PR15;
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	4a04      	ldr	r2, [pc, #16]	; (80030e8 <EXTI15_10_IRQHandler+0xbc>)
 80030d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030dc:	6153      	str	r3, [r2, #20]
		callback_extInt15();
 80030de:	f7ff fee7 	bl	8002eb0 <callback_extInt15>
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40013c00 	.word	0x40013c00

080030ec <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la señal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a88      	ldr	r2, [pc, #544]	; (8003324 <GPIO_Config+0x238>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d106      	bne.n	8003114 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 8003106:	4b88      	ldr	r3, [pc, #544]	; (8003328 <GPIO_Config+0x23c>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	4a87      	ldr	r2, [pc, #540]	; (8003328 <GPIO_Config+0x23c>)
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	6313      	str	r3, [r2, #48]	; 0x30
 8003112:	e03a      	b.n	800318a <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a84      	ldr	r2, [pc, #528]	; (800332c <GPIO_Config+0x240>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d106      	bne.n	800312c <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 800311e:	4b82      	ldr	r3, [pc, #520]	; (8003328 <GPIO_Config+0x23c>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	4a81      	ldr	r2, [pc, #516]	; (8003328 <GPIO_Config+0x23c>)
 8003124:	f043 0302 	orr.w	r3, r3, #2
 8003128:	6313      	str	r3, [r2, #48]	; 0x30
 800312a:	e02e      	b.n	800318a <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a7f      	ldr	r2, [pc, #508]	; (8003330 <GPIO_Config+0x244>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d106      	bne.n	8003144 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 8003136:	4b7c      	ldr	r3, [pc, #496]	; (8003328 <GPIO_Config+0x23c>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a7b      	ldr	r2, [pc, #492]	; (8003328 <GPIO_Config+0x23c>)
 800313c:	f043 0304 	orr.w	r3, r3, #4
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	e022      	b.n	800318a <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a7a      	ldr	r2, [pc, #488]	; (8003334 <GPIO_Config+0x248>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d106      	bne.n	800315c <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 800314e:	4b76      	ldr	r3, [pc, #472]	; (8003328 <GPIO_Config+0x23c>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a75      	ldr	r2, [pc, #468]	; (8003328 <GPIO_Config+0x23c>)
 8003154:	f043 0308 	orr.w	r3, r3, #8
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	e016      	b.n	800318a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a75      	ldr	r2, [pc, #468]	; (8003338 <GPIO_Config+0x24c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d106      	bne.n	8003174 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 8003166:	4b70      	ldr	r3, [pc, #448]	; (8003328 <GPIO_Config+0x23c>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a6f      	ldr	r2, [pc, #444]	; (8003328 <GPIO_Config+0x23c>)
 800316c:	f043 0310 	orr.w	r3, r3, #16
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	e00a      	b.n	800318a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a70      	ldr	r2, [pc, #448]	; (800333c <GPIO_Config+0x250>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d105      	bne.n	800318a <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 800317e:	4b6a      	ldr	r3, [pc, #424]	; (8003328 <GPIO_Config+0x23c>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	4a69      	ldr	r2, [pc, #420]	; (8003328 <GPIO_Config+0x23c>)
 8003184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003188:	6313      	str	r3, [r2, #48]	; 0x30
	 * 2) Configurando el registro GPIOx_MODER
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	795b      	ldrb	r3, [r3, #5]
 800318e:	461a      	mov	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	791b      	ldrb	r3, [r3, #4]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	791b      	ldrb	r3, [r3, #4]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2103      	movs	r1, #3
 80031aa:	fa01 f303 	lsl.w	r3, r1, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	4619      	mov	r1, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	400a      	ands	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7a1b      	ldrb	r3, [r3, #8]
 80031ce:	461a      	mov	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	791b      	ldrb	r3, [r3, #4]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	791b      	ldrb	r3, [r3, #4]
 80031e4:	4619      	mov	r1, r3
 80031e6:	2301      	movs	r3, #1
 80031e8:	408b      	lsls	r3, r1
 80031ea:	43db      	mvns	r3, r3
 80031ec:	4619      	mov	r1, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	400a      	ands	r2, r1
 80031f4:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6859      	ldr	r1, [r3, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	799b      	ldrb	r3, [r3, #6]
 800320a:	461a      	mov	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	791b      	ldrb	r3, [r3, #4]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	791b      	ldrb	r3, [r3, #4]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	2103      	movs	r1, #3
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	43db      	mvns	r3, r3
 800322c:	4619      	mov	r1, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	400a      	ands	r2, r1
 8003234:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6899      	ldr	r1, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	430a      	orrs	r2, r1
 8003244:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	79db      	ldrb	r3, [r3, #7]
 800324a:	461a      	mov	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	791b      	ldrb	r3, [r3, #4]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	791b      	ldrb	r3, [r3, #4]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	2103      	movs	r1, #3
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	43db      	mvns	r3, r3
 800326c:	4619      	mov	r1, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	400a      	ands	r2, r1
 8003274:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68d9      	ldr	r1, [r3, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	430a      	orrs	r2, r1
 8003284:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	795b      	ldrb	r3, [r3, #5]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d143      	bne.n	8003316 <GPIO_Config+0x22a>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	791b      	ldrb	r3, [r3, #4]
 8003292:	2b07      	cmp	r3, #7
 8003294:	d81f      	bhi.n	80032d6 <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	791b      	ldrb	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6a1a      	ldr	r2, [r3, #32]
 80032a4:	210f      	movs	r1, #15
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	4619      	mov	r1, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	400a      	ands	r2, r1
 80032b6:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6a1a      	ldr	r2, [r3, #32]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	7a5b      	ldrb	r3, [r3, #9]
 80032c2:	4619      	mov	r1, r3
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ca:	4619      	mov	r1, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	621a      	str	r2, [r3, #32]
			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);

		}
	}
}//Fin del GPIO_Config
 80032d4:	e01f      	b.n	8003316 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	791b      	ldrb	r3, [r3, #4]
 80032da:	3b08      	subs	r3, #8
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032e6:	210f      	movs	r1, #15
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	fa01 f303 	lsl.w	r3, r1, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	4619      	mov	r1, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	400a      	ands	r2, r1
 80032f8:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	7a5b      	ldrb	r3, [r3, #9]
 8003304:	4619      	mov	r1, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	fa01 f303 	lsl.w	r3, r1, r3
 800330c:	4619      	mov	r1, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	625a      	str	r2, [r3, #36]	; 0x24
}//Fin del GPIO_Config
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40020000 	.word	0x40020000
 8003328:	40023800 	.word	0x40023800
 800332c:	40020400 	.word	0x40020400
 8003330:	40020800 	.word	0x40020800
 8003334:	40020c00 	.word	0x40020c00
 8003338:	40021000 	.word	0x40021000
 800333c:	40021c00 	.word	0x40021c00

08003340 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	460b      	mov	r3, r1
 800334a:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 800334c:	78fb      	ldrb	r3, [r7, #3]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d10d      	bne.n	800336e <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699a      	ldr	r2, [r3, #24]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	791b      	ldrb	r3, [r3, #4]
 800335c:	4619      	mov	r1, r3
 800335e:	2301      	movs	r3, #1
 8003360:	408b      	lsls	r3, r1
 8003362:	4619      	mov	r1, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 800336c:	e00d      	b.n	800338a <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699a      	ldr	r2, [r3, #24]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	791b      	ldrb	r3, [r3, #4]
 8003378:	3310      	adds	r3, #16
 800337a:	2101      	movs	r1, #1
 800337c:	fa01 f303 	lsl.w	r3, r1, r3
 8003380:	4619      	mov	r1, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	619a      	str	r2, [r3, #24]
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <GPIO_WritePin_Afopt>:


void GPIO_WritePin_Afopt (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	460b      	mov	r3, r1
 80033a0:	70fb      	strb	r3, [r7, #3]

	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == RESET){
 80033a2:	78fb      	ldrb	r3, [r7, #3]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10d      	bne.n	80033c4 <GPIO_WritePin_Afopt+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	791b      	ldrb	r3, [r3, #4]
 80033b2:	4619      	mov	r1, r3
 80033b4:	2301      	movs	r3, #1
 80033b6:	408b      	lsls	r3, r1
 80033b8:	4619      	mov	r1, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	619a      	str	r2, [r3, #24]
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}


}
 80033c2:	e00d      	b.n	80033e0 <GPIO_WritePin_Afopt+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699a      	ldr	r2, [r3, #24]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	791b      	ldrb	r3, [r3, #4]
 80033ce:	3310      	adds	r3, #16
 80033d0:	2101      	movs	r1, #1
 80033d2:	fa01 f303 	lsl.w	r3, r1, r3
 80033d6:	4619      	mov	r1, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	619a      	str	r2, [r3, #24]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	791b      	ldrb	r3, [r3, #4]
 80033fc:	461a      	mov	r2, r3
 80033fe:	2301      	movs	r3, #1
 8003400:	4093      	lsls	r3, r2
 8003402:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 800340c:	897b      	ldrh	r3, [r7, #10]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4013      	ands	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	791b      	ldrb	r3, [r3, #4]
 8003418:	461a      	mov	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	40d3      	lsrs	r3, r2
 800341e:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8003420:	68fb      	ldr	r3, [r7, #12]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 800342e:	b580      	push	{r7, lr}
 8003430:	b084      	sub	sp, #16
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7ff ffd8 	bl	80033ec <GPIO_ReadPin>
 800343c:	4603      	mov	r3, r0
 800343e:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8003440:	7bfb      	ldrb	r3, [r7, #15]
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf0c      	ite	eq
 8003446:	2301      	moveq	r3, #1
 8003448:	2300      	movne	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	4619      	mov	r1, r3
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7ff ff76 	bl	8003340 <GPIO_WritePin>
}
 8003454:	bf00      	nop
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <configMPUAccel>:
#include "MPUAccel.h"
#include "I2CDriver.h"
#include "GPIOxDriver.h"


void configMPUAccel (MPUAccel_Config *ptrMPUAccel){
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 8003464:	2300      	movs	r3, #0
 8003466:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	73bb      	strb	r3, [r7, #14]
	// Paso 1 se configuran los pines GPIO y el perisferico I2C respectivo para poder configurar a partir del
	//MCU el sensor, se tiene en cuenta tanto la lectura del pin SDA como el SCL
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSDA);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff fe3b 	bl	80030ec <GPIO_Config>
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSCL);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff fe36 	bl	80030ec <GPIO_Config>
	i2c_config(ptrMPUAccel->ptrI2Chandler);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4618      	mov	r0, r3
 8003486:	f001 fe5d 	bl	8005144 <i2c_config>


	// verificamos que el MPU se comunica con exito
	while(!rdy){
 800348a:	e004      	b.n	8003496 <configMPUAccel+0x3a>

		rdy = WHOIAM(ptrMPUAccel);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f94f 	bl	8003730 <WHOIAM>
 8003492:	4603      	mov	r3, r0
 8003494:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 8003496:	7bfb      	ldrb	r3, [r7, #15]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f7      	beq.n	800348c <configMPUAccel+0x30>
	}

	//Paso 2, Colocamos en 0 el bit 7 del PM1, (registro 0x6B) ya que sin esto no se puede modificar ningun registro.
	byte = readData(ptrMPUAccel, 0x6B);
 800349c:	216b      	movs	r1, #107	; 0x6b
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f8f1 	bl	8003686 <readData>
 80034a4:	4603      	mov	r3, r0
 80034a6:	73bb      	strb	r3, [r7, #14]
	byte &=  ~byte;
 80034a8:	2300      	movs	r3, #0
 80034aa:	73bb      	strb	r3, [r7, #14]
	writeData(ptrMPUAccel, 0x6B, byte );
 80034ac:	7bbb      	ldrb	r3, [r7, #14]
 80034ae:	461a      	mov	r2, r3
 80034b0:	216b      	movs	r1, #107	; 0x6b
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f89c 	bl	80035f0 <writeData>
	byte = readData(ptrMPUAccel, 0x6B);
 80034b8:	216b      	movs	r1, #107	; 0x6b
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f8e3 	bl	8003686 <readData>
 80034c0:	4603      	mov	r3, r0
 80034c2:	73bb      	strb	r3, [r7, #14]
	// respectivamente


		//Preguntamos por el range requerido por el usuario de aceleracion, puede ser +-2g,4g,8g,16g (# X la aceleracion
		//de la gravedad)
		byte = readData(ptrMPUAccel, 0x1C);
 80034c4:	211c      	movs	r1, #28
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f8dd 	bl	8003686 <readData>
 80034cc:	4603      	mov	r3, r0
 80034ce:	73bb      	strb	r3, [r7, #14]
		byte &= ~(0b00011000) ;
 80034d0:	7bbb      	ldrb	r3, [r7, #14]
 80034d2:	f023 0318 	bic.w	r3, r3, #24
 80034d6:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleACCEL){
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d833      	bhi.n	8003548 <configMPUAccel+0xec>
 80034e0:	a201      	add	r2, pc, #4	; (adr r2, 80034e8 <configMPUAccel+0x8c>)
 80034e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e6:	bf00      	nop
 80034e8:	080034f9 	.word	0x080034f9
 80034ec:	08003507 	.word	0x08003507
 80034f0:	0800351d 	.word	0x0800351d
 80034f4:	08003533 	.word	0x08003533
			case ACCEL_2G :{

				byte |= (ACCEL_2G << 3);
				writeData(ptrMPUAccel, 0x1C, byte);
 80034f8:	7bbb      	ldrb	r3, [r7, #14]
 80034fa:	461a      	mov	r2, r3
 80034fc:	211c      	movs	r1, #28
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f876 	bl	80035f0 <writeData>

				break;
 8003504:	e021      	b.n	800354a <configMPUAccel+0xee>
			}case ACCEL_4G :{

				byte |= (ACCEL_4G << 3);
 8003506:	7bbb      	ldrb	r3, [r7, #14]
 8003508:	f043 0308 	orr.w	r3, r3, #8
 800350c:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 800350e:	7bbb      	ldrb	r3, [r7, #14]
 8003510:	461a      	mov	r2, r3
 8003512:	211c      	movs	r1, #28
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f86b 	bl	80035f0 <writeData>

				break;
 800351a:	e016      	b.n	800354a <configMPUAccel+0xee>
			}case ACCEL_8G :{

				byte |= (ACCEL_8G << 3);
 800351c:	7bbb      	ldrb	r3, [r7, #14]
 800351e:	f043 0310 	orr.w	r3, r3, #16
 8003522:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8003524:	7bbb      	ldrb	r3, [r7, #14]
 8003526:	461a      	mov	r2, r3
 8003528:	211c      	movs	r1, #28
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f860 	bl	80035f0 <writeData>

				break;
 8003530:	e00b      	b.n	800354a <configMPUAccel+0xee>
			}case ACCEL_16G :{

				byte |= (ACCEL_16G << 3);
 8003532:	7bbb      	ldrb	r3, [r7, #14]
 8003534:	f043 0318 	orr.w	r3, r3, #24
 8003538:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 800353a:	7bbb      	ldrb	r3, [r7, #14]
 800353c:	461a      	mov	r2, r3
 800353e:	211c      	movs	r1, #28
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f855 	bl	80035f0 <writeData>

				break;
 8003546:	e000      	b.n	800354a <configMPUAccel+0xee>
			}default:{
				break;
 8003548:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1C);
 800354a:	211c      	movs	r1, #28
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f89a 	bl	8003686 <readData>
 8003552:	4603      	mov	r3, r0
 8003554:	73bb      	strb	r3, [r7, #14]

		//Preguntamos por el Range del giroscopio pedido por el usuario, puede ser +-250, +-500, +-1000, +-2000 (°/segundo)
		byte = readData(ptrMPUAccel, 0x1B);
 8003556:	211b      	movs	r1, #27
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f894 	bl	8003686 <readData>
 800355e:	4603      	mov	r3, r0
 8003560:	73bb      	strb	r3, [r7, #14]
		byte &= ~(0b00011000) ;
 8003562:	7bbb      	ldrb	r3, [r7, #14]
 8003564:	f023 0318 	bic.w	r3, r3, #24
 8003568:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleGYRO){
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	785b      	ldrb	r3, [r3, #1]
 800356e:	2b03      	cmp	r3, #3
 8003570:	d832      	bhi.n	80035d8 <configMPUAccel+0x17c>
 8003572:	a201      	add	r2, pc, #4	; (adr r2, 8003578 <configMPUAccel+0x11c>)
 8003574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003578:	08003589 	.word	0x08003589
 800357c:	08003597 	.word	0x08003597
 8003580:	080035ad 	.word	0x080035ad
 8003584:	080035c3 	.word	0x080035c3
			case GYRO_250 :{

				byte |= (GYRO_250 << 3);
				writeData(ptrMPUAccel, 0x1B, byte);
 8003588:	7bbb      	ldrb	r3, [r7, #14]
 800358a:	461a      	mov	r2, r3
 800358c:	211b      	movs	r1, #27
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f82e 	bl	80035f0 <writeData>

				break;
 8003594:	e021      	b.n	80035da <configMPUAccel+0x17e>
			}case GYRO_500 :{

				byte |= (GYRO_500 << 3);
 8003596:	7bbb      	ldrb	r3, [r7, #14]
 8003598:	f043 0308 	orr.w	r3, r3, #8
 800359c:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 800359e:	7bbb      	ldrb	r3, [r7, #14]
 80035a0:	461a      	mov	r2, r3
 80035a2:	211b      	movs	r1, #27
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f823 	bl	80035f0 <writeData>

				break;
 80035aa:	e016      	b.n	80035da <configMPUAccel+0x17e>
			}case GYRO_1000 :{

				byte |= (GYRO_1000 << 3);
 80035ac:	7bbb      	ldrb	r3, [r7, #14]
 80035ae:	f043 0310 	orr.w	r3, r3, #16
 80035b2:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 80035b4:	7bbb      	ldrb	r3, [r7, #14]
 80035b6:	461a      	mov	r2, r3
 80035b8:	211b      	movs	r1, #27
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f818 	bl	80035f0 <writeData>

				break;
 80035c0:	e00b      	b.n	80035da <configMPUAccel+0x17e>
			}case GYRO_2000 :{

				byte |= (GYRO_2000 << 3);
 80035c2:	7bbb      	ldrb	r3, [r7, #14]
 80035c4:	f043 0318 	orr.w	r3, r3, #24
 80035c8:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 80035ca:	7bbb      	ldrb	r3, [r7, #14]
 80035cc:	461a      	mov	r2, r3
 80035ce:	211b      	movs	r1, #27
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f80d 	bl	80035f0 <writeData>

				break;
 80035d6:	e000      	b.n	80035da <configMPUAccel+0x17e>
			}default:{
				break;
 80035d8:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1B);
 80035da:	211b      	movs	r1, #27
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f852 	bl	8003686 <readData>
 80035e2:	4603      	mov	r3, r0
 80035e4:	73bb      	strb	r3, [r7, #14]


}
 80035e6:	bf00      	nop
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop

080035f0 <writeData>:



// En esta funcion escribimos la secuencia para escritura propia del MCU
void writeData (MPUAccel_Config *ptrMPUAccel, uint8_t RA, uint8_t data){
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	70fb      	strb	r3, [r7, #3]
 80035fc:	4613      	mov	r3, r2
 80035fe:	70bb      	strb	r3, [r7, #2]
	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	695a      	ldr	r2, [r3, #20]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003612:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	4618      	mov	r0, r3
 800361a:	f001 ff17 	bl	800544c <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68d8      	ldr	r0, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	791b      	ldrb	r3, [r3, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	4619      	mov	r1, r3
 800362c:	f001 ff61 	bl	80054f2 <i2c_sendSlaveAddressRW>

	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	78fa      	ldrb	r2, [r7, #3]
 8003636:	4611      	mov	r1, r2
 8003638:	4618      	mov	r0, r3
 800363a:	f001 ff82 	bl	8005542 <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 800363e:	e000      	b.n	8003642 <writeData+0x52>
		__NOP();
 8003640:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f6      	bne.n	8003640 <writeData+0x50>
	}

	i2c_sendDataByte(ptrMPUAccel->ptrI2Chandler, data);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	78ba      	ldrb	r2, [r7, #2]
 8003658:	4611      	mov	r1, r2
 800365a:	4618      	mov	r0, r3
 800365c:	f001 ff8b 	bl	8005576 <i2c_sendDataByte>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8003660:	e000      	b.n	8003664 <writeData+0x74>
		__NOP();
 8003662:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f6      	bne.n	8003662 <writeData+0x72>
	}

	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	4618      	mov	r0, r3
 800367a:	f001 fed5 	bl	8005428 <i2c_stopTransaction>



}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <readData>:

// En esta funcion escribimos la secuencia para lectura propia del MCU
uint8_t readData (MPUAccel_Config *ptrMPUAccel, uint8_t RA){
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	460b      	mov	r3, r1
 8003690:	70fb      	strb	r3, [r7, #3]

	/* 0. Creamos una variable auxiliar para recribir el dato que leemos*/
	uint8_t auxRead = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	73fb      	strb	r3, [r7, #15]

	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036a8:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f001 fecc 	bl	800544c <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68d8      	ldr	r0, [r3, #12]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	791b      	ldrb	r3, [r3, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	4619      	mov	r1, r3
 80036c2:	f001 ff16 	bl	80054f2 <i2c_sendSlaveAddressRW>

	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	4611      	mov	r1, r2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f001 ff37 	bl	8005542 <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80036d4:	e000      	b.n	80036d8 <readData+0x52>
		__NOP();
 80036d6:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f6      	bne.n	80036d6 <readData+0x50>
	}

	// Comenzamos el reestar
	i2c_reStartTransaction(ptrMPUAccel->ptrI2Chandler);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f001 fed2 	bl	8005496 <i2c_reStartTransaction>

	// Ya dentro de la anterior funcion esta la espera a que comience el bit de start
	//Volvemos a mandar el Address con el bit de read (1)
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_READ_DATA);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68d8      	ldr	r0, [r3, #12]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	791b      	ldrb	r3, [r3, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	4619      	mov	r1, r3
 8003700:	f001 fef7 	bl	80054f2 <i2c_sendSlaveAddressRW>

	// Mandamos el noAcknowledge despues de recibir el dato respectivo
	i2c_sendNoAck(ptrMPUAccel->ptrI2Chandler);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	4618      	mov	r0, r3
 800370a:	f001 fee0 	bl	80054ce <i2c_sendNoAck>

	// Paramos la transacción
	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4618      	mov	r0, r3
 8003714:	f001 fe88 	bl	8005428 <i2c_stopTransaction>

	auxRead = i2c_readDataByte(ptrMPUAccel->ptrI2Chandler);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4618      	mov	r0, r3
 800371e:	f001 ff44 	bl	80055aa <i2c_readDataByte>
 8003722:	4603      	mov	r3, r0
 8003724:	73fb      	strb	r3, [r7, #15]

	return auxRead;
 8003726:	7bfb      	ldrb	r3, [r7, #15]
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <WHOIAM>:


}

//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Config *ptrMPUAccel){
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

	uint8_t whoami = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 800373c:	2300      	movs	r3, #0
 800373e:	73bb      	strb	r3, [r7, #14]

	//leemos el registro 0x75 correspondiente
	whoami = readData(ptrMPUAccel, 0x75);
 8003740:	2175      	movs	r1, #117	; 0x75
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff ff9f 	bl	8003686 <readData>
 8003748:	4603      	mov	r3, r0
 800374a:	73fb      	strb	r3, [r7, #15]

	// verificamos la transacción

	whoami &= ~(129);
 800374c:	7bfb      	ldrb	r3, [r7, #15]
 800374e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8003752:	73fb      	strb	r3, [r7, #15]

	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8003754:	7bfb      	ldrb	r3, [r7, #15]
 8003756:	085b      	lsrs	r3, r3, #1
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	bf14      	ite	ne
 800375e:	2301      	movne	r3, #1
 8003760:	2300      	moveq	r3, #0
 8003762:	b2db      	uxtb	r3, r3
 8003764:	73bb      	strb	r3, [r7, #14]

	return rdy;
 8003766:	7bbb      	ldrb	r3, [r7, #14]

}
 8003768:	4618      	mov	r0, r3
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <readGyro_Z>:

	return GYROY_R;

}

float readGyro_Z  (MPUAccel_Config *ptrMPUAccel){
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t  GYROZ_H  = 0;
 8003778:	2300      	movs	r3, #0
 800377a:	81fb      	strh	r3, [r7, #14]
	int16_t  GYROZ_L  = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	81bb      	strh	r3, [r7, #12]
	int16_t  GYROZ    = 0;
 8003780:	2300      	movs	r3, #0
 8003782:	817b      	strh	r3, [r7, #10]
	double   GYROZ_R   = 0;
 8003784:	f04f 0200 	mov.w	r2, #0
 8003788:	f04f 0300 	mov.w	r3, #0
 800378c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x47 y 0x48 respectivamente para el eje Z
	GYROZ_H = readData(ptrMPUAccel, 0x47);
 8003790:	2147      	movs	r1, #71	; 0x47
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff ff77 	bl	8003686 <readData>
 8003798:	4603      	mov	r3, r0
 800379a:	81fb      	strh	r3, [r7, #14]
	GYROZ_L = readData(ptrMPUAccel, 0x48);
 800379c:	2148      	movs	r1, #72	; 0x48
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f7ff ff71 	bl	8003686 <readData>
 80037a4:	4603      	mov	r3, r0
 80037a6:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROZ = (GYROZ_H << 8) | (GYROZ_L);
 80037a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ac:	021b      	lsls	r3, r3, #8
 80037ae:	b21a      	sxth	r2, r3
 80037b0:	89bb      	ldrh	r3, [r7, #12]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROZ por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d846      	bhi.n	800384c <readGyro_Z+0xdc>
 80037be:	a201      	add	r2, pc, #4	; (adr r2, 80037c4 <readGyro_Z+0x54>)
 80037c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c4:	080037d5 	.word	0x080037d5
 80037c8:	080037f3 	.word	0x080037f3
 80037cc:	08003811 	.word	0x08003811
 80037d0:	0800382f 	.word	0x0800382f
		case GYRO_250 :{

			GYROZ_R = GYROZ / (double) GYRO_250_SENS ;
 80037d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7fc feab 	bl	8000534 <__aeabi_i2d>
 80037de:	a325      	add	r3, pc, #148	; (adr r3, 8003874 <readGyro_Z+0x104>)
 80037e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e4:	f7fd f83a 	bl	800085c <__aeabi_ddiv>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80037f0:	e02d      	b.n	800384e <readGyro_Z+0xde>
		}case GYRO_500 :{

			GYROZ_R = GYROZ /  (double) GYRO_500_SENS ;
 80037f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7fc fe9c 	bl	8000534 <__aeabi_i2d>
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	4b19      	ldr	r3, [pc, #100]	; (8003868 <readGyro_Z+0xf8>)
 8003802:	f7fd f82b 	bl	800085c <__aeabi_ddiv>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800380e:	e01e      	b.n	800384e <readGyro_Z+0xde>
		}case GYRO_1000 :{

			GYROZ_R = GYROZ / (double)  GYRO_1000_SENS;
 8003810:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fc fe8d 	bl	8000534 <__aeabi_i2d>
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	4b13      	ldr	r3, [pc, #76]	; (800386c <readGyro_Z+0xfc>)
 8003820:	f7fd f81c 	bl	800085c <__aeabi_ddiv>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800382c:	e00f      	b.n	800384e <readGyro_Z+0xde>
		}case GYRO_2000 :{

			GYROZ_R = GYROZ / (double) GYRO_2000_SENS;
 800382e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fc fe7e 	bl	8000534 <__aeabi_i2d>
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <readGyro_Z+0x100>)
 800383e:	f7fd f80d 	bl	800085c <__aeabi_ddiv>
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800384a:	e000      	b.n	800384e <readGyro_Z+0xde>
		}default:{
			break;
 800384c:	bf00      	nop
		}

	}

	return GYROZ_R;
 800384e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003852:	f7fd f9d1 	bl	8000bf8 <__aeabi_d2f>
 8003856:	4603      	mov	r3, r0
 8003858:	ee07 3a90 	vmov	s15, r3

}
 800385c:	eeb0 0a67 	vmov.f32	s0, s15
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40508000 	.word	0x40508000
 800386c:	40408000 	.word	0x40408000
 8003870:	40300000 	.word	0x40300000
 8003874:	00000000 	.word	0x00000000
 8003878:	40606000 	.word	0x40606000

0800387c <pwm_Config>:

uint16_t periodo = 0;


/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM1){
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a6c      	ldr	r2, [pc, #432]	; (8003a3c <pwm_Config+0x1c0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d106      	bne.n	800389c <pwm_Config+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 800388e:	4b6c      	ldr	r3, [pc, #432]	; (8003a40 <pwm_Config+0x1c4>)
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	4a6b      	ldr	r2, [pc, #428]	; (8003a40 <pwm_Config+0x1c4>)
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	6453      	str	r3, [r2, #68]	; 0x44
 800389a:	e030      	b.n	80038fe <pwm_Config+0x82>

	}else if(ptrPwmHandler->ptrTIMx == TIM2){
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a4:	d106      	bne.n	80038b4 <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80038a6:	4b66      	ldr	r3, [pc, #408]	; (8003a40 <pwm_Config+0x1c4>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a65      	ldr	r2, [pc, #404]	; (8003a40 <pwm_Config+0x1c4>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	e024      	b.n	80038fe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a62      	ldr	r2, [pc, #392]	; (8003a44 <pwm_Config+0x1c8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d106      	bne.n	80038cc <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80038be:	4b60      	ldr	r3, [pc, #384]	; (8003a40 <pwm_Config+0x1c4>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	4a5f      	ldr	r2, [pc, #380]	; (8003a40 <pwm_Config+0x1c4>)
 80038c4:	f043 0302 	orr.w	r3, r3, #2
 80038c8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ca:	e018      	b.n	80038fe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a5d      	ldr	r2, [pc, #372]	; (8003a48 <pwm_Config+0x1cc>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d106      	bne.n	80038e4 <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80038d6:	4b5a      	ldr	r3, [pc, #360]	; (8003a40 <pwm_Config+0x1c4>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	4a59      	ldr	r2, [pc, #356]	; (8003a40 <pwm_Config+0x1c4>)
 80038dc:	f043 0304 	orr.w	r3, r3, #4
 80038e0:	6413      	str	r3, [r2, #64]	; 0x40
 80038e2:	e00c      	b.n	80038fe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a58      	ldr	r2, [pc, #352]	; (8003a4c <pwm_Config+0x1d0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d106      	bne.n	80038fc <pwm_Config+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 80038ee:	4b54      	ldr	r3, [pc, #336]	; (8003a40 <pwm_Config+0x1c4>)
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	4a53      	ldr	r2, [pc, #332]	; (8003a40 <pwm_Config+0x1c4>)
 80038f4:	f043 0308 	orr.w	r3, r3, #8
 80038f8:	6413      	str	r3, [r2, #64]	; 0x40
 80038fa:	e000      	b.n	80038fe <pwm_Config+0x82>
	}
	else{
		__NOP();
 80038fc:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrPwmHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800390c:	601a      	str	r2, [r3, #0]



	// preguntamos si se estan usando optoacopladores

	if(ptrPwmHandler->config.optocoupler == PWM_DISABLE_OPTOCOUPLER){
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	7d5b      	ldrb	r3, [r3, #21]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d106      	bne.n	8003924 <pwm_Config+0xa8>
		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f8ac 	bl	8003a74 <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycle(ptrPwmHandler);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f9c3 	bl	8003ca8 <setDuttyCycle>
 8003922:	e005      	b.n	8003930 <pwm_Config+0xb4>
	}else{

		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f000 f8a5 	bl	8003a74 <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycleAfOpt(ptrPwmHandler);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fa94 	bl	8003e58 <setDuttyCycleAfOpt>
	}

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0210 	bic.w	r2, r2, #16
 800393e:	601a      	str	r2, [r3, #0]


	ptrPwmHandler->ptrTIMx->CNT = 0;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2200      	movs	r2, #0
 8003946:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Además, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y además activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx será recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	791b      	ldrb	r3, [r3, #4]
 800394c:	2b03      	cmp	r3, #3
 800394e:	d86f      	bhi.n	8003a30 <pwm_Config+0x1b4>
 8003950:	a201      	add	r2, pc, #4	; (adr r2, 8003958 <pwm_Config+0xdc>)
 8003952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003956:	bf00      	nop
 8003958:	08003969 	.word	0x08003969
 800395c:	0800399b 	.word	0x0800399b
 8003960:	080039cd 	.word	0x080039cd
 8003964:	080039ff 	.word	0x080039ff
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	699a      	ldr	r2, [r3, #24]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0203 	bic.w	r2, r2, #3
 8003976:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	699a      	ldr	r2, [r3, #24]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003986:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	699a      	ldr	r2, [r3, #24]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0208 	orr.w	r2, r2, #8
 8003996:	619a      	str	r2, [r3, #24]


		break;
 8003998:	e04b      	b.n	8003a32 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC2S;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699a      	ldr	r2, [r3, #24]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039a8:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	699a      	ldr	r2, [r3, #24]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80039b8:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699a      	ldr	r2, [r3, #24]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039c8:	619a      	str	r2, [r3, #24]

		break;
 80039ca:	e032      	b.n	8003a32 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_3:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69da      	ldr	r2, [r3, #28]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0203 	bic.w	r2, r2, #3
 80039da:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	69da      	ldr	r2, [r3, #28]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80039ea:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	69da      	ldr	r2, [r3, #28]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f042 0208 	orr.w	r2, r2, #8
 80039fa:	61da      	str	r2, [r3, #28]

		break;
 80039fc:	e019      	b.n	8003a32 <pwm_Config+0x1b6>
	}
	case PWM_CHANNEL_4:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	69da      	ldr	r2, [r3, #28]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a0c:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	69da      	ldr	r2, [r3, #28]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8003a1c:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69da      	ldr	r2, [r3, #28]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a2c:	61da      	str	r2, [r3, #28]

		break;
 8003a2e:	e000      	b.n	8003a32 <pwm_Config+0x1b6>
	}

	default:{
		break;
 8003a30:	bf00      	nop
	}// fin del switch-case




}
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40010000 	.word	0x40010000
 8003a40:	40023800 	.word	0x40023800
 8003a44:	40000400 	.word	0x40000400
 8003a48:	40000800 	.word	0x40000800
 8003a4c:	40000c00 	.word	0x40000c00

08003a50 <startPwmSignal>:

/* Función para activar el Timer y activar todo el módulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	601a      	str	r2, [r3, #0]

}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor límite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]

	uint32_t speed   = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28

	speed = ptrPwmHandler->config.prescaler;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del ARR, el cual es el límite de incrementos del Timer
	// antes de hacer un update y reload.


	if((speed == PWM_SPEED_16MHz_10us )
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2ba0      	cmp	r3, #160	; 0xa0
 8003a94:	d022      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_20MHz_10us)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2bc8      	cmp	r3, #200	; 0xc8
 8003a9a:	d01f      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_30MHz_10us)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003aa2:	d01b      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_40MHz_10us)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003aaa:	d017      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_50MHz_10us)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003ab2:	d013      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_60MHz_10us)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003aba:	d00f      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_70MHz_10us)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8003ac2:	d00b      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_80MHz_10us)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003aca:	d007      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_90MHz_10us)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003ad2:	d003      	beq.n	8003adc <setFrequency+0x68>
     ||(speed == PWM_SPEED_100MHz_10us)){
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ada:	d111      	bne.n	8003b00 <setFrequency+0x8c>

		periodo = ptrPwmHandler->config.periodo * 1000 ;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	899b      	ldrh	r3, [r3, #12]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	0152      	lsls	r2, r2, #5
 8003ae4:	1ad2      	subs	r2, r2, r3
 8003ae6:	0092      	lsls	r2, r2, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	4b68      	ldr	r3, [pc, #416]	; (8003c90 <setFrequency+0x21c>)
 8003af0:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003af2:	4b67      	ldr	r3, [pc, #412]	; (8003c90 <setFrequency+0x21c>)
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	1e5a      	subs	r2, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003afe:	e0c0      	b.n	8003c82 <setFrequency+0x20e>


	}else if ((speed == PWM_SPEED_16MHz_10us )
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2ba0      	cmp	r3, #160	; 0xa0
 8003b04:	d022      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_20MHz_10us)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2bc8      	cmp	r3, #200	; 0xc8
 8003b0a:	d01f      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_30MHz_10us)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003b12:	d01b      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_40MHz_10us)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003b1a:	d017      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_50MHz_10us)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b22:	d013      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_60MHz_10us)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003b2a:	d00f      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_70MHz_10us)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8003b32:	d00b      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_80MHz_10us)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003b3a:	d007      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_90MHz_10us)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003b42:	d003      	beq.n	8003b4c <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_100MHz_10us)){
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b4a:	d114      	bne.n	8003b76 <setFrequency+0x102>

		periodo = ptrPwmHandler->config.periodo * 100 ;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	899b      	ldrh	r3, [r3, #12]
 8003b50:	461a      	mov	r2, r3
 8003b52:	0092      	lsls	r2, r2, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	461a      	mov	r2, r3
 8003b58:	0091      	lsls	r1, r2, #2
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	4b4a      	ldr	r3, [pc, #296]	; (8003c90 <setFrequency+0x21c>)
 8003b66:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003b68:	4b49      	ldr	r3, [pc, #292]	; (8003c90 <setFrequency+0x21c>)
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	1e5a      	subs	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b74:	e085      	b.n	8003c82 <setFrequency+0x20e>

	}else if ((speed == PWM_SPEED_16MHz_100us )
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003b7c:	d029      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_20MHz_100us)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003b84:	d025      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_30MHz_100us)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d020      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_40MHz_100us)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003b96:	d01c      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_50MHz_100us)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d017      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_60MHz_100us)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f241 7270 	movw	r2, #6000	; 0x1770
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d012      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_70MHz_100us)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d00d      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_80MHz_100us)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003bbc:	d009      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_90MHz_100us)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f242 3228 	movw	r2, #9000	; 0x2328
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d004      	beq.n	8003bd2 <setFrequency+0x15e>
		   || (speed == PWM_SPEED_100MHz_100us)){
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f242 7210 	movw	r2, #10000	; 0x2710
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d10f      	bne.n	8003bf2 <setFrequency+0x17e>

		periodo = ptrPwmHandler->config.periodo * 10   ;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	899b      	ldrh	r3, [r3, #12]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	0092      	lsls	r2, r2, #2
 8003bda:	4413      	add	r3, r2
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	4b2b      	ldr	r3, [pc, #172]	; (8003c90 <setFrequency+0x21c>)
 8003be2:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003be4:	4b2a      	ldr	r3, [pc, #168]	; (8003c90 <setFrequency+0x21c>)
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	1e5a      	subs	r2, r3, #1
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	62da      	str	r2, [r3, #44]	; 0x2c
 8003bf0:	e047      	b.n	8003c82 <setFrequency+0x20e>



	}else if ((speed == PWM_SPEED_16MHz_1ms)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8003bf8:	d028      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_20MHz_1ms)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d023      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_30MHz_1ms)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f247 5230 	movw	r2, #30000	; 0x7530
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d01e      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_40MHz_1ms)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f649 4240 	movw	r2, #40000	; 0x9c40
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d019      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_50MHz_1ms)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d014      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_60MHz_1ms)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00f      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_70MHz_1ms)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4a19      	ldr	r2, [pc, #100]	; (8003c94 <setFrequency+0x220>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d00b      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_80MHz_1ms)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4a18      	ldr	r2, [pc, #96]	; (8003c98 <setFrequency+0x224>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d007      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_90MHz_1ms)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4a17      	ldr	r2, [pc, #92]	; (8003c9c <setFrequency+0x228>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d003      	beq.n	8003c4c <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_100MHz_1ms)){
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4a16      	ldr	r2, [pc, #88]	; (8003ca0 <setFrequency+0x22c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d10a      	bne.n	8003c62 <setFrequency+0x1ee>

		periodo = ptrPwmHandler->config.periodo;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	899a      	ldrh	r2, [r3, #12]
 8003c50:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <setFrequency+0x21c>)
 8003c52:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003c54:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <setFrequency+0x21c>)
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	1e5a      	subs	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c60:	e00f      	b.n	8003c82 <setFrequency+0x20e>

	}else{
		periodo = ptrPwmHandler->config.periodo / 20;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	899b      	ldrh	r3, [r3, #12]
 8003c66:	4a0f      	ldr	r2, [pc, #60]	; (8003ca4 <setFrequency+0x230>)
 8003c68:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	4b07      	ldr	r3, [pc, #28]	; (8003c90 <setFrequency+0x21c>)
 8003c72:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <setFrequency+0x21c>)
 8003c76:	881b      	ldrh	r3, [r3, #0]
 8003c78:	1e5a      	subs	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	20000480 	.word	0x20000480
 8003c94:	00011170 	.word	0x00011170
 8003c98:	00013880 	.word	0x00013880
 8003c9c:	00015f90 	.word	0x00015f90
 8003ca0:	000186a0 	.word	0x000186a0
 8003ca4:	cccccccd 	.word	0xcccccccd

08003ca8 <setDuttyCycle>:
	// Llamamos a la fucnión que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 8003ca8:	b590      	push	{r4, r7, lr}
 8003caa:	b08b      	sub	sp, #44	; 0x2c
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	791b      	ldrb	r3, [r3, #4]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	f200 80c3 	bhi.w	8003e40 <setDuttyCycle+0x198>
 8003cba:	a201      	add	r2, pc, #4	; (adr r2, 8003cc0 <setDuttyCycle+0x18>)
 8003cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc0:	08003cd1 	.word	0x08003cd1
 8003cc4:	08003d2d 	.word	0x08003d2d
 8003cc8:	08003d89 	.word	0x08003d89
 8003ccc:	08003de5 	.word	0x08003de5
	case PWM_CHANNEL_1:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003cd6:	4b5d      	ldr	r3, [pc, #372]	; (8003e4c <setDuttyCycle+0x1a4>)
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	ee07 3a90 	vmov	s15, r3
 8003cde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ce6:	ee17 0a90 	vmov	r0, s15
 8003cea:	f7fc fc35 	bl	8000558 <__aeabi_f2d>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 -1;
 8003cf6:	f04f 0200 	mov.w	r2, #0
 8003cfa:	4b55      	ldr	r3, [pc, #340]	; (8003e50 <setDuttyCycle+0x1a8>)
 8003cfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d00:	f7fc fdac 	bl	800085c <__aeabi_ddiv>
 8003d04:	4602      	mov	r2, r0
 8003d06:	460b      	mov	r3, r1
 8003d08:	4610      	mov	r0, r2
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	4b50      	ldr	r3, [pc, #320]	; (8003e54 <setDuttyCycle+0x1ac>)
 8003d12:	f7fc fac1 	bl	8000298 <__aeabi_dsub>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4610      	mov	r0, r2
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681c      	ldr	r4, [r3, #0]
 8003d22:	f7fc ff49 	bl	8000bb8 <__aeabi_d2uiz>
 8003d26:	4603      	mov	r3, r0
 8003d28:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8003d2a:	e08a      	b.n	8003e42 <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_2:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	ed93 7a04 	vldr	s14, [r3, #16]
 8003d32:	4b46      	ldr	r3, [pc, #280]	; (8003e4c <setDuttyCycle+0x1a4>)
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	ee07 3a90 	vmov	s15, r3
 8003d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d42:	ee17 0a90 	vmov	r0, s15
 8003d46:	f7fc fc07 	bl	8000558 <__aeabi_f2d>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 -1;
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	4b3e      	ldr	r3, [pc, #248]	; (8003e50 <setDuttyCycle+0x1a8>)
 8003d58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d5c:	f7fc fd7e 	bl	800085c <__aeabi_ddiv>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	4610      	mov	r0, r2
 8003d66:	4619      	mov	r1, r3
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	4b39      	ldr	r3, [pc, #228]	; (8003e54 <setDuttyCycle+0x1ac>)
 8003d6e:	f7fc fa93 	bl	8000298 <__aeabi_dsub>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	4610      	mov	r0, r2
 8003d78:	4619      	mov	r1, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681c      	ldr	r4, [r3, #0]
 8003d7e:	f7fc ff1b 	bl	8000bb8 <__aeabi_d2uiz>
 8003d82:	4603      	mov	r3, r0
 8003d84:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8003d86:	e05c      	b.n	8003e42 <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_3:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	ed93 7a04 	vldr	s14, [r3, #16]
 8003d8e:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <setDuttyCycle+0x1a4>)
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	ee07 3a90 	vmov	s15, r3
 8003d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d9e:	ee17 0a90 	vmov	r0, s15
 8003da2:	f7fc fbd9 	bl	8000558 <__aeabi_f2d>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 -1;
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	4b27      	ldr	r3, [pc, #156]	; (8003e50 <setDuttyCycle+0x1a8>)
 8003db4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003db8:	f7fc fd50 	bl	800085c <__aeabi_ddiv>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	4b22      	ldr	r3, [pc, #136]	; (8003e54 <setDuttyCycle+0x1ac>)
 8003dca:	f7fc fa65 	bl	8000298 <__aeabi_dsub>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	4610      	mov	r0, r2
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681c      	ldr	r4, [r3, #0]
 8003dda:	f7fc feed 	bl	8000bb8 <__aeabi_d2uiz>
 8003dde:	4603      	mov	r3, r0
 8003de0:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8003de2:	e02e      	b.n	8003e42 <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_4:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	ed93 7a04 	vldr	s14, [r3, #16]
 8003dea:	4b18      	ldr	r3, [pc, #96]	; (8003e4c <setDuttyCycle+0x1a4>)
 8003dec:	881b      	ldrh	r3, [r3, #0]
 8003dee:	ee07 3a90 	vmov	s15, r3
 8003df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dfa:	ee17 0a90 	vmov	r0, s15
 8003dfe:	f7fc fbab 	bl	8000558 <__aeabi_f2d>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 -1;
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	4b10      	ldr	r3, [pc, #64]	; (8003e50 <setDuttyCycle+0x1a8>)
 8003e10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003e14:	f7fc fd22 	bl	800085c <__aeabi_ddiv>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4619      	mov	r1, r3
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <setDuttyCycle+0x1ac>)
 8003e26:	f7fc fa37 	bl	8000298 <__aeabi_dsub>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	4610      	mov	r0, r2
 8003e30:	4619      	mov	r1, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681c      	ldr	r4, [r3, #0]
 8003e36:	f7fc febf 	bl	8000bb8 <__aeabi_d2uiz>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8003e3e:	e000      	b.n	8003e42 <setDuttyCycle+0x19a>
	}

	default:{
		break;
 8003e40:	bf00      	nop
	}

	}// fin del switch-case

}
 8003e42:	bf00      	nop
 8003e44:	372c      	adds	r7, #44	; 0x2c
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd90      	pop	{r4, r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20000480 	.word	0x20000480
 8003e50:	40590000 	.word	0x40590000
 8003e54:	3ff00000 	.word	0x3ff00000

08003e58 <setDuttyCycleAfOpt>:


void setDuttyCycleAfOpt(PWM_Handler_t *ptrPwmHandler){
 8003e58:	b590      	push	{r4, r7, lr}
 8003e5a:	b08b      	sub	sp, #44	; 0x2c
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	791b      	ldrb	r3, [r3, #4]
 8003e64:	2b03      	cmp	r3, #3
 8003e66:	f200 80d3 	bhi.w	8004010 <setDuttyCycleAfOpt+0x1b8>
 8003e6a:	a201      	add	r2, pc, #4	; (adr r2, 8003e70 <setDuttyCycleAfOpt+0x18>)
 8003e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e70:	08003e81 	.word	0x08003e81
 8003e74:	08003ee5 	.word	0x08003ee5
 8003e78:	08003f49 	.word	0x08003f49
 8003e7c:	08003fad 	.word	0x08003fad
	case PWM_CHANNEL_1:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	edd3 7a04 	vldr	s15, [r3, #16]
 8003e86:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800401c <setDuttyCycleAfOpt+0x1c4>
 8003e8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e8e:	4b64      	ldr	r3, [pc, #400]	; (8004020 <setDuttyCycleAfOpt+0x1c8>)
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	ee07 3a90 	vmov	s15, r3
 8003e96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e9e:	ee17 0a90 	vmov	r0, s15
 8003ea2:	f7fc fb59 	bl	8000558 <__aeabi_f2d>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 - 1 ;
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	4b5c      	ldr	r3, [pc, #368]	; (8004024 <setDuttyCycleAfOpt+0x1cc>)
 8003eb4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003eb8:	f7fc fcd0 	bl	800085c <__aeabi_ddiv>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	4b57      	ldr	r3, [pc, #348]	; (8004028 <setDuttyCycleAfOpt+0x1d0>)
 8003eca:	f7fc f9e5 	bl	8000298 <__aeabi_dsub>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681c      	ldr	r4, [r3, #0]
 8003eda:	f7fc fe6d 	bl	8000bb8 <__aeabi_d2uiz>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8003ee2:	e096      	b.n	8004012 <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_2:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	edd3 7a04 	vldr	s15, [r3, #16]
 8003eea:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800401c <setDuttyCycleAfOpt+0x1c4>
 8003eee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ef2:	4b4b      	ldr	r3, [pc, #300]	; (8004020 <setDuttyCycleAfOpt+0x1c8>)
 8003ef4:	881b      	ldrh	r3, [r3, #0]
 8003ef6:	ee07 3a90 	vmov	s15, r3
 8003efa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f02:	ee17 0a90 	vmov	r0, s15
 8003f06:	f7fc fb27 	bl	8000558 <__aeabi_f2d>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 - 1;
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	4b43      	ldr	r3, [pc, #268]	; (8004024 <setDuttyCycleAfOpt+0x1cc>)
 8003f18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f1c:	f7fc fc9e 	bl	800085c <__aeabi_ddiv>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4610      	mov	r0, r2
 8003f26:	4619      	mov	r1, r3
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	4b3e      	ldr	r3, [pc, #248]	; (8004028 <setDuttyCycleAfOpt+0x1d0>)
 8003f2e:	f7fc f9b3 	bl	8000298 <__aeabi_dsub>
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	4610      	mov	r0, r2
 8003f38:	4619      	mov	r1, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681c      	ldr	r4, [r3, #0]
 8003f3e:	f7fc fe3b 	bl	8000bb8 <__aeabi_d2uiz>
 8003f42:	4603      	mov	r3, r0
 8003f44:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8003f46:	e064      	b.n	8004012 <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_3:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	edd3 7a04 	vldr	s15, [r3, #16]
 8003f4e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800401c <setDuttyCycleAfOpt+0x1c4>
 8003f52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f56:	4b32      	ldr	r3, [pc, #200]	; (8004020 <setDuttyCycleAfOpt+0x1c8>)
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f66:	ee17 0a90 	vmov	r0, s15
 8003f6a:	f7fc faf5 	bl	8000558 <__aeabi_f2d>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 - 1;
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	4b2a      	ldr	r3, [pc, #168]	; (8004024 <setDuttyCycleAfOpt+0x1cc>)
 8003f7c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003f80:	f7fc fc6c 	bl	800085c <__aeabi_ddiv>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4610      	mov	r0, r2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	4b25      	ldr	r3, [pc, #148]	; (8004028 <setDuttyCycleAfOpt+0x1d0>)
 8003f92:	f7fc f981 	bl	8000298 <__aeabi_dsub>
 8003f96:	4602      	mov	r2, r0
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681c      	ldr	r4, [r3, #0]
 8003fa2:	f7fc fe09 	bl	8000bb8 <__aeabi_d2uiz>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8003faa:	e032      	b.n	8004012 <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_4:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	edd3 7a04 	vldr	s15, [r3, #16]
 8003fb2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800401c <setDuttyCycleAfOpt+0x1c4>
 8003fb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fba:	4b19      	ldr	r3, [pc, #100]	; (8004020 <setDuttyCycleAfOpt+0x1c8>)
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fca:	ee17 0a90 	vmov	r0, s15
 8003fce:	f7fc fac3 	bl	8000558 <__aeabi_f2d>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 - 1;
 8003fda:	f04f 0200 	mov.w	r2, #0
 8003fde:	4b11      	ldr	r3, [pc, #68]	; (8004024 <setDuttyCycleAfOpt+0x1cc>)
 8003fe0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003fe4:	f7fc fc3a 	bl	800085c <__aeabi_ddiv>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4610      	mov	r0, r2
 8003fee:	4619      	mov	r1, r3
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <setDuttyCycleAfOpt+0x1d0>)
 8003ff6:	f7fc f94f 	bl	8000298 <__aeabi_dsub>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4610      	mov	r0, r2
 8004000:	4619      	mov	r1, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681c      	ldr	r4, [r3, #0]
 8004006:	f7fc fdd7 	bl	8000bb8 <__aeabi_d2uiz>
 800400a:	4603      	mov	r3, r0
 800400c:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 800400e:	e000      	b.n	8004012 <setDuttyCycleAfOpt+0x1ba>
	}

	default:{
		break;
 8004010:	bf00      	nop
	}

	}// fin del switch-case


}
 8004012:	bf00      	nop
 8004014:	372c      	adds	r7, #44	; 0x2c
 8004016:	46bd      	mov	sp, r7
 8004018:	bd90      	pop	{r4, r7, pc}
 800401a:	bf00      	nop
 800401c:	42c80000 	.word	0x42c80000
 8004020:	20000480 	.word	0x20000480
 8004024:	40590000 	.word	0x40590000
 8004028:	3ff00000 	.word	0x3ff00000

0800402c <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 8004036:	4b92      	ldr	r3, [pc, #584]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a91      	ldr	r2, [pc, #580]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800403c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004040:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8004042:	4b8f      	ldr	r3, [pc, #572]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004044:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004048:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 800404a:	4b8e      	ldr	r3, [pc, #568]	; (8004284 <RCC_enableMaxFrequencies+0x258>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a8d      	ldr	r2, [pc, #564]	; (8004284 <RCC_enableMaxFrequencies+0x258>)
 8004050:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004054:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 8004056:	4b8a      	ldr	r3, [pc, #552]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4a89      	ldr	r2, [pc, #548]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800405c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004060:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	2b08      	cmp	r3, #8
 8004066:	f200 82fc 	bhi.w	8004662 <RCC_enableMaxFrequencies+0x636>
 800406a:	a201      	add	r2, pc, #4	; (adr r2, 8004070 <RCC_enableMaxFrequencies+0x44>)
 800406c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004070:	08004095 	.word	0x08004095
 8004074:	08004137 	.word	0x08004137
 8004078:	080041d9 	.word	0x080041d9
 800407c:	0800428d 	.word	0x0800428d
 8004080:	0800432f 	.word	0x0800432f
 8004084:	080043d1 	.word	0x080043d1
 8004088:	0800447d 	.word	0x0800447d
 800408c:	0800451f 	.word	0x0800451f
 8004090:	080045c1 	.word	0x080045c1
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004094:	4b7a      	ldr	r3, [pc, #488]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	4a79      	ldr	r2, [pc, #484]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800409a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800409e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80040a0:	4b77      	ldr	r3, [pc, #476]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	4a76      	ldr	r2, [pc, #472]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040a6:	f043 0310 	orr.w	r3, r3, #16
 80040aa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80040ac:	4b74      	ldr	r3, [pc, #464]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a73      	ldr	r2, [pc, #460]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040b2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80040b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ba:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 80040bc:	4b70      	ldr	r3, [pc, #448]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a6f      	ldr	r2, [pc, #444]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040c2:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80040c6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80040c8:	4b6d      	ldr	r3, [pc, #436]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	4a6c      	ldr	r2, [pc, #432]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040ce:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80040d2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 80040d4:	4b6a      	ldr	r3, [pc, #424]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	4a69      	ldr	r2, [pc, #420]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040de:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80040e0:	4b67      	ldr	r3, [pc, #412]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	4a66      	ldr	r2, [pc, #408]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ea:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80040ec:	4b64      	ldr	r3, [pc, #400]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	4a63      	ldr	r2, [pc, #396]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040f6:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 80040f8:	4b61      	ldr	r3, [pc, #388]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	4a60      	ldr	r2, [pc, #384]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80040fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004102:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004104:	4b5e      	ldr	r3, [pc, #376]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a5d      	ldr	r2, [pc, #372]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800410a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800410e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004110:	e000      	b.n	8004114 <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 8004112:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004114:	4b5a      	ldr	r3, [pc, #360]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f8      	beq.n	8004112 <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004120:	4b59      	ldr	r3, [pc, #356]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a58      	ldr	r2, [pc, #352]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004126:	f023 030f 	bic.w	r3, r3, #15
 800412a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 800412c:	4b56      	ldr	r3, [pc, #344]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 800412e:	4a56      	ldr	r2, [pc, #344]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6013      	str	r3, [r2, #0]

			break;
 8004134:	e296      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004136:	4b52      	ldr	r3, [pc, #328]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	4a51      	ldr	r2, [pc, #324]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800413c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004140:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004142:	4b4f      	ldr	r3, [pc, #316]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	4a4e      	ldr	r2, [pc, #312]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004148:	f043 0310 	orr.w	r3, r3, #16
 800414c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800414e:	4b4c      	ldr	r3, [pc, #304]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4a4b      	ldr	r2, [pc, #300]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004154:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004158:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800415c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 800415e:	4b48      	ldr	r3, [pc, #288]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	4a47      	ldr	r2, [pc, #284]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004164:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8004168:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800416a:	4b45      	ldr	r3, [pc, #276]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	4a44      	ldr	r2, [pc, #272]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004170:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004174:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 8004176:	4b42      	ldr	r3, [pc, #264]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4a41      	ldr	r2, [pc, #260]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800417c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004180:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004182:	4b3f      	ldr	r3, [pc, #252]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	4a3e      	ldr	r2, [pc, #248]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800418c:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800418e:	4b3c      	ldr	r3, [pc, #240]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	4a3b      	ldr	r2, [pc, #236]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004194:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004198:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 800419a:	4b39      	ldr	r3, [pc, #228]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	4a38      	ldr	r2, [pc, #224]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041a4:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80041a6:	4b36      	ldr	r3, [pc, #216]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a35      	ldr	r2, [pc, #212]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041b0:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80041b2:	e000      	b.n	80041b6 <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 80041b4:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80041b6:	4b32      	ldr	r3, [pc, #200]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0f8      	beq.n	80041b4 <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80041c2:	4b31      	ldr	r3, [pc, #196]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a30      	ldr	r2, [pc, #192]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 80041c8:	f023 030f 	bic.w	r3, r3, #15
 80041cc:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 80041ce:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 80041d0:	4a2d      	ldr	r2, [pc, #180]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6013      	str	r3, [r2, #0]

			break;
 80041d6:	e245      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80041d8:	4b29      	ldr	r3, [pc, #164]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	4a28      	ldr	r2, [pc, #160]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041e2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80041e4:	4b26      	ldr	r3, [pc, #152]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	4a25      	ldr	r2, [pc, #148]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041ea:	f043 0310 	orr.w	r3, r3, #16
 80041ee:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80041f0:	4b23      	ldr	r3, [pc, #140]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a22      	ldr	r2, [pc, #136]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 80041f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80041fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041fe:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8004200:	4b1f      	ldr	r3, [pc, #124]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	4a1e      	ldr	r2, [pc, #120]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004206:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 800420a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800420c:	4b1c      	ldr	r3, [pc, #112]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4a1b      	ldr	r2, [pc, #108]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004212:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004216:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8004218:	4b19      	ldr	r3, [pc, #100]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4a18      	ldr	r2, [pc, #96]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800421e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004222:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004224:	4b16      	ldr	r3, [pc, #88]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	4a15      	ldr	r2, [pc, #84]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800422a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800422e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004230:	4b13      	ldr	r3, [pc, #76]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	4a12      	ldr	r2, [pc, #72]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004236:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800423a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 800423c:	4b10      	ldr	r3, [pc, #64]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	4a0f      	ldr	r2, [pc, #60]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 8004242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004246:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004248:	4b0d      	ldr	r3, [pc, #52]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a0c      	ldr	r2, [pc, #48]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800424e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004252:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004254:	e000      	b.n	8004258 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 8004256:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004258:	4b09      	ldr	r3, [pc, #36]	; (8004280 <RCC_enableMaxFrequencies+0x254>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0f8      	beq.n	8004256 <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004264:	4b08      	ldr	r3, [pc, #32]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a07      	ldr	r2, [pc, #28]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 800426a:	f023 030f 	bic.w	r3, r3, #15
 800426e:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004270:	4b05      	ldr	r3, [pc, #20]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a04      	ldr	r2, [pc, #16]	; (8004288 <RCC_enableMaxFrequencies+0x25c>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	6013      	str	r3, [r2, #0]


			break;
 800427c:	e1f2      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
 800427e:	bf00      	nop
 8004280:	40023800 	.word	0x40023800
 8004284:	40007000 	.word	0x40007000
 8004288:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800428c:	4b79      	ldr	r3, [pc, #484]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4a78      	ldr	r2, [pc, #480]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004292:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004296:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004298:	4b76      	ldr	r3, [pc, #472]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	4a75      	ldr	r2, [pc, #468]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800429e:	f043 0310 	orr.w	r3, r3, #16
 80042a2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80042a4:	4b73      	ldr	r3, [pc, #460]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	4a72      	ldr	r2, [pc, #456]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80042ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042b2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 80042b4:	4b6f      	ldr	r3, [pc, #444]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	4a6e      	ldr	r2, [pc, #440]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042ba:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 80042be:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80042c0:	4b6c      	ldr	r3, [pc, #432]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4a6b      	ldr	r2, [pc, #428]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042c6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80042ca:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80042cc:	4b69      	ldr	r3, [pc, #420]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042ce:	4a69      	ldr	r2, [pc, #420]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80042d4:	4b67      	ldr	r3, [pc, #412]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	4a66      	ldr	r2, [pc, #408]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042de:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80042e0:	4b64      	ldr	r3, [pc, #400]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	4a63      	ldr	r2, [pc, #396]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80042ea:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 80042ec:	4b61      	ldr	r3, [pc, #388]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	4a60      	ldr	r2, [pc, #384]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042f6:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80042f8:	4b5e      	ldr	r3, [pc, #376]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a5d      	ldr	r2, [pc, #372]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80042fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004302:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004304:	e000      	b.n	8004308 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 8004306:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004308:	4b5a      	ldr	r3, [pc, #360]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f8      	beq.n	8004306 <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004314:	4b58      	ldr	r3, [pc, #352]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a57      	ldr	r2, [pc, #348]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 800431a:	f023 030f 	bic.w	r3, r3, #15
 800431e:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004320:	4b55      	ldr	r3, [pc, #340]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a54      	ldr	r2, [pc, #336]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 8004326:	f043 0301 	orr.w	r3, r3, #1
 800432a:	6013      	str	r3, [r2, #0]

			break;
 800432c:	e19a      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800432e:	4b51      	ldr	r3, [pc, #324]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	4a50      	ldr	r2, [pc, #320]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004334:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004338:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800433a:	4b4e      	ldr	r3, [pc, #312]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	4a4d      	ldr	r2, [pc, #308]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004340:	f043 0310 	orr.w	r3, r3, #16
 8004344:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004346:	4b4b      	ldr	r3, [pc, #300]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4a4a      	ldr	r2, [pc, #296]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800434c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004350:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004354:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8004356:	4b47      	ldr	r3, [pc, #284]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	4a46      	ldr	r2, [pc, #280]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800435c:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8004360:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004362:	4b44      	ldr	r3, [pc, #272]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	4a43      	ldr	r2, [pc, #268]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004368:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800436c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 800436e:	4b41      	ldr	r3, [pc, #260]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004370:	4a40      	ldr	r2, [pc, #256]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004376:	4b3f      	ldr	r3, [pc, #252]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	4a3e      	ldr	r2, [pc, #248]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800437c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004380:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004382:	4b3c      	ldr	r3, [pc, #240]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	4a3b      	ldr	r2, [pc, #236]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004388:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800438c:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 800438e:	4b39      	ldr	r3, [pc, #228]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	4a38      	ldr	r2, [pc, #224]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004394:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004398:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800439a:	4b36      	ldr	r3, [pc, #216]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a35      	ldr	r2, [pc, #212]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043a4:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80043a6:	e000      	b.n	80043aa <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 80043a8:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80043aa:	4b32      	ldr	r3, [pc, #200]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0f8      	beq.n	80043a8 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80043b6:	4b30      	ldr	r3, [pc, #192]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a2f      	ldr	r2, [pc, #188]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 80043bc:	f023 030f 	bic.w	r3, r3, #15
 80043c0:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 80043c2:	4b2d      	ldr	r3, [pc, #180]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a2c      	ldr	r2, [pc, #176]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6013      	str	r3, [r2, #0]

			break;
 80043ce:	e149      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80043d0:	4b28      	ldr	r3, [pc, #160]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	4a27      	ldr	r2, [pc, #156]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043da:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80043dc:	4b25      	ldr	r3, [pc, #148]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4a24      	ldr	r2, [pc, #144]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043e2:	f043 0310 	orr.w	r3, r3, #16
 80043e6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80043e8:	4b22      	ldr	r3, [pc, #136]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	4a21      	ldr	r2, [pc, #132]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80043f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043f6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 80043f8:	4b1e      	ldr	r3, [pc, #120]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	4a1d      	ldr	r2, [pc, #116]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 80043fe:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 8004402:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004404:	4b1b      	ldr	r3, [pc, #108]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	4a1a      	ldr	r2, [pc, #104]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800440a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800440e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004410:	4b18      	ldr	r3, [pc, #96]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004412:	4a18      	ldr	r2, [pc, #96]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004418:	4b16      	ldr	r3, [pc, #88]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	4a15      	ldr	r2, [pc, #84]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800441e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004422:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004424:	4b13      	ldr	r3, [pc, #76]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	4a12      	ldr	r2, [pc, #72]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800442a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800442e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004430:	4b10      	ldr	r3, [pc, #64]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	4a0f      	ldr	r2, [pc, #60]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004436:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800443a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800443c:	4b0d      	ldr	r3, [pc, #52]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a0c      	ldr	r2, [pc, #48]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 8004442:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004446:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004448:	e000      	b.n	800444c <RCC_enableMaxFrequencies+0x420>
				__NOP();
 800444a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800444c:	4b09      	ldr	r3, [pc, #36]	; (8004474 <RCC_enableMaxFrequencies+0x448>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f8      	beq.n	800444a <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004458:	4b07      	ldr	r3, [pc, #28]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a06      	ldr	r2, [pc, #24]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 800445e:	f023 030f 	bic.w	r3, r3, #15
 8004462:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004464:	4b04      	ldr	r3, [pc, #16]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a03      	ldr	r2, [pc, #12]	; (8004478 <RCC_enableMaxFrequencies+0x44c>)
 800446a:	f043 0302 	orr.w	r3, r3, #2
 800446e:	6013      	str	r3, [r2, #0]

			break;
 8004470:	e0f8      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
 8004472:	bf00      	nop
 8004474:	40023800 	.word	0x40023800
 8004478:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800447c:	4b83      	ldr	r3, [pc, #524]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	4a82      	ldr	r2, [pc, #520]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004482:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004486:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004488:	4b80      	ldr	r3, [pc, #512]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	4a7f      	ldr	r2, [pc, #508]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800448e:	f043 0310 	orr.w	r3, r3, #16
 8004492:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004494:	4b7d      	ldr	r3, [pc, #500]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	4a7c      	ldr	r2, [pc, #496]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800449a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800449e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044a2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 80044a4:	4b79      	ldr	r3, [pc, #484]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	4a78      	ldr	r2, [pc, #480]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044aa:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80044ae:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80044b0:	4b76      	ldr	r3, [pc, #472]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4a75      	ldr	r2, [pc, #468]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80044ba:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80044bc:	4b73      	ldr	r3, [pc, #460]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044be:	4a73      	ldr	r2, [pc, #460]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80044c4:	4b71      	ldr	r3, [pc, #452]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	4a70      	ldr	r2, [pc, #448]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044ce:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80044d0:	4b6e      	ldr	r3, [pc, #440]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a6d      	ldr	r2, [pc, #436]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80044da:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80044dc:	4b6b      	ldr	r3, [pc, #428]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	4a6a      	ldr	r2, [pc, #424]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044e6:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80044e8:	4b68      	ldr	r3, [pc, #416]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a67      	ldr	r2, [pc, #412]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044f2:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80044f4:	e000      	b.n	80044f8 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 80044f6:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80044f8:	4b64      	ldr	r3, [pc, #400]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f8      	beq.n	80044f6 <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004504:	4b62      	ldr	r3, [pc, #392]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a61      	ldr	r2, [pc, #388]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 800450a:	f023 030f 	bic.w	r3, r3, #15
 800450e:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004510:	4b5f      	ldr	r3, [pc, #380]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a5e      	ldr	r2, [pc, #376]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 8004516:	f043 0302 	orr.w	r3, r3, #2
 800451a:	6013      	str	r3, [r2, #0]

			break;
 800451c:	e0a2      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800451e:	4b5b      	ldr	r3, [pc, #364]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	4a5a      	ldr	r2, [pc, #360]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004524:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004528:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800452a:	4b58      	ldr	r3, [pc, #352]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4a57      	ldr	r2, [pc, #348]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004530:	f043 0310 	orr.w	r3, r3, #16
 8004534:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004536:	4b55      	ldr	r3, [pc, #340]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	4a54      	ldr	r2, [pc, #336]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800453c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004544:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 8004546:	4b51      	ldr	r3, [pc, #324]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	4a50      	ldr	r2, [pc, #320]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800454c:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 8004550:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004552:	4b4e      	ldr	r3, [pc, #312]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	4a4d      	ldr	r2, [pc, #308]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004558:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800455c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 800455e:	4b4b      	ldr	r3, [pc, #300]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004560:	4a4a      	ldr	r2, [pc, #296]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004566:	4b49      	ldr	r3, [pc, #292]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	4a48      	ldr	r2, [pc, #288]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800456c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004570:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004572:	4b46      	ldr	r3, [pc, #280]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	4a45      	ldr	r2, [pc, #276]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004578:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800457c:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 800457e:	4b43      	ldr	r3, [pc, #268]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	4a42      	ldr	r2, [pc, #264]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004584:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004588:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800458a:	4b40      	ldr	r3, [pc, #256]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a3f      	ldr	r2, [pc, #252]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004590:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004594:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004596:	e000      	b.n	800459a <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 8004598:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800459a:	4b3c      	ldr	r3, [pc, #240]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f8      	beq.n	8004598 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80045a6:	4b3a      	ldr	r3, [pc, #232]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a39      	ldr	r2, [pc, #228]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 80045ac:	f023 030f 	bic.w	r3, r3, #15
 80045b0:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80045b2:	4b37      	ldr	r3, [pc, #220]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a36      	ldr	r2, [pc, #216]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 80045b8:	f043 0302 	orr.w	r3, r3, #2
 80045bc:	6013      	str	r3, [r2, #0]

			break;
 80045be:	e051      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80045c0:	4b32      	ldr	r3, [pc, #200]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4a31      	ldr	r2, [pc, #196]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045ca:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 80045cc:	4b2f      	ldr	r3, [pc, #188]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	4a2e      	ldr	r2, [pc, #184]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045d2:	f043 0308 	orr.w	r3, r3, #8
 80045d6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80045d8:	4b2c      	ldr	r3, [pc, #176]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	4a2b      	ldr	r2, [pc, #172]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045de:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80045e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045e6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 80045e8:	4b28      	ldr	r3, [pc, #160]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4a27      	ldr	r2, [pc, #156]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045ee:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 80045f2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80045f4:	4b25      	ldr	r3, [pc, #148]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	4a24      	ldr	r2, [pc, #144]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 80045fa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80045fe:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004600:	4b22      	ldr	r3, [pc, #136]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004602:	4a22      	ldr	r2, [pc, #136]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004608:	4b20      	ldr	r3, [pc, #128]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4a1f      	ldr	r2, [pc, #124]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800460e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004612:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004614:	4b1d      	ldr	r3, [pc, #116]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	4a1c      	ldr	r2, [pc, #112]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800461a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800461e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004620:	4b1a      	ldr	r3, [pc, #104]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	4a19      	ldr	r2, [pc, #100]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004626:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800462a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800462c:	4b17      	ldr	r3, [pc, #92]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a16      	ldr	r2, [pc, #88]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004636:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004638:	e000      	b.n	800463c <RCC_enableMaxFrequencies+0x610>
				__NOP();
 800463a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800463c:	4b13      	ldr	r3, [pc, #76]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0f8      	beq.n	800463a <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004648:	4b11      	ldr	r3, [pc, #68]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a10      	ldr	r2, [pc, #64]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 800464e:	f023 030f 	bic.w	r3, r3, #15
 8004652:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 8004654:	4b0e      	ldr	r3, [pc, #56]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0d      	ldr	r2, [pc, #52]	; (8004690 <RCC_enableMaxFrequencies+0x664>)
 800465a:	f043 0303 	orr.w	r3, r3, #3
 800465e:	6013      	str	r3, [r2, #0]

			break;
 8004660:	e000      	b.n	8004664 <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 8004662:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8004664:	4b09      	ldr	r3, [pc, #36]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4a08      	ldr	r2, [pc, #32]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 800466a:	f043 0302 	orr.w	r3, r3, #2
 800466e:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004670:	e000      	b.n	8004674 <RCC_enableMaxFrequencies+0x648>
		__NOP();
 8004672:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <RCC_enableMaxFrequencies+0x660>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 0308 	and.w	r3, r3, #8
 800467c:	2b00      	cmp	r3, #0
 800467e:	d0f8      	beq.n	8004672 <RCC_enableMaxFrequencies+0x646>
	}

	SystemCoreClockUpdate();
 8004680:	f000 fce0 	bl	8005044 <SystemCoreClockUpdate>

}
 8004684:	bf00      	nop
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40023800 	.word	0x40023800
 8004690:	40023c00 	.word	0x40023c00

08004694 <__NVIC_EnableIRQ>:
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800469e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	db0b      	blt.n	80046be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	f003 021f 	and.w	r2, r3, #31
 80046ac:	4907      	ldr	r1, [pc, #28]	; (80046cc <__NVIC_EnableIRQ+0x38>)
 80046ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b2:	095b      	lsrs	r3, r3, #5
 80046b4:	2001      	movs	r0, #1
 80046b6:	fa00 f202 	lsl.w	r2, r0, r2
 80046ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	e000e100 	.word	0xe000e100

080046d0 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periferico que se está utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 80046d0:	b590      	push	{r4, r7, lr}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80046d8:	b672      	cpsid	i
}
 80046da:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a8f      	ldr	r2, [pc, #572]	; (8004920 <USART_Config+0x250>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d106      	bne.n	80046f4 <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80046e6:	4b8f      	ldr	r3, [pc, #572]	; (8004924 <USART_Config+0x254>)
 80046e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ea:	4a8e      	ldr	r2, [pc, #568]	; (8004924 <USART_Config+0x254>)
 80046ec:	f043 0310 	orr.w	r3, r3, #16
 80046f0:	6453      	str	r3, [r2, #68]	; 0x44
 80046f2:	e018      	b.n	8004726 <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a8b      	ldr	r2, [pc, #556]	; (8004928 <USART_Config+0x258>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d106      	bne.n	800470c <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80046fe:	4b89      	ldr	r3, [pc, #548]	; (8004924 <USART_Config+0x254>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	4a88      	ldr	r2, [pc, #544]	; (8004924 <USART_Config+0x254>)
 8004704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004708:	6413      	str	r3, [r2, #64]	; 0x40
 800470a:	e00c      	b.n	8004726 <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a86      	ldr	r2, [pc, #536]	; (800492c <USART_Config+0x25c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d106      	bne.n	8004724 <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 8004716:	4b83      	ldr	r3, [pc, #524]	; (8004924 <USART_Config+0x254>)
 8004718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471a:	4a82      	ldr	r2, [pc, #520]	; (8004924 <USART_Config+0x254>)
 800471c:	f043 0320 	orr.w	r3, r3, #32
 8004720:	6453      	str	r3, [r2, #68]	; 0x44
 8004722:	e000      	b.n	8004726 <USART_Config+0x56>
	}
	else{
		__NOP();
 8004724:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2200      	movs	r2, #0
 800472c:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2200      	movs	r2, #0
 8004734:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	7a5b      	ldrb	r3, [r3, #9]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d025      	beq.n	800478a <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	7a5b      	ldrb	r3, [r3, #9]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d110      	bne.n	8004768 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004754:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004764:	60da      	str	r2, [r3, #12]
 8004766:	e018      	b.n	800479a <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004776:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004786:	60da      	str	r2, [r3, #12]
 8004788:	e007      	b.n	800479a <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68da      	ldr	r2, [r3, #12]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004798:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	7a1b      	ldrb	r3, [r3, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d108      	bne.n	80047b4 <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047b0:	60da      	str	r2, [r3, #12]
 80047b2:	e007      	b.n	80047c4 <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamaño de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047c2:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	7a9b      	ldrb	r3, [r3, #10]
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d82f      	bhi.n	800482c <USART_Config+0x15c>
 80047cc:	a201      	add	r2, pc, #4	; (adr r2, 80047d4 <USART_Config+0x104>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047f7 	.word	0x080047f7
 80047dc:	08004809 	.word	0x08004809
 80047e0:	0800481b 	.word	0x0800481b
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	691a      	ldr	r2, [r3, #16]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80047f2:	611a      	str	r2, [r3, #16]
			break;
 80047f4:	e023      	b.n	800483e <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004804:	611a      	str	r2, [r3, #16]
			break;
 8004806:	e01a      	b.n	800483e <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	691a      	ldr	r2, [r3, #16]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004816:	611a      	str	r2, [r3, #16]
			break;
 8004818:	e011      	b.n	800483e <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8004828:	611a      	str	r2, [r3, #16]
			break;
 800482a:	e008      	b.n	800483e <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800483a:	611a      	str	r2, [r3, #16]
			break;
 800483c:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681c      	ldr	r4, [r3, #0]
 8004846:	4611      	mov	r1, r2
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f8cd 	bl	80049e8 <brrCalculus>
 800484e:	4603      	mov	r3, r0
 8004850:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	799b      	ldrb	r3, [r3, #6]
 8004856:	2b03      	cmp	r3, #3
 8004858:	d82e      	bhi.n	80048b8 <USART_Config+0x1e8>
 800485a:	a201      	add	r2, pc, #4	; (adr r2, 8004860 <USART_Config+0x190>)
 800485c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004860:	08004871 	.word	0x08004871
 8004864:	08004883 	.word	0x08004883
 8004868:	08004895 	.word	0x08004895
 800486c:	080048a7 	.word	0x080048a7
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0208 	orr.w	r2, r2, #8
 800487e:	60da      	str	r2, [r3, #12]
			break;
 8004880:	e023      	b.n	80048ca <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f042 0204 	orr.w	r2, r2, #4
 8004890:	60da      	str	r2, [r3, #12]
			break;
 8004892:	e01a      	b.n	80048ca <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 020c 	orr.w	r2, r2, #12
 80048a2:	60da      	str	r2, [r3, #12]
			break;
 80048a4:	e011      	b.n	80048ca <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 020c 	bic.w	r2, r2, #12
 80048b4:	60da      	str	r2, [r3, #12]
			break;
 80048b6:	e008      	b.n	80048ca <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 020c 	bic.w	r2, r2, #12
 80048c6:	60da      	str	r2, [r3, #12]
			break;
 80048c8:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	799b      	ldrb	r3, [r3, #6]
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d008      	beq.n	80048e4 <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e0:	60da      	str	r2, [r3, #12]
 80048e2:	e007      	b.n	80048f4 <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048f2:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	795b      	ldrb	r3, [r3, #5]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d12d      	bne.n	8004958 <USART_Config+0x288>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0220 	orr.w	r2, r2, #32
 800490a:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a03      	ldr	r2, [pc, #12]	; (8004920 <USART_Config+0x250>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d10c      	bne.n	8004930 <USART_Config+0x260>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 8004916:	2025      	movs	r0, #37	; 0x25
 8004918:	f7ff febc 	bl	8004694 <__NVIC_EnableIRQ>
 800491c:	e024      	b.n	8004968 <USART_Config+0x298>
 800491e:	bf00      	nop
 8004920:	40011000 	.word	0x40011000
 8004924:	40023800 	.word	0x40023800
 8004928:	40004400 	.word	0x40004400
 800492c:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a28      	ldr	r2, [pc, #160]	; (80049d8 <USART_Config+0x308>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d103      	bne.n	8004942 <USART_Config+0x272>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 800493a:	2026      	movs	r0, #38	; 0x26
 800493c:	f7ff feaa 	bl	8004694 <__NVIC_EnableIRQ>
 8004940:	e012      	b.n	8004968 <USART_Config+0x298>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a25      	ldr	r2, [pc, #148]	; (80049dc <USART_Config+0x30c>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d103      	bne.n	8004954 <USART_Config+0x284>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 800494c:	2047      	movs	r0, #71	; 0x47
 800494e:	f7ff fea1 	bl	8004694 <__NVIC_EnableIRQ>
 8004952:	e009      	b.n	8004968 <USART_Config+0x298>
		}
		else{
				__NOP();
 8004954:	bf00      	nop
 8004956:	e007      	b.n	8004968 <USART_Config+0x298>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0220 	bic.w	r2, r2, #32
 8004966:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisión
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	791b      	ldrb	r3, [r3, #4]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d124      	bne.n	80049ba <USART_Config+0x2ea>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800497e:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a16      	ldr	r2, [pc, #88]	; (80049e0 <USART_Config+0x310>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d103      	bne.n	8004992 <USART_Config+0x2c2>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 800498a:	2025      	movs	r0, #37	; 0x25
 800498c:	f7ff fe82 	bl	8004694 <__NVIC_EnableIRQ>
 8004990:	e01b      	b.n	80049ca <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a10      	ldr	r2, [pc, #64]	; (80049d8 <USART_Config+0x308>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d103      	bne.n	80049a4 <USART_Config+0x2d4>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 800499c:	2026      	movs	r0, #38	; 0x26
 800499e:	f7ff fe79 	bl	8004694 <__NVIC_EnableIRQ>
 80049a2:	e012      	b.n	80049ca <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a0c      	ldr	r2, [pc, #48]	; (80049dc <USART_Config+0x30c>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d103      	bne.n	80049b6 <USART_Config+0x2e6>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 80049ae:	2047      	movs	r0, #71	; 0x47
 80049b0:	f7ff fe70 	bl	8004694 <__NVIC_EnableIRQ>
 80049b4:	e009      	b.n	80049ca <USART_Config+0x2fa>
		}
		else{
				__NOP();
 80049b6:	bf00      	nop
 80049b8:	e007      	b.n	80049ca <USART_Config+0x2fa>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049c8:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80049ca:	b662      	cpsie	i
}
 80049cc:	bf00      	nop
	}

	__enable_irq();
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd90      	pop	{r4, r7, pc}
 80049d6:	bf00      	nop
 80049d8:	40004400 	.word	0x40004400
 80049dc:	40011400 	.word	0x40011400
 80049e0:	40011000 	.word	0x40011000
 80049e4:	00000000 	.word	0x00000000

080049e8 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 80049e8:	b5b0      	push	{r4, r5, r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	79db      	ldrb	r3, [r3, #7]
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	f200 8217 	bhi.w	8004e2a <brrCalculus+0x442>
 80049fc:	a201      	add	r2, pc, #4	; (adr r2, 8004a04 <brrCalculus+0x1c>)
 80049fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a02:	bf00      	nop
 8004a04:	08004a15 	.word	0x08004a15
 8004a08:	08004b0f 	.word	0x08004b0f
 8004a0c:	08004c29 	.word	0x08004c29
 8004a10:	08004d31 	.word	0x08004d31

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 8004a14:	4980      	ldr	r1, [pc, #512]	; (8004c18 <brrCalculus+0x230>)
 8004a16:	a37c      	add	r3, pc, #496	; (adr r3, 8004c08 <brrCalculus+0x220>)
 8004a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1c:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	ee07 3a90 	vmov	s15, r3
 8004a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2a:	ee17 0a90 	vmov	r0, s15
 8004a2e:	f7fb fd93 	bl	8000558 <__aeabi_f2d>
 8004a32:	4b79      	ldr	r3, [pc, #484]	; (8004c18 <brrCalculus+0x230>)
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f7fb fde6 	bl	8000608 <__aeabi_dmul>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	460b      	mov	r3, r1
 8004a40:	4975      	ldr	r1, [pc, #468]	; (8004c18 <brrCalculus+0x230>)
 8004a42:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004a46:	4b74      	ldr	r3, [pc, #464]	; (8004c18 <brrCalculus+0x230>)
 8004a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	4619      	mov	r1, r3
 8004a50:	f7fc f88a 	bl	8000b68 <__aeabi_d2iz>
 8004a54:	4603      	mov	r3, r0
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	4b70      	ldr	r3, [pc, #448]	; (8004c1c <brrCalculus+0x234>)
 8004a5a:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004a5c:	4b6e      	ldr	r3, [pc, #440]	; (8004c18 <brrCalculus+0x230>)
 8004a5e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004a62:	4b6d      	ldr	r3, [pc, #436]	; (8004c18 <brrCalculus+0x230>)
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	f7fc f87c 	bl	8000b68 <__aeabi_d2iz>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4618      	mov	r0, r3
 8004a74:	f7fb fd5e 	bl	8000534 <__aeabi_i2d>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	4629      	mov	r1, r5
 8004a80:	f7fb fc0a 	bl	8000298 <__aeabi_dsub>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4610      	mov	r0, r2
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f7fc f8b4 	bl	8000bf8 <__aeabi_d2f>
 8004a90:	4603      	mov	r3, r0
 8004a92:	4a63      	ldr	r2, [pc, #396]	; (8004c20 <brrCalculus+0x238>)
 8004a94:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004a96:	4b62      	ldr	r3, [pc, #392]	; (8004c20 <brrCalculus+0x238>)
 8004a98:	edd3 7a00 	vldr	s15, [r3]
 8004a9c:	2004      	movs	r0, #4
 8004a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004aa2:	f000 fa6d 	bl	8004f80 <roundToNDecimals>
 8004aa6:	eef0 7a40 	vmov.f32	s15, s0
 8004aaa:	4b5d      	ldr	r3, [pc, #372]	; (8004c20 <brrCalculus+0x238>)
 8004aac:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004ab0:	4b5b      	ldr	r3, [pc, #364]	; (8004c20 <brrCalculus+0x238>)
 8004ab2:	edd3 7a00 	vldr	s15, [r3]
 8004ab6:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004abe:	4b58      	ldr	r3, [pc, #352]	; (8004c20 <brrCalculus+0x238>)
 8004ac0:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8004ac4:	4b56      	ldr	r3, [pc, #344]	; (8004c20 <brrCalculus+0x238>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fb fd45 	bl	8000558 <__aeabi_f2d>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	ec43 2b10 	vmov	d0, r2, r3
 8004ad6:	f003 fb1f 	bl	8008118 <round>
 8004ada:	ec53 2b10 	vmov	r2, r3, d0
 8004ade:	4610      	mov	r0, r2
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f7fc f889 	bl	8000bf8 <__aeabi_d2f>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	4a4d      	ldr	r2, [pc, #308]	; (8004c20 <brrCalculus+0x238>)
 8004aea:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004aec:	4b4b      	ldr	r3, [pc, #300]	; (8004c1c <brrCalculus+0x234>)
 8004aee:	881b      	ldrh	r3, [r3, #0]
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	4b4a      	ldr	r3, [pc, #296]	; (8004c20 <brrCalculus+0x238>)
 8004af6:	edd3 7a00 	vldr	s15, [r3]
 8004afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004afe:	ee17 3a90 	vmov	r3, s15
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	4313      	orrs	r3, r2
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	4b46      	ldr	r3, [pc, #280]	; (8004c24 <brrCalculus+0x23c>)
 8004b0a:	801a      	strh	r2, [r3, #0]


		break;
 8004b0c:	e18f      	b.n	8004e2e <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 8004b0e:	4942      	ldr	r1, [pc, #264]	; (8004c18 <brrCalculus+0x230>)
 8004b10:	a33f      	add	r3, pc, #252	; (adr r3, 8004c10 <brrCalculus+0x228>)
 8004b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b16:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b24:	ee17 0a90 	vmov	r0, s15
 8004b28:	f7fb fd16 	bl	8000558 <__aeabi_f2d>
 8004b2c:	4b3a      	ldr	r3, [pc, #232]	; (8004c18 <brrCalculus+0x230>)
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f7fb fd69 	bl	8000608 <__aeabi_dmul>
 8004b36:	4602      	mov	r2, r0
 8004b38:	460b      	mov	r3, r1
 8004b3a:	4937      	ldr	r1, [pc, #220]	; (8004c18 <brrCalculus+0x230>)
 8004b3c:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004b40:	4b35      	ldr	r3, [pc, #212]	; (8004c18 <brrCalculus+0x230>)
 8004b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b46:	4610      	mov	r0, r2
 8004b48:	4619      	mov	r1, r3
 8004b4a:	f7fc f80d 	bl	8000b68 <__aeabi_d2iz>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	4b32      	ldr	r3, [pc, #200]	; (8004c1c <brrCalculus+0x234>)
 8004b54:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004b56:	4b30      	ldr	r3, [pc, #192]	; (8004c18 <brrCalculus+0x230>)
 8004b58:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004b5c:	4b2e      	ldr	r3, [pc, #184]	; (8004c18 <brrCalculus+0x230>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	4610      	mov	r0, r2
 8004b64:	4619      	mov	r1, r3
 8004b66:	f7fb ffff 	bl	8000b68 <__aeabi_d2iz>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7fb fce1 	bl	8000534 <__aeabi_i2d>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	4620      	mov	r0, r4
 8004b78:	4629      	mov	r1, r5
 8004b7a:	f7fb fb8d 	bl	8000298 <__aeabi_dsub>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	f7fc f837 	bl	8000bf8 <__aeabi_d2f>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	4a24      	ldr	r2, [pc, #144]	; (8004c20 <brrCalculus+0x238>)
 8004b8e:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004b90:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <brrCalculus+0x238>)
 8004b92:	edd3 7a00 	vldr	s15, [r3]
 8004b96:	2004      	movs	r0, #4
 8004b98:	eeb0 0a67 	vmov.f32	s0, s15
 8004b9c:	f000 f9f0 	bl	8004f80 <roundToNDecimals>
 8004ba0:	eef0 7a40 	vmov.f32	s15, s0
 8004ba4:	4b1e      	ldr	r3, [pc, #120]	; (8004c20 <brrCalculus+0x238>)
 8004ba6:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004baa:	4b1d      	ldr	r3, [pc, #116]	; (8004c20 <brrCalculus+0x238>)
 8004bac:	edd3 7a00 	vldr	s15, [r3]
 8004bb0:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004bb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bb8:	4b19      	ldr	r3, [pc, #100]	; (8004c20 <brrCalculus+0x238>)
 8004bba:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8004bbe:	4b18      	ldr	r3, [pc, #96]	; (8004c20 <brrCalculus+0x238>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fb fcc8 	bl	8000558 <__aeabi_f2d>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	ec43 2b10 	vmov	d0, r2, r3
 8004bd0:	f003 faa2 	bl	8008118 <round>
 8004bd4:	ec53 2b10 	vmov	r2, r3, d0
 8004bd8:	4610      	mov	r0, r2
 8004bda:	4619      	mov	r1, r3
 8004bdc:	f7fc f80c 	bl	8000bf8 <__aeabi_d2f>
 8004be0:	4603      	mov	r3, r0
 8004be2:	4a0f      	ldr	r2, [pc, #60]	; (8004c20 <brrCalculus+0x238>)
 8004be4:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004be6:	4b0d      	ldr	r3, [pc, #52]	; (8004c1c <brrCalculus+0x234>)
 8004be8:	881b      	ldrh	r3, [r3, #0]
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <brrCalculus+0x238>)
 8004bf0:	edd3 7a00 	vldr	s15, [r3]
 8004bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bf8:	ee17 3a90 	vmov	r3, s15
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	4b08      	ldr	r3, [pc, #32]	; (8004c24 <brrCalculus+0x23c>)
 8004c04:	801a      	strh	r2, [r3, #0]


		break;
 8004c06:	e112      	b.n	8004e2e <brrCalculus+0x446>
 8004c08:	b4e81b4f 	.word	0xb4e81b4f
 8004c0c:	3edb4e81 	.word	0x3edb4e81
 8004c10:	b4e81b4f 	.word	0xb4e81b4f
 8004c14:	3ecb4e81 	.word	0x3ecb4e81
 8004c18:	20000490 	.word	0x20000490
 8004c1c:	20000484 	.word	0x20000484
 8004c20:	20000488 	.word	0x20000488
 8004c24:	20000482 	.word	0x20000482
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 8004c28:	4989      	ldr	r1, [pc, #548]	; (8004e50 <brrCalculus+0x468>)
 8004c2a:	a385      	add	r3, pc, #532	; (adr r3, 8004e40 <brrCalculus+0x458>)
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	ee07 3a90 	vmov	s15, r3
 8004c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3e:	ee17 0a90 	vmov	r0, s15
 8004c42:	f7fb fc89 	bl	8000558 <__aeabi_f2d>
 8004c46:	4b82      	ldr	r3, [pc, #520]	; (8004e50 <brrCalculus+0x468>)
 8004c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4c:	f7fb fcdc 	bl	8000608 <__aeabi_dmul>
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	497e      	ldr	r1, [pc, #504]	; (8004e50 <brrCalculus+0x468>)
 8004c56:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004c5a:	4b7d      	ldr	r3, [pc, #500]	; (8004e50 <brrCalculus+0x468>)
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	4610      	mov	r0, r2
 8004c62:	4619      	mov	r1, r3
 8004c64:	f7fb ff80 	bl	8000b68 <__aeabi_d2iz>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	4b79      	ldr	r3, [pc, #484]	; (8004e54 <brrCalculus+0x46c>)
 8004c6e:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004c70:	4b77      	ldr	r3, [pc, #476]	; (8004e50 <brrCalculus+0x468>)
 8004c72:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004c76:	4b76      	ldr	r3, [pc, #472]	; (8004e50 <brrCalculus+0x468>)
 8004c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	4619      	mov	r1, r3
 8004c80:	f7fb ff72 	bl	8000b68 <__aeabi_d2iz>
 8004c84:	4603      	mov	r3, r0
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fb fc54 	bl	8000534 <__aeabi_i2d>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4620      	mov	r0, r4
 8004c92:	4629      	mov	r1, r5
 8004c94:	f7fb fb00 	bl	8000298 <__aeabi_dsub>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	f7fb ffaa 	bl	8000bf8 <__aeabi_d2f>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	4a6c      	ldr	r2, [pc, #432]	; (8004e58 <brrCalculus+0x470>)
 8004ca8:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004caa:	4b6b      	ldr	r3, [pc, #428]	; (8004e58 <brrCalculus+0x470>)
 8004cac:	edd3 7a00 	vldr	s15, [r3]
 8004cb0:	2004      	movs	r0, #4
 8004cb2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb6:	f000 f963 	bl	8004f80 <roundToNDecimals>
 8004cba:	eef0 7a40 	vmov.f32	s15, s0
 8004cbe:	4b66      	ldr	r3, [pc, #408]	; (8004e58 <brrCalculus+0x470>)
 8004cc0:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004cc4:	4b64      	ldr	r3, [pc, #400]	; (8004e58 <brrCalculus+0x470>)
 8004cc6:	edd3 7a00 	vldr	s15, [r3]
 8004cca:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004cce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cd2:	4b61      	ldr	r3, [pc, #388]	; (8004e58 <brrCalculus+0x470>)
 8004cd4:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8004cd8:	4b5f      	ldr	r3, [pc, #380]	; (8004e58 <brrCalculus+0x470>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7fb fc3b 	bl	8000558 <__aeabi_f2d>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	ec43 2b10 	vmov	d0, r2, r3
 8004cea:	f003 fa15 	bl	8008118 <round>
 8004cee:	ec51 0b10 	vmov	r0, r1, d0
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	4b59      	ldr	r3, [pc, #356]	; (8004e5c <brrCalculus+0x474>)
 8004cf8:	f7fb fad0 	bl	800029c <__adddf3>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4610      	mov	r0, r2
 8004d02:	4619      	mov	r1, r3
 8004d04:	f7fb ff78 	bl	8000bf8 <__aeabi_d2f>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	4a53      	ldr	r2, [pc, #332]	; (8004e58 <brrCalculus+0x470>)
 8004d0c:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004d0e:	4b51      	ldr	r3, [pc, #324]	; (8004e54 <brrCalculus+0x46c>)
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	4b50      	ldr	r3, [pc, #320]	; (8004e58 <brrCalculus+0x470>)
 8004d18:	edd3 7a00 	vldr	s15, [r3]
 8004d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d20:	ee17 3a90 	vmov	r3, s15
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	4313      	orrs	r3, r2
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	4b4d      	ldr	r3, [pc, #308]	; (8004e60 <brrCalculus+0x478>)
 8004d2c:	801a      	strh	r2, [r3, #0]


		break;
 8004d2e:	e07e      	b.n	8004e2e <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 8004d30:	4947      	ldr	r1, [pc, #284]	; (8004e50 <brrCalculus+0x468>)
 8004d32:	a345      	add	r3, pc, #276	; (adr r3, 8004e48 <brrCalculus+0x460>)
 8004d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d38:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	ee07 3a90 	vmov	s15, r3
 8004d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d46:	ee17 0a90 	vmov	r0, s15
 8004d4a:	f7fb fc05 	bl	8000558 <__aeabi_f2d>
 8004d4e:	4b40      	ldr	r3, [pc, #256]	; (8004e50 <brrCalculus+0x468>)
 8004d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d54:	f7fb fc58 	bl	8000608 <__aeabi_dmul>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	493c      	ldr	r1, [pc, #240]	; (8004e50 <brrCalculus+0x468>)
 8004d5e:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004d62:	4b3b      	ldr	r3, [pc, #236]	; (8004e50 <brrCalculus+0x468>)
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	4610      	mov	r0, r2
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f7fb fefc 	bl	8000b68 <__aeabi_d2iz>
 8004d70:	4603      	mov	r3, r0
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	4b37      	ldr	r3, [pc, #220]	; (8004e54 <brrCalculus+0x46c>)
 8004d76:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004d78:	4b35      	ldr	r3, [pc, #212]	; (8004e50 <brrCalculus+0x468>)
 8004d7a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004d7e:	4b34      	ldr	r3, [pc, #208]	; (8004e50 <brrCalculus+0x468>)
 8004d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d84:	4610      	mov	r0, r2
 8004d86:	4619      	mov	r1, r3
 8004d88:	f7fb feee 	bl	8000b68 <__aeabi_d2iz>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7fb fbd0 	bl	8000534 <__aeabi_i2d>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4620      	mov	r0, r4
 8004d9a:	4629      	mov	r1, r5
 8004d9c:	f7fb fa7c 	bl	8000298 <__aeabi_dsub>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4610      	mov	r0, r2
 8004da6:	4619      	mov	r1, r3
 8004da8:	f7fb ff26 	bl	8000bf8 <__aeabi_d2f>
 8004dac:	4603      	mov	r3, r0
 8004dae:	4a2a      	ldr	r2, [pc, #168]	; (8004e58 <brrCalculus+0x470>)
 8004db0:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004db2:	4b29      	ldr	r3, [pc, #164]	; (8004e58 <brrCalculus+0x470>)
 8004db4:	edd3 7a00 	vldr	s15, [r3]
 8004db8:	2004      	movs	r0, #4
 8004dba:	eeb0 0a67 	vmov.f32	s0, s15
 8004dbe:	f000 f8df 	bl	8004f80 <roundToNDecimals>
 8004dc2:	eef0 7a40 	vmov.f32	s15, s0
 8004dc6:	4b24      	ldr	r3, [pc, #144]	; (8004e58 <brrCalculus+0x470>)
 8004dc8:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004dcc:	4b22      	ldr	r3, [pc, #136]	; (8004e58 <brrCalculus+0x470>)
 8004dce:	edd3 7a00 	vldr	s15, [r3]
 8004dd2:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004dd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004dda:	4b1f      	ldr	r3, [pc, #124]	; (8004e58 <brrCalculus+0x470>)
 8004ddc:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8004de0:	4b1d      	ldr	r3, [pc, #116]	; (8004e58 <brrCalculus+0x470>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7fb fbb7 	bl	8000558 <__aeabi_f2d>
 8004dea:	4602      	mov	r2, r0
 8004dec:	460b      	mov	r3, r1
 8004dee:	ec43 2b10 	vmov	d0, r2, r3
 8004df2:	f003 f991 	bl	8008118 <round>
 8004df6:	ec53 2b10 	vmov	r2, r3, d0
 8004dfa:	4610      	mov	r0, r2
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	f7fb fefb 	bl	8000bf8 <__aeabi_d2f>
 8004e02:	4603      	mov	r3, r0
 8004e04:	4a14      	ldr	r2, [pc, #80]	; (8004e58 <brrCalculus+0x470>)
 8004e06:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004e08:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <brrCalculus+0x46c>)
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	011b      	lsls	r3, r3, #4
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	4b11      	ldr	r3, [pc, #68]	; (8004e58 <brrCalculus+0x470>)
 8004e12:	edd3 7a00 	vldr	s15, [r3]
 8004e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e1a:	ee17 3a90 	vmov	r3, s15
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	4313      	orrs	r3, r2
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	4b0e      	ldr	r3, [pc, #56]	; (8004e60 <brrCalculus+0x478>)
 8004e26:	801a      	strh	r2, [r3, #0]


		break;
 8004e28:	e001      	b.n	8004e2e <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8004e2a:	bf00      	nop
		break;
 8004e2c:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8004e2e:	4b0c      	ldr	r3, [pc, #48]	; (8004e60 <brrCalculus+0x478>)
 8004e30:	881b      	ldrh	r3, [r3, #0]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bdb0      	pop	{r4, r5, r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	f3af 8000 	nop.w
 8004e40:	789abcdf 	.word	0x789abcdf
 8004e44:	3ec23456 	.word	0x3ec23456
 8004e48:	789abcdf 	.word	0x789abcdf
 8004e4c:	3ea23456 	.word	0x3ea23456
 8004e50:	20000490 	.word	0x20000490
 8004e54:	20000484 	.word	0x20000484
 8004e58:	20000488 	.word	0x20000488
 8004e5c:	3ff00000 	.word	0x3ff00000
 8004e60:	20000482 	.word	0x20000482

08004e64 <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8004e6e:	e000      	b.n	8004e72 <writeChar+0xe>
		__NOP();
 8004e70:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f7      	beq.n	8004e70 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	605a      	str	r2, [r3, #4]

}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 8004e9e:	e008      	b.n	8004eb2 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff ffdc 	bl	8004e64 <writeChar>
		msgToSend ++ ;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f2      	bne.n	8004ea0 <writeMsg+0xc>
	}
}
 8004eba:	bf00      	nop
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <usart1Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart1Rx_Callback(void){
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
	__NOP();
 8004ec8:	bf00      	nop
}
 8004eca:	bf00      	nop
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <usart6Rx_Callback>:
__attribute__((weak))	void usart6Rx_Callback(void){
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
	__NOP();
 8004ed8:	bf00      	nop
}
 8004eda:	bf00      	nop
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
	return auxRxData;
 8004ee8:	4b03      	ldr	r3, [pc, #12]	; (8004ef8 <getRxData+0x14>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	20000498 	.word	0x20000498

08004efc <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8004efc:	b580      	push	{r7, lr}
 8004efe:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8004f00:	4b07      	ldr	r3, [pc, #28]	; (8004f20 <USART2_IRQHandler+0x24>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d006      	beq.n	8004f1a <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8004f0c:	4b04      	ldr	r3, [pc, #16]	; (8004f20 <USART2_IRQHandler+0x24>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <USART2_IRQHandler+0x28>)
 8004f14:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 8004f16:	f7fc f99b 	bl	8001250 <usart2Rx_Callback>
	}

}
 8004f1a:	bf00      	nop
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	40004400 	.word	0x40004400
 8004f24:	20000498 	.word	0x20000498

08004f28 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8004f2c:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <USART1_IRQHandler+0x24>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d006      	beq.n	8004f46 <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8004f38:	4b04      	ldr	r3, [pc, #16]	; (8004f4c <USART1_IRQHandler+0x24>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	b2da      	uxtb	r2, r3
 8004f3e:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <USART1_IRQHandler+0x28>)
 8004f40:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 8004f42:	f7ff ffbf 	bl	8004ec4 <usart1Rx_Callback>
	}
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	40011000 	.word	0x40011000
 8004f50:	20000498 	.word	0x20000498

08004f54 <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 8004f58:	4b07      	ldr	r3, [pc, #28]	; (8004f78 <USART6_IRQHandler+0x24>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0320 	and.w	r3, r3, #32
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d006      	beq.n	8004f72 <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 8004f64:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <USART6_IRQHandler+0x24>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	4b04      	ldr	r3, [pc, #16]	; (8004f7c <USART6_IRQHandler+0x28>)
 8004f6c:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 8004f6e:	f7ff ffb1 	bl	8004ed4 <usart6Rx_Callback>
	}

}
 8004f72:	bf00      	nop
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	40011400 	.word	0x40011400
 8004f7c:	20000498 	.word	0x20000498

08004f80 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	ed87 0a01 	vstr	s0, [r7, #4]
 8004f8a:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 8004f8c:	6838      	ldr	r0, [r7, #0]
 8004f8e:	f7fb fad1 	bl	8000534 <__aeabi_i2d>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	ec43 2b11 	vmov	d1, r2, r3
 8004f9a:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8005018 <roundToNDecimals+0x98>
 8004f9e:	f003 f95d 	bl	800825c <pow>
 8004fa2:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7fb fad6 	bl	8000558 <__aeabi_f2d>
 8004fac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fb0:	f7fb fb2a 	bl	8000608 <__aeabi_dmul>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	f7fb fe1c 	bl	8000bf8 <__aeabi_d2f>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	607b      	str	r3, [r7, #4]

    number = round(number);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7fb fac7 	bl	8000558 <__aeabi_f2d>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	ec43 2b10 	vmov	d0, r2, r3
 8004fd2:	f003 f8a1 	bl	8008118 <round>
 8004fd6:	ec53 2b10 	vmov	r2, r3, d0
 8004fda:	4610      	mov	r0, r2
 8004fdc:	4619      	mov	r1, r3
 8004fde:	f7fb fe0b 	bl	8000bf8 <__aeabi_d2f>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	607b      	str	r3, [r7, #4]

    number /= factor;
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fb fab6 	bl	8000558 <__aeabi_f2d>
 8004fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ff0:	f7fb fc34 	bl	800085c <__aeabi_ddiv>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	f7fb fdfc 	bl	8000bf8 <__aeabi_d2f>
 8005000:	4603      	mov	r3, r0
 8005002:	607b      	str	r3, [r7, #4]

    return number;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	ee07 3a90 	vmov	s15, r3
}
 800500a:	eeb0 0a67 	vmov.f32	s0, s15
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	f3af 8000 	nop.w
 8005018:	00000000 	.word	0x00000000
 800501c:	40240000 	.word	0x40240000

08005020 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005024:	4b06      	ldr	r3, [pc, #24]	; (8005040 <SystemInit+0x20>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502a:	4a05      	ldr	r2, [pc, #20]	; (8005040 <SystemInit+0x20>)
 800502c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005030:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005034:	bf00      	nop
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	e000ed00 	.word	0xe000ed00

08005044 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800504a:	2300      	movs	r3, #0
 800504c:	613b      	str	r3, [r7, #16]
 800504e:	2300      	movs	r3, #0
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	2302      	movs	r3, #2
 8005054:	60fb      	str	r3, [r7, #12]
 8005056:	2300      	movs	r3, #0
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	2302      	movs	r3, #2
 800505c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800505e:	4b34      	ldr	r3, [pc, #208]	; (8005130 <SystemCoreClockUpdate+0xec>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	2b08      	cmp	r3, #8
 800506c:	d011      	beq.n	8005092 <SystemCoreClockUpdate+0x4e>
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d844      	bhi.n	80050fe <SystemCoreClockUpdate+0xba>
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <SystemCoreClockUpdate+0x3e>
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b04      	cmp	r3, #4
 800507e:	d004      	beq.n	800508a <SystemCoreClockUpdate+0x46>
 8005080:	e03d      	b.n	80050fe <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005082:	4b2c      	ldr	r3, [pc, #176]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 8005084:	4a2c      	ldr	r2, [pc, #176]	; (8005138 <SystemCoreClockUpdate+0xf4>)
 8005086:	601a      	str	r2, [r3, #0]
      break;
 8005088:	e03d      	b.n	8005106 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800508a:	4b2a      	ldr	r3, [pc, #168]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 800508c:	4a2b      	ldr	r2, [pc, #172]	; (800513c <SystemCoreClockUpdate+0xf8>)
 800508e:	601a      	str	r2, [r3, #0]
      break;
 8005090:	e039      	b.n	8005106 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005092:	4b27      	ldr	r3, [pc, #156]	; (8005130 <SystemCoreClockUpdate+0xec>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	0d9b      	lsrs	r3, r3, #22
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800509e:	4b24      	ldr	r3, [pc, #144]	; (8005130 <SystemCoreClockUpdate+0xec>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050a6:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00c      	beq.n	80050c8 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80050ae:	4a23      	ldr	r2, [pc, #140]	; (800513c <SystemCoreClockUpdate+0xf8>)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b6:	4a1e      	ldr	r2, [pc, #120]	; (8005130 <SystemCoreClockUpdate+0xec>)
 80050b8:	6852      	ldr	r2, [r2, #4]
 80050ba:	0992      	lsrs	r2, r2, #6
 80050bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050c0:	fb02 f303 	mul.w	r3, r2, r3
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	e00b      	b.n	80050e0 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80050c8:	4a1b      	ldr	r2, [pc, #108]	; (8005138 <SystemCoreClockUpdate+0xf4>)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d0:	4a17      	ldr	r2, [pc, #92]	; (8005130 <SystemCoreClockUpdate+0xec>)
 80050d2:	6852      	ldr	r2, [r2, #4]
 80050d4:	0992      	lsrs	r2, r2, #6
 80050d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050da:	fb02 f303 	mul.w	r3, r2, r3
 80050de:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80050e0:	4b13      	ldr	r3, [pc, #76]	; (8005130 <SystemCoreClockUpdate+0xec>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	0c1b      	lsrs	r3, r3, #16
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	3301      	adds	r3, #1
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f8:	4a0e      	ldr	r2, [pc, #56]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 80050fa:	6013      	str	r3, [r2, #0]
      break;
 80050fc:	e003      	b.n	8005106 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80050fe:	4b0d      	ldr	r3, [pc, #52]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 8005100:	4a0d      	ldr	r2, [pc, #52]	; (8005138 <SystemCoreClockUpdate+0xf4>)
 8005102:	601a      	str	r2, [r3, #0]
      break;
 8005104:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005106:	4b0a      	ldr	r3, [pc, #40]	; (8005130 <SystemCoreClockUpdate+0xec>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	091b      	lsrs	r3, r3, #4
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	4a0b      	ldr	r2, [pc, #44]	; (8005140 <SystemCoreClockUpdate+0xfc>)
 8005112:	5cd3      	ldrb	r3, [r2, r3]
 8005114:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005116:	4b07      	ldr	r3, [pc, #28]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	fa22 f303 	lsr.w	r3, r2, r3
 8005120:	4a04      	ldr	r2, [pc, #16]	; (8005134 <SystemCoreClockUpdate+0xf0>)
 8005122:	6013      	str	r3, [r2, #0]
}
 8005124:	bf00      	nop
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	40023800 	.word	0x40023800
 8005134:	2000000c 	.word	0x2000000c
 8005138:	00f42400 	.word	0x00f42400
 800513c:	017d7840 	.word	0x017d7840
 8005140:	0800a4ec 	.word	0x0800a4ec

08005144 <i2c_config>:
 * para lo cual se necesita el modulo GPIO y los pines configurados
 * en el modo ALternate Function.
 * Ademas, estos pines deben ser configurados como salidas open-drain
 * y con la resistencias en modo pull-up.
 */
void i2c_config(I2C_Handler_t *ptrHandlerI2C){
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]

	/* 1 Activamos la señal de reloj para el modulo I2C seleccionado*/
	if(ptrHandlerI2C->ptrI2Cx == I2C1){
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a89      	ldr	r2, [pc, #548]	; (8005378 <i2c_config+0x234>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d112      	bne.n	800517c <i2c_config+0x38>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C1EN;
 8005156:	4b89      	ldr	r3, [pc, #548]	; (800537c <i2c_config+0x238>)
 8005158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515a:	4a88      	ldr	r2, [pc, #544]	; (800537c <i2c_config+0x238>)
 800515c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005160:	6413      	str	r3, [r2, #64]	; 0x40
		RCC ->APB1RSTR |= RCC_APB1RSTR_I2C1RST;
 8005162:	4b86      	ldr	r3, [pc, #536]	; (800537c <i2c_config+0x238>)
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	4a85      	ldr	r2, [pc, #532]	; (800537c <i2c_config+0x238>)
 8005168:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800516c:	6213      	str	r3, [r2, #32]
		RCC ->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
 800516e:	4b83      	ldr	r3, [pc, #524]	; (800537c <i2c_config+0x238>)
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	4a82      	ldr	r2, [pc, #520]	; (800537c <i2c_config+0x238>)
 8005174:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005178:	6213      	str	r3, [r2, #32]
 800517a:	e016      	b.n	80051aa <i2c_config+0x66>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C2){
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a7f      	ldr	r2, [pc, #508]	; (8005380 <i2c_config+0x23c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d106      	bne.n	8005194 <i2c_config+0x50>
		RCC -> APB1ENR  |= RCC_APB1ENR_I2C2EN;
 8005186:	4b7d      	ldr	r3, [pc, #500]	; (800537c <i2c_config+0x238>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	4a7c      	ldr	r2, [pc, #496]	; (800537c <i2c_config+0x238>)
 800518c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005190:	6413      	str	r3, [r2, #64]	; 0x40
 8005192:	e00a      	b.n	80051aa <i2c_config+0x66>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C3){
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a7a      	ldr	r2, [pc, #488]	; (8005384 <i2c_config+0x240>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d105      	bne.n	80051aa <i2c_config+0x66>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
 800519e:	4b77      	ldr	r3, [pc, #476]	; (800537c <i2c_config+0x238>)
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	4a76      	ldr	r2, [pc, #472]	; (800537c <i2c_config+0x238>)
 80051a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051a8:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 0. desactivamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_PE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]


	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80051ba:	e000      	b.n	80051be <i2c_config+0x7a>
		__NOP();
 80051bc:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1f7      	bne.n	80051bc <i2c_config+0x78>
	}

	/* 2. Reiniciamos el periferico, de forma que inicia en un estado conocido */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_SWRST;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051da:	601a      	str	r2, [r3, #0]

	//Esperamos un rato
	for(uint32_t i = 0 ; i < 16 * pow(10,6); i++){
 80051dc:	2300      	movs	r3, #0
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	e003      	b.n	80051ea <i2c_config+0xa6>
		__NOP();
 80051e2:	bf00      	nop
	for(uint32_t i = 0 ; i < 16 * pow(10,6); i++){
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	3301      	adds	r3, #1
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	4a66      	ldr	r2, [pc, #408]	; (8005388 <i2c_config+0x244>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d3f7      	bcc.n	80051e2 <i2c_config+0x9e>
	}


	ptrHandlerI2C->ptrI2Cx->CR1 &= ~ I2C_CR1_SWRST;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005200:	601a      	str	r2, [r3, #0]

	/*3. Indicamos cual es la velocidad del reloj principal, que es la señal utilizada
	 * por el periferico para generar la señal de reloj para el bus I2C */


	ptrHandlerI2C->ptrI2Cx->CR2 &= ~(0b111111 << I2C_CR2_FREQ_Pos);	// Borramos la configuracion previa.
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005210:	605a      	str	r2, [r3, #4]

	//Preguntamos que velocidad de reloj de tiene actualmente
	if (ptrHandlerI2C->I2C_Config.clkSpeed ==  MAIN_CLOCK_16_MHz_FOR_I2C ){
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	79db      	ldrb	r3, [r3, #7]
 8005216:	2b10      	cmp	r3, #16
 8005218:	d108      	bne.n	800522c <i2c_config+0xe8>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_16_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0210 	orr.w	r2, r2, #16
 8005228:	605a      	str	r2, [r3, #4]
 800522a:	e00b      	b.n	8005244 <i2c_config+0x100>

	}else if (ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_50_MHz_FOR_I2C){
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	79db      	ldrb	r3, [r3, #7]
 8005230:	2b32      	cmp	r3, #50	; 0x32
 8005232:	d107      	bne.n	8005244 <i2c_config+0x100>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_50_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 8005242:	605a      	str	r2, [r3, #4]
	 * En esta configuracion se incluye tambien la velocidad del reloj
	 * y el tiempo máximo para el cambio de la señal (T-Rise).
	 * Todo comienza con los dos registros en 0
	 */
	//Nos aseguramos de que el periferico está desactivado
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(0b1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0201 	bic.w	r2, r2, #1
 8005252:	601a      	str	r2, [r3, #0]

	ptrHandlerI2C->ptrI2Cx->CCR = 0;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2200      	movs	r2, #0
 800525a:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->ptrI2Cx->TRISE = 0;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2200      	movs	r2, #0
 8005262:	621a      	str	r2, [r3, #32]

	if(ptrHandlerI2C->I2C_Config.modeI2C == I2C_MODE_SM){
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	795b      	ldrb	r3, [r3, #5]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d15c      	bne.n	8005326 <i2c_config+0x1e2>

		//Estamos en modo "standar" (SM Mode)
		// Seleccionamos el modo estandar
		ptrHandlerI2C->ptrI2Cx->CCR &= ~ (I2C_CCR_FS);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	69da      	ldr	r2, [r3, #28]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800527a:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	79db      	ldrb	r3, [r3, #7]
 8005280:	2b32      	cmp	r3, #50	; 0x32
 8005282:	d03f      	beq.n	8005304 <i2c_config+0x1c0>
 8005284:	2b32      	cmp	r3, #50	; 0x32
 8005286:	f300 80b4 	bgt.w	80053f2 <i2c_config+0x2ae>
 800528a:	2b14      	cmp	r3, #20
 800528c:	d029      	beq.n	80052e2 <i2c_config+0x19e>
 800528e:	2b14      	cmp	r3, #20
 8005290:	f300 80af 	bgt.w	80053f2 <i2c_config+0x2ae>
 8005294:	2b04      	cmp	r3, #4
 8005296:	d002      	beq.n	800529e <i2c_config+0x15a>
 8005298:	2b10      	cmp	r3, #16
 800529a:	d011      	beq.n	80052c0 <i2c_config+0x17c>


				break;
			}default:{

				break;
 800529c:	e0a9      	b.n	80053f2 <i2c_config+0x2ae>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_4MHz << I2C_CCR_CCR_Pos);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f042 0214 	orr.w	r2, r2, #20
 80052ac:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_4MHz;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6a1a      	ldr	r2, [r3, #32]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0205 	orr.w	r2, r2, #5
 80052bc:	621a      	str	r2, [r3, #32]
				break;
 80052be:	e09b      	b.n	80053f8 <i2c_config+0x2b4>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_16MHz << I2C_CCR_CCR_Pos);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	69da      	ldr	r2, [r3, #28]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80052ce:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_16MHz;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6a1a      	ldr	r2, [r3, #32]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0211 	orr.w	r2, r2, #17
 80052de:	621a      	str	r2, [r3, #32]
				break;
 80052e0:	e08a      	b.n	80053f8 <i2c_config+0x2b4>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_20MHz << I2C_CCR_CCR_Pos);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	69da      	ldr	r2, [r3, #28]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0264 	orr.w	r2, r2, #100	; 0x64
 80052f0:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_20MHz;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 0215 	orr.w	r2, r2, #21
 8005300:	621a      	str	r2, [r3, #32]
				break;
 8005302:	e079      	b.n	80053f8 <i2c_config+0x2b4>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_50MHz << I2C_CCR_CCR_Pos);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	69da      	ldr	r2, [r3, #28]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f042 02fa 	orr.w	r2, r2, #250	; 0xfa
 8005312:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_50MHz;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6a1a      	ldr	r2, [r3, #32]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 8005322:	621a      	str	r2, [r3, #32]
				break;
 8005324:	e068      	b.n	80053f8 <i2c_config+0x2b4>
	else{


		//Estamos en modo "Fast" (FM Mode)
		//Seleccioanmo el modo Fast
		ptrHandlerI2C->ptrI2Cx->CCR |=  I2C_CCR_FS;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005334:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	79db      	ldrb	r3, [r3, #7]
 800533a:	2b32      	cmp	r3, #50	; 0x32
 800533c:	d048      	beq.n	80053d0 <i2c_config+0x28c>
 800533e:	2b32      	cmp	r3, #50	; 0x32
 8005340:	dc59      	bgt.n	80053f6 <i2c_config+0x2b2>
 8005342:	2b14      	cmp	r3, #20
 8005344:	d033      	beq.n	80053ae <i2c_config+0x26a>
 8005346:	2b14      	cmp	r3, #20
 8005348:	dc55      	bgt.n	80053f6 <i2c_config+0x2b2>
 800534a:	2b04      	cmp	r3, #4
 800534c:	d002      	beq.n	8005354 <i2c_config+0x210>
 800534e:	2b10      	cmp	r3, #16
 8005350:	d01c      	beq.n	800538c <i2c_config+0x248>


				break;
			}default:{

				break;
 8005352:	e050      	b.n	80053f6 <i2c_config+0x2b2>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_4MHz << I2C_CCR_CCR_Pos);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69da      	ldr	r2, [r3, #28]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0203 	orr.w	r2, r2, #3
 8005362:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_4MHz;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6a1a      	ldr	r2, [r3, #32]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0202 	orr.w	r2, r2, #2
 8005372:	621a      	str	r2, [r3, #32]
				break;
 8005374:	e040      	b.n	80053f8 <i2c_config+0x2b4>
 8005376:	bf00      	nop
 8005378:	40005400 	.word	0x40005400
 800537c:	40023800 	.word	0x40023800
 8005380:	40005800 	.word	0x40005800
 8005384:	40005c00 	.word	0x40005c00
 8005388:	00f42400 	.word	0x00f42400
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_16MHz << I2C_CCR_CCR_Pos);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69da      	ldr	r2, [r3, #28]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 020d 	orr.w	r2, r2, #13
 800539a:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_16MHz;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6a1a      	ldr	r2, [r3, #32]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0206 	orr.w	r2, r2, #6
 80053aa:	621a      	str	r2, [r3, #32]
				break;
 80053ac:	e024      	b.n	80053f8 <i2c_config+0x2b4>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_20MHz << I2C_CCR_CCR_Pos);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69da      	ldr	r2, [r3, #28]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f042 0211 	orr.w	r2, r2, #17
 80053bc:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_20MHz;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	6a1a      	ldr	r2, [r3, #32]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0207 	orr.w	r2, r2, #7
 80053cc:	621a      	str	r2, [r3, #32]
				break;
 80053ce:	e013      	b.n	80053f8 <i2c_config+0x2b4>
				ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_FM_SPEED_400KHz_50MHz << I2C_CCR_CCR_Pos);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 80053de:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_50MHz;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6a1a      	ldr	r2, [r3, #32]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0210 	orr.w	r2, r2, #16
 80053ee:	621a      	str	r2, [r3, #32]
				break;
 80053f0:	e002      	b.n	80053f8 <i2c_config+0x2b4>
				break;
 80053f2:	bf00      	nop
 80053f4:	e002      	b.n	80053fc <i2c_config+0x2b8>
				break;
 80053f6:	bf00      	nop
			}

		}

	}
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80053f8:	e000      	b.n	80053fc <i2c_config+0x2b8>
		__NOP();
 80053fa:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1f7      	bne.n	80053fa <i2c_config+0x2b6>
	}

	/* 5. Activamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_PE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0201 	orr.w	r2, r2, #1
 8005418:	601a      	str	r2, [r3, #0]

}
 800541a:	bf00      	nop
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop

08005428 <i2c_stopTransaction>:


/* 8. Generamos la condicion de stop */
void i2c_stopTransaction(I2C_Handler_t *ptrHandlerI2C){
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_STOP;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800543e:	601a      	str	r2, [r3, #0]
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <i2c_startTransaction>:


void i2c_startTransaction(I2C_Handler_t *ptrHandlerI2C){
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
	/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_SR2 */
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8005454:	e000      	b.n	8005458 <i2c_startTransaction+0xc>
		__NOP();
 8005456:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f7      	bne.n	8005456 <i2c_startTransaction+0xa>
	}

	/* 2. Genereamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005474:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante
	 * Mientras esperamos, el valor de SB es 0, entonces la negacion (!) es 1*/
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8005476:	e000      	b.n	800547a <i2c_startTransaction+0x2e>
		__NOP();
 8005478:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	695b      	ldr	r3, [r3, #20]
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d0f7      	beq.n	8005478 <i2c_startTransaction+0x2c>
	}
}
 8005488:	bf00      	nop
 800548a:	bf00      	nop
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr

08005496 <i2c_reStartTransaction>:

/**/
void i2c_reStartTransaction(I2C_Handler_t *ptrHandlerI2C){
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
	/*2. Generamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054ac:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante*/
	/* Mientras esperamos, el valor de SB es 0, entonces la negacion es 1 */
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80054ae:	e000      	b.n	80054b2 <i2c_reStartTransaction+0x1c>
		__NOP();
 80054b0:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d0f7      	beq.n	80054b0 <i2c_reStartTransaction+0x1a>
	}
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <i2c_sendNoAck>:

/* 7a. Activamos la indicacion para no-ACK (indicacion para el Slave de terminar) */
void i2c_sendNoAck(I2C_Handler_t *ptrHandlerI2C){
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
	/*(Debemos escribir cero en la posicion ACK del registro de control 1) */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(I2C_CR1_ACK);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e4:	601a      	str	r2, [r3, #0]
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <i2c_sendSlaveAddressRW>:
	/* (Debemos escribir uno en la posicion ACK del registro de control 1)*/
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_ACK;
}

/**/
void i2c_sendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite){
 80054f2:	b480      	push	{r7}
 80054f4:	b085      	sub	sp, #20
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
 80054fa:	460b      	mov	r3, r1
 80054fc:	70fb      	strb	r3, [r7, #3]
 80054fe:	4613      	mov	r3, r2
 8005500:	70bb      	strb	r3, [r7, #2]
	/* 0. Definimos una variable auxiliar */
	uint8_t auxByte = 0;
 8005502:	2300      	movs	r3, #0
 8005504:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	/* 3. Enviamos la direccion del Slave y el bit que indica que deseamos escribir (0) */
	/* (en el siguiente paso se envia la direccion de memoria que se desea escribir  */
	ptrHandlerI2C->ptrI2Cx->DR = (slaveAddress << 1) | readOrWrite;
 8005506:	78fb      	ldrb	r3, [r7, #3]
 8005508:	005a      	lsls	r2, r3, #1
 800550a:	78bb      	ldrb	r3, [r7, #2]
 800550c:	431a      	orrs	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	611a      	str	r2, [r3, #16]

	/* 3.1 Esperamos hasta que la bendera del evento "addr" se levante
	 * (esto nos indica que la direccion fue enviada satisfactoriamente
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8005514:	e000      	b.n	8005518 <i2c_sendSlaveAddressRW+0x26>
		__NOP();
 8005516:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0f7      	beq.n	8005516 <i2c_sendSlaveAddressRW+0x24>
	}

	/* 3.2 Debemos limpiar la bandera de la recepcion de ACK de la "addr", para lo cual
	 * debemos leer en secuencia el I2C_SR1 y luego I2C_SR2
	 */
	auxByte = ptrHandlerI2C->ptrI2Cx->SR1;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->ptrI2Cx->SR2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	73fb      	strb	r3, [r7, #15]

}
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <i2c_sendMemoryAddress>:

/**/
void i2c_sendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr){
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
 800554a:	460b      	mov	r3, r1
 800554c:	70fb      	strb	r3, [r7, #3]
	/* 4. Enviamos la direccion de memoria qe deseamos leer */
	ptrHandlerI2C->ptrI2Cx->DR = memAddr;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	78fa      	ldrb	r2, [r7, #3]
 8005554:	611a      	str	r2, [r3, #16]

	/* 4.1 Esoeramos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 8005556:	e000      	b.n	800555a <i2c_sendMemoryAddress+0x18>
		__NOP();
 8005558:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f7      	beq.n	8005558 <i2c_sendMemoryAddress+0x16>
	}
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <i2c_sendDataByte>:

/**/
void i2c_sendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite){
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	70fb      	strb	r3, [r7, #3]
	/* 5. Cargamos el valor que deseamos escribir */
	ptrHandlerI2C->ptrI2Cx->DR = dataToWrite;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	78fa      	ldrb	r2, [r7, #3]
 8005588:	611a      	str	r2, [r3, #16]

	/* 6. Esperamos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 800558a:	e000      	b.n	800558e <i2c_sendDataByte+0x18>
		__NOP();
 800558c:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d0f7      	beq.n	800558c <i2c_sendDataByte+0x16>
	}
}
 800559c:	bf00      	nop
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <i2c_readDataByte>:

uint8_t i2c_readDataByte(I2C_Handler_t *ptrHandlerI2C){
 80055aa:	b480      	push	{r7}
 80055ac:	b083      	sub	sp, #12
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
	/*9. Esperamos hasta que el byte entrante sea recibido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 80055b2:	e000      	b.n	80055b6 <i2c_readDataByte+0xc>
		__NOP();
 80055b4:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0f7      	beq.n	80055b4 <i2c_readDataByte+0xa>
	}

	ptrHandlerI2C->I2C_Config.dataI2C = ptrHandlerI2C->ptrI2Cx->DR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	b2da      	uxtb	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->I2C_Config.dataI2C;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	799b      	ldrb	r3, [r3, #6]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <__errno>:
 80055e0:	4b01      	ldr	r3, [pc, #4]	; (80055e8 <__errno+0x8>)
 80055e2:	6818      	ldr	r0, [r3, #0]
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	20000010 	.word	0x20000010

080055ec <__libc_init_array>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	4d0d      	ldr	r5, [pc, #52]	; (8005624 <__libc_init_array+0x38>)
 80055f0:	4c0d      	ldr	r4, [pc, #52]	; (8005628 <__libc_init_array+0x3c>)
 80055f2:	1b64      	subs	r4, r4, r5
 80055f4:	10a4      	asrs	r4, r4, #2
 80055f6:	2600      	movs	r6, #0
 80055f8:	42a6      	cmp	r6, r4
 80055fa:	d109      	bne.n	8005610 <__libc_init_array+0x24>
 80055fc:	4d0b      	ldr	r5, [pc, #44]	; (800562c <__libc_init_array+0x40>)
 80055fe:	4c0c      	ldr	r4, [pc, #48]	; (8005630 <__libc_init_array+0x44>)
 8005600:	f004 ff2a 	bl	800a458 <_init>
 8005604:	1b64      	subs	r4, r4, r5
 8005606:	10a4      	asrs	r4, r4, #2
 8005608:	2600      	movs	r6, #0
 800560a:	42a6      	cmp	r6, r4
 800560c:	d105      	bne.n	800561a <__libc_init_array+0x2e>
 800560e:	bd70      	pop	{r4, r5, r6, pc}
 8005610:	f855 3b04 	ldr.w	r3, [r5], #4
 8005614:	4798      	blx	r3
 8005616:	3601      	adds	r6, #1
 8005618:	e7ee      	b.n	80055f8 <__libc_init_array+0xc>
 800561a:	f855 3b04 	ldr.w	r3, [r5], #4
 800561e:	4798      	blx	r3
 8005620:	3601      	adds	r6, #1
 8005622:	e7f2      	b.n	800560a <__libc_init_array+0x1e>
 8005624:	0800ab50 	.word	0x0800ab50
 8005628:	0800ab50 	.word	0x0800ab50
 800562c:	0800ab50 	.word	0x0800ab50
 8005630:	0800ab54 	.word	0x0800ab54

08005634 <malloc>:
 8005634:	4b02      	ldr	r3, [pc, #8]	; (8005640 <malloc+0xc>)
 8005636:	4601      	mov	r1, r0
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	f000 b877 	b.w	800572c <_malloc_r>
 800563e:	bf00      	nop
 8005640:	20000010 	.word	0x20000010

08005644 <memset>:
 8005644:	4402      	add	r2, r0
 8005646:	4603      	mov	r3, r0
 8005648:	4293      	cmp	r3, r2
 800564a:	d100      	bne.n	800564e <memset+0xa>
 800564c:	4770      	bx	lr
 800564e:	f803 1b01 	strb.w	r1, [r3], #1
 8005652:	e7f9      	b.n	8005648 <memset+0x4>

08005654 <_free_r>:
 8005654:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005656:	2900      	cmp	r1, #0
 8005658:	d044      	beq.n	80056e4 <_free_r+0x90>
 800565a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800565e:	9001      	str	r0, [sp, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f1a1 0404 	sub.w	r4, r1, #4
 8005666:	bfb8      	it	lt
 8005668:	18e4      	addlt	r4, r4, r3
 800566a:	f001 fc53 	bl	8006f14 <__malloc_lock>
 800566e:	4a1e      	ldr	r2, [pc, #120]	; (80056e8 <_free_r+0x94>)
 8005670:	9801      	ldr	r0, [sp, #4]
 8005672:	6813      	ldr	r3, [r2, #0]
 8005674:	b933      	cbnz	r3, 8005684 <_free_r+0x30>
 8005676:	6063      	str	r3, [r4, #4]
 8005678:	6014      	str	r4, [r2, #0]
 800567a:	b003      	add	sp, #12
 800567c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005680:	f001 bc4e 	b.w	8006f20 <__malloc_unlock>
 8005684:	42a3      	cmp	r3, r4
 8005686:	d908      	bls.n	800569a <_free_r+0x46>
 8005688:	6825      	ldr	r5, [r4, #0]
 800568a:	1961      	adds	r1, r4, r5
 800568c:	428b      	cmp	r3, r1
 800568e:	bf01      	itttt	eq
 8005690:	6819      	ldreq	r1, [r3, #0]
 8005692:	685b      	ldreq	r3, [r3, #4]
 8005694:	1949      	addeq	r1, r1, r5
 8005696:	6021      	streq	r1, [r4, #0]
 8005698:	e7ed      	b.n	8005676 <_free_r+0x22>
 800569a:	461a      	mov	r2, r3
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	b10b      	cbz	r3, 80056a4 <_free_r+0x50>
 80056a0:	42a3      	cmp	r3, r4
 80056a2:	d9fa      	bls.n	800569a <_free_r+0x46>
 80056a4:	6811      	ldr	r1, [r2, #0]
 80056a6:	1855      	adds	r5, r2, r1
 80056a8:	42a5      	cmp	r5, r4
 80056aa:	d10b      	bne.n	80056c4 <_free_r+0x70>
 80056ac:	6824      	ldr	r4, [r4, #0]
 80056ae:	4421      	add	r1, r4
 80056b0:	1854      	adds	r4, r2, r1
 80056b2:	42a3      	cmp	r3, r4
 80056b4:	6011      	str	r1, [r2, #0]
 80056b6:	d1e0      	bne.n	800567a <_free_r+0x26>
 80056b8:	681c      	ldr	r4, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	6053      	str	r3, [r2, #4]
 80056be:	4421      	add	r1, r4
 80056c0:	6011      	str	r1, [r2, #0]
 80056c2:	e7da      	b.n	800567a <_free_r+0x26>
 80056c4:	d902      	bls.n	80056cc <_free_r+0x78>
 80056c6:	230c      	movs	r3, #12
 80056c8:	6003      	str	r3, [r0, #0]
 80056ca:	e7d6      	b.n	800567a <_free_r+0x26>
 80056cc:	6825      	ldr	r5, [r4, #0]
 80056ce:	1961      	adds	r1, r4, r5
 80056d0:	428b      	cmp	r3, r1
 80056d2:	bf04      	itt	eq
 80056d4:	6819      	ldreq	r1, [r3, #0]
 80056d6:	685b      	ldreq	r3, [r3, #4]
 80056d8:	6063      	str	r3, [r4, #4]
 80056da:	bf04      	itt	eq
 80056dc:	1949      	addeq	r1, r1, r5
 80056de:	6021      	streq	r1, [r4, #0]
 80056e0:	6054      	str	r4, [r2, #4]
 80056e2:	e7ca      	b.n	800567a <_free_r+0x26>
 80056e4:	b003      	add	sp, #12
 80056e6:	bd30      	pop	{r4, r5, pc}
 80056e8:	2000049c 	.word	0x2000049c

080056ec <sbrk_aligned>:
 80056ec:	b570      	push	{r4, r5, r6, lr}
 80056ee:	4e0e      	ldr	r6, [pc, #56]	; (8005728 <sbrk_aligned+0x3c>)
 80056f0:	460c      	mov	r4, r1
 80056f2:	6831      	ldr	r1, [r6, #0]
 80056f4:	4605      	mov	r5, r0
 80056f6:	b911      	cbnz	r1, 80056fe <sbrk_aligned+0x12>
 80056f8:	f000 fcf6 	bl	80060e8 <_sbrk_r>
 80056fc:	6030      	str	r0, [r6, #0]
 80056fe:	4621      	mov	r1, r4
 8005700:	4628      	mov	r0, r5
 8005702:	f000 fcf1 	bl	80060e8 <_sbrk_r>
 8005706:	1c43      	adds	r3, r0, #1
 8005708:	d00a      	beq.n	8005720 <sbrk_aligned+0x34>
 800570a:	1cc4      	adds	r4, r0, #3
 800570c:	f024 0403 	bic.w	r4, r4, #3
 8005710:	42a0      	cmp	r0, r4
 8005712:	d007      	beq.n	8005724 <sbrk_aligned+0x38>
 8005714:	1a21      	subs	r1, r4, r0
 8005716:	4628      	mov	r0, r5
 8005718:	f000 fce6 	bl	80060e8 <_sbrk_r>
 800571c:	3001      	adds	r0, #1
 800571e:	d101      	bne.n	8005724 <sbrk_aligned+0x38>
 8005720:	f04f 34ff 	mov.w	r4, #4294967295
 8005724:	4620      	mov	r0, r4
 8005726:	bd70      	pop	{r4, r5, r6, pc}
 8005728:	200004a0 	.word	0x200004a0

0800572c <_malloc_r>:
 800572c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005730:	1ccd      	adds	r5, r1, #3
 8005732:	f025 0503 	bic.w	r5, r5, #3
 8005736:	3508      	adds	r5, #8
 8005738:	2d0c      	cmp	r5, #12
 800573a:	bf38      	it	cc
 800573c:	250c      	movcc	r5, #12
 800573e:	2d00      	cmp	r5, #0
 8005740:	4607      	mov	r7, r0
 8005742:	db01      	blt.n	8005748 <_malloc_r+0x1c>
 8005744:	42a9      	cmp	r1, r5
 8005746:	d905      	bls.n	8005754 <_malloc_r+0x28>
 8005748:	230c      	movs	r3, #12
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	2600      	movs	r6, #0
 800574e:	4630      	mov	r0, r6
 8005750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005754:	4e2e      	ldr	r6, [pc, #184]	; (8005810 <_malloc_r+0xe4>)
 8005756:	f001 fbdd 	bl	8006f14 <__malloc_lock>
 800575a:	6833      	ldr	r3, [r6, #0]
 800575c:	461c      	mov	r4, r3
 800575e:	bb34      	cbnz	r4, 80057ae <_malloc_r+0x82>
 8005760:	4629      	mov	r1, r5
 8005762:	4638      	mov	r0, r7
 8005764:	f7ff ffc2 	bl	80056ec <sbrk_aligned>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	4604      	mov	r4, r0
 800576c:	d14d      	bne.n	800580a <_malloc_r+0xde>
 800576e:	6834      	ldr	r4, [r6, #0]
 8005770:	4626      	mov	r6, r4
 8005772:	2e00      	cmp	r6, #0
 8005774:	d140      	bne.n	80057f8 <_malloc_r+0xcc>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	4631      	mov	r1, r6
 800577a:	4638      	mov	r0, r7
 800577c:	eb04 0803 	add.w	r8, r4, r3
 8005780:	f000 fcb2 	bl	80060e8 <_sbrk_r>
 8005784:	4580      	cmp	r8, r0
 8005786:	d13a      	bne.n	80057fe <_malloc_r+0xd2>
 8005788:	6821      	ldr	r1, [r4, #0]
 800578a:	3503      	adds	r5, #3
 800578c:	1a6d      	subs	r5, r5, r1
 800578e:	f025 0503 	bic.w	r5, r5, #3
 8005792:	3508      	adds	r5, #8
 8005794:	2d0c      	cmp	r5, #12
 8005796:	bf38      	it	cc
 8005798:	250c      	movcc	r5, #12
 800579a:	4629      	mov	r1, r5
 800579c:	4638      	mov	r0, r7
 800579e:	f7ff ffa5 	bl	80056ec <sbrk_aligned>
 80057a2:	3001      	adds	r0, #1
 80057a4:	d02b      	beq.n	80057fe <_malloc_r+0xd2>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	442b      	add	r3, r5
 80057aa:	6023      	str	r3, [r4, #0]
 80057ac:	e00e      	b.n	80057cc <_malloc_r+0xa0>
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	1b52      	subs	r2, r2, r5
 80057b2:	d41e      	bmi.n	80057f2 <_malloc_r+0xc6>
 80057b4:	2a0b      	cmp	r2, #11
 80057b6:	d916      	bls.n	80057e6 <_malloc_r+0xba>
 80057b8:	1961      	adds	r1, r4, r5
 80057ba:	42a3      	cmp	r3, r4
 80057bc:	6025      	str	r5, [r4, #0]
 80057be:	bf18      	it	ne
 80057c0:	6059      	strne	r1, [r3, #4]
 80057c2:	6863      	ldr	r3, [r4, #4]
 80057c4:	bf08      	it	eq
 80057c6:	6031      	streq	r1, [r6, #0]
 80057c8:	5162      	str	r2, [r4, r5]
 80057ca:	604b      	str	r3, [r1, #4]
 80057cc:	4638      	mov	r0, r7
 80057ce:	f104 060b 	add.w	r6, r4, #11
 80057d2:	f001 fba5 	bl	8006f20 <__malloc_unlock>
 80057d6:	f026 0607 	bic.w	r6, r6, #7
 80057da:	1d23      	adds	r3, r4, #4
 80057dc:	1af2      	subs	r2, r6, r3
 80057de:	d0b6      	beq.n	800574e <_malloc_r+0x22>
 80057e0:	1b9b      	subs	r3, r3, r6
 80057e2:	50a3      	str	r3, [r4, r2]
 80057e4:	e7b3      	b.n	800574e <_malloc_r+0x22>
 80057e6:	6862      	ldr	r2, [r4, #4]
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	bf0c      	ite	eq
 80057ec:	6032      	streq	r2, [r6, #0]
 80057ee:	605a      	strne	r2, [r3, #4]
 80057f0:	e7ec      	b.n	80057cc <_malloc_r+0xa0>
 80057f2:	4623      	mov	r3, r4
 80057f4:	6864      	ldr	r4, [r4, #4]
 80057f6:	e7b2      	b.n	800575e <_malloc_r+0x32>
 80057f8:	4634      	mov	r4, r6
 80057fa:	6876      	ldr	r6, [r6, #4]
 80057fc:	e7b9      	b.n	8005772 <_malloc_r+0x46>
 80057fe:	230c      	movs	r3, #12
 8005800:	603b      	str	r3, [r7, #0]
 8005802:	4638      	mov	r0, r7
 8005804:	f001 fb8c 	bl	8006f20 <__malloc_unlock>
 8005808:	e7a1      	b.n	800574e <_malloc_r+0x22>
 800580a:	6025      	str	r5, [r4, #0]
 800580c:	e7de      	b.n	80057cc <_malloc_r+0xa0>
 800580e:	bf00      	nop
 8005810:	2000049c 	.word	0x2000049c

08005814 <__cvt>:
 8005814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005818:	ec55 4b10 	vmov	r4, r5, d0
 800581c:	2d00      	cmp	r5, #0
 800581e:	460e      	mov	r6, r1
 8005820:	4619      	mov	r1, r3
 8005822:	462b      	mov	r3, r5
 8005824:	bfbb      	ittet	lt
 8005826:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800582a:	461d      	movlt	r5, r3
 800582c:	2300      	movge	r3, #0
 800582e:	232d      	movlt	r3, #45	; 0x2d
 8005830:	700b      	strb	r3, [r1, #0]
 8005832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005834:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005838:	4691      	mov	r9, r2
 800583a:	f023 0820 	bic.w	r8, r3, #32
 800583e:	bfbc      	itt	lt
 8005840:	4622      	movlt	r2, r4
 8005842:	4614      	movlt	r4, r2
 8005844:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005848:	d005      	beq.n	8005856 <__cvt+0x42>
 800584a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800584e:	d100      	bne.n	8005852 <__cvt+0x3e>
 8005850:	3601      	adds	r6, #1
 8005852:	2102      	movs	r1, #2
 8005854:	e000      	b.n	8005858 <__cvt+0x44>
 8005856:	2103      	movs	r1, #3
 8005858:	ab03      	add	r3, sp, #12
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	ab02      	add	r3, sp, #8
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	ec45 4b10 	vmov	d0, r4, r5
 8005864:	4653      	mov	r3, sl
 8005866:	4632      	mov	r2, r6
 8005868:	f000 fd42 	bl	80062f0 <_dtoa_r>
 800586c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005870:	4607      	mov	r7, r0
 8005872:	d102      	bne.n	800587a <__cvt+0x66>
 8005874:	f019 0f01 	tst.w	r9, #1
 8005878:	d022      	beq.n	80058c0 <__cvt+0xac>
 800587a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800587e:	eb07 0906 	add.w	r9, r7, r6
 8005882:	d110      	bne.n	80058a6 <__cvt+0x92>
 8005884:	783b      	ldrb	r3, [r7, #0]
 8005886:	2b30      	cmp	r3, #48	; 0x30
 8005888:	d10a      	bne.n	80058a0 <__cvt+0x8c>
 800588a:	2200      	movs	r2, #0
 800588c:	2300      	movs	r3, #0
 800588e:	4620      	mov	r0, r4
 8005890:	4629      	mov	r1, r5
 8005892:	f7fb f921 	bl	8000ad8 <__aeabi_dcmpeq>
 8005896:	b918      	cbnz	r0, 80058a0 <__cvt+0x8c>
 8005898:	f1c6 0601 	rsb	r6, r6, #1
 800589c:	f8ca 6000 	str.w	r6, [sl]
 80058a0:	f8da 3000 	ldr.w	r3, [sl]
 80058a4:	4499      	add	r9, r3
 80058a6:	2200      	movs	r2, #0
 80058a8:	2300      	movs	r3, #0
 80058aa:	4620      	mov	r0, r4
 80058ac:	4629      	mov	r1, r5
 80058ae:	f7fb f913 	bl	8000ad8 <__aeabi_dcmpeq>
 80058b2:	b108      	cbz	r0, 80058b8 <__cvt+0xa4>
 80058b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80058b8:	2230      	movs	r2, #48	; 0x30
 80058ba:	9b03      	ldr	r3, [sp, #12]
 80058bc:	454b      	cmp	r3, r9
 80058be:	d307      	bcc.n	80058d0 <__cvt+0xbc>
 80058c0:	9b03      	ldr	r3, [sp, #12]
 80058c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80058c4:	1bdb      	subs	r3, r3, r7
 80058c6:	4638      	mov	r0, r7
 80058c8:	6013      	str	r3, [r2, #0]
 80058ca:	b004      	add	sp, #16
 80058cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d0:	1c59      	adds	r1, r3, #1
 80058d2:	9103      	str	r1, [sp, #12]
 80058d4:	701a      	strb	r2, [r3, #0]
 80058d6:	e7f0      	b.n	80058ba <__cvt+0xa6>

080058d8 <__exponent>:
 80058d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058da:	4603      	mov	r3, r0
 80058dc:	2900      	cmp	r1, #0
 80058de:	bfb8      	it	lt
 80058e0:	4249      	neglt	r1, r1
 80058e2:	f803 2b02 	strb.w	r2, [r3], #2
 80058e6:	bfb4      	ite	lt
 80058e8:	222d      	movlt	r2, #45	; 0x2d
 80058ea:	222b      	movge	r2, #43	; 0x2b
 80058ec:	2909      	cmp	r1, #9
 80058ee:	7042      	strb	r2, [r0, #1]
 80058f0:	dd2a      	ble.n	8005948 <__exponent+0x70>
 80058f2:	f10d 0407 	add.w	r4, sp, #7
 80058f6:	46a4      	mov	ip, r4
 80058f8:	270a      	movs	r7, #10
 80058fa:	46a6      	mov	lr, r4
 80058fc:	460a      	mov	r2, r1
 80058fe:	fb91 f6f7 	sdiv	r6, r1, r7
 8005902:	fb07 1516 	mls	r5, r7, r6, r1
 8005906:	3530      	adds	r5, #48	; 0x30
 8005908:	2a63      	cmp	r2, #99	; 0x63
 800590a:	f104 34ff 	add.w	r4, r4, #4294967295
 800590e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005912:	4631      	mov	r1, r6
 8005914:	dcf1      	bgt.n	80058fa <__exponent+0x22>
 8005916:	3130      	adds	r1, #48	; 0x30
 8005918:	f1ae 0502 	sub.w	r5, lr, #2
 800591c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005920:	1c44      	adds	r4, r0, #1
 8005922:	4629      	mov	r1, r5
 8005924:	4561      	cmp	r1, ip
 8005926:	d30a      	bcc.n	800593e <__exponent+0x66>
 8005928:	f10d 0209 	add.w	r2, sp, #9
 800592c:	eba2 020e 	sub.w	r2, r2, lr
 8005930:	4565      	cmp	r5, ip
 8005932:	bf88      	it	hi
 8005934:	2200      	movhi	r2, #0
 8005936:	4413      	add	r3, r2
 8005938:	1a18      	subs	r0, r3, r0
 800593a:	b003      	add	sp, #12
 800593c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800593e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005942:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005946:	e7ed      	b.n	8005924 <__exponent+0x4c>
 8005948:	2330      	movs	r3, #48	; 0x30
 800594a:	3130      	adds	r1, #48	; 0x30
 800594c:	7083      	strb	r3, [r0, #2]
 800594e:	70c1      	strb	r1, [r0, #3]
 8005950:	1d03      	adds	r3, r0, #4
 8005952:	e7f1      	b.n	8005938 <__exponent+0x60>

08005954 <_printf_float>:
 8005954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005958:	ed2d 8b02 	vpush	{d8}
 800595c:	b08d      	sub	sp, #52	; 0x34
 800595e:	460c      	mov	r4, r1
 8005960:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005964:	4616      	mov	r6, r2
 8005966:	461f      	mov	r7, r3
 8005968:	4605      	mov	r5, r0
 800596a:	f001 faaf 	bl	8006ecc <_localeconv_r>
 800596e:	f8d0 a000 	ldr.w	sl, [r0]
 8005972:	4650      	mov	r0, sl
 8005974:	f7fa fc34 	bl	80001e0 <strlen>
 8005978:	2300      	movs	r3, #0
 800597a:	930a      	str	r3, [sp, #40]	; 0x28
 800597c:	6823      	ldr	r3, [r4, #0]
 800597e:	9305      	str	r3, [sp, #20]
 8005980:	f8d8 3000 	ldr.w	r3, [r8]
 8005984:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005988:	3307      	adds	r3, #7
 800598a:	f023 0307 	bic.w	r3, r3, #7
 800598e:	f103 0208 	add.w	r2, r3, #8
 8005992:	f8c8 2000 	str.w	r2, [r8]
 8005996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800599e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80059a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80059a6:	9307      	str	r3, [sp, #28]
 80059a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80059ac:	ee08 0a10 	vmov	s16, r0
 80059b0:	4b9f      	ldr	r3, [pc, #636]	; (8005c30 <_printf_float+0x2dc>)
 80059b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059b6:	f04f 32ff 	mov.w	r2, #4294967295
 80059ba:	f7fb f8bf 	bl	8000b3c <__aeabi_dcmpun>
 80059be:	bb88      	cbnz	r0, 8005a24 <_printf_float+0xd0>
 80059c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059c4:	4b9a      	ldr	r3, [pc, #616]	; (8005c30 <_printf_float+0x2dc>)
 80059c6:	f04f 32ff 	mov.w	r2, #4294967295
 80059ca:	f7fb f899 	bl	8000b00 <__aeabi_dcmple>
 80059ce:	bb48      	cbnz	r0, 8005a24 <_printf_float+0xd0>
 80059d0:	2200      	movs	r2, #0
 80059d2:	2300      	movs	r3, #0
 80059d4:	4640      	mov	r0, r8
 80059d6:	4649      	mov	r1, r9
 80059d8:	f7fb f888 	bl	8000aec <__aeabi_dcmplt>
 80059dc:	b110      	cbz	r0, 80059e4 <_printf_float+0x90>
 80059de:	232d      	movs	r3, #45	; 0x2d
 80059e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059e4:	4b93      	ldr	r3, [pc, #588]	; (8005c34 <_printf_float+0x2e0>)
 80059e6:	4894      	ldr	r0, [pc, #592]	; (8005c38 <_printf_float+0x2e4>)
 80059e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80059ec:	bf94      	ite	ls
 80059ee:	4698      	movls	r8, r3
 80059f0:	4680      	movhi	r8, r0
 80059f2:	2303      	movs	r3, #3
 80059f4:	6123      	str	r3, [r4, #16]
 80059f6:	9b05      	ldr	r3, [sp, #20]
 80059f8:	f023 0204 	bic.w	r2, r3, #4
 80059fc:	6022      	str	r2, [r4, #0]
 80059fe:	f04f 0900 	mov.w	r9, #0
 8005a02:	9700      	str	r7, [sp, #0]
 8005a04:	4633      	mov	r3, r6
 8005a06:	aa0b      	add	r2, sp, #44	; 0x2c
 8005a08:	4621      	mov	r1, r4
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	f000 f9d8 	bl	8005dc0 <_printf_common>
 8005a10:	3001      	adds	r0, #1
 8005a12:	f040 8090 	bne.w	8005b36 <_printf_float+0x1e2>
 8005a16:	f04f 30ff 	mov.w	r0, #4294967295
 8005a1a:	b00d      	add	sp, #52	; 0x34
 8005a1c:	ecbd 8b02 	vpop	{d8}
 8005a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a24:	4642      	mov	r2, r8
 8005a26:	464b      	mov	r3, r9
 8005a28:	4640      	mov	r0, r8
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	f7fb f886 	bl	8000b3c <__aeabi_dcmpun>
 8005a30:	b140      	cbz	r0, 8005a44 <_printf_float+0xf0>
 8005a32:	464b      	mov	r3, r9
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	bfbc      	itt	lt
 8005a38:	232d      	movlt	r3, #45	; 0x2d
 8005a3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005a3e:	487f      	ldr	r0, [pc, #508]	; (8005c3c <_printf_float+0x2e8>)
 8005a40:	4b7f      	ldr	r3, [pc, #508]	; (8005c40 <_printf_float+0x2ec>)
 8005a42:	e7d1      	b.n	80059e8 <_printf_float+0x94>
 8005a44:	6863      	ldr	r3, [r4, #4]
 8005a46:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005a4a:	9206      	str	r2, [sp, #24]
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	d13f      	bne.n	8005ad0 <_printf_float+0x17c>
 8005a50:	2306      	movs	r3, #6
 8005a52:	6063      	str	r3, [r4, #4]
 8005a54:	9b05      	ldr	r3, [sp, #20]
 8005a56:	6861      	ldr	r1, [r4, #4]
 8005a58:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	9303      	str	r3, [sp, #12]
 8005a60:	ab0a      	add	r3, sp, #40	; 0x28
 8005a62:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005a66:	ab09      	add	r3, sp, #36	; 0x24
 8005a68:	ec49 8b10 	vmov	d0, r8, r9
 8005a6c:	9300      	str	r3, [sp, #0]
 8005a6e:	6022      	str	r2, [r4, #0]
 8005a70:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005a74:	4628      	mov	r0, r5
 8005a76:	f7ff fecd 	bl	8005814 <__cvt>
 8005a7a:	9b06      	ldr	r3, [sp, #24]
 8005a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a7e:	2b47      	cmp	r3, #71	; 0x47
 8005a80:	4680      	mov	r8, r0
 8005a82:	d108      	bne.n	8005a96 <_printf_float+0x142>
 8005a84:	1cc8      	adds	r0, r1, #3
 8005a86:	db02      	blt.n	8005a8e <_printf_float+0x13a>
 8005a88:	6863      	ldr	r3, [r4, #4]
 8005a8a:	4299      	cmp	r1, r3
 8005a8c:	dd41      	ble.n	8005b12 <_printf_float+0x1be>
 8005a8e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005a92:	fa5f fb8b 	uxtb.w	fp, fp
 8005a96:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a9a:	d820      	bhi.n	8005ade <_printf_float+0x18a>
 8005a9c:	3901      	subs	r1, #1
 8005a9e:	465a      	mov	r2, fp
 8005aa0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005aa4:	9109      	str	r1, [sp, #36]	; 0x24
 8005aa6:	f7ff ff17 	bl	80058d8 <__exponent>
 8005aaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aac:	1813      	adds	r3, r2, r0
 8005aae:	2a01      	cmp	r2, #1
 8005ab0:	4681      	mov	r9, r0
 8005ab2:	6123      	str	r3, [r4, #16]
 8005ab4:	dc02      	bgt.n	8005abc <_printf_float+0x168>
 8005ab6:	6822      	ldr	r2, [r4, #0]
 8005ab8:	07d2      	lsls	r2, r2, #31
 8005aba:	d501      	bpl.n	8005ac0 <_printf_float+0x16c>
 8005abc:	3301      	adds	r3, #1
 8005abe:	6123      	str	r3, [r4, #16]
 8005ac0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d09c      	beq.n	8005a02 <_printf_float+0xae>
 8005ac8:	232d      	movs	r3, #45	; 0x2d
 8005aca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ace:	e798      	b.n	8005a02 <_printf_float+0xae>
 8005ad0:	9a06      	ldr	r2, [sp, #24]
 8005ad2:	2a47      	cmp	r2, #71	; 0x47
 8005ad4:	d1be      	bne.n	8005a54 <_printf_float+0x100>
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1bc      	bne.n	8005a54 <_printf_float+0x100>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e7b9      	b.n	8005a52 <_printf_float+0xfe>
 8005ade:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ae2:	d118      	bne.n	8005b16 <_printf_float+0x1c2>
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	6863      	ldr	r3, [r4, #4]
 8005ae8:	dd0b      	ble.n	8005b02 <_printf_float+0x1ae>
 8005aea:	6121      	str	r1, [r4, #16]
 8005aec:	b913      	cbnz	r3, 8005af4 <_printf_float+0x1a0>
 8005aee:	6822      	ldr	r2, [r4, #0]
 8005af0:	07d0      	lsls	r0, r2, #31
 8005af2:	d502      	bpl.n	8005afa <_printf_float+0x1a6>
 8005af4:	3301      	adds	r3, #1
 8005af6:	440b      	add	r3, r1
 8005af8:	6123      	str	r3, [r4, #16]
 8005afa:	65a1      	str	r1, [r4, #88]	; 0x58
 8005afc:	f04f 0900 	mov.w	r9, #0
 8005b00:	e7de      	b.n	8005ac0 <_printf_float+0x16c>
 8005b02:	b913      	cbnz	r3, 8005b0a <_printf_float+0x1b6>
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	07d2      	lsls	r2, r2, #31
 8005b08:	d501      	bpl.n	8005b0e <_printf_float+0x1ba>
 8005b0a:	3302      	adds	r3, #2
 8005b0c:	e7f4      	b.n	8005af8 <_printf_float+0x1a4>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e7f2      	b.n	8005af8 <_printf_float+0x1a4>
 8005b12:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b18:	4299      	cmp	r1, r3
 8005b1a:	db05      	blt.n	8005b28 <_printf_float+0x1d4>
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	6121      	str	r1, [r4, #16]
 8005b20:	07d8      	lsls	r0, r3, #31
 8005b22:	d5ea      	bpl.n	8005afa <_printf_float+0x1a6>
 8005b24:	1c4b      	adds	r3, r1, #1
 8005b26:	e7e7      	b.n	8005af8 <_printf_float+0x1a4>
 8005b28:	2900      	cmp	r1, #0
 8005b2a:	bfd4      	ite	le
 8005b2c:	f1c1 0202 	rsble	r2, r1, #2
 8005b30:	2201      	movgt	r2, #1
 8005b32:	4413      	add	r3, r2
 8005b34:	e7e0      	b.n	8005af8 <_printf_float+0x1a4>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	055a      	lsls	r2, r3, #21
 8005b3a:	d407      	bmi.n	8005b4c <_printf_float+0x1f8>
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	4642      	mov	r2, r8
 8005b40:	4631      	mov	r1, r6
 8005b42:	4628      	mov	r0, r5
 8005b44:	47b8      	blx	r7
 8005b46:	3001      	adds	r0, #1
 8005b48:	d12c      	bne.n	8005ba4 <_printf_float+0x250>
 8005b4a:	e764      	b.n	8005a16 <_printf_float+0xc2>
 8005b4c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b50:	f240 80e0 	bls.w	8005d14 <_printf_float+0x3c0>
 8005b54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b58:	2200      	movs	r2, #0
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	f7fa ffbc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	d034      	beq.n	8005bce <_printf_float+0x27a>
 8005b64:	4a37      	ldr	r2, [pc, #220]	; (8005c44 <_printf_float+0x2f0>)
 8005b66:	2301      	movs	r3, #1
 8005b68:	4631      	mov	r1, r6
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	47b8      	blx	r7
 8005b6e:	3001      	adds	r0, #1
 8005b70:	f43f af51 	beq.w	8005a16 <_printf_float+0xc2>
 8005b74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	db02      	blt.n	8005b82 <_printf_float+0x22e>
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	07d8      	lsls	r0, r3, #31
 8005b80:	d510      	bpl.n	8005ba4 <_printf_float+0x250>
 8005b82:	ee18 3a10 	vmov	r3, s16
 8005b86:	4652      	mov	r2, sl
 8005b88:	4631      	mov	r1, r6
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	47b8      	blx	r7
 8005b8e:	3001      	adds	r0, #1
 8005b90:	f43f af41 	beq.w	8005a16 <_printf_float+0xc2>
 8005b94:	f04f 0800 	mov.w	r8, #0
 8005b98:	f104 091a 	add.w	r9, r4, #26
 8005b9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	4543      	cmp	r3, r8
 8005ba2:	dc09      	bgt.n	8005bb8 <_printf_float+0x264>
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	079b      	lsls	r3, r3, #30
 8005ba8:	f100 8105 	bmi.w	8005db6 <_printf_float+0x462>
 8005bac:	68e0      	ldr	r0, [r4, #12]
 8005bae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bb0:	4298      	cmp	r0, r3
 8005bb2:	bfb8      	it	lt
 8005bb4:	4618      	movlt	r0, r3
 8005bb6:	e730      	b.n	8005a1a <_printf_float+0xc6>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	464a      	mov	r2, r9
 8005bbc:	4631      	mov	r1, r6
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	47b8      	blx	r7
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	f43f af27 	beq.w	8005a16 <_printf_float+0xc2>
 8005bc8:	f108 0801 	add.w	r8, r8, #1
 8005bcc:	e7e6      	b.n	8005b9c <_printf_float+0x248>
 8005bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	dc39      	bgt.n	8005c48 <_printf_float+0x2f4>
 8005bd4:	4a1b      	ldr	r2, [pc, #108]	; (8005c44 <_printf_float+0x2f0>)
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4631      	mov	r1, r6
 8005bda:	4628      	mov	r0, r5
 8005bdc:	47b8      	blx	r7
 8005bde:	3001      	adds	r0, #1
 8005be0:	f43f af19 	beq.w	8005a16 <_printf_float+0xc2>
 8005be4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005be8:	4313      	orrs	r3, r2
 8005bea:	d102      	bne.n	8005bf2 <_printf_float+0x29e>
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	07d9      	lsls	r1, r3, #31
 8005bf0:	d5d8      	bpl.n	8005ba4 <_printf_float+0x250>
 8005bf2:	ee18 3a10 	vmov	r3, s16
 8005bf6:	4652      	mov	r2, sl
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	47b8      	blx	r7
 8005bfe:	3001      	adds	r0, #1
 8005c00:	f43f af09 	beq.w	8005a16 <_printf_float+0xc2>
 8005c04:	f04f 0900 	mov.w	r9, #0
 8005c08:	f104 0a1a 	add.w	sl, r4, #26
 8005c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c0e:	425b      	negs	r3, r3
 8005c10:	454b      	cmp	r3, r9
 8005c12:	dc01      	bgt.n	8005c18 <_printf_float+0x2c4>
 8005c14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c16:	e792      	b.n	8005b3e <_printf_float+0x1ea>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	4652      	mov	r2, sl
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4628      	mov	r0, r5
 8005c20:	47b8      	blx	r7
 8005c22:	3001      	adds	r0, #1
 8005c24:	f43f aef7 	beq.w	8005a16 <_printf_float+0xc2>
 8005c28:	f109 0901 	add.w	r9, r9, #1
 8005c2c:	e7ee      	b.n	8005c0c <_printf_float+0x2b8>
 8005c2e:	bf00      	nop
 8005c30:	7fefffff 	.word	0x7fefffff
 8005c34:	0800a500 	.word	0x0800a500
 8005c38:	0800a504 	.word	0x0800a504
 8005c3c:	0800a50c 	.word	0x0800a50c
 8005c40:	0800a508 	.word	0x0800a508
 8005c44:	0800a510 	.word	0x0800a510
 8005c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	bfa8      	it	ge
 8005c50:	461a      	movge	r2, r3
 8005c52:	2a00      	cmp	r2, #0
 8005c54:	4691      	mov	r9, r2
 8005c56:	dc37      	bgt.n	8005cc8 <_printf_float+0x374>
 8005c58:	f04f 0b00 	mov.w	fp, #0
 8005c5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c60:	f104 021a 	add.w	r2, r4, #26
 8005c64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	eba3 0309 	sub.w	r3, r3, r9
 8005c6c:	455b      	cmp	r3, fp
 8005c6e:	dc33      	bgt.n	8005cd8 <_printf_float+0x384>
 8005c70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c74:	429a      	cmp	r2, r3
 8005c76:	db3b      	blt.n	8005cf0 <_printf_float+0x39c>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	07da      	lsls	r2, r3, #31
 8005c7c:	d438      	bmi.n	8005cf0 <_printf_float+0x39c>
 8005c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c80:	9a05      	ldr	r2, [sp, #20]
 8005c82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c84:	1a9a      	subs	r2, r3, r2
 8005c86:	eba3 0901 	sub.w	r9, r3, r1
 8005c8a:	4591      	cmp	r9, r2
 8005c8c:	bfa8      	it	ge
 8005c8e:	4691      	movge	r9, r2
 8005c90:	f1b9 0f00 	cmp.w	r9, #0
 8005c94:	dc35      	bgt.n	8005d02 <_printf_float+0x3ae>
 8005c96:	f04f 0800 	mov.w	r8, #0
 8005c9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c9e:	f104 0a1a 	add.w	sl, r4, #26
 8005ca2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ca6:	1a9b      	subs	r3, r3, r2
 8005ca8:	eba3 0309 	sub.w	r3, r3, r9
 8005cac:	4543      	cmp	r3, r8
 8005cae:	f77f af79 	ble.w	8005ba4 <_printf_float+0x250>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4652      	mov	r2, sl
 8005cb6:	4631      	mov	r1, r6
 8005cb8:	4628      	mov	r0, r5
 8005cba:	47b8      	blx	r7
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	f43f aeaa 	beq.w	8005a16 <_printf_float+0xc2>
 8005cc2:	f108 0801 	add.w	r8, r8, #1
 8005cc6:	e7ec      	b.n	8005ca2 <_printf_float+0x34e>
 8005cc8:	4613      	mov	r3, r2
 8005cca:	4631      	mov	r1, r6
 8005ccc:	4642      	mov	r2, r8
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b8      	blx	r7
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	d1c0      	bne.n	8005c58 <_printf_float+0x304>
 8005cd6:	e69e      	b.n	8005a16 <_printf_float+0xc2>
 8005cd8:	2301      	movs	r3, #1
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4628      	mov	r0, r5
 8005cde:	9205      	str	r2, [sp, #20]
 8005ce0:	47b8      	blx	r7
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	f43f ae97 	beq.w	8005a16 <_printf_float+0xc2>
 8005ce8:	9a05      	ldr	r2, [sp, #20]
 8005cea:	f10b 0b01 	add.w	fp, fp, #1
 8005cee:	e7b9      	b.n	8005c64 <_printf_float+0x310>
 8005cf0:	ee18 3a10 	vmov	r3, s16
 8005cf4:	4652      	mov	r2, sl
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	47b8      	blx	r7
 8005cfc:	3001      	adds	r0, #1
 8005cfe:	d1be      	bne.n	8005c7e <_printf_float+0x32a>
 8005d00:	e689      	b.n	8005a16 <_printf_float+0xc2>
 8005d02:	9a05      	ldr	r2, [sp, #20]
 8005d04:	464b      	mov	r3, r9
 8005d06:	4442      	add	r2, r8
 8005d08:	4631      	mov	r1, r6
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	47b8      	blx	r7
 8005d0e:	3001      	adds	r0, #1
 8005d10:	d1c1      	bne.n	8005c96 <_printf_float+0x342>
 8005d12:	e680      	b.n	8005a16 <_printf_float+0xc2>
 8005d14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d16:	2a01      	cmp	r2, #1
 8005d18:	dc01      	bgt.n	8005d1e <_printf_float+0x3ca>
 8005d1a:	07db      	lsls	r3, r3, #31
 8005d1c:	d538      	bpl.n	8005d90 <_printf_float+0x43c>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	4642      	mov	r2, r8
 8005d22:	4631      	mov	r1, r6
 8005d24:	4628      	mov	r0, r5
 8005d26:	47b8      	blx	r7
 8005d28:	3001      	adds	r0, #1
 8005d2a:	f43f ae74 	beq.w	8005a16 <_printf_float+0xc2>
 8005d2e:	ee18 3a10 	vmov	r3, s16
 8005d32:	4652      	mov	r2, sl
 8005d34:	4631      	mov	r1, r6
 8005d36:	4628      	mov	r0, r5
 8005d38:	47b8      	blx	r7
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	f43f ae6b 	beq.w	8005a16 <_printf_float+0xc2>
 8005d40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d44:	2200      	movs	r2, #0
 8005d46:	2300      	movs	r3, #0
 8005d48:	f7fa fec6 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d4c:	b9d8      	cbnz	r0, 8005d86 <_printf_float+0x432>
 8005d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d50:	f108 0201 	add.w	r2, r8, #1
 8005d54:	3b01      	subs	r3, #1
 8005d56:	4631      	mov	r1, r6
 8005d58:	4628      	mov	r0, r5
 8005d5a:	47b8      	blx	r7
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d10e      	bne.n	8005d7e <_printf_float+0x42a>
 8005d60:	e659      	b.n	8005a16 <_printf_float+0xc2>
 8005d62:	2301      	movs	r3, #1
 8005d64:	4652      	mov	r2, sl
 8005d66:	4631      	mov	r1, r6
 8005d68:	4628      	mov	r0, r5
 8005d6a:	47b8      	blx	r7
 8005d6c:	3001      	adds	r0, #1
 8005d6e:	f43f ae52 	beq.w	8005a16 <_printf_float+0xc2>
 8005d72:	f108 0801 	add.w	r8, r8, #1
 8005d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	4543      	cmp	r3, r8
 8005d7c:	dcf1      	bgt.n	8005d62 <_printf_float+0x40e>
 8005d7e:	464b      	mov	r3, r9
 8005d80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005d84:	e6dc      	b.n	8005b40 <_printf_float+0x1ec>
 8005d86:	f04f 0800 	mov.w	r8, #0
 8005d8a:	f104 0a1a 	add.w	sl, r4, #26
 8005d8e:	e7f2      	b.n	8005d76 <_printf_float+0x422>
 8005d90:	2301      	movs	r3, #1
 8005d92:	4642      	mov	r2, r8
 8005d94:	e7df      	b.n	8005d56 <_printf_float+0x402>
 8005d96:	2301      	movs	r3, #1
 8005d98:	464a      	mov	r2, r9
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	47b8      	blx	r7
 8005da0:	3001      	adds	r0, #1
 8005da2:	f43f ae38 	beq.w	8005a16 <_printf_float+0xc2>
 8005da6:	f108 0801 	add.w	r8, r8, #1
 8005daa:	68e3      	ldr	r3, [r4, #12]
 8005dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dae:	1a5b      	subs	r3, r3, r1
 8005db0:	4543      	cmp	r3, r8
 8005db2:	dcf0      	bgt.n	8005d96 <_printf_float+0x442>
 8005db4:	e6fa      	b.n	8005bac <_printf_float+0x258>
 8005db6:	f04f 0800 	mov.w	r8, #0
 8005dba:	f104 0919 	add.w	r9, r4, #25
 8005dbe:	e7f4      	b.n	8005daa <_printf_float+0x456>

08005dc0 <_printf_common>:
 8005dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dc4:	4616      	mov	r6, r2
 8005dc6:	4699      	mov	r9, r3
 8005dc8:	688a      	ldr	r2, [r1, #8]
 8005dca:	690b      	ldr	r3, [r1, #16]
 8005dcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	bfb8      	it	lt
 8005dd4:	4613      	movlt	r3, r2
 8005dd6:	6033      	str	r3, [r6, #0]
 8005dd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ddc:	4607      	mov	r7, r0
 8005dde:	460c      	mov	r4, r1
 8005de0:	b10a      	cbz	r2, 8005de6 <_printf_common+0x26>
 8005de2:	3301      	adds	r3, #1
 8005de4:	6033      	str	r3, [r6, #0]
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	0699      	lsls	r1, r3, #26
 8005dea:	bf42      	ittt	mi
 8005dec:	6833      	ldrmi	r3, [r6, #0]
 8005dee:	3302      	addmi	r3, #2
 8005df0:	6033      	strmi	r3, [r6, #0]
 8005df2:	6825      	ldr	r5, [r4, #0]
 8005df4:	f015 0506 	ands.w	r5, r5, #6
 8005df8:	d106      	bne.n	8005e08 <_printf_common+0x48>
 8005dfa:	f104 0a19 	add.w	sl, r4, #25
 8005dfe:	68e3      	ldr	r3, [r4, #12]
 8005e00:	6832      	ldr	r2, [r6, #0]
 8005e02:	1a9b      	subs	r3, r3, r2
 8005e04:	42ab      	cmp	r3, r5
 8005e06:	dc26      	bgt.n	8005e56 <_printf_common+0x96>
 8005e08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e0c:	1e13      	subs	r3, r2, #0
 8005e0e:	6822      	ldr	r2, [r4, #0]
 8005e10:	bf18      	it	ne
 8005e12:	2301      	movne	r3, #1
 8005e14:	0692      	lsls	r2, r2, #26
 8005e16:	d42b      	bmi.n	8005e70 <_printf_common+0xb0>
 8005e18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	4638      	mov	r0, r7
 8005e20:	47c0      	blx	r8
 8005e22:	3001      	adds	r0, #1
 8005e24:	d01e      	beq.n	8005e64 <_printf_common+0xa4>
 8005e26:	6823      	ldr	r3, [r4, #0]
 8005e28:	68e5      	ldr	r5, [r4, #12]
 8005e2a:	6832      	ldr	r2, [r6, #0]
 8005e2c:	f003 0306 	and.w	r3, r3, #6
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	bf08      	it	eq
 8005e34:	1aad      	subeq	r5, r5, r2
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	6922      	ldr	r2, [r4, #16]
 8005e3a:	bf0c      	ite	eq
 8005e3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e40:	2500      	movne	r5, #0
 8005e42:	4293      	cmp	r3, r2
 8005e44:	bfc4      	itt	gt
 8005e46:	1a9b      	subgt	r3, r3, r2
 8005e48:	18ed      	addgt	r5, r5, r3
 8005e4a:	2600      	movs	r6, #0
 8005e4c:	341a      	adds	r4, #26
 8005e4e:	42b5      	cmp	r5, r6
 8005e50:	d11a      	bne.n	8005e88 <_printf_common+0xc8>
 8005e52:	2000      	movs	r0, #0
 8005e54:	e008      	b.n	8005e68 <_printf_common+0xa8>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4652      	mov	r2, sl
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	47c0      	blx	r8
 8005e60:	3001      	adds	r0, #1
 8005e62:	d103      	bne.n	8005e6c <_printf_common+0xac>
 8005e64:	f04f 30ff 	mov.w	r0, #4294967295
 8005e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	e7c6      	b.n	8005dfe <_printf_common+0x3e>
 8005e70:	18e1      	adds	r1, r4, r3
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	2030      	movs	r0, #48	; 0x30
 8005e76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e7a:	4422      	add	r2, r4
 8005e7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e84:	3302      	adds	r3, #2
 8005e86:	e7c7      	b.n	8005e18 <_printf_common+0x58>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	4622      	mov	r2, r4
 8005e8c:	4649      	mov	r1, r9
 8005e8e:	4638      	mov	r0, r7
 8005e90:	47c0      	blx	r8
 8005e92:	3001      	adds	r0, #1
 8005e94:	d0e6      	beq.n	8005e64 <_printf_common+0xa4>
 8005e96:	3601      	adds	r6, #1
 8005e98:	e7d9      	b.n	8005e4e <_printf_common+0x8e>
	...

08005e9c <_printf_i>:
 8005e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	7e0f      	ldrb	r7, [r1, #24]
 8005ea2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ea4:	2f78      	cmp	r7, #120	; 0x78
 8005ea6:	4691      	mov	r9, r2
 8005ea8:	4680      	mov	r8, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	469a      	mov	sl, r3
 8005eae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005eb2:	d807      	bhi.n	8005ec4 <_printf_i+0x28>
 8005eb4:	2f62      	cmp	r7, #98	; 0x62
 8005eb6:	d80a      	bhi.n	8005ece <_printf_i+0x32>
 8005eb8:	2f00      	cmp	r7, #0
 8005eba:	f000 80d8 	beq.w	800606e <_printf_i+0x1d2>
 8005ebe:	2f58      	cmp	r7, #88	; 0x58
 8005ec0:	f000 80a3 	beq.w	800600a <_printf_i+0x16e>
 8005ec4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ec8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ecc:	e03a      	b.n	8005f44 <_printf_i+0xa8>
 8005ece:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ed2:	2b15      	cmp	r3, #21
 8005ed4:	d8f6      	bhi.n	8005ec4 <_printf_i+0x28>
 8005ed6:	a101      	add	r1, pc, #4	; (adr r1, 8005edc <_printf_i+0x40>)
 8005ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005edc:	08005f35 	.word	0x08005f35
 8005ee0:	08005f49 	.word	0x08005f49
 8005ee4:	08005ec5 	.word	0x08005ec5
 8005ee8:	08005ec5 	.word	0x08005ec5
 8005eec:	08005ec5 	.word	0x08005ec5
 8005ef0:	08005ec5 	.word	0x08005ec5
 8005ef4:	08005f49 	.word	0x08005f49
 8005ef8:	08005ec5 	.word	0x08005ec5
 8005efc:	08005ec5 	.word	0x08005ec5
 8005f00:	08005ec5 	.word	0x08005ec5
 8005f04:	08005ec5 	.word	0x08005ec5
 8005f08:	08006055 	.word	0x08006055
 8005f0c:	08005f79 	.word	0x08005f79
 8005f10:	08006037 	.word	0x08006037
 8005f14:	08005ec5 	.word	0x08005ec5
 8005f18:	08005ec5 	.word	0x08005ec5
 8005f1c:	08006077 	.word	0x08006077
 8005f20:	08005ec5 	.word	0x08005ec5
 8005f24:	08005f79 	.word	0x08005f79
 8005f28:	08005ec5 	.word	0x08005ec5
 8005f2c:	08005ec5 	.word	0x08005ec5
 8005f30:	0800603f 	.word	0x0800603f
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	1d1a      	adds	r2, r3, #4
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	602a      	str	r2, [r5, #0]
 8005f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0a3      	b.n	8006090 <_printf_i+0x1f4>
 8005f48:	6820      	ldr	r0, [r4, #0]
 8005f4a:	6829      	ldr	r1, [r5, #0]
 8005f4c:	0606      	lsls	r6, r0, #24
 8005f4e:	f101 0304 	add.w	r3, r1, #4
 8005f52:	d50a      	bpl.n	8005f6a <_printf_i+0xce>
 8005f54:	680e      	ldr	r6, [r1, #0]
 8005f56:	602b      	str	r3, [r5, #0]
 8005f58:	2e00      	cmp	r6, #0
 8005f5a:	da03      	bge.n	8005f64 <_printf_i+0xc8>
 8005f5c:	232d      	movs	r3, #45	; 0x2d
 8005f5e:	4276      	negs	r6, r6
 8005f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f64:	485e      	ldr	r0, [pc, #376]	; (80060e0 <_printf_i+0x244>)
 8005f66:	230a      	movs	r3, #10
 8005f68:	e019      	b.n	8005f9e <_printf_i+0x102>
 8005f6a:	680e      	ldr	r6, [r1, #0]
 8005f6c:	602b      	str	r3, [r5, #0]
 8005f6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005f72:	bf18      	it	ne
 8005f74:	b236      	sxthne	r6, r6
 8005f76:	e7ef      	b.n	8005f58 <_printf_i+0xbc>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	6820      	ldr	r0, [r4, #0]
 8005f7c:	1d19      	adds	r1, r3, #4
 8005f7e:	6029      	str	r1, [r5, #0]
 8005f80:	0601      	lsls	r1, r0, #24
 8005f82:	d501      	bpl.n	8005f88 <_printf_i+0xec>
 8005f84:	681e      	ldr	r6, [r3, #0]
 8005f86:	e002      	b.n	8005f8e <_printf_i+0xf2>
 8005f88:	0646      	lsls	r6, r0, #25
 8005f8a:	d5fb      	bpl.n	8005f84 <_printf_i+0xe8>
 8005f8c:	881e      	ldrh	r6, [r3, #0]
 8005f8e:	4854      	ldr	r0, [pc, #336]	; (80060e0 <_printf_i+0x244>)
 8005f90:	2f6f      	cmp	r7, #111	; 0x6f
 8005f92:	bf0c      	ite	eq
 8005f94:	2308      	moveq	r3, #8
 8005f96:	230a      	movne	r3, #10
 8005f98:	2100      	movs	r1, #0
 8005f9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f9e:	6865      	ldr	r5, [r4, #4]
 8005fa0:	60a5      	str	r5, [r4, #8]
 8005fa2:	2d00      	cmp	r5, #0
 8005fa4:	bfa2      	ittt	ge
 8005fa6:	6821      	ldrge	r1, [r4, #0]
 8005fa8:	f021 0104 	bicge.w	r1, r1, #4
 8005fac:	6021      	strge	r1, [r4, #0]
 8005fae:	b90e      	cbnz	r6, 8005fb4 <_printf_i+0x118>
 8005fb0:	2d00      	cmp	r5, #0
 8005fb2:	d04d      	beq.n	8006050 <_printf_i+0x1b4>
 8005fb4:	4615      	mov	r5, r2
 8005fb6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005fba:	fb03 6711 	mls	r7, r3, r1, r6
 8005fbe:	5dc7      	ldrb	r7, [r0, r7]
 8005fc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005fc4:	4637      	mov	r7, r6
 8005fc6:	42bb      	cmp	r3, r7
 8005fc8:	460e      	mov	r6, r1
 8005fca:	d9f4      	bls.n	8005fb6 <_printf_i+0x11a>
 8005fcc:	2b08      	cmp	r3, #8
 8005fce:	d10b      	bne.n	8005fe8 <_printf_i+0x14c>
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	07de      	lsls	r6, r3, #31
 8005fd4:	d508      	bpl.n	8005fe8 <_printf_i+0x14c>
 8005fd6:	6923      	ldr	r3, [r4, #16]
 8005fd8:	6861      	ldr	r1, [r4, #4]
 8005fda:	4299      	cmp	r1, r3
 8005fdc:	bfde      	ittt	le
 8005fde:	2330      	movle	r3, #48	; 0x30
 8005fe0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005fe4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005fe8:	1b52      	subs	r2, r2, r5
 8005fea:	6122      	str	r2, [r4, #16]
 8005fec:	f8cd a000 	str.w	sl, [sp]
 8005ff0:	464b      	mov	r3, r9
 8005ff2:	aa03      	add	r2, sp, #12
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	4640      	mov	r0, r8
 8005ff8:	f7ff fee2 	bl	8005dc0 <_printf_common>
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d14c      	bne.n	800609a <_printf_i+0x1fe>
 8006000:	f04f 30ff 	mov.w	r0, #4294967295
 8006004:	b004      	add	sp, #16
 8006006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600a:	4835      	ldr	r0, [pc, #212]	; (80060e0 <_printf_i+0x244>)
 800600c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006010:	6829      	ldr	r1, [r5, #0]
 8006012:	6823      	ldr	r3, [r4, #0]
 8006014:	f851 6b04 	ldr.w	r6, [r1], #4
 8006018:	6029      	str	r1, [r5, #0]
 800601a:	061d      	lsls	r5, r3, #24
 800601c:	d514      	bpl.n	8006048 <_printf_i+0x1ac>
 800601e:	07df      	lsls	r7, r3, #31
 8006020:	bf44      	itt	mi
 8006022:	f043 0320 	orrmi.w	r3, r3, #32
 8006026:	6023      	strmi	r3, [r4, #0]
 8006028:	b91e      	cbnz	r6, 8006032 <_printf_i+0x196>
 800602a:	6823      	ldr	r3, [r4, #0]
 800602c:	f023 0320 	bic.w	r3, r3, #32
 8006030:	6023      	str	r3, [r4, #0]
 8006032:	2310      	movs	r3, #16
 8006034:	e7b0      	b.n	8005f98 <_printf_i+0xfc>
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	f043 0320 	orr.w	r3, r3, #32
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	2378      	movs	r3, #120	; 0x78
 8006040:	4828      	ldr	r0, [pc, #160]	; (80060e4 <_printf_i+0x248>)
 8006042:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006046:	e7e3      	b.n	8006010 <_printf_i+0x174>
 8006048:	0659      	lsls	r1, r3, #25
 800604a:	bf48      	it	mi
 800604c:	b2b6      	uxthmi	r6, r6
 800604e:	e7e6      	b.n	800601e <_printf_i+0x182>
 8006050:	4615      	mov	r5, r2
 8006052:	e7bb      	b.n	8005fcc <_printf_i+0x130>
 8006054:	682b      	ldr	r3, [r5, #0]
 8006056:	6826      	ldr	r6, [r4, #0]
 8006058:	6961      	ldr	r1, [r4, #20]
 800605a:	1d18      	adds	r0, r3, #4
 800605c:	6028      	str	r0, [r5, #0]
 800605e:	0635      	lsls	r5, r6, #24
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	d501      	bpl.n	8006068 <_printf_i+0x1cc>
 8006064:	6019      	str	r1, [r3, #0]
 8006066:	e002      	b.n	800606e <_printf_i+0x1d2>
 8006068:	0670      	lsls	r0, r6, #25
 800606a:	d5fb      	bpl.n	8006064 <_printf_i+0x1c8>
 800606c:	8019      	strh	r1, [r3, #0]
 800606e:	2300      	movs	r3, #0
 8006070:	6123      	str	r3, [r4, #16]
 8006072:	4615      	mov	r5, r2
 8006074:	e7ba      	b.n	8005fec <_printf_i+0x150>
 8006076:	682b      	ldr	r3, [r5, #0]
 8006078:	1d1a      	adds	r2, r3, #4
 800607a:	602a      	str	r2, [r5, #0]
 800607c:	681d      	ldr	r5, [r3, #0]
 800607e:	6862      	ldr	r2, [r4, #4]
 8006080:	2100      	movs	r1, #0
 8006082:	4628      	mov	r0, r5
 8006084:	f7fa f8b4 	bl	80001f0 <memchr>
 8006088:	b108      	cbz	r0, 800608e <_printf_i+0x1f2>
 800608a:	1b40      	subs	r0, r0, r5
 800608c:	6060      	str	r0, [r4, #4]
 800608e:	6863      	ldr	r3, [r4, #4]
 8006090:	6123      	str	r3, [r4, #16]
 8006092:	2300      	movs	r3, #0
 8006094:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006098:	e7a8      	b.n	8005fec <_printf_i+0x150>
 800609a:	6923      	ldr	r3, [r4, #16]
 800609c:	462a      	mov	r2, r5
 800609e:	4649      	mov	r1, r9
 80060a0:	4640      	mov	r0, r8
 80060a2:	47d0      	blx	sl
 80060a4:	3001      	adds	r0, #1
 80060a6:	d0ab      	beq.n	8006000 <_printf_i+0x164>
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	079b      	lsls	r3, r3, #30
 80060ac:	d413      	bmi.n	80060d6 <_printf_i+0x23a>
 80060ae:	68e0      	ldr	r0, [r4, #12]
 80060b0:	9b03      	ldr	r3, [sp, #12]
 80060b2:	4298      	cmp	r0, r3
 80060b4:	bfb8      	it	lt
 80060b6:	4618      	movlt	r0, r3
 80060b8:	e7a4      	b.n	8006004 <_printf_i+0x168>
 80060ba:	2301      	movs	r3, #1
 80060bc:	4632      	mov	r2, r6
 80060be:	4649      	mov	r1, r9
 80060c0:	4640      	mov	r0, r8
 80060c2:	47d0      	blx	sl
 80060c4:	3001      	adds	r0, #1
 80060c6:	d09b      	beq.n	8006000 <_printf_i+0x164>
 80060c8:	3501      	adds	r5, #1
 80060ca:	68e3      	ldr	r3, [r4, #12]
 80060cc:	9903      	ldr	r1, [sp, #12]
 80060ce:	1a5b      	subs	r3, r3, r1
 80060d0:	42ab      	cmp	r3, r5
 80060d2:	dcf2      	bgt.n	80060ba <_printf_i+0x21e>
 80060d4:	e7eb      	b.n	80060ae <_printf_i+0x212>
 80060d6:	2500      	movs	r5, #0
 80060d8:	f104 0619 	add.w	r6, r4, #25
 80060dc:	e7f5      	b.n	80060ca <_printf_i+0x22e>
 80060de:	bf00      	nop
 80060e0:	0800a512 	.word	0x0800a512
 80060e4:	0800a523 	.word	0x0800a523

080060e8 <_sbrk_r>:
 80060e8:	b538      	push	{r3, r4, r5, lr}
 80060ea:	4d06      	ldr	r5, [pc, #24]	; (8006104 <_sbrk_r+0x1c>)
 80060ec:	2300      	movs	r3, #0
 80060ee:	4604      	mov	r4, r0
 80060f0:	4608      	mov	r0, r1
 80060f2:	602b      	str	r3, [r5, #0]
 80060f4:	f004 f9a2 	bl	800a43c <_sbrk>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_sbrk_r+0x1a>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_sbrk_r+0x1a>
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	200004a4 	.word	0x200004a4

08006108 <__sread>:
 8006108:	b510      	push	{r4, lr}
 800610a:	460c      	mov	r4, r1
 800610c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006110:	f001 faa6 	bl	8007660 <_read_r>
 8006114:	2800      	cmp	r0, #0
 8006116:	bfab      	itete	ge
 8006118:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800611a:	89a3      	ldrhlt	r3, [r4, #12]
 800611c:	181b      	addge	r3, r3, r0
 800611e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006122:	bfac      	ite	ge
 8006124:	6563      	strge	r3, [r4, #84]	; 0x54
 8006126:	81a3      	strhlt	r3, [r4, #12]
 8006128:	bd10      	pop	{r4, pc}

0800612a <__swrite>:
 800612a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800612e:	461f      	mov	r7, r3
 8006130:	898b      	ldrh	r3, [r1, #12]
 8006132:	05db      	lsls	r3, r3, #23
 8006134:	4605      	mov	r5, r0
 8006136:	460c      	mov	r4, r1
 8006138:	4616      	mov	r6, r2
 800613a:	d505      	bpl.n	8006148 <__swrite+0x1e>
 800613c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006140:	2302      	movs	r3, #2
 8006142:	2200      	movs	r2, #0
 8006144:	f000 fec6 	bl	8006ed4 <_lseek_r>
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800614e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006152:	81a3      	strh	r3, [r4, #12]
 8006154:	4632      	mov	r2, r6
 8006156:	463b      	mov	r3, r7
 8006158:	4628      	mov	r0, r5
 800615a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800615e:	f000 b817 	b.w	8006190 <_write_r>

08006162 <__sseek>:
 8006162:	b510      	push	{r4, lr}
 8006164:	460c      	mov	r4, r1
 8006166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800616a:	f000 feb3 	bl	8006ed4 <_lseek_r>
 800616e:	1c43      	adds	r3, r0, #1
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	bf15      	itete	ne
 8006174:	6560      	strne	r0, [r4, #84]	; 0x54
 8006176:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800617a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800617e:	81a3      	strheq	r3, [r4, #12]
 8006180:	bf18      	it	ne
 8006182:	81a3      	strhne	r3, [r4, #12]
 8006184:	bd10      	pop	{r4, pc}

08006186 <__sclose>:
 8006186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618a:	f000 b813 	b.w	80061b4 <_close_r>
	...

08006190 <_write_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	4d07      	ldr	r5, [pc, #28]	; (80061b0 <_write_r+0x20>)
 8006194:	4604      	mov	r4, r0
 8006196:	4608      	mov	r0, r1
 8006198:	4611      	mov	r1, r2
 800619a:	2200      	movs	r2, #0
 800619c:	602a      	str	r2, [r5, #0]
 800619e:	461a      	mov	r2, r3
 80061a0:	f7fb faf5 	bl	800178e <_write>
 80061a4:	1c43      	adds	r3, r0, #1
 80061a6:	d102      	bne.n	80061ae <_write_r+0x1e>
 80061a8:	682b      	ldr	r3, [r5, #0]
 80061aa:	b103      	cbz	r3, 80061ae <_write_r+0x1e>
 80061ac:	6023      	str	r3, [r4, #0]
 80061ae:	bd38      	pop	{r3, r4, r5, pc}
 80061b0:	200004a4 	.word	0x200004a4

080061b4 <_close_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	4d06      	ldr	r5, [pc, #24]	; (80061d0 <_close_r+0x1c>)
 80061b8:	2300      	movs	r3, #0
 80061ba:	4604      	mov	r4, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	602b      	str	r3, [r5, #0]
 80061c0:	f7fb fb01 	bl	80017c6 <_close>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d102      	bne.n	80061ce <_close_r+0x1a>
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	b103      	cbz	r3, 80061ce <_close_r+0x1a>
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	200004a4 	.word	0x200004a4

080061d4 <quorem>:
 80061d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d8:	6903      	ldr	r3, [r0, #16]
 80061da:	690c      	ldr	r4, [r1, #16]
 80061dc:	42a3      	cmp	r3, r4
 80061de:	4607      	mov	r7, r0
 80061e0:	f2c0 8081 	blt.w	80062e6 <quorem+0x112>
 80061e4:	3c01      	subs	r4, #1
 80061e6:	f101 0814 	add.w	r8, r1, #20
 80061ea:	f100 0514 	add.w	r5, r0, #20
 80061ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061fc:	3301      	adds	r3, #1
 80061fe:	429a      	cmp	r2, r3
 8006200:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006204:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006208:	fbb2 f6f3 	udiv	r6, r2, r3
 800620c:	d331      	bcc.n	8006272 <quorem+0x9e>
 800620e:	f04f 0e00 	mov.w	lr, #0
 8006212:	4640      	mov	r0, r8
 8006214:	46ac      	mov	ip, r5
 8006216:	46f2      	mov	sl, lr
 8006218:	f850 2b04 	ldr.w	r2, [r0], #4
 800621c:	b293      	uxth	r3, r2
 800621e:	fb06 e303 	mla	r3, r6, r3, lr
 8006222:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006226:	b29b      	uxth	r3, r3
 8006228:	ebaa 0303 	sub.w	r3, sl, r3
 800622c:	f8dc a000 	ldr.w	sl, [ip]
 8006230:	0c12      	lsrs	r2, r2, #16
 8006232:	fa13 f38a 	uxtah	r3, r3, sl
 8006236:	fb06 e202 	mla	r2, r6, r2, lr
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	9b00      	ldr	r3, [sp, #0]
 800623e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006242:	b292      	uxth	r2, r2
 8006244:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006248:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800624c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006250:	4581      	cmp	r9, r0
 8006252:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006256:	f84c 3b04 	str.w	r3, [ip], #4
 800625a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800625e:	d2db      	bcs.n	8006218 <quorem+0x44>
 8006260:	f855 300b 	ldr.w	r3, [r5, fp]
 8006264:	b92b      	cbnz	r3, 8006272 <quorem+0x9e>
 8006266:	9b01      	ldr	r3, [sp, #4]
 8006268:	3b04      	subs	r3, #4
 800626a:	429d      	cmp	r5, r3
 800626c:	461a      	mov	r2, r3
 800626e:	d32e      	bcc.n	80062ce <quorem+0xfa>
 8006270:	613c      	str	r4, [r7, #16]
 8006272:	4638      	mov	r0, r7
 8006274:	f001 f8dc 	bl	8007430 <__mcmp>
 8006278:	2800      	cmp	r0, #0
 800627a:	db24      	blt.n	80062c6 <quorem+0xf2>
 800627c:	3601      	adds	r6, #1
 800627e:	4628      	mov	r0, r5
 8006280:	f04f 0c00 	mov.w	ip, #0
 8006284:	f858 2b04 	ldr.w	r2, [r8], #4
 8006288:	f8d0 e000 	ldr.w	lr, [r0]
 800628c:	b293      	uxth	r3, r2
 800628e:	ebac 0303 	sub.w	r3, ip, r3
 8006292:	0c12      	lsrs	r2, r2, #16
 8006294:	fa13 f38e 	uxtah	r3, r3, lr
 8006298:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800629c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a6:	45c1      	cmp	r9, r8
 80062a8:	f840 3b04 	str.w	r3, [r0], #4
 80062ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80062b0:	d2e8      	bcs.n	8006284 <quorem+0xb0>
 80062b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062ba:	b922      	cbnz	r2, 80062c6 <quorem+0xf2>
 80062bc:	3b04      	subs	r3, #4
 80062be:	429d      	cmp	r5, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	d30a      	bcc.n	80062da <quorem+0x106>
 80062c4:	613c      	str	r4, [r7, #16]
 80062c6:	4630      	mov	r0, r6
 80062c8:	b003      	add	sp, #12
 80062ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	3b04      	subs	r3, #4
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d1cc      	bne.n	8006270 <quorem+0x9c>
 80062d6:	3c01      	subs	r4, #1
 80062d8:	e7c7      	b.n	800626a <quorem+0x96>
 80062da:	6812      	ldr	r2, [r2, #0]
 80062dc:	3b04      	subs	r3, #4
 80062de:	2a00      	cmp	r2, #0
 80062e0:	d1f0      	bne.n	80062c4 <quorem+0xf0>
 80062e2:	3c01      	subs	r4, #1
 80062e4:	e7eb      	b.n	80062be <quorem+0xea>
 80062e6:	2000      	movs	r0, #0
 80062e8:	e7ee      	b.n	80062c8 <quorem+0xf4>
 80062ea:	0000      	movs	r0, r0
 80062ec:	0000      	movs	r0, r0
	...

080062f0 <_dtoa_r>:
 80062f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f4:	ed2d 8b04 	vpush	{d8-d9}
 80062f8:	ec57 6b10 	vmov	r6, r7, d0
 80062fc:	b093      	sub	sp, #76	; 0x4c
 80062fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006300:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006304:	9106      	str	r1, [sp, #24]
 8006306:	ee10 aa10 	vmov	sl, s0
 800630a:	4604      	mov	r4, r0
 800630c:	9209      	str	r2, [sp, #36]	; 0x24
 800630e:	930c      	str	r3, [sp, #48]	; 0x30
 8006310:	46bb      	mov	fp, r7
 8006312:	b975      	cbnz	r5, 8006332 <_dtoa_r+0x42>
 8006314:	2010      	movs	r0, #16
 8006316:	f7ff f98d 	bl	8005634 <malloc>
 800631a:	4602      	mov	r2, r0
 800631c:	6260      	str	r0, [r4, #36]	; 0x24
 800631e:	b920      	cbnz	r0, 800632a <_dtoa_r+0x3a>
 8006320:	4ba7      	ldr	r3, [pc, #668]	; (80065c0 <_dtoa_r+0x2d0>)
 8006322:	21ea      	movs	r1, #234	; 0xea
 8006324:	48a7      	ldr	r0, [pc, #668]	; (80065c4 <_dtoa_r+0x2d4>)
 8006326:	f001 f9ad 	bl	8007684 <__assert_func>
 800632a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800632e:	6005      	str	r5, [r0, #0]
 8006330:	60c5      	str	r5, [r0, #12]
 8006332:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006334:	6819      	ldr	r1, [r3, #0]
 8006336:	b151      	cbz	r1, 800634e <_dtoa_r+0x5e>
 8006338:	685a      	ldr	r2, [r3, #4]
 800633a:	604a      	str	r2, [r1, #4]
 800633c:	2301      	movs	r3, #1
 800633e:	4093      	lsls	r3, r2
 8006340:	608b      	str	r3, [r1, #8]
 8006342:	4620      	mov	r0, r4
 8006344:	f000 fe32 	bl	8006fac <_Bfree>
 8006348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800634a:	2200      	movs	r2, #0
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	1e3b      	subs	r3, r7, #0
 8006350:	bfaa      	itet	ge
 8006352:	2300      	movge	r3, #0
 8006354:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006358:	f8c8 3000 	strge.w	r3, [r8]
 800635c:	4b9a      	ldr	r3, [pc, #616]	; (80065c8 <_dtoa_r+0x2d8>)
 800635e:	bfbc      	itt	lt
 8006360:	2201      	movlt	r2, #1
 8006362:	f8c8 2000 	strlt.w	r2, [r8]
 8006366:	ea33 030b 	bics.w	r3, r3, fp
 800636a:	d11b      	bne.n	80063a4 <_dtoa_r+0xb4>
 800636c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800636e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006372:	6013      	str	r3, [r2, #0]
 8006374:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006378:	4333      	orrs	r3, r6
 800637a:	f000 8592 	beq.w	8006ea2 <_dtoa_r+0xbb2>
 800637e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006380:	b963      	cbnz	r3, 800639c <_dtoa_r+0xac>
 8006382:	4b92      	ldr	r3, [pc, #584]	; (80065cc <_dtoa_r+0x2dc>)
 8006384:	e022      	b.n	80063cc <_dtoa_r+0xdc>
 8006386:	4b92      	ldr	r3, [pc, #584]	; (80065d0 <_dtoa_r+0x2e0>)
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	3308      	adds	r3, #8
 800638c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	9801      	ldr	r0, [sp, #4]
 8006392:	b013      	add	sp, #76	; 0x4c
 8006394:	ecbd 8b04 	vpop	{d8-d9}
 8006398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800639c:	4b8b      	ldr	r3, [pc, #556]	; (80065cc <_dtoa_r+0x2dc>)
 800639e:	9301      	str	r3, [sp, #4]
 80063a0:	3303      	adds	r3, #3
 80063a2:	e7f3      	b.n	800638c <_dtoa_r+0x9c>
 80063a4:	2200      	movs	r2, #0
 80063a6:	2300      	movs	r3, #0
 80063a8:	4650      	mov	r0, sl
 80063aa:	4659      	mov	r1, fp
 80063ac:	f7fa fb94 	bl	8000ad8 <__aeabi_dcmpeq>
 80063b0:	ec4b ab19 	vmov	d9, sl, fp
 80063b4:	4680      	mov	r8, r0
 80063b6:	b158      	cbz	r0, 80063d0 <_dtoa_r+0xe0>
 80063b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063ba:	2301      	movs	r3, #1
 80063bc:	6013      	str	r3, [r2, #0]
 80063be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 856b 	beq.w	8006e9c <_dtoa_r+0xbac>
 80063c6:	4883      	ldr	r0, [pc, #524]	; (80065d4 <_dtoa_r+0x2e4>)
 80063c8:	6018      	str	r0, [r3, #0]
 80063ca:	1e43      	subs	r3, r0, #1
 80063cc:	9301      	str	r3, [sp, #4]
 80063ce:	e7df      	b.n	8006390 <_dtoa_r+0xa0>
 80063d0:	ec4b ab10 	vmov	d0, sl, fp
 80063d4:	aa10      	add	r2, sp, #64	; 0x40
 80063d6:	a911      	add	r1, sp, #68	; 0x44
 80063d8:	4620      	mov	r0, r4
 80063da:	f001 f8cf 	bl	800757c <__d2b>
 80063de:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80063e2:	ee08 0a10 	vmov	s16, r0
 80063e6:	2d00      	cmp	r5, #0
 80063e8:	f000 8084 	beq.w	80064f4 <_dtoa_r+0x204>
 80063ec:	ee19 3a90 	vmov	r3, s19
 80063f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063f4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80063f8:	4656      	mov	r6, sl
 80063fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80063fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006402:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006406:	4b74      	ldr	r3, [pc, #464]	; (80065d8 <_dtoa_r+0x2e8>)
 8006408:	2200      	movs	r2, #0
 800640a:	4630      	mov	r0, r6
 800640c:	4639      	mov	r1, r7
 800640e:	f7f9 ff43 	bl	8000298 <__aeabi_dsub>
 8006412:	a365      	add	r3, pc, #404	; (adr r3, 80065a8 <_dtoa_r+0x2b8>)
 8006414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006418:	f7fa f8f6 	bl	8000608 <__aeabi_dmul>
 800641c:	a364      	add	r3, pc, #400	; (adr r3, 80065b0 <_dtoa_r+0x2c0>)
 800641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006422:	f7f9 ff3b 	bl	800029c <__adddf3>
 8006426:	4606      	mov	r6, r0
 8006428:	4628      	mov	r0, r5
 800642a:	460f      	mov	r7, r1
 800642c:	f7fa f882 	bl	8000534 <__aeabi_i2d>
 8006430:	a361      	add	r3, pc, #388	; (adr r3, 80065b8 <_dtoa_r+0x2c8>)
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	f7fa f8e7 	bl	8000608 <__aeabi_dmul>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	4630      	mov	r0, r6
 8006440:	4639      	mov	r1, r7
 8006442:	f7f9 ff2b 	bl	800029c <__adddf3>
 8006446:	4606      	mov	r6, r0
 8006448:	460f      	mov	r7, r1
 800644a:	f7fa fb8d 	bl	8000b68 <__aeabi_d2iz>
 800644e:	2200      	movs	r2, #0
 8006450:	9000      	str	r0, [sp, #0]
 8006452:	2300      	movs	r3, #0
 8006454:	4630      	mov	r0, r6
 8006456:	4639      	mov	r1, r7
 8006458:	f7fa fb48 	bl	8000aec <__aeabi_dcmplt>
 800645c:	b150      	cbz	r0, 8006474 <_dtoa_r+0x184>
 800645e:	9800      	ldr	r0, [sp, #0]
 8006460:	f7fa f868 	bl	8000534 <__aeabi_i2d>
 8006464:	4632      	mov	r2, r6
 8006466:	463b      	mov	r3, r7
 8006468:	f7fa fb36 	bl	8000ad8 <__aeabi_dcmpeq>
 800646c:	b910      	cbnz	r0, 8006474 <_dtoa_r+0x184>
 800646e:	9b00      	ldr	r3, [sp, #0]
 8006470:	3b01      	subs	r3, #1
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	9b00      	ldr	r3, [sp, #0]
 8006476:	2b16      	cmp	r3, #22
 8006478:	d85a      	bhi.n	8006530 <_dtoa_r+0x240>
 800647a:	9a00      	ldr	r2, [sp, #0]
 800647c:	4b57      	ldr	r3, [pc, #348]	; (80065dc <_dtoa_r+0x2ec>)
 800647e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006486:	ec51 0b19 	vmov	r0, r1, d9
 800648a:	f7fa fb2f 	bl	8000aec <__aeabi_dcmplt>
 800648e:	2800      	cmp	r0, #0
 8006490:	d050      	beq.n	8006534 <_dtoa_r+0x244>
 8006492:	9b00      	ldr	r3, [sp, #0]
 8006494:	3b01      	subs	r3, #1
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	2300      	movs	r3, #0
 800649a:	930b      	str	r3, [sp, #44]	; 0x2c
 800649c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800649e:	1b5d      	subs	r5, r3, r5
 80064a0:	1e6b      	subs	r3, r5, #1
 80064a2:	9305      	str	r3, [sp, #20]
 80064a4:	bf45      	ittet	mi
 80064a6:	f1c5 0301 	rsbmi	r3, r5, #1
 80064aa:	9304      	strmi	r3, [sp, #16]
 80064ac:	2300      	movpl	r3, #0
 80064ae:	2300      	movmi	r3, #0
 80064b0:	bf4c      	ite	mi
 80064b2:	9305      	strmi	r3, [sp, #20]
 80064b4:	9304      	strpl	r3, [sp, #16]
 80064b6:	9b00      	ldr	r3, [sp, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	db3d      	blt.n	8006538 <_dtoa_r+0x248>
 80064bc:	9b05      	ldr	r3, [sp, #20]
 80064be:	9a00      	ldr	r2, [sp, #0]
 80064c0:	920a      	str	r2, [sp, #40]	; 0x28
 80064c2:	4413      	add	r3, r2
 80064c4:	9305      	str	r3, [sp, #20]
 80064c6:	2300      	movs	r3, #0
 80064c8:	9307      	str	r3, [sp, #28]
 80064ca:	9b06      	ldr	r3, [sp, #24]
 80064cc:	2b09      	cmp	r3, #9
 80064ce:	f200 8089 	bhi.w	80065e4 <_dtoa_r+0x2f4>
 80064d2:	2b05      	cmp	r3, #5
 80064d4:	bfc4      	itt	gt
 80064d6:	3b04      	subgt	r3, #4
 80064d8:	9306      	strgt	r3, [sp, #24]
 80064da:	9b06      	ldr	r3, [sp, #24]
 80064dc:	f1a3 0302 	sub.w	r3, r3, #2
 80064e0:	bfcc      	ite	gt
 80064e2:	2500      	movgt	r5, #0
 80064e4:	2501      	movle	r5, #1
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	f200 8087 	bhi.w	80065fa <_dtoa_r+0x30a>
 80064ec:	e8df f003 	tbb	[pc, r3]
 80064f0:	59383a2d 	.word	0x59383a2d
 80064f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80064f8:	441d      	add	r5, r3
 80064fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064fe:	2b20      	cmp	r3, #32
 8006500:	bfc1      	itttt	gt
 8006502:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006506:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800650a:	fa0b f303 	lslgt.w	r3, fp, r3
 800650e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006512:	bfda      	itte	le
 8006514:	f1c3 0320 	rsble	r3, r3, #32
 8006518:	fa06 f003 	lslle.w	r0, r6, r3
 800651c:	4318      	orrgt	r0, r3
 800651e:	f7f9 fff9 	bl	8000514 <__aeabi_ui2d>
 8006522:	2301      	movs	r3, #1
 8006524:	4606      	mov	r6, r0
 8006526:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800652a:	3d01      	subs	r5, #1
 800652c:	930e      	str	r3, [sp, #56]	; 0x38
 800652e:	e76a      	b.n	8006406 <_dtoa_r+0x116>
 8006530:	2301      	movs	r3, #1
 8006532:	e7b2      	b.n	800649a <_dtoa_r+0x1aa>
 8006534:	900b      	str	r0, [sp, #44]	; 0x2c
 8006536:	e7b1      	b.n	800649c <_dtoa_r+0x1ac>
 8006538:	9b04      	ldr	r3, [sp, #16]
 800653a:	9a00      	ldr	r2, [sp, #0]
 800653c:	1a9b      	subs	r3, r3, r2
 800653e:	9304      	str	r3, [sp, #16]
 8006540:	4253      	negs	r3, r2
 8006542:	9307      	str	r3, [sp, #28]
 8006544:	2300      	movs	r3, #0
 8006546:	930a      	str	r3, [sp, #40]	; 0x28
 8006548:	e7bf      	b.n	80064ca <_dtoa_r+0x1da>
 800654a:	2300      	movs	r3, #0
 800654c:	9308      	str	r3, [sp, #32]
 800654e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006550:	2b00      	cmp	r3, #0
 8006552:	dc55      	bgt.n	8006600 <_dtoa_r+0x310>
 8006554:	2301      	movs	r3, #1
 8006556:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800655a:	461a      	mov	r2, r3
 800655c:	9209      	str	r2, [sp, #36]	; 0x24
 800655e:	e00c      	b.n	800657a <_dtoa_r+0x28a>
 8006560:	2301      	movs	r3, #1
 8006562:	e7f3      	b.n	800654c <_dtoa_r+0x25c>
 8006564:	2300      	movs	r3, #0
 8006566:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006568:	9308      	str	r3, [sp, #32]
 800656a:	9b00      	ldr	r3, [sp, #0]
 800656c:	4413      	add	r3, r2
 800656e:	9302      	str	r3, [sp, #8]
 8006570:	3301      	adds	r3, #1
 8006572:	2b01      	cmp	r3, #1
 8006574:	9303      	str	r3, [sp, #12]
 8006576:	bfb8      	it	lt
 8006578:	2301      	movlt	r3, #1
 800657a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800657c:	2200      	movs	r2, #0
 800657e:	6042      	str	r2, [r0, #4]
 8006580:	2204      	movs	r2, #4
 8006582:	f102 0614 	add.w	r6, r2, #20
 8006586:	429e      	cmp	r6, r3
 8006588:	6841      	ldr	r1, [r0, #4]
 800658a:	d93d      	bls.n	8006608 <_dtoa_r+0x318>
 800658c:	4620      	mov	r0, r4
 800658e:	f000 fccd 	bl	8006f2c <_Balloc>
 8006592:	9001      	str	r0, [sp, #4]
 8006594:	2800      	cmp	r0, #0
 8006596:	d13b      	bne.n	8006610 <_dtoa_r+0x320>
 8006598:	4b11      	ldr	r3, [pc, #68]	; (80065e0 <_dtoa_r+0x2f0>)
 800659a:	4602      	mov	r2, r0
 800659c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065a0:	e6c0      	b.n	8006324 <_dtoa_r+0x34>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e7df      	b.n	8006566 <_dtoa_r+0x276>
 80065a6:	bf00      	nop
 80065a8:	636f4361 	.word	0x636f4361
 80065ac:	3fd287a7 	.word	0x3fd287a7
 80065b0:	8b60c8b3 	.word	0x8b60c8b3
 80065b4:	3fc68a28 	.word	0x3fc68a28
 80065b8:	509f79fb 	.word	0x509f79fb
 80065bc:	3fd34413 	.word	0x3fd34413
 80065c0:	0800a541 	.word	0x0800a541
 80065c4:	0800a558 	.word	0x0800a558
 80065c8:	7ff00000 	.word	0x7ff00000
 80065cc:	0800a53d 	.word	0x0800a53d
 80065d0:	0800a534 	.word	0x0800a534
 80065d4:	0800a511 	.word	0x0800a511
 80065d8:	3ff80000 	.word	0x3ff80000
 80065dc:	0800a648 	.word	0x0800a648
 80065e0:	0800a5b3 	.word	0x0800a5b3
 80065e4:	2501      	movs	r5, #1
 80065e6:	2300      	movs	r3, #0
 80065e8:	9306      	str	r3, [sp, #24]
 80065ea:	9508      	str	r5, [sp, #32]
 80065ec:	f04f 33ff 	mov.w	r3, #4294967295
 80065f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	2312      	movs	r3, #18
 80065f8:	e7b0      	b.n	800655c <_dtoa_r+0x26c>
 80065fa:	2301      	movs	r3, #1
 80065fc:	9308      	str	r3, [sp, #32]
 80065fe:	e7f5      	b.n	80065ec <_dtoa_r+0x2fc>
 8006600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006602:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006606:	e7b8      	b.n	800657a <_dtoa_r+0x28a>
 8006608:	3101      	adds	r1, #1
 800660a:	6041      	str	r1, [r0, #4]
 800660c:	0052      	lsls	r2, r2, #1
 800660e:	e7b8      	b.n	8006582 <_dtoa_r+0x292>
 8006610:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006612:	9a01      	ldr	r2, [sp, #4]
 8006614:	601a      	str	r2, [r3, #0]
 8006616:	9b03      	ldr	r3, [sp, #12]
 8006618:	2b0e      	cmp	r3, #14
 800661a:	f200 809d 	bhi.w	8006758 <_dtoa_r+0x468>
 800661e:	2d00      	cmp	r5, #0
 8006620:	f000 809a 	beq.w	8006758 <_dtoa_r+0x468>
 8006624:	9b00      	ldr	r3, [sp, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	dd32      	ble.n	8006690 <_dtoa_r+0x3a0>
 800662a:	4ab7      	ldr	r2, [pc, #732]	; (8006908 <_dtoa_r+0x618>)
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006634:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006638:	9b00      	ldr	r3, [sp, #0]
 800663a:	05d8      	lsls	r0, r3, #23
 800663c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006640:	d516      	bpl.n	8006670 <_dtoa_r+0x380>
 8006642:	4bb2      	ldr	r3, [pc, #712]	; (800690c <_dtoa_r+0x61c>)
 8006644:	ec51 0b19 	vmov	r0, r1, d9
 8006648:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800664c:	f7fa f906 	bl	800085c <__aeabi_ddiv>
 8006650:	f007 070f 	and.w	r7, r7, #15
 8006654:	4682      	mov	sl, r0
 8006656:	468b      	mov	fp, r1
 8006658:	2503      	movs	r5, #3
 800665a:	4eac      	ldr	r6, [pc, #688]	; (800690c <_dtoa_r+0x61c>)
 800665c:	b957      	cbnz	r7, 8006674 <_dtoa_r+0x384>
 800665e:	4642      	mov	r2, r8
 8006660:	464b      	mov	r3, r9
 8006662:	4650      	mov	r0, sl
 8006664:	4659      	mov	r1, fp
 8006666:	f7fa f8f9 	bl	800085c <__aeabi_ddiv>
 800666a:	4682      	mov	sl, r0
 800666c:	468b      	mov	fp, r1
 800666e:	e028      	b.n	80066c2 <_dtoa_r+0x3d2>
 8006670:	2502      	movs	r5, #2
 8006672:	e7f2      	b.n	800665a <_dtoa_r+0x36a>
 8006674:	07f9      	lsls	r1, r7, #31
 8006676:	d508      	bpl.n	800668a <_dtoa_r+0x39a>
 8006678:	4640      	mov	r0, r8
 800667a:	4649      	mov	r1, r9
 800667c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006680:	f7f9 ffc2 	bl	8000608 <__aeabi_dmul>
 8006684:	3501      	adds	r5, #1
 8006686:	4680      	mov	r8, r0
 8006688:	4689      	mov	r9, r1
 800668a:	107f      	asrs	r7, r7, #1
 800668c:	3608      	adds	r6, #8
 800668e:	e7e5      	b.n	800665c <_dtoa_r+0x36c>
 8006690:	f000 809b 	beq.w	80067ca <_dtoa_r+0x4da>
 8006694:	9b00      	ldr	r3, [sp, #0]
 8006696:	4f9d      	ldr	r7, [pc, #628]	; (800690c <_dtoa_r+0x61c>)
 8006698:	425e      	negs	r6, r3
 800669a:	4b9b      	ldr	r3, [pc, #620]	; (8006908 <_dtoa_r+0x618>)
 800669c:	f006 020f 	and.w	r2, r6, #15
 80066a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a8:	ec51 0b19 	vmov	r0, r1, d9
 80066ac:	f7f9 ffac 	bl	8000608 <__aeabi_dmul>
 80066b0:	1136      	asrs	r6, r6, #4
 80066b2:	4682      	mov	sl, r0
 80066b4:	468b      	mov	fp, r1
 80066b6:	2300      	movs	r3, #0
 80066b8:	2502      	movs	r5, #2
 80066ba:	2e00      	cmp	r6, #0
 80066bc:	d17a      	bne.n	80067b4 <_dtoa_r+0x4c4>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1d3      	bne.n	800666a <_dtoa_r+0x37a>
 80066c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 8082 	beq.w	80067ce <_dtoa_r+0x4de>
 80066ca:	4b91      	ldr	r3, [pc, #580]	; (8006910 <_dtoa_r+0x620>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	4650      	mov	r0, sl
 80066d0:	4659      	mov	r1, fp
 80066d2:	f7fa fa0b 	bl	8000aec <__aeabi_dcmplt>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d079      	beq.n	80067ce <_dtoa_r+0x4de>
 80066da:	9b03      	ldr	r3, [sp, #12]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d076      	beq.n	80067ce <_dtoa_r+0x4de>
 80066e0:	9b02      	ldr	r3, [sp, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	dd36      	ble.n	8006754 <_dtoa_r+0x464>
 80066e6:	9b00      	ldr	r3, [sp, #0]
 80066e8:	4650      	mov	r0, sl
 80066ea:	4659      	mov	r1, fp
 80066ec:	1e5f      	subs	r7, r3, #1
 80066ee:	2200      	movs	r2, #0
 80066f0:	4b88      	ldr	r3, [pc, #544]	; (8006914 <_dtoa_r+0x624>)
 80066f2:	f7f9 ff89 	bl	8000608 <__aeabi_dmul>
 80066f6:	9e02      	ldr	r6, [sp, #8]
 80066f8:	4682      	mov	sl, r0
 80066fa:	468b      	mov	fp, r1
 80066fc:	3501      	adds	r5, #1
 80066fe:	4628      	mov	r0, r5
 8006700:	f7f9 ff18 	bl	8000534 <__aeabi_i2d>
 8006704:	4652      	mov	r2, sl
 8006706:	465b      	mov	r3, fp
 8006708:	f7f9 ff7e 	bl	8000608 <__aeabi_dmul>
 800670c:	4b82      	ldr	r3, [pc, #520]	; (8006918 <_dtoa_r+0x628>)
 800670e:	2200      	movs	r2, #0
 8006710:	f7f9 fdc4 	bl	800029c <__adddf3>
 8006714:	46d0      	mov	r8, sl
 8006716:	46d9      	mov	r9, fp
 8006718:	4682      	mov	sl, r0
 800671a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800671e:	2e00      	cmp	r6, #0
 8006720:	d158      	bne.n	80067d4 <_dtoa_r+0x4e4>
 8006722:	4b7e      	ldr	r3, [pc, #504]	; (800691c <_dtoa_r+0x62c>)
 8006724:	2200      	movs	r2, #0
 8006726:	4640      	mov	r0, r8
 8006728:	4649      	mov	r1, r9
 800672a:	f7f9 fdb5 	bl	8000298 <__aeabi_dsub>
 800672e:	4652      	mov	r2, sl
 8006730:	465b      	mov	r3, fp
 8006732:	4680      	mov	r8, r0
 8006734:	4689      	mov	r9, r1
 8006736:	f7fa f9f7 	bl	8000b28 <__aeabi_dcmpgt>
 800673a:	2800      	cmp	r0, #0
 800673c:	f040 8295 	bne.w	8006c6a <_dtoa_r+0x97a>
 8006740:	4652      	mov	r2, sl
 8006742:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006746:	4640      	mov	r0, r8
 8006748:	4649      	mov	r1, r9
 800674a:	f7fa f9cf 	bl	8000aec <__aeabi_dcmplt>
 800674e:	2800      	cmp	r0, #0
 8006750:	f040 8289 	bne.w	8006c66 <_dtoa_r+0x976>
 8006754:	ec5b ab19 	vmov	sl, fp, d9
 8006758:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800675a:	2b00      	cmp	r3, #0
 800675c:	f2c0 8148 	blt.w	80069f0 <_dtoa_r+0x700>
 8006760:	9a00      	ldr	r2, [sp, #0]
 8006762:	2a0e      	cmp	r2, #14
 8006764:	f300 8144 	bgt.w	80069f0 <_dtoa_r+0x700>
 8006768:	4b67      	ldr	r3, [pc, #412]	; (8006908 <_dtoa_r+0x618>)
 800676a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800676e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006774:	2b00      	cmp	r3, #0
 8006776:	f280 80d5 	bge.w	8006924 <_dtoa_r+0x634>
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	2b00      	cmp	r3, #0
 800677e:	f300 80d1 	bgt.w	8006924 <_dtoa_r+0x634>
 8006782:	f040 826f 	bne.w	8006c64 <_dtoa_r+0x974>
 8006786:	4b65      	ldr	r3, [pc, #404]	; (800691c <_dtoa_r+0x62c>)
 8006788:	2200      	movs	r2, #0
 800678a:	4640      	mov	r0, r8
 800678c:	4649      	mov	r1, r9
 800678e:	f7f9 ff3b 	bl	8000608 <__aeabi_dmul>
 8006792:	4652      	mov	r2, sl
 8006794:	465b      	mov	r3, fp
 8006796:	f7fa f9bd 	bl	8000b14 <__aeabi_dcmpge>
 800679a:	9e03      	ldr	r6, [sp, #12]
 800679c:	4637      	mov	r7, r6
 800679e:	2800      	cmp	r0, #0
 80067a0:	f040 8245 	bne.w	8006c2e <_dtoa_r+0x93e>
 80067a4:	9d01      	ldr	r5, [sp, #4]
 80067a6:	2331      	movs	r3, #49	; 0x31
 80067a8:	f805 3b01 	strb.w	r3, [r5], #1
 80067ac:	9b00      	ldr	r3, [sp, #0]
 80067ae:	3301      	adds	r3, #1
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	e240      	b.n	8006c36 <_dtoa_r+0x946>
 80067b4:	07f2      	lsls	r2, r6, #31
 80067b6:	d505      	bpl.n	80067c4 <_dtoa_r+0x4d4>
 80067b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067bc:	f7f9 ff24 	bl	8000608 <__aeabi_dmul>
 80067c0:	3501      	adds	r5, #1
 80067c2:	2301      	movs	r3, #1
 80067c4:	1076      	asrs	r6, r6, #1
 80067c6:	3708      	adds	r7, #8
 80067c8:	e777      	b.n	80066ba <_dtoa_r+0x3ca>
 80067ca:	2502      	movs	r5, #2
 80067cc:	e779      	b.n	80066c2 <_dtoa_r+0x3d2>
 80067ce:	9f00      	ldr	r7, [sp, #0]
 80067d0:	9e03      	ldr	r6, [sp, #12]
 80067d2:	e794      	b.n	80066fe <_dtoa_r+0x40e>
 80067d4:	9901      	ldr	r1, [sp, #4]
 80067d6:	4b4c      	ldr	r3, [pc, #304]	; (8006908 <_dtoa_r+0x618>)
 80067d8:	4431      	add	r1, r6
 80067da:	910d      	str	r1, [sp, #52]	; 0x34
 80067dc:	9908      	ldr	r1, [sp, #32]
 80067de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80067e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067e6:	2900      	cmp	r1, #0
 80067e8:	d043      	beq.n	8006872 <_dtoa_r+0x582>
 80067ea:	494d      	ldr	r1, [pc, #308]	; (8006920 <_dtoa_r+0x630>)
 80067ec:	2000      	movs	r0, #0
 80067ee:	f7fa f835 	bl	800085c <__aeabi_ddiv>
 80067f2:	4652      	mov	r2, sl
 80067f4:	465b      	mov	r3, fp
 80067f6:	f7f9 fd4f 	bl	8000298 <__aeabi_dsub>
 80067fa:	9d01      	ldr	r5, [sp, #4]
 80067fc:	4682      	mov	sl, r0
 80067fe:	468b      	mov	fp, r1
 8006800:	4649      	mov	r1, r9
 8006802:	4640      	mov	r0, r8
 8006804:	f7fa f9b0 	bl	8000b68 <__aeabi_d2iz>
 8006808:	4606      	mov	r6, r0
 800680a:	f7f9 fe93 	bl	8000534 <__aeabi_i2d>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4640      	mov	r0, r8
 8006814:	4649      	mov	r1, r9
 8006816:	f7f9 fd3f 	bl	8000298 <__aeabi_dsub>
 800681a:	3630      	adds	r6, #48	; 0x30
 800681c:	f805 6b01 	strb.w	r6, [r5], #1
 8006820:	4652      	mov	r2, sl
 8006822:	465b      	mov	r3, fp
 8006824:	4680      	mov	r8, r0
 8006826:	4689      	mov	r9, r1
 8006828:	f7fa f960 	bl	8000aec <__aeabi_dcmplt>
 800682c:	2800      	cmp	r0, #0
 800682e:	d163      	bne.n	80068f8 <_dtoa_r+0x608>
 8006830:	4642      	mov	r2, r8
 8006832:	464b      	mov	r3, r9
 8006834:	4936      	ldr	r1, [pc, #216]	; (8006910 <_dtoa_r+0x620>)
 8006836:	2000      	movs	r0, #0
 8006838:	f7f9 fd2e 	bl	8000298 <__aeabi_dsub>
 800683c:	4652      	mov	r2, sl
 800683e:	465b      	mov	r3, fp
 8006840:	f7fa f954 	bl	8000aec <__aeabi_dcmplt>
 8006844:	2800      	cmp	r0, #0
 8006846:	f040 80b5 	bne.w	80069b4 <_dtoa_r+0x6c4>
 800684a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800684c:	429d      	cmp	r5, r3
 800684e:	d081      	beq.n	8006754 <_dtoa_r+0x464>
 8006850:	4b30      	ldr	r3, [pc, #192]	; (8006914 <_dtoa_r+0x624>)
 8006852:	2200      	movs	r2, #0
 8006854:	4650      	mov	r0, sl
 8006856:	4659      	mov	r1, fp
 8006858:	f7f9 fed6 	bl	8000608 <__aeabi_dmul>
 800685c:	4b2d      	ldr	r3, [pc, #180]	; (8006914 <_dtoa_r+0x624>)
 800685e:	4682      	mov	sl, r0
 8006860:	468b      	mov	fp, r1
 8006862:	4640      	mov	r0, r8
 8006864:	4649      	mov	r1, r9
 8006866:	2200      	movs	r2, #0
 8006868:	f7f9 fece 	bl	8000608 <__aeabi_dmul>
 800686c:	4680      	mov	r8, r0
 800686e:	4689      	mov	r9, r1
 8006870:	e7c6      	b.n	8006800 <_dtoa_r+0x510>
 8006872:	4650      	mov	r0, sl
 8006874:	4659      	mov	r1, fp
 8006876:	f7f9 fec7 	bl	8000608 <__aeabi_dmul>
 800687a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800687c:	9d01      	ldr	r5, [sp, #4]
 800687e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006880:	4682      	mov	sl, r0
 8006882:	468b      	mov	fp, r1
 8006884:	4649      	mov	r1, r9
 8006886:	4640      	mov	r0, r8
 8006888:	f7fa f96e 	bl	8000b68 <__aeabi_d2iz>
 800688c:	4606      	mov	r6, r0
 800688e:	f7f9 fe51 	bl	8000534 <__aeabi_i2d>
 8006892:	3630      	adds	r6, #48	; 0x30
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4640      	mov	r0, r8
 800689a:	4649      	mov	r1, r9
 800689c:	f7f9 fcfc 	bl	8000298 <__aeabi_dsub>
 80068a0:	f805 6b01 	strb.w	r6, [r5], #1
 80068a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068a6:	429d      	cmp	r5, r3
 80068a8:	4680      	mov	r8, r0
 80068aa:	4689      	mov	r9, r1
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	d124      	bne.n	80068fc <_dtoa_r+0x60c>
 80068b2:	4b1b      	ldr	r3, [pc, #108]	; (8006920 <_dtoa_r+0x630>)
 80068b4:	4650      	mov	r0, sl
 80068b6:	4659      	mov	r1, fp
 80068b8:	f7f9 fcf0 	bl	800029c <__adddf3>
 80068bc:	4602      	mov	r2, r0
 80068be:	460b      	mov	r3, r1
 80068c0:	4640      	mov	r0, r8
 80068c2:	4649      	mov	r1, r9
 80068c4:	f7fa f930 	bl	8000b28 <__aeabi_dcmpgt>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	d173      	bne.n	80069b4 <_dtoa_r+0x6c4>
 80068cc:	4652      	mov	r2, sl
 80068ce:	465b      	mov	r3, fp
 80068d0:	4913      	ldr	r1, [pc, #76]	; (8006920 <_dtoa_r+0x630>)
 80068d2:	2000      	movs	r0, #0
 80068d4:	f7f9 fce0 	bl	8000298 <__aeabi_dsub>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4640      	mov	r0, r8
 80068de:	4649      	mov	r1, r9
 80068e0:	f7fa f904 	bl	8000aec <__aeabi_dcmplt>
 80068e4:	2800      	cmp	r0, #0
 80068e6:	f43f af35 	beq.w	8006754 <_dtoa_r+0x464>
 80068ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80068ec:	1e6b      	subs	r3, r5, #1
 80068ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80068f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068f4:	2b30      	cmp	r3, #48	; 0x30
 80068f6:	d0f8      	beq.n	80068ea <_dtoa_r+0x5fa>
 80068f8:	9700      	str	r7, [sp, #0]
 80068fa:	e049      	b.n	8006990 <_dtoa_r+0x6a0>
 80068fc:	4b05      	ldr	r3, [pc, #20]	; (8006914 <_dtoa_r+0x624>)
 80068fe:	f7f9 fe83 	bl	8000608 <__aeabi_dmul>
 8006902:	4680      	mov	r8, r0
 8006904:	4689      	mov	r9, r1
 8006906:	e7bd      	b.n	8006884 <_dtoa_r+0x594>
 8006908:	0800a648 	.word	0x0800a648
 800690c:	0800a620 	.word	0x0800a620
 8006910:	3ff00000 	.word	0x3ff00000
 8006914:	40240000 	.word	0x40240000
 8006918:	401c0000 	.word	0x401c0000
 800691c:	40140000 	.word	0x40140000
 8006920:	3fe00000 	.word	0x3fe00000
 8006924:	9d01      	ldr	r5, [sp, #4]
 8006926:	4656      	mov	r6, sl
 8006928:	465f      	mov	r7, fp
 800692a:	4642      	mov	r2, r8
 800692c:	464b      	mov	r3, r9
 800692e:	4630      	mov	r0, r6
 8006930:	4639      	mov	r1, r7
 8006932:	f7f9 ff93 	bl	800085c <__aeabi_ddiv>
 8006936:	f7fa f917 	bl	8000b68 <__aeabi_d2iz>
 800693a:	4682      	mov	sl, r0
 800693c:	f7f9 fdfa 	bl	8000534 <__aeabi_i2d>
 8006940:	4642      	mov	r2, r8
 8006942:	464b      	mov	r3, r9
 8006944:	f7f9 fe60 	bl	8000608 <__aeabi_dmul>
 8006948:	4602      	mov	r2, r0
 800694a:	460b      	mov	r3, r1
 800694c:	4630      	mov	r0, r6
 800694e:	4639      	mov	r1, r7
 8006950:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006954:	f7f9 fca0 	bl	8000298 <__aeabi_dsub>
 8006958:	f805 6b01 	strb.w	r6, [r5], #1
 800695c:	9e01      	ldr	r6, [sp, #4]
 800695e:	9f03      	ldr	r7, [sp, #12]
 8006960:	1bae      	subs	r6, r5, r6
 8006962:	42b7      	cmp	r7, r6
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	d135      	bne.n	80069d6 <_dtoa_r+0x6e6>
 800696a:	f7f9 fc97 	bl	800029c <__adddf3>
 800696e:	4642      	mov	r2, r8
 8006970:	464b      	mov	r3, r9
 8006972:	4606      	mov	r6, r0
 8006974:	460f      	mov	r7, r1
 8006976:	f7fa f8d7 	bl	8000b28 <__aeabi_dcmpgt>
 800697a:	b9d0      	cbnz	r0, 80069b2 <_dtoa_r+0x6c2>
 800697c:	4642      	mov	r2, r8
 800697e:	464b      	mov	r3, r9
 8006980:	4630      	mov	r0, r6
 8006982:	4639      	mov	r1, r7
 8006984:	f7fa f8a8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006988:	b110      	cbz	r0, 8006990 <_dtoa_r+0x6a0>
 800698a:	f01a 0f01 	tst.w	sl, #1
 800698e:	d110      	bne.n	80069b2 <_dtoa_r+0x6c2>
 8006990:	4620      	mov	r0, r4
 8006992:	ee18 1a10 	vmov	r1, s16
 8006996:	f000 fb09 	bl	8006fac <_Bfree>
 800699a:	2300      	movs	r3, #0
 800699c:	9800      	ldr	r0, [sp, #0]
 800699e:	702b      	strb	r3, [r5, #0]
 80069a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069a2:	3001      	adds	r0, #1
 80069a4:	6018      	str	r0, [r3, #0]
 80069a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f43f acf1 	beq.w	8006390 <_dtoa_r+0xa0>
 80069ae:	601d      	str	r5, [r3, #0]
 80069b0:	e4ee      	b.n	8006390 <_dtoa_r+0xa0>
 80069b2:	9f00      	ldr	r7, [sp, #0]
 80069b4:	462b      	mov	r3, r5
 80069b6:	461d      	mov	r5, r3
 80069b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069bc:	2a39      	cmp	r2, #57	; 0x39
 80069be:	d106      	bne.n	80069ce <_dtoa_r+0x6de>
 80069c0:	9a01      	ldr	r2, [sp, #4]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d1f7      	bne.n	80069b6 <_dtoa_r+0x6c6>
 80069c6:	9901      	ldr	r1, [sp, #4]
 80069c8:	2230      	movs	r2, #48	; 0x30
 80069ca:	3701      	adds	r7, #1
 80069cc:	700a      	strb	r2, [r1, #0]
 80069ce:	781a      	ldrb	r2, [r3, #0]
 80069d0:	3201      	adds	r2, #1
 80069d2:	701a      	strb	r2, [r3, #0]
 80069d4:	e790      	b.n	80068f8 <_dtoa_r+0x608>
 80069d6:	4ba6      	ldr	r3, [pc, #664]	; (8006c70 <_dtoa_r+0x980>)
 80069d8:	2200      	movs	r2, #0
 80069da:	f7f9 fe15 	bl	8000608 <__aeabi_dmul>
 80069de:	2200      	movs	r2, #0
 80069e0:	2300      	movs	r3, #0
 80069e2:	4606      	mov	r6, r0
 80069e4:	460f      	mov	r7, r1
 80069e6:	f7fa f877 	bl	8000ad8 <__aeabi_dcmpeq>
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d09d      	beq.n	800692a <_dtoa_r+0x63a>
 80069ee:	e7cf      	b.n	8006990 <_dtoa_r+0x6a0>
 80069f0:	9a08      	ldr	r2, [sp, #32]
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	f000 80d7 	beq.w	8006ba6 <_dtoa_r+0x8b6>
 80069f8:	9a06      	ldr	r2, [sp, #24]
 80069fa:	2a01      	cmp	r2, #1
 80069fc:	f300 80ba 	bgt.w	8006b74 <_dtoa_r+0x884>
 8006a00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a02:	2a00      	cmp	r2, #0
 8006a04:	f000 80b2 	beq.w	8006b6c <_dtoa_r+0x87c>
 8006a08:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a0c:	9e07      	ldr	r6, [sp, #28]
 8006a0e:	9d04      	ldr	r5, [sp, #16]
 8006a10:	9a04      	ldr	r2, [sp, #16]
 8006a12:	441a      	add	r2, r3
 8006a14:	9204      	str	r2, [sp, #16]
 8006a16:	9a05      	ldr	r2, [sp, #20]
 8006a18:	2101      	movs	r1, #1
 8006a1a:	441a      	add	r2, r3
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	9205      	str	r2, [sp, #20]
 8006a20:	f000 fb7c 	bl	800711c <__i2b>
 8006a24:	4607      	mov	r7, r0
 8006a26:	2d00      	cmp	r5, #0
 8006a28:	dd0c      	ble.n	8006a44 <_dtoa_r+0x754>
 8006a2a:	9b05      	ldr	r3, [sp, #20]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dd09      	ble.n	8006a44 <_dtoa_r+0x754>
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	9a04      	ldr	r2, [sp, #16]
 8006a34:	bfa8      	it	ge
 8006a36:	462b      	movge	r3, r5
 8006a38:	1ad2      	subs	r2, r2, r3
 8006a3a:	9204      	str	r2, [sp, #16]
 8006a3c:	9a05      	ldr	r2, [sp, #20]
 8006a3e:	1aed      	subs	r5, r5, r3
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	9305      	str	r3, [sp, #20]
 8006a44:	9b07      	ldr	r3, [sp, #28]
 8006a46:	b31b      	cbz	r3, 8006a90 <_dtoa_r+0x7a0>
 8006a48:	9b08      	ldr	r3, [sp, #32]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f000 80af 	beq.w	8006bae <_dtoa_r+0x8be>
 8006a50:	2e00      	cmp	r6, #0
 8006a52:	dd13      	ble.n	8006a7c <_dtoa_r+0x78c>
 8006a54:	4639      	mov	r1, r7
 8006a56:	4632      	mov	r2, r6
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f000 fc1f 	bl	800729c <__pow5mult>
 8006a5e:	ee18 2a10 	vmov	r2, s16
 8006a62:	4601      	mov	r1, r0
 8006a64:	4607      	mov	r7, r0
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 fb6e 	bl	8007148 <__multiply>
 8006a6c:	ee18 1a10 	vmov	r1, s16
 8006a70:	4680      	mov	r8, r0
 8006a72:	4620      	mov	r0, r4
 8006a74:	f000 fa9a 	bl	8006fac <_Bfree>
 8006a78:	ee08 8a10 	vmov	s16, r8
 8006a7c:	9b07      	ldr	r3, [sp, #28]
 8006a7e:	1b9a      	subs	r2, r3, r6
 8006a80:	d006      	beq.n	8006a90 <_dtoa_r+0x7a0>
 8006a82:	ee18 1a10 	vmov	r1, s16
 8006a86:	4620      	mov	r0, r4
 8006a88:	f000 fc08 	bl	800729c <__pow5mult>
 8006a8c:	ee08 0a10 	vmov	s16, r0
 8006a90:	2101      	movs	r1, #1
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 fb42 	bl	800711c <__i2b>
 8006a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	4606      	mov	r6, r0
 8006a9e:	f340 8088 	ble.w	8006bb2 <_dtoa_r+0x8c2>
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	4601      	mov	r1, r0
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	f000 fbf8 	bl	800729c <__pow5mult>
 8006aac:	9b06      	ldr	r3, [sp, #24]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	4606      	mov	r6, r0
 8006ab2:	f340 8081 	ble.w	8006bb8 <_dtoa_r+0x8c8>
 8006ab6:	f04f 0800 	mov.w	r8, #0
 8006aba:	6933      	ldr	r3, [r6, #16]
 8006abc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ac0:	6918      	ldr	r0, [r3, #16]
 8006ac2:	f000 fadb 	bl	800707c <__hi0bits>
 8006ac6:	f1c0 0020 	rsb	r0, r0, #32
 8006aca:	9b05      	ldr	r3, [sp, #20]
 8006acc:	4418      	add	r0, r3
 8006ace:	f010 001f 	ands.w	r0, r0, #31
 8006ad2:	f000 8092 	beq.w	8006bfa <_dtoa_r+0x90a>
 8006ad6:	f1c0 0320 	rsb	r3, r0, #32
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	f340 808a 	ble.w	8006bf4 <_dtoa_r+0x904>
 8006ae0:	f1c0 001c 	rsb	r0, r0, #28
 8006ae4:	9b04      	ldr	r3, [sp, #16]
 8006ae6:	4403      	add	r3, r0
 8006ae8:	9304      	str	r3, [sp, #16]
 8006aea:	9b05      	ldr	r3, [sp, #20]
 8006aec:	4403      	add	r3, r0
 8006aee:	4405      	add	r5, r0
 8006af0:	9305      	str	r3, [sp, #20]
 8006af2:	9b04      	ldr	r3, [sp, #16]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	dd07      	ble.n	8006b08 <_dtoa_r+0x818>
 8006af8:	ee18 1a10 	vmov	r1, s16
 8006afc:	461a      	mov	r2, r3
 8006afe:	4620      	mov	r0, r4
 8006b00:	f000 fc26 	bl	8007350 <__lshift>
 8006b04:	ee08 0a10 	vmov	s16, r0
 8006b08:	9b05      	ldr	r3, [sp, #20]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	dd05      	ble.n	8006b1a <_dtoa_r+0x82a>
 8006b0e:	4631      	mov	r1, r6
 8006b10:	461a      	mov	r2, r3
 8006b12:	4620      	mov	r0, r4
 8006b14:	f000 fc1c 	bl	8007350 <__lshift>
 8006b18:	4606      	mov	r6, r0
 8006b1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d06e      	beq.n	8006bfe <_dtoa_r+0x90e>
 8006b20:	ee18 0a10 	vmov	r0, s16
 8006b24:	4631      	mov	r1, r6
 8006b26:	f000 fc83 	bl	8007430 <__mcmp>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	da67      	bge.n	8006bfe <_dtoa_r+0x90e>
 8006b2e:	9b00      	ldr	r3, [sp, #0]
 8006b30:	3b01      	subs	r3, #1
 8006b32:	ee18 1a10 	vmov	r1, s16
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	220a      	movs	r2, #10
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fa57 	bl	8006ff0 <__multadd>
 8006b42:	9b08      	ldr	r3, [sp, #32]
 8006b44:	ee08 0a10 	vmov	s16, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 81b1 	beq.w	8006eb0 <_dtoa_r+0xbc0>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	4639      	mov	r1, r7
 8006b52:	220a      	movs	r2, #10
 8006b54:	4620      	mov	r0, r4
 8006b56:	f000 fa4b 	bl	8006ff0 <__multadd>
 8006b5a:	9b02      	ldr	r3, [sp, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	4607      	mov	r7, r0
 8006b60:	f300 808e 	bgt.w	8006c80 <_dtoa_r+0x990>
 8006b64:	9b06      	ldr	r3, [sp, #24]
 8006b66:	2b02      	cmp	r3, #2
 8006b68:	dc51      	bgt.n	8006c0e <_dtoa_r+0x91e>
 8006b6a:	e089      	b.n	8006c80 <_dtoa_r+0x990>
 8006b6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b72:	e74b      	b.n	8006a0c <_dtoa_r+0x71c>
 8006b74:	9b03      	ldr	r3, [sp, #12]
 8006b76:	1e5e      	subs	r6, r3, #1
 8006b78:	9b07      	ldr	r3, [sp, #28]
 8006b7a:	42b3      	cmp	r3, r6
 8006b7c:	bfbf      	itttt	lt
 8006b7e:	9b07      	ldrlt	r3, [sp, #28]
 8006b80:	9607      	strlt	r6, [sp, #28]
 8006b82:	1af2      	sublt	r2, r6, r3
 8006b84:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006b86:	bfb6      	itet	lt
 8006b88:	189b      	addlt	r3, r3, r2
 8006b8a:	1b9e      	subge	r6, r3, r6
 8006b8c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006b8e:	9b03      	ldr	r3, [sp, #12]
 8006b90:	bfb8      	it	lt
 8006b92:	2600      	movlt	r6, #0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	bfb7      	itett	lt
 8006b98:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006b9c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006ba0:	1a9d      	sublt	r5, r3, r2
 8006ba2:	2300      	movlt	r3, #0
 8006ba4:	e734      	b.n	8006a10 <_dtoa_r+0x720>
 8006ba6:	9e07      	ldr	r6, [sp, #28]
 8006ba8:	9d04      	ldr	r5, [sp, #16]
 8006baa:	9f08      	ldr	r7, [sp, #32]
 8006bac:	e73b      	b.n	8006a26 <_dtoa_r+0x736>
 8006bae:	9a07      	ldr	r2, [sp, #28]
 8006bb0:	e767      	b.n	8006a82 <_dtoa_r+0x792>
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	dc18      	bgt.n	8006bea <_dtoa_r+0x8fa>
 8006bb8:	f1ba 0f00 	cmp.w	sl, #0
 8006bbc:	d115      	bne.n	8006bea <_dtoa_r+0x8fa>
 8006bbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bc2:	b993      	cbnz	r3, 8006bea <_dtoa_r+0x8fa>
 8006bc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006bc8:	0d1b      	lsrs	r3, r3, #20
 8006bca:	051b      	lsls	r3, r3, #20
 8006bcc:	b183      	cbz	r3, 8006bf0 <_dtoa_r+0x900>
 8006bce:	9b04      	ldr	r3, [sp, #16]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	9304      	str	r3, [sp, #16]
 8006bd4:	9b05      	ldr	r3, [sp, #20]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	9305      	str	r3, [sp, #20]
 8006bda:	f04f 0801 	mov.w	r8, #1
 8006bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f47f af6a 	bne.w	8006aba <_dtoa_r+0x7ca>
 8006be6:	2001      	movs	r0, #1
 8006be8:	e76f      	b.n	8006aca <_dtoa_r+0x7da>
 8006bea:	f04f 0800 	mov.w	r8, #0
 8006bee:	e7f6      	b.n	8006bde <_dtoa_r+0x8ee>
 8006bf0:	4698      	mov	r8, r3
 8006bf2:	e7f4      	b.n	8006bde <_dtoa_r+0x8ee>
 8006bf4:	f43f af7d 	beq.w	8006af2 <_dtoa_r+0x802>
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	301c      	adds	r0, #28
 8006bfc:	e772      	b.n	8006ae4 <_dtoa_r+0x7f4>
 8006bfe:	9b03      	ldr	r3, [sp, #12]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc37      	bgt.n	8006c74 <_dtoa_r+0x984>
 8006c04:	9b06      	ldr	r3, [sp, #24]
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	dd34      	ble.n	8006c74 <_dtoa_r+0x984>
 8006c0a:	9b03      	ldr	r3, [sp, #12]
 8006c0c:	9302      	str	r3, [sp, #8]
 8006c0e:	9b02      	ldr	r3, [sp, #8]
 8006c10:	b96b      	cbnz	r3, 8006c2e <_dtoa_r+0x93e>
 8006c12:	4631      	mov	r1, r6
 8006c14:	2205      	movs	r2, #5
 8006c16:	4620      	mov	r0, r4
 8006c18:	f000 f9ea 	bl	8006ff0 <__multadd>
 8006c1c:	4601      	mov	r1, r0
 8006c1e:	4606      	mov	r6, r0
 8006c20:	ee18 0a10 	vmov	r0, s16
 8006c24:	f000 fc04 	bl	8007430 <__mcmp>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	f73f adbb 	bgt.w	80067a4 <_dtoa_r+0x4b4>
 8006c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c30:	9d01      	ldr	r5, [sp, #4]
 8006c32:	43db      	mvns	r3, r3
 8006c34:	9300      	str	r3, [sp, #0]
 8006c36:	f04f 0800 	mov.w	r8, #0
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 f9b5 	bl	8006fac <_Bfree>
 8006c42:	2f00      	cmp	r7, #0
 8006c44:	f43f aea4 	beq.w	8006990 <_dtoa_r+0x6a0>
 8006c48:	f1b8 0f00 	cmp.w	r8, #0
 8006c4c:	d005      	beq.n	8006c5a <_dtoa_r+0x96a>
 8006c4e:	45b8      	cmp	r8, r7
 8006c50:	d003      	beq.n	8006c5a <_dtoa_r+0x96a>
 8006c52:	4641      	mov	r1, r8
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 f9a9 	bl	8006fac <_Bfree>
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	f000 f9a5 	bl	8006fac <_Bfree>
 8006c62:	e695      	b.n	8006990 <_dtoa_r+0x6a0>
 8006c64:	2600      	movs	r6, #0
 8006c66:	4637      	mov	r7, r6
 8006c68:	e7e1      	b.n	8006c2e <_dtoa_r+0x93e>
 8006c6a:	9700      	str	r7, [sp, #0]
 8006c6c:	4637      	mov	r7, r6
 8006c6e:	e599      	b.n	80067a4 <_dtoa_r+0x4b4>
 8006c70:	40240000 	.word	0x40240000
 8006c74:	9b08      	ldr	r3, [sp, #32]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 80ca 	beq.w	8006e10 <_dtoa_r+0xb20>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	9302      	str	r3, [sp, #8]
 8006c80:	2d00      	cmp	r5, #0
 8006c82:	dd05      	ble.n	8006c90 <_dtoa_r+0x9a0>
 8006c84:	4639      	mov	r1, r7
 8006c86:	462a      	mov	r2, r5
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 fb61 	bl	8007350 <__lshift>
 8006c8e:	4607      	mov	r7, r0
 8006c90:	f1b8 0f00 	cmp.w	r8, #0
 8006c94:	d05b      	beq.n	8006d4e <_dtoa_r+0xa5e>
 8006c96:	6879      	ldr	r1, [r7, #4]
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 f947 	bl	8006f2c <_Balloc>
 8006c9e:	4605      	mov	r5, r0
 8006ca0:	b928      	cbnz	r0, 8006cae <_dtoa_r+0x9be>
 8006ca2:	4b87      	ldr	r3, [pc, #540]	; (8006ec0 <_dtoa_r+0xbd0>)
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006caa:	f7ff bb3b 	b.w	8006324 <_dtoa_r+0x34>
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	3202      	adds	r2, #2
 8006cb2:	0092      	lsls	r2, r2, #2
 8006cb4:	f107 010c 	add.w	r1, r7, #12
 8006cb8:	300c      	adds	r0, #12
 8006cba:	f000 f91d 	bl	8006ef8 <memcpy>
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f000 fb44 	bl	8007350 <__lshift>
 8006cc8:	9b01      	ldr	r3, [sp, #4]
 8006cca:	f103 0901 	add.w	r9, r3, #1
 8006cce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	f00a 0301 	and.w	r3, sl, #1
 8006cda:	46b8      	mov	r8, r7
 8006cdc:	9304      	str	r3, [sp, #16]
 8006cde:	4607      	mov	r7, r0
 8006ce0:	4631      	mov	r1, r6
 8006ce2:	ee18 0a10 	vmov	r0, s16
 8006ce6:	f7ff fa75 	bl	80061d4 <quorem>
 8006cea:	4641      	mov	r1, r8
 8006cec:	9002      	str	r0, [sp, #8]
 8006cee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006cf2:	ee18 0a10 	vmov	r0, s16
 8006cf6:	f000 fb9b 	bl	8007430 <__mcmp>
 8006cfa:	463a      	mov	r2, r7
 8006cfc:	9003      	str	r0, [sp, #12]
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 fbb1 	bl	8007468 <__mdiff>
 8006d06:	68c2      	ldr	r2, [r0, #12]
 8006d08:	f109 3bff 	add.w	fp, r9, #4294967295
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	bb02      	cbnz	r2, 8006d52 <_dtoa_r+0xa62>
 8006d10:	4601      	mov	r1, r0
 8006d12:	ee18 0a10 	vmov	r0, s16
 8006d16:	f000 fb8b 	bl	8007430 <__mcmp>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	4620      	mov	r0, r4
 8006d20:	9207      	str	r2, [sp, #28]
 8006d22:	f000 f943 	bl	8006fac <_Bfree>
 8006d26:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006d2a:	ea43 0102 	orr.w	r1, r3, r2
 8006d2e:	9b04      	ldr	r3, [sp, #16]
 8006d30:	430b      	orrs	r3, r1
 8006d32:	464d      	mov	r5, r9
 8006d34:	d10f      	bne.n	8006d56 <_dtoa_r+0xa66>
 8006d36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d3a:	d02a      	beq.n	8006d92 <_dtoa_r+0xaa2>
 8006d3c:	9b03      	ldr	r3, [sp, #12]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	dd02      	ble.n	8006d48 <_dtoa_r+0xa58>
 8006d42:	9b02      	ldr	r3, [sp, #8]
 8006d44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006d48:	f88b a000 	strb.w	sl, [fp]
 8006d4c:	e775      	b.n	8006c3a <_dtoa_r+0x94a>
 8006d4e:	4638      	mov	r0, r7
 8006d50:	e7ba      	b.n	8006cc8 <_dtoa_r+0x9d8>
 8006d52:	2201      	movs	r2, #1
 8006d54:	e7e2      	b.n	8006d1c <_dtoa_r+0xa2c>
 8006d56:	9b03      	ldr	r3, [sp, #12]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	db04      	blt.n	8006d66 <_dtoa_r+0xa76>
 8006d5c:	9906      	ldr	r1, [sp, #24]
 8006d5e:	430b      	orrs	r3, r1
 8006d60:	9904      	ldr	r1, [sp, #16]
 8006d62:	430b      	orrs	r3, r1
 8006d64:	d122      	bne.n	8006dac <_dtoa_r+0xabc>
 8006d66:	2a00      	cmp	r2, #0
 8006d68:	ddee      	ble.n	8006d48 <_dtoa_r+0xa58>
 8006d6a:	ee18 1a10 	vmov	r1, s16
 8006d6e:	2201      	movs	r2, #1
 8006d70:	4620      	mov	r0, r4
 8006d72:	f000 faed 	bl	8007350 <__lshift>
 8006d76:	4631      	mov	r1, r6
 8006d78:	ee08 0a10 	vmov	s16, r0
 8006d7c:	f000 fb58 	bl	8007430 <__mcmp>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	dc03      	bgt.n	8006d8c <_dtoa_r+0xa9c>
 8006d84:	d1e0      	bne.n	8006d48 <_dtoa_r+0xa58>
 8006d86:	f01a 0f01 	tst.w	sl, #1
 8006d8a:	d0dd      	beq.n	8006d48 <_dtoa_r+0xa58>
 8006d8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d90:	d1d7      	bne.n	8006d42 <_dtoa_r+0xa52>
 8006d92:	2339      	movs	r3, #57	; 0x39
 8006d94:	f88b 3000 	strb.w	r3, [fp]
 8006d98:	462b      	mov	r3, r5
 8006d9a:	461d      	mov	r5, r3
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006da2:	2a39      	cmp	r2, #57	; 0x39
 8006da4:	d071      	beq.n	8006e8a <_dtoa_r+0xb9a>
 8006da6:	3201      	adds	r2, #1
 8006da8:	701a      	strb	r2, [r3, #0]
 8006daa:	e746      	b.n	8006c3a <_dtoa_r+0x94a>
 8006dac:	2a00      	cmp	r2, #0
 8006dae:	dd07      	ble.n	8006dc0 <_dtoa_r+0xad0>
 8006db0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006db4:	d0ed      	beq.n	8006d92 <_dtoa_r+0xaa2>
 8006db6:	f10a 0301 	add.w	r3, sl, #1
 8006dba:	f88b 3000 	strb.w	r3, [fp]
 8006dbe:	e73c      	b.n	8006c3a <_dtoa_r+0x94a>
 8006dc0:	9b05      	ldr	r3, [sp, #20]
 8006dc2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006dc6:	4599      	cmp	r9, r3
 8006dc8:	d047      	beq.n	8006e5a <_dtoa_r+0xb6a>
 8006dca:	ee18 1a10 	vmov	r1, s16
 8006dce:	2300      	movs	r3, #0
 8006dd0:	220a      	movs	r2, #10
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	f000 f90c 	bl	8006ff0 <__multadd>
 8006dd8:	45b8      	cmp	r8, r7
 8006dda:	ee08 0a10 	vmov	s16, r0
 8006dde:	f04f 0300 	mov.w	r3, #0
 8006de2:	f04f 020a 	mov.w	r2, #10
 8006de6:	4641      	mov	r1, r8
 8006de8:	4620      	mov	r0, r4
 8006dea:	d106      	bne.n	8006dfa <_dtoa_r+0xb0a>
 8006dec:	f000 f900 	bl	8006ff0 <__multadd>
 8006df0:	4680      	mov	r8, r0
 8006df2:	4607      	mov	r7, r0
 8006df4:	f109 0901 	add.w	r9, r9, #1
 8006df8:	e772      	b.n	8006ce0 <_dtoa_r+0x9f0>
 8006dfa:	f000 f8f9 	bl	8006ff0 <__multadd>
 8006dfe:	4639      	mov	r1, r7
 8006e00:	4680      	mov	r8, r0
 8006e02:	2300      	movs	r3, #0
 8006e04:	220a      	movs	r2, #10
 8006e06:	4620      	mov	r0, r4
 8006e08:	f000 f8f2 	bl	8006ff0 <__multadd>
 8006e0c:	4607      	mov	r7, r0
 8006e0e:	e7f1      	b.n	8006df4 <_dtoa_r+0xb04>
 8006e10:	9b03      	ldr	r3, [sp, #12]
 8006e12:	9302      	str	r3, [sp, #8]
 8006e14:	9d01      	ldr	r5, [sp, #4]
 8006e16:	ee18 0a10 	vmov	r0, s16
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	f7ff f9da 	bl	80061d4 <quorem>
 8006e20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006e24:	9b01      	ldr	r3, [sp, #4]
 8006e26:	f805 ab01 	strb.w	sl, [r5], #1
 8006e2a:	1aea      	subs	r2, r5, r3
 8006e2c:	9b02      	ldr	r3, [sp, #8]
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	dd09      	ble.n	8006e46 <_dtoa_r+0xb56>
 8006e32:	ee18 1a10 	vmov	r1, s16
 8006e36:	2300      	movs	r3, #0
 8006e38:	220a      	movs	r2, #10
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f000 f8d8 	bl	8006ff0 <__multadd>
 8006e40:	ee08 0a10 	vmov	s16, r0
 8006e44:	e7e7      	b.n	8006e16 <_dtoa_r+0xb26>
 8006e46:	9b02      	ldr	r3, [sp, #8]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bfc8      	it	gt
 8006e4c:	461d      	movgt	r5, r3
 8006e4e:	9b01      	ldr	r3, [sp, #4]
 8006e50:	bfd8      	it	le
 8006e52:	2501      	movle	r5, #1
 8006e54:	441d      	add	r5, r3
 8006e56:	f04f 0800 	mov.w	r8, #0
 8006e5a:	ee18 1a10 	vmov	r1, s16
 8006e5e:	2201      	movs	r2, #1
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fa75 	bl	8007350 <__lshift>
 8006e66:	4631      	mov	r1, r6
 8006e68:	ee08 0a10 	vmov	s16, r0
 8006e6c:	f000 fae0 	bl	8007430 <__mcmp>
 8006e70:	2800      	cmp	r0, #0
 8006e72:	dc91      	bgt.n	8006d98 <_dtoa_r+0xaa8>
 8006e74:	d102      	bne.n	8006e7c <_dtoa_r+0xb8c>
 8006e76:	f01a 0f01 	tst.w	sl, #1
 8006e7a:	d18d      	bne.n	8006d98 <_dtoa_r+0xaa8>
 8006e7c:	462b      	mov	r3, r5
 8006e7e:	461d      	mov	r5, r3
 8006e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e84:	2a30      	cmp	r2, #48	; 0x30
 8006e86:	d0fa      	beq.n	8006e7e <_dtoa_r+0xb8e>
 8006e88:	e6d7      	b.n	8006c3a <_dtoa_r+0x94a>
 8006e8a:	9a01      	ldr	r2, [sp, #4]
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d184      	bne.n	8006d9a <_dtoa_r+0xaaa>
 8006e90:	9b00      	ldr	r3, [sp, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	2331      	movs	r3, #49	; 0x31
 8006e98:	7013      	strb	r3, [r2, #0]
 8006e9a:	e6ce      	b.n	8006c3a <_dtoa_r+0x94a>
 8006e9c:	4b09      	ldr	r3, [pc, #36]	; (8006ec4 <_dtoa_r+0xbd4>)
 8006e9e:	f7ff ba95 	b.w	80063cc <_dtoa_r+0xdc>
 8006ea2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f47f aa6e 	bne.w	8006386 <_dtoa_r+0x96>
 8006eaa:	4b07      	ldr	r3, [pc, #28]	; (8006ec8 <_dtoa_r+0xbd8>)
 8006eac:	f7ff ba8e 	b.w	80063cc <_dtoa_r+0xdc>
 8006eb0:	9b02      	ldr	r3, [sp, #8]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	dcae      	bgt.n	8006e14 <_dtoa_r+0xb24>
 8006eb6:	9b06      	ldr	r3, [sp, #24]
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	f73f aea8 	bgt.w	8006c0e <_dtoa_r+0x91e>
 8006ebe:	e7a9      	b.n	8006e14 <_dtoa_r+0xb24>
 8006ec0:	0800a5b3 	.word	0x0800a5b3
 8006ec4:	0800a510 	.word	0x0800a510
 8006ec8:	0800a534 	.word	0x0800a534

08006ecc <_localeconv_r>:
 8006ecc:	4800      	ldr	r0, [pc, #0]	; (8006ed0 <_localeconv_r+0x4>)
 8006ece:	4770      	bx	lr
 8006ed0:	20000164 	.word	0x20000164

08006ed4 <_lseek_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d07      	ldr	r5, [pc, #28]	; (8006ef4 <_lseek_r+0x20>)
 8006ed8:	4604      	mov	r4, r0
 8006eda:	4608      	mov	r0, r1
 8006edc:	4611      	mov	r1, r2
 8006ede:	2200      	movs	r2, #0
 8006ee0:	602a      	str	r2, [r5, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f7fa fc96 	bl	8001814 <_lseek>
 8006ee8:	1c43      	adds	r3, r0, #1
 8006eea:	d102      	bne.n	8006ef2 <_lseek_r+0x1e>
 8006eec:	682b      	ldr	r3, [r5, #0]
 8006eee:	b103      	cbz	r3, 8006ef2 <_lseek_r+0x1e>
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	200004a4 	.word	0x200004a4

08006ef8 <memcpy>:
 8006ef8:	440a      	add	r2, r1
 8006efa:	4291      	cmp	r1, r2
 8006efc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f00:	d100      	bne.n	8006f04 <memcpy+0xc>
 8006f02:	4770      	bx	lr
 8006f04:	b510      	push	{r4, lr}
 8006f06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f0e:	4291      	cmp	r1, r2
 8006f10:	d1f9      	bne.n	8006f06 <memcpy+0xe>
 8006f12:	bd10      	pop	{r4, pc}

08006f14 <__malloc_lock>:
 8006f14:	4801      	ldr	r0, [pc, #4]	; (8006f1c <__malloc_lock+0x8>)
 8006f16:	f000 bd9d 	b.w	8007a54 <__retarget_lock_acquire_recursive>
 8006f1a:	bf00      	nop
 8006f1c:	200004a8 	.word	0x200004a8

08006f20 <__malloc_unlock>:
 8006f20:	4801      	ldr	r0, [pc, #4]	; (8006f28 <__malloc_unlock+0x8>)
 8006f22:	f000 bd98 	b.w	8007a56 <__retarget_lock_release_recursive>
 8006f26:	bf00      	nop
 8006f28:	200004a8 	.word	0x200004a8

08006f2c <_Balloc>:
 8006f2c:	b570      	push	{r4, r5, r6, lr}
 8006f2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f30:	4604      	mov	r4, r0
 8006f32:	460d      	mov	r5, r1
 8006f34:	b976      	cbnz	r6, 8006f54 <_Balloc+0x28>
 8006f36:	2010      	movs	r0, #16
 8006f38:	f7fe fb7c 	bl	8005634 <malloc>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	6260      	str	r0, [r4, #36]	; 0x24
 8006f40:	b920      	cbnz	r0, 8006f4c <_Balloc+0x20>
 8006f42:	4b18      	ldr	r3, [pc, #96]	; (8006fa4 <_Balloc+0x78>)
 8006f44:	4818      	ldr	r0, [pc, #96]	; (8006fa8 <_Balloc+0x7c>)
 8006f46:	2166      	movs	r1, #102	; 0x66
 8006f48:	f000 fb9c 	bl	8007684 <__assert_func>
 8006f4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f50:	6006      	str	r6, [r0, #0]
 8006f52:	60c6      	str	r6, [r0, #12]
 8006f54:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f56:	68f3      	ldr	r3, [r6, #12]
 8006f58:	b183      	cbz	r3, 8006f7c <_Balloc+0x50>
 8006f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f62:	b9b8      	cbnz	r0, 8006f94 <_Balloc+0x68>
 8006f64:	2101      	movs	r1, #1
 8006f66:	fa01 f605 	lsl.w	r6, r1, r5
 8006f6a:	1d72      	adds	r2, r6, #5
 8006f6c:	0092      	lsls	r2, r2, #2
 8006f6e:	4620      	mov	r0, r4
 8006f70:	f000 fb60 	bl	8007634 <_calloc_r>
 8006f74:	b160      	cbz	r0, 8006f90 <_Balloc+0x64>
 8006f76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f7a:	e00e      	b.n	8006f9a <_Balloc+0x6e>
 8006f7c:	2221      	movs	r2, #33	; 0x21
 8006f7e:	2104      	movs	r1, #4
 8006f80:	4620      	mov	r0, r4
 8006f82:	f000 fb57 	bl	8007634 <_calloc_r>
 8006f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f88:	60f0      	str	r0, [r6, #12]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e4      	bne.n	8006f5a <_Balloc+0x2e>
 8006f90:	2000      	movs	r0, #0
 8006f92:	bd70      	pop	{r4, r5, r6, pc}
 8006f94:	6802      	ldr	r2, [r0, #0]
 8006f96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fa0:	e7f7      	b.n	8006f92 <_Balloc+0x66>
 8006fa2:	bf00      	nop
 8006fa4:	0800a541 	.word	0x0800a541
 8006fa8:	0800a5c4 	.word	0x0800a5c4

08006fac <_Bfree>:
 8006fac:	b570      	push	{r4, r5, r6, lr}
 8006fae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	b976      	cbnz	r6, 8006fd4 <_Bfree+0x28>
 8006fb6:	2010      	movs	r0, #16
 8006fb8:	f7fe fb3c 	bl	8005634 <malloc>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	6268      	str	r0, [r5, #36]	; 0x24
 8006fc0:	b920      	cbnz	r0, 8006fcc <_Bfree+0x20>
 8006fc2:	4b09      	ldr	r3, [pc, #36]	; (8006fe8 <_Bfree+0x3c>)
 8006fc4:	4809      	ldr	r0, [pc, #36]	; (8006fec <_Bfree+0x40>)
 8006fc6:	218a      	movs	r1, #138	; 0x8a
 8006fc8:	f000 fb5c 	bl	8007684 <__assert_func>
 8006fcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006fd0:	6006      	str	r6, [r0, #0]
 8006fd2:	60c6      	str	r6, [r0, #12]
 8006fd4:	b13c      	cbz	r4, 8006fe6 <_Bfree+0x3a>
 8006fd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006fd8:	6862      	ldr	r2, [r4, #4]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006fe0:	6021      	str	r1, [r4, #0]
 8006fe2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	0800a541 	.word	0x0800a541
 8006fec:	0800a5c4 	.word	0x0800a5c4

08006ff0 <__multadd>:
 8006ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff4:	690d      	ldr	r5, [r1, #16]
 8006ff6:	4607      	mov	r7, r0
 8006ff8:	460c      	mov	r4, r1
 8006ffa:	461e      	mov	r6, r3
 8006ffc:	f101 0c14 	add.w	ip, r1, #20
 8007000:	2000      	movs	r0, #0
 8007002:	f8dc 3000 	ldr.w	r3, [ip]
 8007006:	b299      	uxth	r1, r3
 8007008:	fb02 6101 	mla	r1, r2, r1, r6
 800700c:	0c1e      	lsrs	r6, r3, #16
 800700e:	0c0b      	lsrs	r3, r1, #16
 8007010:	fb02 3306 	mla	r3, r2, r6, r3
 8007014:	b289      	uxth	r1, r1
 8007016:	3001      	adds	r0, #1
 8007018:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800701c:	4285      	cmp	r5, r0
 800701e:	f84c 1b04 	str.w	r1, [ip], #4
 8007022:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007026:	dcec      	bgt.n	8007002 <__multadd+0x12>
 8007028:	b30e      	cbz	r6, 800706e <__multadd+0x7e>
 800702a:	68a3      	ldr	r3, [r4, #8]
 800702c:	42ab      	cmp	r3, r5
 800702e:	dc19      	bgt.n	8007064 <__multadd+0x74>
 8007030:	6861      	ldr	r1, [r4, #4]
 8007032:	4638      	mov	r0, r7
 8007034:	3101      	adds	r1, #1
 8007036:	f7ff ff79 	bl	8006f2c <_Balloc>
 800703a:	4680      	mov	r8, r0
 800703c:	b928      	cbnz	r0, 800704a <__multadd+0x5a>
 800703e:	4602      	mov	r2, r0
 8007040:	4b0c      	ldr	r3, [pc, #48]	; (8007074 <__multadd+0x84>)
 8007042:	480d      	ldr	r0, [pc, #52]	; (8007078 <__multadd+0x88>)
 8007044:	21b5      	movs	r1, #181	; 0xb5
 8007046:	f000 fb1d 	bl	8007684 <__assert_func>
 800704a:	6922      	ldr	r2, [r4, #16]
 800704c:	3202      	adds	r2, #2
 800704e:	f104 010c 	add.w	r1, r4, #12
 8007052:	0092      	lsls	r2, r2, #2
 8007054:	300c      	adds	r0, #12
 8007056:	f7ff ff4f 	bl	8006ef8 <memcpy>
 800705a:	4621      	mov	r1, r4
 800705c:	4638      	mov	r0, r7
 800705e:	f7ff ffa5 	bl	8006fac <_Bfree>
 8007062:	4644      	mov	r4, r8
 8007064:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007068:	3501      	adds	r5, #1
 800706a:	615e      	str	r6, [r3, #20]
 800706c:	6125      	str	r5, [r4, #16]
 800706e:	4620      	mov	r0, r4
 8007070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007074:	0800a5b3 	.word	0x0800a5b3
 8007078:	0800a5c4 	.word	0x0800a5c4

0800707c <__hi0bits>:
 800707c:	0c03      	lsrs	r3, r0, #16
 800707e:	041b      	lsls	r3, r3, #16
 8007080:	b9d3      	cbnz	r3, 80070b8 <__hi0bits+0x3c>
 8007082:	0400      	lsls	r0, r0, #16
 8007084:	2310      	movs	r3, #16
 8007086:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800708a:	bf04      	itt	eq
 800708c:	0200      	lsleq	r0, r0, #8
 800708e:	3308      	addeq	r3, #8
 8007090:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007094:	bf04      	itt	eq
 8007096:	0100      	lsleq	r0, r0, #4
 8007098:	3304      	addeq	r3, #4
 800709a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800709e:	bf04      	itt	eq
 80070a0:	0080      	lsleq	r0, r0, #2
 80070a2:	3302      	addeq	r3, #2
 80070a4:	2800      	cmp	r0, #0
 80070a6:	db05      	blt.n	80070b4 <__hi0bits+0x38>
 80070a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80070ac:	f103 0301 	add.w	r3, r3, #1
 80070b0:	bf08      	it	eq
 80070b2:	2320      	moveq	r3, #32
 80070b4:	4618      	mov	r0, r3
 80070b6:	4770      	bx	lr
 80070b8:	2300      	movs	r3, #0
 80070ba:	e7e4      	b.n	8007086 <__hi0bits+0xa>

080070bc <__lo0bits>:
 80070bc:	6803      	ldr	r3, [r0, #0]
 80070be:	f013 0207 	ands.w	r2, r3, #7
 80070c2:	4601      	mov	r1, r0
 80070c4:	d00b      	beq.n	80070de <__lo0bits+0x22>
 80070c6:	07da      	lsls	r2, r3, #31
 80070c8:	d423      	bmi.n	8007112 <__lo0bits+0x56>
 80070ca:	0798      	lsls	r0, r3, #30
 80070cc:	bf49      	itett	mi
 80070ce:	085b      	lsrmi	r3, r3, #1
 80070d0:	089b      	lsrpl	r3, r3, #2
 80070d2:	2001      	movmi	r0, #1
 80070d4:	600b      	strmi	r3, [r1, #0]
 80070d6:	bf5c      	itt	pl
 80070d8:	600b      	strpl	r3, [r1, #0]
 80070da:	2002      	movpl	r0, #2
 80070dc:	4770      	bx	lr
 80070de:	b298      	uxth	r0, r3
 80070e0:	b9a8      	cbnz	r0, 800710e <__lo0bits+0x52>
 80070e2:	0c1b      	lsrs	r3, r3, #16
 80070e4:	2010      	movs	r0, #16
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	b90a      	cbnz	r2, 80070ee <__lo0bits+0x32>
 80070ea:	3008      	adds	r0, #8
 80070ec:	0a1b      	lsrs	r3, r3, #8
 80070ee:	071a      	lsls	r2, r3, #28
 80070f0:	bf04      	itt	eq
 80070f2:	091b      	lsreq	r3, r3, #4
 80070f4:	3004      	addeq	r0, #4
 80070f6:	079a      	lsls	r2, r3, #30
 80070f8:	bf04      	itt	eq
 80070fa:	089b      	lsreq	r3, r3, #2
 80070fc:	3002      	addeq	r0, #2
 80070fe:	07da      	lsls	r2, r3, #31
 8007100:	d403      	bmi.n	800710a <__lo0bits+0x4e>
 8007102:	085b      	lsrs	r3, r3, #1
 8007104:	f100 0001 	add.w	r0, r0, #1
 8007108:	d005      	beq.n	8007116 <__lo0bits+0x5a>
 800710a:	600b      	str	r3, [r1, #0]
 800710c:	4770      	bx	lr
 800710e:	4610      	mov	r0, r2
 8007110:	e7e9      	b.n	80070e6 <__lo0bits+0x2a>
 8007112:	2000      	movs	r0, #0
 8007114:	4770      	bx	lr
 8007116:	2020      	movs	r0, #32
 8007118:	4770      	bx	lr
	...

0800711c <__i2b>:
 800711c:	b510      	push	{r4, lr}
 800711e:	460c      	mov	r4, r1
 8007120:	2101      	movs	r1, #1
 8007122:	f7ff ff03 	bl	8006f2c <_Balloc>
 8007126:	4602      	mov	r2, r0
 8007128:	b928      	cbnz	r0, 8007136 <__i2b+0x1a>
 800712a:	4b05      	ldr	r3, [pc, #20]	; (8007140 <__i2b+0x24>)
 800712c:	4805      	ldr	r0, [pc, #20]	; (8007144 <__i2b+0x28>)
 800712e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007132:	f000 faa7 	bl	8007684 <__assert_func>
 8007136:	2301      	movs	r3, #1
 8007138:	6144      	str	r4, [r0, #20]
 800713a:	6103      	str	r3, [r0, #16]
 800713c:	bd10      	pop	{r4, pc}
 800713e:	bf00      	nop
 8007140:	0800a5b3 	.word	0x0800a5b3
 8007144:	0800a5c4 	.word	0x0800a5c4

08007148 <__multiply>:
 8007148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	4691      	mov	r9, r2
 800714e:	690a      	ldr	r2, [r1, #16]
 8007150:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007154:	429a      	cmp	r2, r3
 8007156:	bfb8      	it	lt
 8007158:	460b      	movlt	r3, r1
 800715a:	460c      	mov	r4, r1
 800715c:	bfbc      	itt	lt
 800715e:	464c      	movlt	r4, r9
 8007160:	4699      	movlt	r9, r3
 8007162:	6927      	ldr	r7, [r4, #16]
 8007164:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007168:	68a3      	ldr	r3, [r4, #8]
 800716a:	6861      	ldr	r1, [r4, #4]
 800716c:	eb07 060a 	add.w	r6, r7, sl
 8007170:	42b3      	cmp	r3, r6
 8007172:	b085      	sub	sp, #20
 8007174:	bfb8      	it	lt
 8007176:	3101      	addlt	r1, #1
 8007178:	f7ff fed8 	bl	8006f2c <_Balloc>
 800717c:	b930      	cbnz	r0, 800718c <__multiply+0x44>
 800717e:	4602      	mov	r2, r0
 8007180:	4b44      	ldr	r3, [pc, #272]	; (8007294 <__multiply+0x14c>)
 8007182:	4845      	ldr	r0, [pc, #276]	; (8007298 <__multiply+0x150>)
 8007184:	f240 115d 	movw	r1, #349	; 0x15d
 8007188:	f000 fa7c 	bl	8007684 <__assert_func>
 800718c:	f100 0514 	add.w	r5, r0, #20
 8007190:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007194:	462b      	mov	r3, r5
 8007196:	2200      	movs	r2, #0
 8007198:	4543      	cmp	r3, r8
 800719a:	d321      	bcc.n	80071e0 <__multiply+0x98>
 800719c:	f104 0314 	add.w	r3, r4, #20
 80071a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80071a4:	f109 0314 	add.w	r3, r9, #20
 80071a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80071ac:	9202      	str	r2, [sp, #8]
 80071ae:	1b3a      	subs	r2, r7, r4
 80071b0:	3a15      	subs	r2, #21
 80071b2:	f022 0203 	bic.w	r2, r2, #3
 80071b6:	3204      	adds	r2, #4
 80071b8:	f104 0115 	add.w	r1, r4, #21
 80071bc:	428f      	cmp	r7, r1
 80071be:	bf38      	it	cc
 80071c0:	2204      	movcc	r2, #4
 80071c2:	9201      	str	r2, [sp, #4]
 80071c4:	9a02      	ldr	r2, [sp, #8]
 80071c6:	9303      	str	r3, [sp, #12]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d80c      	bhi.n	80071e6 <__multiply+0x9e>
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	dd03      	ble.n	80071d8 <__multiply+0x90>
 80071d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d05a      	beq.n	800728e <__multiply+0x146>
 80071d8:	6106      	str	r6, [r0, #16]
 80071da:	b005      	add	sp, #20
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	f843 2b04 	str.w	r2, [r3], #4
 80071e4:	e7d8      	b.n	8007198 <__multiply+0x50>
 80071e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80071ea:	f1ba 0f00 	cmp.w	sl, #0
 80071ee:	d024      	beq.n	800723a <__multiply+0xf2>
 80071f0:	f104 0e14 	add.w	lr, r4, #20
 80071f4:	46a9      	mov	r9, r5
 80071f6:	f04f 0c00 	mov.w	ip, #0
 80071fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80071fe:	f8d9 1000 	ldr.w	r1, [r9]
 8007202:	fa1f fb82 	uxth.w	fp, r2
 8007206:	b289      	uxth	r1, r1
 8007208:	fb0a 110b 	mla	r1, sl, fp, r1
 800720c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007210:	f8d9 2000 	ldr.w	r2, [r9]
 8007214:	4461      	add	r1, ip
 8007216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800721a:	fb0a c20b 	mla	r2, sl, fp, ip
 800721e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007222:	b289      	uxth	r1, r1
 8007224:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007228:	4577      	cmp	r7, lr
 800722a:	f849 1b04 	str.w	r1, [r9], #4
 800722e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007232:	d8e2      	bhi.n	80071fa <__multiply+0xb2>
 8007234:	9a01      	ldr	r2, [sp, #4]
 8007236:	f845 c002 	str.w	ip, [r5, r2]
 800723a:	9a03      	ldr	r2, [sp, #12]
 800723c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007240:	3304      	adds	r3, #4
 8007242:	f1b9 0f00 	cmp.w	r9, #0
 8007246:	d020      	beq.n	800728a <__multiply+0x142>
 8007248:	6829      	ldr	r1, [r5, #0]
 800724a:	f104 0c14 	add.w	ip, r4, #20
 800724e:	46ae      	mov	lr, r5
 8007250:	f04f 0a00 	mov.w	sl, #0
 8007254:	f8bc b000 	ldrh.w	fp, [ip]
 8007258:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800725c:	fb09 220b 	mla	r2, r9, fp, r2
 8007260:	4492      	add	sl, r2
 8007262:	b289      	uxth	r1, r1
 8007264:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007268:	f84e 1b04 	str.w	r1, [lr], #4
 800726c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007270:	f8be 1000 	ldrh.w	r1, [lr]
 8007274:	0c12      	lsrs	r2, r2, #16
 8007276:	fb09 1102 	mla	r1, r9, r2, r1
 800727a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800727e:	4567      	cmp	r7, ip
 8007280:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007284:	d8e6      	bhi.n	8007254 <__multiply+0x10c>
 8007286:	9a01      	ldr	r2, [sp, #4]
 8007288:	50a9      	str	r1, [r5, r2]
 800728a:	3504      	adds	r5, #4
 800728c:	e79a      	b.n	80071c4 <__multiply+0x7c>
 800728e:	3e01      	subs	r6, #1
 8007290:	e79c      	b.n	80071cc <__multiply+0x84>
 8007292:	bf00      	nop
 8007294:	0800a5b3 	.word	0x0800a5b3
 8007298:	0800a5c4 	.word	0x0800a5c4

0800729c <__pow5mult>:
 800729c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072a0:	4615      	mov	r5, r2
 80072a2:	f012 0203 	ands.w	r2, r2, #3
 80072a6:	4606      	mov	r6, r0
 80072a8:	460f      	mov	r7, r1
 80072aa:	d007      	beq.n	80072bc <__pow5mult+0x20>
 80072ac:	4c25      	ldr	r4, [pc, #148]	; (8007344 <__pow5mult+0xa8>)
 80072ae:	3a01      	subs	r2, #1
 80072b0:	2300      	movs	r3, #0
 80072b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072b6:	f7ff fe9b 	bl	8006ff0 <__multadd>
 80072ba:	4607      	mov	r7, r0
 80072bc:	10ad      	asrs	r5, r5, #2
 80072be:	d03d      	beq.n	800733c <__pow5mult+0xa0>
 80072c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072c2:	b97c      	cbnz	r4, 80072e4 <__pow5mult+0x48>
 80072c4:	2010      	movs	r0, #16
 80072c6:	f7fe f9b5 	bl	8005634 <malloc>
 80072ca:	4602      	mov	r2, r0
 80072cc:	6270      	str	r0, [r6, #36]	; 0x24
 80072ce:	b928      	cbnz	r0, 80072dc <__pow5mult+0x40>
 80072d0:	4b1d      	ldr	r3, [pc, #116]	; (8007348 <__pow5mult+0xac>)
 80072d2:	481e      	ldr	r0, [pc, #120]	; (800734c <__pow5mult+0xb0>)
 80072d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80072d8:	f000 f9d4 	bl	8007684 <__assert_func>
 80072dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072e0:	6004      	str	r4, [r0, #0]
 80072e2:	60c4      	str	r4, [r0, #12]
 80072e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80072e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80072ec:	b94c      	cbnz	r4, 8007302 <__pow5mult+0x66>
 80072ee:	f240 2171 	movw	r1, #625	; 0x271
 80072f2:	4630      	mov	r0, r6
 80072f4:	f7ff ff12 	bl	800711c <__i2b>
 80072f8:	2300      	movs	r3, #0
 80072fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80072fe:	4604      	mov	r4, r0
 8007300:	6003      	str	r3, [r0, #0]
 8007302:	f04f 0900 	mov.w	r9, #0
 8007306:	07eb      	lsls	r3, r5, #31
 8007308:	d50a      	bpl.n	8007320 <__pow5mult+0x84>
 800730a:	4639      	mov	r1, r7
 800730c:	4622      	mov	r2, r4
 800730e:	4630      	mov	r0, r6
 8007310:	f7ff ff1a 	bl	8007148 <__multiply>
 8007314:	4639      	mov	r1, r7
 8007316:	4680      	mov	r8, r0
 8007318:	4630      	mov	r0, r6
 800731a:	f7ff fe47 	bl	8006fac <_Bfree>
 800731e:	4647      	mov	r7, r8
 8007320:	106d      	asrs	r5, r5, #1
 8007322:	d00b      	beq.n	800733c <__pow5mult+0xa0>
 8007324:	6820      	ldr	r0, [r4, #0]
 8007326:	b938      	cbnz	r0, 8007338 <__pow5mult+0x9c>
 8007328:	4622      	mov	r2, r4
 800732a:	4621      	mov	r1, r4
 800732c:	4630      	mov	r0, r6
 800732e:	f7ff ff0b 	bl	8007148 <__multiply>
 8007332:	6020      	str	r0, [r4, #0]
 8007334:	f8c0 9000 	str.w	r9, [r0]
 8007338:	4604      	mov	r4, r0
 800733a:	e7e4      	b.n	8007306 <__pow5mult+0x6a>
 800733c:	4638      	mov	r0, r7
 800733e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007342:	bf00      	nop
 8007344:	0800a710 	.word	0x0800a710
 8007348:	0800a541 	.word	0x0800a541
 800734c:	0800a5c4 	.word	0x0800a5c4

08007350 <__lshift>:
 8007350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007354:	460c      	mov	r4, r1
 8007356:	6849      	ldr	r1, [r1, #4]
 8007358:	6923      	ldr	r3, [r4, #16]
 800735a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	4607      	mov	r7, r0
 8007362:	4691      	mov	r9, r2
 8007364:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007368:	f108 0601 	add.w	r6, r8, #1
 800736c:	42b3      	cmp	r3, r6
 800736e:	db0b      	blt.n	8007388 <__lshift+0x38>
 8007370:	4638      	mov	r0, r7
 8007372:	f7ff fddb 	bl	8006f2c <_Balloc>
 8007376:	4605      	mov	r5, r0
 8007378:	b948      	cbnz	r0, 800738e <__lshift+0x3e>
 800737a:	4602      	mov	r2, r0
 800737c:	4b2a      	ldr	r3, [pc, #168]	; (8007428 <__lshift+0xd8>)
 800737e:	482b      	ldr	r0, [pc, #172]	; (800742c <__lshift+0xdc>)
 8007380:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007384:	f000 f97e 	bl	8007684 <__assert_func>
 8007388:	3101      	adds	r1, #1
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	e7ee      	b.n	800736c <__lshift+0x1c>
 800738e:	2300      	movs	r3, #0
 8007390:	f100 0114 	add.w	r1, r0, #20
 8007394:	f100 0210 	add.w	r2, r0, #16
 8007398:	4618      	mov	r0, r3
 800739a:	4553      	cmp	r3, sl
 800739c:	db37      	blt.n	800740e <__lshift+0xbe>
 800739e:	6920      	ldr	r0, [r4, #16]
 80073a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073a4:	f104 0314 	add.w	r3, r4, #20
 80073a8:	f019 091f 	ands.w	r9, r9, #31
 80073ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80073b4:	d02f      	beq.n	8007416 <__lshift+0xc6>
 80073b6:	f1c9 0e20 	rsb	lr, r9, #32
 80073ba:	468a      	mov	sl, r1
 80073bc:	f04f 0c00 	mov.w	ip, #0
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	fa02 f209 	lsl.w	r2, r2, r9
 80073c6:	ea42 020c 	orr.w	r2, r2, ip
 80073ca:	f84a 2b04 	str.w	r2, [sl], #4
 80073ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80073d2:	4298      	cmp	r0, r3
 80073d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80073d8:	d8f2      	bhi.n	80073c0 <__lshift+0x70>
 80073da:	1b03      	subs	r3, r0, r4
 80073dc:	3b15      	subs	r3, #21
 80073de:	f023 0303 	bic.w	r3, r3, #3
 80073e2:	3304      	adds	r3, #4
 80073e4:	f104 0215 	add.w	r2, r4, #21
 80073e8:	4290      	cmp	r0, r2
 80073ea:	bf38      	it	cc
 80073ec:	2304      	movcc	r3, #4
 80073ee:	f841 c003 	str.w	ip, [r1, r3]
 80073f2:	f1bc 0f00 	cmp.w	ip, #0
 80073f6:	d001      	beq.n	80073fc <__lshift+0xac>
 80073f8:	f108 0602 	add.w	r6, r8, #2
 80073fc:	3e01      	subs	r6, #1
 80073fe:	4638      	mov	r0, r7
 8007400:	612e      	str	r6, [r5, #16]
 8007402:	4621      	mov	r1, r4
 8007404:	f7ff fdd2 	bl	8006fac <_Bfree>
 8007408:	4628      	mov	r0, r5
 800740a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800740e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007412:	3301      	adds	r3, #1
 8007414:	e7c1      	b.n	800739a <__lshift+0x4a>
 8007416:	3904      	subs	r1, #4
 8007418:	f853 2b04 	ldr.w	r2, [r3], #4
 800741c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007420:	4298      	cmp	r0, r3
 8007422:	d8f9      	bhi.n	8007418 <__lshift+0xc8>
 8007424:	e7ea      	b.n	80073fc <__lshift+0xac>
 8007426:	bf00      	nop
 8007428:	0800a5b3 	.word	0x0800a5b3
 800742c:	0800a5c4 	.word	0x0800a5c4

08007430 <__mcmp>:
 8007430:	b530      	push	{r4, r5, lr}
 8007432:	6902      	ldr	r2, [r0, #16]
 8007434:	690c      	ldr	r4, [r1, #16]
 8007436:	1b12      	subs	r2, r2, r4
 8007438:	d10e      	bne.n	8007458 <__mcmp+0x28>
 800743a:	f100 0314 	add.w	r3, r0, #20
 800743e:	3114      	adds	r1, #20
 8007440:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007444:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007448:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800744c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007450:	42a5      	cmp	r5, r4
 8007452:	d003      	beq.n	800745c <__mcmp+0x2c>
 8007454:	d305      	bcc.n	8007462 <__mcmp+0x32>
 8007456:	2201      	movs	r2, #1
 8007458:	4610      	mov	r0, r2
 800745a:	bd30      	pop	{r4, r5, pc}
 800745c:	4283      	cmp	r3, r0
 800745e:	d3f3      	bcc.n	8007448 <__mcmp+0x18>
 8007460:	e7fa      	b.n	8007458 <__mcmp+0x28>
 8007462:	f04f 32ff 	mov.w	r2, #4294967295
 8007466:	e7f7      	b.n	8007458 <__mcmp+0x28>

08007468 <__mdiff>:
 8007468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800746c:	460c      	mov	r4, r1
 800746e:	4606      	mov	r6, r0
 8007470:	4611      	mov	r1, r2
 8007472:	4620      	mov	r0, r4
 8007474:	4690      	mov	r8, r2
 8007476:	f7ff ffdb 	bl	8007430 <__mcmp>
 800747a:	1e05      	subs	r5, r0, #0
 800747c:	d110      	bne.n	80074a0 <__mdiff+0x38>
 800747e:	4629      	mov	r1, r5
 8007480:	4630      	mov	r0, r6
 8007482:	f7ff fd53 	bl	8006f2c <_Balloc>
 8007486:	b930      	cbnz	r0, 8007496 <__mdiff+0x2e>
 8007488:	4b3a      	ldr	r3, [pc, #232]	; (8007574 <__mdiff+0x10c>)
 800748a:	4602      	mov	r2, r0
 800748c:	f240 2132 	movw	r1, #562	; 0x232
 8007490:	4839      	ldr	r0, [pc, #228]	; (8007578 <__mdiff+0x110>)
 8007492:	f000 f8f7 	bl	8007684 <__assert_func>
 8007496:	2301      	movs	r3, #1
 8007498:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800749c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a0:	bfa4      	itt	ge
 80074a2:	4643      	movge	r3, r8
 80074a4:	46a0      	movge	r8, r4
 80074a6:	4630      	mov	r0, r6
 80074a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80074ac:	bfa6      	itte	ge
 80074ae:	461c      	movge	r4, r3
 80074b0:	2500      	movge	r5, #0
 80074b2:	2501      	movlt	r5, #1
 80074b4:	f7ff fd3a 	bl	8006f2c <_Balloc>
 80074b8:	b920      	cbnz	r0, 80074c4 <__mdiff+0x5c>
 80074ba:	4b2e      	ldr	r3, [pc, #184]	; (8007574 <__mdiff+0x10c>)
 80074bc:	4602      	mov	r2, r0
 80074be:	f44f 7110 	mov.w	r1, #576	; 0x240
 80074c2:	e7e5      	b.n	8007490 <__mdiff+0x28>
 80074c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80074c8:	6926      	ldr	r6, [r4, #16]
 80074ca:	60c5      	str	r5, [r0, #12]
 80074cc:	f104 0914 	add.w	r9, r4, #20
 80074d0:	f108 0514 	add.w	r5, r8, #20
 80074d4:	f100 0e14 	add.w	lr, r0, #20
 80074d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80074dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80074e0:	f108 0210 	add.w	r2, r8, #16
 80074e4:	46f2      	mov	sl, lr
 80074e6:	2100      	movs	r1, #0
 80074e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80074ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80074f0:	fa1f f883 	uxth.w	r8, r3
 80074f4:	fa11 f18b 	uxtah	r1, r1, fp
 80074f8:	0c1b      	lsrs	r3, r3, #16
 80074fa:	eba1 0808 	sub.w	r8, r1, r8
 80074fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007502:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007506:	fa1f f888 	uxth.w	r8, r8
 800750a:	1419      	asrs	r1, r3, #16
 800750c:	454e      	cmp	r6, r9
 800750e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007512:	f84a 3b04 	str.w	r3, [sl], #4
 8007516:	d8e7      	bhi.n	80074e8 <__mdiff+0x80>
 8007518:	1b33      	subs	r3, r6, r4
 800751a:	3b15      	subs	r3, #21
 800751c:	f023 0303 	bic.w	r3, r3, #3
 8007520:	3304      	adds	r3, #4
 8007522:	3415      	adds	r4, #21
 8007524:	42a6      	cmp	r6, r4
 8007526:	bf38      	it	cc
 8007528:	2304      	movcc	r3, #4
 800752a:	441d      	add	r5, r3
 800752c:	4473      	add	r3, lr
 800752e:	469e      	mov	lr, r3
 8007530:	462e      	mov	r6, r5
 8007532:	4566      	cmp	r6, ip
 8007534:	d30e      	bcc.n	8007554 <__mdiff+0xec>
 8007536:	f10c 0203 	add.w	r2, ip, #3
 800753a:	1b52      	subs	r2, r2, r5
 800753c:	f022 0203 	bic.w	r2, r2, #3
 8007540:	3d03      	subs	r5, #3
 8007542:	45ac      	cmp	ip, r5
 8007544:	bf38      	it	cc
 8007546:	2200      	movcc	r2, #0
 8007548:	441a      	add	r2, r3
 800754a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800754e:	b17b      	cbz	r3, 8007570 <__mdiff+0x108>
 8007550:	6107      	str	r7, [r0, #16]
 8007552:	e7a3      	b.n	800749c <__mdiff+0x34>
 8007554:	f856 8b04 	ldr.w	r8, [r6], #4
 8007558:	fa11 f288 	uxtah	r2, r1, r8
 800755c:	1414      	asrs	r4, r2, #16
 800755e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007562:	b292      	uxth	r2, r2
 8007564:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007568:	f84e 2b04 	str.w	r2, [lr], #4
 800756c:	1421      	asrs	r1, r4, #16
 800756e:	e7e0      	b.n	8007532 <__mdiff+0xca>
 8007570:	3f01      	subs	r7, #1
 8007572:	e7ea      	b.n	800754a <__mdiff+0xe2>
 8007574:	0800a5b3 	.word	0x0800a5b3
 8007578:	0800a5c4 	.word	0x0800a5c4

0800757c <__d2b>:
 800757c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007580:	4689      	mov	r9, r1
 8007582:	2101      	movs	r1, #1
 8007584:	ec57 6b10 	vmov	r6, r7, d0
 8007588:	4690      	mov	r8, r2
 800758a:	f7ff fccf 	bl	8006f2c <_Balloc>
 800758e:	4604      	mov	r4, r0
 8007590:	b930      	cbnz	r0, 80075a0 <__d2b+0x24>
 8007592:	4602      	mov	r2, r0
 8007594:	4b25      	ldr	r3, [pc, #148]	; (800762c <__d2b+0xb0>)
 8007596:	4826      	ldr	r0, [pc, #152]	; (8007630 <__d2b+0xb4>)
 8007598:	f240 310a 	movw	r1, #778	; 0x30a
 800759c:	f000 f872 	bl	8007684 <__assert_func>
 80075a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80075a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075a8:	bb35      	cbnz	r5, 80075f8 <__d2b+0x7c>
 80075aa:	2e00      	cmp	r6, #0
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	d028      	beq.n	8007602 <__d2b+0x86>
 80075b0:	4668      	mov	r0, sp
 80075b2:	9600      	str	r6, [sp, #0]
 80075b4:	f7ff fd82 	bl	80070bc <__lo0bits>
 80075b8:	9900      	ldr	r1, [sp, #0]
 80075ba:	b300      	cbz	r0, 80075fe <__d2b+0x82>
 80075bc:	9a01      	ldr	r2, [sp, #4]
 80075be:	f1c0 0320 	rsb	r3, r0, #32
 80075c2:	fa02 f303 	lsl.w	r3, r2, r3
 80075c6:	430b      	orrs	r3, r1
 80075c8:	40c2      	lsrs	r2, r0
 80075ca:	6163      	str	r3, [r4, #20]
 80075cc:	9201      	str	r2, [sp, #4]
 80075ce:	9b01      	ldr	r3, [sp, #4]
 80075d0:	61a3      	str	r3, [r4, #24]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	bf14      	ite	ne
 80075d6:	2202      	movne	r2, #2
 80075d8:	2201      	moveq	r2, #1
 80075da:	6122      	str	r2, [r4, #16]
 80075dc:	b1d5      	cbz	r5, 8007614 <__d2b+0x98>
 80075de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80075e2:	4405      	add	r5, r0
 80075e4:	f8c9 5000 	str.w	r5, [r9]
 80075e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80075ec:	f8c8 0000 	str.w	r0, [r8]
 80075f0:	4620      	mov	r0, r4
 80075f2:	b003      	add	sp, #12
 80075f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075fc:	e7d5      	b.n	80075aa <__d2b+0x2e>
 80075fe:	6161      	str	r1, [r4, #20]
 8007600:	e7e5      	b.n	80075ce <__d2b+0x52>
 8007602:	a801      	add	r0, sp, #4
 8007604:	f7ff fd5a 	bl	80070bc <__lo0bits>
 8007608:	9b01      	ldr	r3, [sp, #4]
 800760a:	6163      	str	r3, [r4, #20]
 800760c:	2201      	movs	r2, #1
 800760e:	6122      	str	r2, [r4, #16]
 8007610:	3020      	adds	r0, #32
 8007612:	e7e3      	b.n	80075dc <__d2b+0x60>
 8007614:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007618:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800761c:	f8c9 0000 	str.w	r0, [r9]
 8007620:	6918      	ldr	r0, [r3, #16]
 8007622:	f7ff fd2b 	bl	800707c <__hi0bits>
 8007626:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800762a:	e7df      	b.n	80075ec <__d2b+0x70>
 800762c:	0800a5b3 	.word	0x0800a5b3
 8007630:	0800a5c4 	.word	0x0800a5c4

08007634 <_calloc_r>:
 8007634:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007636:	fba1 2402 	umull	r2, r4, r1, r2
 800763a:	b94c      	cbnz	r4, 8007650 <_calloc_r+0x1c>
 800763c:	4611      	mov	r1, r2
 800763e:	9201      	str	r2, [sp, #4]
 8007640:	f7fe f874 	bl	800572c <_malloc_r>
 8007644:	9a01      	ldr	r2, [sp, #4]
 8007646:	4605      	mov	r5, r0
 8007648:	b930      	cbnz	r0, 8007658 <_calloc_r+0x24>
 800764a:	4628      	mov	r0, r5
 800764c:	b003      	add	sp, #12
 800764e:	bd30      	pop	{r4, r5, pc}
 8007650:	220c      	movs	r2, #12
 8007652:	6002      	str	r2, [r0, #0]
 8007654:	2500      	movs	r5, #0
 8007656:	e7f8      	b.n	800764a <_calloc_r+0x16>
 8007658:	4621      	mov	r1, r4
 800765a:	f7fd fff3 	bl	8005644 <memset>
 800765e:	e7f4      	b.n	800764a <_calloc_r+0x16>

08007660 <_read_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4d07      	ldr	r5, [pc, #28]	; (8007680 <_read_r+0x20>)
 8007664:	4604      	mov	r4, r0
 8007666:	4608      	mov	r0, r1
 8007668:	4611      	mov	r1, r2
 800766a:	2200      	movs	r2, #0
 800766c:	602a      	str	r2, [r5, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	f7fa f870 	bl	8001754 <_read>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d102      	bne.n	800767e <_read_r+0x1e>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b103      	cbz	r3, 800767e <_read_r+0x1e>
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	bd38      	pop	{r3, r4, r5, pc}
 8007680:	200004a4 	.word	0x200004a4

08007684 <__assert_func>:
 8007684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007686:	4614      	mov	r4, r2
 8007688:	461a      	mov	r2, r3
 800768a:	4b09      	ldr	r3, [pc, #36]	; (80076b0 <__assert_func+0x2c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4605      	mov	r5, r0
 8007690:	68d8      	ldr	r0, [r3, #12]
 8007692:	b14c      	cbz	r4, 80076a8 <__assert_func+0x24>
 8007694:	4b07      	ldr	r3, [pc, #28]	; (80076b4 <__assert_func+0x30>)
 8007696:	9100      	str	r1, [sp, #0]
 8007698:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800769c:	4906      	ldr	r1, [pc, #24]	; (80076b8 <__assert_func+0x34>)
 800769e:	462b      	mov	r3, r5
 80076a0:	f000 f9a6 	bl	80079f0 <fiprintf>
 80076a4:	f000 fc12 	bl	8007ecc <abort>
 80076a8:	4b04      	ldr	r3, [pc, #16]	; (80076bc <__assert_func+0x38>)
 80076aa:	461c      	mov	r4, r3
 80076ac:	e7f3      	b.n	8007696 <__assert_func+0x12>
 80076ae:	bf00      	nop
 80076b0:	20000010 	.word	0x20000010
 80076b4:	0800a71c 	.word	0x0800a71c
 80076b8:	0800a729 	.word	0x0800a729
 80076bc:	0800a757 	.word	0x0800a757

080076c0 <__sflush_r>:
 80076c0:	898a      	ldrh	r2, [r1, #12]
 80076c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076c6:	4605      	mov	r5, r0
 80076c8:	0710      	lsls	r0, r2, #28
 80076ca:	460c      	mov	r4, r1
 80076cc:	d458      	bmi.n	8007780 <__sflush_r+0xc0>
 80076ce:	684b      	ldr	r3, [r1, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	dc05      	bgt.n	80076e0 <__sflush_r+0x20>
 80076d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	dc02      	bgt.n	80076e0 <__sflush_r+0x20>
 80076da:	2000      	movs	r0, #0
 80076dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076e2:	2e00      	cmp	r6, #0
 80076e4:	d0f9      	beq.n	80076da <__sflush_r+0x1a>
 80076e6:	2300      	movs	r3, #0
 80076e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076ec:	682f      	ldr	r7, [r5, #0]
 80076ee:	602b      	str	r3, [r5, #0]
 80076f0:	d032      	beq.n	8007758 <__sflush_r+0x98>
 80076f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076f4:	89a3      	ldrh	r3, [r4, #12]
 80076f6:	075a      	lsls	r2, r3, #29
 80076f8:	d505      	bpl.n	8007706 <__sflush_r+0x46>
 80076fa:	6863      	ldr	r3, [r4, #4]
 80076fc:	1ac0      	subs	r0, r0, r3
 80076fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007700:	b10b      	cbz	r3, 8007706 <__sflush_r+0x46>
 8007702:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007704:	1ac0      	subs	r0, r0, r3
 8007706:	2300      	movs	r3, #0
 8007708:	4602      	mov	r2, r0
 800770a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800770c:	6a21      	ldr	r1, [r4, #32]
 800770e:	4628      	mov	r0, r5
 8007710:	47b0      	blx	r6
 8007712:	1c43      	adds	r3, r0, #1
 8007714:	89a3      	ldrh	r3, [r4, #12]
 8007716:	d106      	bne.n	8007726 <__sflush_r+0x66>
 8007718:	6829      	ldr	r1, [r5, #0]
 800771a:	291d      	cmp	r1, #29
 800771c:	d82c      	bhi.n	8007778 <__sflush_r+0xb8>
 800771e:	4a2a      	ldr	r2, [pc, #168]	; (80077c8 <__sflush_r+0x108>)
 8007720:	40ca      	lsrs	r2, r1
 8007722:	07d6      	lsls	r6, r2, #31
 8007724:	d528      	bpl.n	8007778 <__sflush_r+0xb8>
 8007726:	2200      	movs	r2, #0
 8007728:	6062      	str	r2, [r4, #4]
 800772a:	04d9      	lsls	r1, r3, #19
 800772c:	6922      	ldr	r2, [r4, #16]
 800772e:	6022      	str	r2, [r4, #0]
 8007730:	d504      	bpl.n	800773c <__sflush_r+0x7c>
 8007732:	1c42      	adds	r2, r0, #1
 8007734:	d101      	bne.n	800773a <__sflush_r+0x7a>
 8007736:	682b      	ldr	r3, [r5, #0]
 8007738:	b903      	cbnz	r3, 800773c <__sflush_r+0x7c>
 800773a:	6560      	str	r0, [r4, #84]	; 0x54
 800773c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800773e:	602f      	str	r7, [r5, #0]
 8007740:	2900      	cmp	r1, #0
 8007742:	d0ca      	beq.n	80076da <__sflush_r+0x1a>
 8007744:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007748:	4299      	cmp	r1, r3
 800774a:	d002      	beq.n	8007752 <__sflush_r+0x92>
 800774c:	4628      	mov	r0, r5
 800774e:	f7fd ff81 	bl	8005654 <_free_r>
 8007752:	2000      	movs	r0, #0
 8007754:	6360      	str	r0, [r4, #52]	; 0x34
 8007756:	e7c1      	b.n	80076dc <__sflush_r+0x1c>
 8007758:	6a21      	ldr	r1, [r4, #32]
 800775a:	2301      	movs	r3, #1
 800775c:	4628      	mov	r0, r5
 800775e:	47b0      	blx	r6
 8007760:	1c41      	adds	r1, r0, #1
 8007762:	d1c7      	bne.n	80076f4 <__sflush_r+0x34>
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0c4      	beq.n	80076f4 <__sflush_r+0x34>
 800776a:	2b1d      	cmp	r3, #29
 800776c:	d001      	beq.n	8007772 <__sflush_r+0xb2>
 800776e:	2b16      	cmp	r3, #22
 8007770:	d101      	bne.n	8007776 <__sflush_r+0xb6>
 8007772:	602f      	str	r7, [r5, #0]
 8007774:	e7b1      	b.n	80076da <__sflush_r+0x1a>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800777c:	81a3      	strh	r3, [r4, #12]
 800777e:	e7ad      	b.n	80076dc <__sflush_r+0x1c>
 8007780:	690f      	ldr	r7, [r1, #16]
 8007782:	2f00      	cmp	r7, #0
 8007784:	d0a9      	beq.n	80076da <__sflush_r+0x1a>
 8007786:	0793      	lsls	r3, r2, #30
 8007788:	680e      	ldr	r6, [r1, #0]
 800778a:	bf08      	it	eq
 800778c:	694b      	ldreq	r3, [r1, #20]
 800778e:	600f      	str	r7, [r1, #0]
 8007790:	bf18      	it	ne
 8007792:	2300      	movne	r3, #0
 8007794:	eba6 0807 	sub.w	r8, r6, r7
 8007798:	608b      	str	r3, [r1, #8]
 800779a:	f1b8 0f00 	cmp.w	r8, #0
 800779e:	dd9c      	ble.n	80076da <__sflush_r+0x1a>
 80077a0:	6a21      	ldr	r1, [r4, #32]
 80077a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077a4:	4643      	mov	r3, r8
 80077a6:	463a      	mov	r2, r7
 80077a8:	4628      	mov	r0, r5
 80077aa:	47b0      	blx	r6
 80077ac:	2800      	cmp	r0, #0
 80077ae:	dc06      	bgt.n	80077be <__sflush_r+0xfe>
 80077b0:	89a3      	ldrh	r3, [r4, #12]
 80077b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077b6:	81a3      	strh	r3, [r4, #12]
 80077b8:	f04f 30ff 	mov.w	r0, #4294967295
 80077bc:	e78e      	b.n	80076dc <__sflush_r+0x1c>
 80077be:	4407      	add	r7, r0
 80077c0:	eba8 0800 	sub.w	r8, r8, r0
 80077c4:	e7e9      	b.n	800779a <__sflush_r+0xda>
 80077c6:	bf00      	nop
 80077c8:	20400001 	.word	0x20400001

080077cc <_fflush_r>:
 80077cc:	b538      	push	{r3, r4, r5, lr}
 80077ce:	690b      	ldr	r3, [r1, #16]
 80077d0:	4605      	mov	r5, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	b913      	cbnz	r3, 80077dc <_fflush_r+0x10>
 80077d6:	2500      	movs	r5, #0
 80077d8:	4628      	mov	r0, r5
 80077da:	bd38      	pop	{r3, r4, r5, pc}
 80077dc:	b118      	cbz	r0, 80077e6 <_fflush_r+0x1a>
 80077de:	6983      	ldr	r3, [r0, #24]
 80077e0:	b90b      	cbnz	r3, 80077e6 <_fflush_r+0x1a>
 80077e2:	f000 f887 	bl	80078f4 <__sinit>
 80077e6:	4b14      	ldr	r3, [pc, #80]	; (8007838 <_fflush_r+0x6c>)
 80077e8:	429c      	cmp	r4, r3
 80077ea:	d11b      	bne.n	8007824 <_fflush_r+0x58>
 80077ec:	686c      	ldr	r4, [r5, #4]
 80077ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0ef      	beq.n	80077d6 <_fflush_r+0xa>
 80077f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077f8:	07d0      	lsls	r0, r2, #31
 80077fa:	d404      	bmi.n	8007806 <_fflush_r+0x3a>
 80077fc:	0599      	lsls	r1, r3, #22
 80077fe:	d402      	bmi.n	8007806 <_fflush_r+0x3a>
 8007800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007802:	f000 f927 	bl	8007a54 <__retarget_lock_acquire_recursive>
 8007806:	4628      	mov	r0, r5
 8007808:	4621      	mov	r1, r4
 800780a:	f7ff ff59 	bl	80076c0 <__sflush_r>
 800780e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007810:	07da      	lsls	r2, r3, #31
 8007812:	4605      	mov	r5, r0
 8007814:	d4e0      	bmi.n	80077d8 <_fflush_r+0xc>
 8007816:	89a3      	ldrh	r3, [r4, #12]
 8007818:	059b      	lsls	r3, r3, #22
 800781a:	d4dd      	bmi.n	80077d8 <_fflush_r+0xc>
 800781c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800781e:	f000 f91a 	bl	8007a56 <__retarget_lock_release_recursive>
 8007822:	e7d9      	b.n	80077d8 <_fflush_r+0xc>
 8007824:	4b05      	ldr	r3, [pc, #20]	; (800783c <_fflush_r+0x70>)
 8007826:	429c      	cmp	r4, r3
 8007828:	d101      	bne.n	800782e <_fflush_r+0x62>
 800782a:	68ac      	ldr	r4, [r5, #8]
 800782c:	e7df      	b.n	80077ee <_fflush_r+0x22>
 800782e:	4b04      	ldr	r3, [pc, #16]	; (8007840 <_fflush_r+0x74>)
 8007830:	429c      	cmp	r4, r3
 8007832:	bf08      	it	eq
 8007834:	68ec      	ldreq	r4, [r5, #12]
 8007836:	e7da      	b.n	80077ee <_fflush_r+0x22>
 8007838:	0800a87c 	.word	0x0800a87c
 800783c:	0800a89c 	.word	0x0800a89c
 8007840:	0800a85c 	.word	0x0800a85c

08007844 <std>:
 8007844:	2300      	movs	r3, #0
 8007846:	b510      	push	{r4, lr}
 8007848:	4604      	mov	r4, r0
 800784a:	e9c0 3300 	strd	r3, r3, [r0]
 800784e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007852:	6083      	str	r3, [r0, #8]
 8007854:	8181      	strh	r1, [r0, #12]
 8007856:	6643      	str	r3, [r0, #100]	; 0x64
 8007858:	81c2      	strh	r2, [r0, #14]
 800785a:	6183      	str	r3, [r0, #24]
 800785c:	4619      	mov	r1, r3
 800785e:	2208      	movs	r2, #8
 8007860:	305c      	adds	r0, #92	; 0x5c
 8007862:	f7fd feef 	bl	8005644 <memset>
 8007866:	4b05      	ldr	r3, [pc, #20]	; (800787c <std+0x38>)
 8007868:	6263      	str	r3, [r4, #36]	; 0x24
 800786a:	4b05      	ldr	r3, [pc, #20]	; (8007880 <std+0x3c>)
 800786c:	62a3      	str	r3, [r4, #40]	; 0x28
 800786e:	4b05      	ldr	r3, [pc, #20]	; (8007884 <std+0x40>)
 8007870:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <std+0x44>)
 8007874:	6224      	str	r4, [r4, #32]
 8007876:	6323      	str	r3, [r4, #48]	; 0x30
 8007878:	bd10      	pop	{r4, pc}
 800787a:	bf00      	nop
 800787c:	08006109 	.word	0x08006109
 8007880:	0800612b 	.word	0x0800612b
 8007884:	08006163 	.word	0x08006163
 8007888:	08006187 	.word	0x08006187

0800788c <_cleanup_r>:
 800788c:	4901      	ldr	r1, [pc, #4]	; (8007894 <_cleanup_r+0x8>)
 800788e:	f000 b8c1 	b.w	8007a14 <_fwalk_reent>
 8007892:	bf00      	nop
 8007894:	080077cd 	.word	0x080077cd

08007898 <__sfmoreglue>:
 8007898:	b570      	push	{r4, r5, r6, lr}
 800789a:	2268      	movs	r2, #104	; 0x68
 800789c:	1e4d      	subs	r5, r1, #1
 800789e:	4355      	muls	r5, r2
 80078a0:	460e      	mov	r6, r1
 80078a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078a6:	f7fd ff41 	bl	800572c <_malloc_r>
 80078aa:	4604      	mov	r4, r0
 80078ac:	b140      	cbz	r0, 80078c0 <__sfmoreglue+0x28>
 80078ae:	2100      	movs	r1, #0
 80078b0:	e9c0 1600 	strd	r1, r6, [r0]
 80078b4:	300c      	adds	r0, #12
 80078b6:	60a0      	str	r0, [r4, #8]
 80078b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078bc:	f7fd fec2 	bl	8005644 <memset>
 80078c0:	4620      	mov	r0, r4
 80078c2:	bd70      	pop	{r4, r5, r6, pc}

080078c4 <__sfp_lock_acquire>:
 80078c4:	4801      	ldr	r0, [pc, #4]	; (80078cc <__sfp_lock_acquire+0x8>)
 80078c6:	f000 b8c5 	b.w	8007a54 <__retarget_lock_acquire_recursive>
 80078ca:	bf00      	nop
 80078cc:	200004a9 	.word	0x200004a9

080078d0 <__sfp_lock_release>:
 80078d0:	4801      	ldr	r0, [pc, #4]	; (80078d8 <__sfp_lock_release+0x8>)
 80078d2:	f000 b8c0 	b.w	8007a56 <__retarget_lock_release_recursive>
 80078d6:	bf00      	nop
 80078d8:	200004a9 	.word	0x200004a9

080078dc <__sinit_lock_acquire>:
 80078dc:	4801      	ldr	r0, [pc, #4]	; (80078e4 <__sinit_lock_acquire+0x8>)
 80078de:	f000 b8b9 	b.w	8007a54 <__retarget_lock_acquire_recursive>
 80078e2:	bf00      	nop
 80078e4:	200004aa 	.word	0x200004aa

080078e8 <__sinit_lock_release>:
 80078e8:	4801      	ldr	r0, [pc, #4]	; (80078f0 <__sinit_lock_release+0x8>)
 80078ea:	f000 b8b4 	b.w	8007a56 <__retarget_lock_release_recursive>
 80078ee:	bf00      	nop
 80078f0:	200004aa 	.word	0x200004aa

080078f4 <__sinit>:
 80078f4:	b510      	push	{r4, lr}
 80078f6:	4604      	mov	r4, r0
 80078f8:	f7ff fff0 	bl	80078dc <__sinit_lock_acquire>
 80078fc:	69a3      	ldr	r3, [r4, #24]
 80078fe:	b11b      	cbz	r3, 8007908 <__sinit+0x14>
 8007900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007904:	f7ff bff0 	b.w	80078e8 <__sinit_lock_release>
 8007908:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800790c:	6523      	str	r3, [r4, #80]	; 0x50
 800790e:	4b13      	ldr	r3, [pc, #76]	; (800795c <__sinit+0x68>)
 8007910:	4a13      	ldr	r2, [pc, #76]	; (8007960 <__sinit+0x6c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	62a2      	str	r2, [r4, #40]	; 0x28
 8007916:	42a3      	cmp	r3, r4
 8007918:	bf04      	itt	eq
 800791a:	2301      	moveq	r3, #1
 800791c:	61a3      	streq	r3, [r4, #24]
 800791e:	4620      	mov	r0, r4
 8007920:	f000 f820 	bl	8007964 <__sfp>
 8007924:	6060      	str	r0, [r4, #4]
 8007926:	4620      	mov	r0, r4
 8007928:	f000 f81c 	bl	8007964 <__sfp>
 800792c:	60a0      	str	r0, [r4, #8]
 800792e:	4620      	mov	r0, r4
 8007930:	f000 f818 	bl	8007964 <__sfp>
 8007934:	2200      	movs	r2, #0
 8007936:	60e0      	str	r0, [r4, #12]
 8007938:	2104      	movs	r1, #4
 800793a:	6860      	ldr	r0, [r4, #4]
 800793c:	f7ff ff82 	bl	8007844 <std>
 8007940:	68a0      	ldr	r0, [r4, #8]
 8007942:	2201      	movs	r2, #1
 8007944:	2109      	movs	r1, #9
 8007946:	f7ff ff7d 	bl	8007844 <std>
 800794a:	68e0      	ldr	r0, [r4, #12]
 800794c:	2202      	movs	r2, #2
 800794e:	2112      	movs	r1, #18
 8007950:	f7ff ff78 	bl	8007844 <std>
 8007954:	2301      	movs	r3, #1
 8007956:	61a3      	str	r3, [r4, #24]
 8007958:	e7d2      	b.n	8007900 <__sinit+0xc>
 800795a:	bf00      	nop
 800795c:	0800a4fc 	.word	0x0800a4fc
 8007960:	0800788d 	.word	0x0800788d

08007964 <__sfp>:
 8007964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007966:	4607      	mov	r7, r0
 8007968:	f7ff ffac 	bl	80078c4 <__sfp_lock_acquire>
 800796c:	4b1e      	ldr	r3, [pc, #120]	; (80079e8 <__sfp+0x84>)
 800796e:	681e      	ldr	r6, [r3, #0]
 8007970:	69b3      	ldr	r3, [r6, #24]
 8007972:	b913      	cbnz	r3, 800797a <__sfp+0x16>
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff ffbd 	bl	80078f4 <__sinit>
 800797a:	3648      	adds	r6, #72	; 0x48
 800797c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007980:	3b01      	subs	r3, #1
 8007982:	d503      	bpl.n	800798c <__sfp+0x28>
 8007984:	6833      	ldr	r3, [r6, #0]
 8007986:	b30b      	cbz	r3, 80079cc <__sfp+0x68>
 8007988:	6836      	ldr	r6, [r6, #0]
 800798a:	e7f7      	b.n	800797c <__sfp+0x18>
 800798c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007990:	b9d5      	cbnz	r5, 80079c8 <__sfp+0x64>
 8007992:	4b16      	ldr	r3, [pc, #88]	; (80079ec <__sfp+0x88>)
 8007994:	60e3      	str	r3, [r4, #12]
 8007996:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800799a:	6665      	str	r5, [r4, #100]	; 0x64
 800799c:	f000 f859 	bl	8007a52 <__retarget_lock_init_recursive>
 80079a0:	f7ff ff96 	bl	80078d0 <__sfp_lock_release>
 80079a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80079a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80079ac:	6025      	str	r5, [r4, #0]
 80079ae:	61a5      	str	r5, [r4, #24]
 80079b0:	2208      	movs	r2, #8
 80079b2:	4629      	mov	r1, r5
 80079b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079b8:	f7fd fe44 	bl	8005644 <memset>
 80079bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80079c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80079c4:	4620      	mov	r0, r4
 80079c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079c8:	3468      	adds	r4, #104	; 0x68
 80079ca:	e7d9      	b.n	8007980 <__sfp+0x1c>
 80079cc:	2104      	movs	r1, #4
 80079ce:	4638      	mov	r0, r7
 80079d0:	f7ff ff62 	bl	8007898 <__sfmoreglue>
 80079d4:	4604      	mov	r4, r0
 80079d6:	6030      	str	r0, [r6, #0]
 80079d8:	2800      	cmp	r0, #0
 80079da:	d1d5      	bne.n	8007988 <__sfp+0x24>
 80079dc:	f7ff ff78 	bl	80078d0 <__sfp_lock_release>
 80079e0:	230c      	movs	r3, #12
 80079e2:	603b      	str	r3, [r7, #0]
 80079e4:	e7ee      	b.n	80079c4 <__sfp+0x60>
 80079e6:	bf00      	nop
 80079e8:	0800a4fc 	.word	0x0800a4fc
 80079ec:	ffff0001 	.word	0xffff0001

080079f0 <fiprintf>:
 80079f0:	b40e      	push	{r1, r2, r3}
 80079f2:	b503      	push	{r0, r1, lr}
 80079f4:	4601      	mov	r1, r0
 80079f6:	ab03      	add	r3, sp, #12
 80079f8:	4805      	ldr	r0, [pc, #20]	; (8007a10 <fiprintf+0x20>)
 80079fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80079fe:	6800      	ldr	r0, [r0, #0]
 8007a00:	9301      	str	r3, [sp, #4]
 8007a02:	f000 f865 	bl	8007ad0 <_vfiprintf_r>
 8007a06:	b002      	add	sp, #8
 8007a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a0c:	b003      	add	sp, #12
 8007a0e:	4770      	bx	lr
 8007a10:	20000010 	.word	0x20000010

08007a14 <_fwalk_reent>:
 8007a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a18:	4606      	mov	r6, r0
 8007a1a:	4688      	mov	r8, r1
 8007a1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a20:	2700      	movs	r7, #0
 8007a22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a26:	f1b9 0901 	subs.w	r9, r9, #1
 8007a2a:	d505      	bpl.n	8007a38 <_fwalk_reent+0x24>
 8007a2c:	6824      	ldr	r4, [r4, #0]
 8007a2e:	2c00      	cmp	r4, #0
 8007a30:	d1f7      	bne.n	8007a22 <_fwalk_reent+0xe>
 8007a32:	4638      	mov	r0, r7
 8007a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a38:	89ab      	ldrh	r3, [r5, #12]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d907      	bls.n	8007a4e <_fwalk_reent+0x3a>
 8007a3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a42:	3301      	adds	r3, #1
 8007a44:	d003      	beq.n	8007a4e <_fwalk_reent+0x3a>
 8007a46:	4629      	mov	r1, r5
 8007a48:	4630      	mov	r0, r6
 8007a4a:	47c0      	blx	r8
 8007a4c:	4307      	orrs	r7, r0
 8007a4e:	3568      	adds	r5, #104	; 0x68
 8007a50:	e7e9      	b.n	8007a26 <_fwalk_reent+0x12>

08007a52 <__retarget_lock_init_recursive>:
 8007a52:	4770      	bx	lr

08007a54 <__retarget_lock_acquire_recursive>:
 8007a54:	4770      	bx	lr

08007a56 <__retarget_lock_release_recursive>:
 8007a56:	4770      	bx	lr

08007a58 <__ascii_mbtowc>:
 8007a58:	b082      	sub	sp, #8
 8007a5a:	b901      	cbnz	r1, 8007a5e <__ascii_mbtowc+0x6>
 8007a5c:	a901      	add	r1, sp, #4
 8007a5e:	b142      	cbz	r2, 8007a72 <__ascii_mbtowc+0x1a>
 8007a60:	b14b      	cbz	r3, 8007a76 <__ascii_mbtowc+0x1e>
 8007a62:	7813      	ldrb	r3, [r2, #0]
 8007a64:	600b      	str	r3, [r1, #0]
 8007a66:	7812      	ldrb	r2, [r2, #0]
 8007a68:	1e10      	subs	r0, r2, #0
 8007a6a:	bf18      	it	ne
 8007a6c:	2001      	movne	r0, #1
 8007a6e:	b002      	add	sp, #8
 8007a70:	4770      	bx	lr
 8007a72:	4610      	mov	r0, r2
 8007a74:	e7fb      	b.n	8007a6e <__ascii_mbtowc+0x16>
 8007a76:	f06f 0001 	mvn.w	r0, #1
 8007a7a:	e7f8      	b.n	8007a6e <__ascii_mbtowc+0x16>

08007a7c <__sfputc_r>:
 8007a7c:	6893      	ldr	r3, [r2, #8]
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	b410      	push	{r4}
 8007a84:	6093      	str	r3, [r2, #8]
 8007a86:	da08      	bge.n	8007a9a <__sfputc_r+0x1e>
 8007a88:	6994      	ldr	r4, [r2, #24]
 8007a8a:	42a3      	cmp	r3, r4
 8007a8c:	db01      	blt.n	8007a92 <__sfputc_r+0x16>
 8007a8e:	290a      	cmp	r1, #10
 8007a90:	d103      	bne.n	8007a9a <__sfputc_r+0x1e>
 8007a92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a96:	f000 b94b 	b.w	8007d30 <__swbuf_r>
 8007a9a:	6813      	ldr	r3, [r2, #0]
 8007a9c:	1c58      	adds	r0, r3, #1
 8007a9e:	6010      	str	r0, [r2, #0]
 8007aa0:	7019      	strb	r1, [r3, #0]
 8007aa2:	4608      	mov	r0, r1
 8007aa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <__sfputs_r>:
 8007aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aac:	4606      	mov	r6, r0
 8007aae:	460f      	mov	r7, r1
 8007ab0:	4614      	mov	r4, r2
 8007ab2:	18d5      	adds	r5, r2, r3
 8007ab4:	42ac      	cmp	r4, r5
 8007ab6:	d101      	bne.n	8007abc <__sfputs_r+0x12>
 8007ab8:	2000      	movs	r0, #0
 8007aba:	e007      	b.n	8007acc <__sfputs_r+0x22>
 8007abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac0:	463a      	mov	r2, r7
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	f7ff ffda 	bl	8007a7c <__sfputc_r>
 8007ac8:	1c43      	adds	r3, r0, #1
 8007aca:	d1f3      	bne.n	8007ab4 <__sfputs_r+0xa>
 8007acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ad0 <_vfiprintf_r>:
 8007ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad4:	460d      	mov	r5, r1
 8007ad6:	b09d      	sub	sp, #116	; 0x74
 8007ad8:	4614      	mov	r4, r2
 8007ada:	4698      	mov	r8, r3
 8007adc:	4606      	mov	r6, r0
 8007ade:	b118      	cbz	r0, 8007ae8 <_vfiprintf_r+0x18>
 8007ae0:	6983      	ldr	r3, [r0, #24]
 8007ae2:	b90b      	cbnz	r3, 8007ae8 <_vfiprintf_r+0x18>
 8007ae4:	f7ff ff06 	bl	80078f4 <__sinit>
 8007ae8:	4b89      	ldr	r3, [pc, #548]	; (8007d10 <_vfiprintf_r+0x240>)
 8007aea:	429d      	cmp	r5, r3
 8007aec:	d11b      	bne.n	8007b26 <_vfiprintf_r+0x56>
 8007aee:	6875      	ldr	r5, [r6, #4]
 8007af0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007af2:	07d9      	lsls	r1, r3, #31
 8007af4:	d405      	bmi.n	8007b02 <_vfiprintf_r+0x32>
 8007af6:	89ab      	ldrh	r3, [r5, #12]
 8007af8:	059a      	lsls	r2, r3, #22
 8007afa:	d402      	bmi.n	8007b02 <_vfiprintf_r+0x32>
 8007afc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007afe:	f7ff ffa9 	bl	8007a54 <__retarget_lock_acquire_recursive>
 8007b02:	89ab      	ldrh	r3, [r5, #12]
 8007b04:	071b      	lsls	r3, r3, #28
 8007b06:	d501      	bpl.n	8007b0c <_vfiprintf_r+0x3c>
 8007b08:	692b      	ldr	r3, [r5, #16]
 8007b0a:	b9eb      	cbnz	r3, 8007b48 <_vfiprintf_r+0x78>
 8007b0c:	4629      	mov	r1, r5
 8007b0e:	4630      	mov	r0, r6
 8007b10:	f000 f96e 	bl	8007df0 <__swsetup_r>
 8007b14:	b1c0      	cbz	r0, 8007b48 <_vfiprintf_r+0x78>
 8007b16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b18:	07dc      	lsls	r4, r3, #31
 8007b1a:	d50e      	bpl.n	8007b3a <_vfiprintf_r+0x6a>
 8007b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b20:	b01d      	add	sp, #116	; 0x74
 8007b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b26:	4b7b      	ldr	r3, [pc, #492]	; (8007d14 <_vfiprintf_r+0x244>)
 8007b28:	429d      	cmp	r5, r3
 8007b2a:	d101      	bne.n	8007b30 <_vfiprintf_r+0x60>
 8007b2c:	68b5      	ldr	r5, [r6, #8]
 8007b2e:	e7df      	b.n	8007af0 <_vfiprintf_r+0x20>
 8007b30:	4b79      	ldr	r3, [pc, #484]	; (8007d18 <_vfiprintf_r+0x248>)
 8007b32:	429d      	cmp	r5, r3
 8007b34:	bf08      	it	eq
 8007b36:	68f5      	ldreq	r5, [r6, #12]
 8007b38:	e7da      	b.n	8007af0 <_vfiprintf_r+0x20>
 8007b3a:	89ab      	ldrh	r3, [r5, #12]
 8007b3c:	0598      	lsls	r0, r3, #22
 8007b3e:	d4ed      	bmi.n	8007b1c <_vfiprintf_r+0x4c>
 8007b40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b42:	f7ff ff88 	bl	8007a56 <__retarget_lock_release_recursive>
 8007b46:	e7e9      	b.n	8007b1c <_vfiprintf_r+0x4c>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b4c:	2320      	movs	r3, #32
 8007b4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b52:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b56:	2330      	movs	r3, #48	; 0x30
 8007b58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d1c <_vfiprintf_r+0x24c>
 8007b5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b60:	f04f 0901 	mov.w	r9, #1
 8007b64:	4623      	mov	r3, r4
 8007b66:	469a      	mov	sl, r3
 8007b68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b6c:	b10a      	cbz	r2, 8007b72 <_vfiprintf_r+0xa2>
 8007b6e:	2a25      	cmp	r2, #37	; 0x25
 8007b70:	d1f9      	bne.n	8007b66 <_vfiprintf_r+0x96>
 8007b72:	ebba 0b04 	subs.w	fp, sl, r4
 8007b76:	d00b      	beq.n	8007b90 <_vfiprintf_r+0xc0>
 8007b78:	465b      	mov	r3, fp
 8007b7a:	4622      	mov	r2, r4
 8007b7c:	4629      	mov	r1, r5
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f7ff ff93 	bl	8007aaa <__sfputs_r>
 8007b84:	3001      	adds	r0, #1
 8007b86:	f000 80aa 	beq.w	8007cde <_vfiprintf_r+0x20e>
 8007b8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b8c:	445a      	add	r2, fp
 8007b8e:	9209      	str	r2, [sp, #36]	; 0x24
 8007b90:	f89a 3000 	ldrb.w	r3, [sl]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 80a2 	beq.w	8007cde <_vfiprintf_r+0x20e>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ba4:	f10a 0a01 	add.w	sl, sl, #1
 8007ba8:	9304      	str	r3, [sp, #16]
 8007baa:	9307      	str	r3, [sp, #28]
 8007bac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007bb0:	931a      	str	r3, [sp, #104]	; 0x68
 8007bb2:	4654      	mov	r4, sl
 8007bb4:	2205      	movs	r2, #5
 8007bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bba:	4858      	ldr	r0, [pc, #352]	; (8007d1c <_vfiprintf_r+0x24c>)
 8007bbc:	f7f8 fb18 	bl	80001f0 <memchr>
 8007bc0:	9a04      	ldr	r2, [sp, #16]
 8007bc2:	b9d8      	cbnz	r0, 8007bfc <_vfiprintf_r+0x12c>
 8007bc4:	06d1      	lsls	r1, r2, #27
 8007bc6:	bf44      	itt	mi
 8007bc8:	2320      	movmi	r3, #32
 8007bca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bce:	0713      	lsls	r3, r2, #28
 8007bd0:	bf44      	itt	mi
 8007bd2:	232b      	movmi	r3, #43	; 0x2b
 8007bd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bd8:	f89a 3000 	ldrb.w	r3, [sl]
 8007bdc:	2b2a      	cmp	r3, #42	; 0x2a
 8007bde:	d015      	beq.n	8007c0c <_vfiprintf_r+0x13c>
 8007be0:	9a07      	ldr	r2, [sp, #28]
 8007be2:	4654      	mov	r4, sl
 8007be4:	2000      	movs	r0, #0
 8007be6:	f04f 0c0a 	mov.w	ip, #10
 8007bea:	4621      	mov	r1, r4
 8007bec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bf0:	3b30      	subs	r3, #48	; 0x30
 8007bf2:	2b09      	cmp	r3, #9
 8007bf4:	d94e      	bls.n	8007c94 <_vfiprintf_r+0x1c4>
 8007bf6:	b1b0      	cbz	r0, 8007c26 <_vfiprintf_r+0x156>
 8007bf8:	9207      	str	r2, [sp, #28]
 8007bfa:	e014      	b.n	8007c26 <_vfiprintf_r+0x156>
 8007bfc:	eba0 0308 	sub.w	r3, r0, r8
 8007c00:	fa09 f303 	lsl.w	r3, r9, r3
 8007c04:	4313      	orrs	r3, r2
 8007c06:	9304      	str	r3, [sp, #16]
 8007c08:	46a2      	mov	sl, r4
 8007c0a:	e7d2      	b.n	8007bb2 <_vfiprintf_r+0xe2>
 8007c0c:	9b03      	ldr	r3, [sp, #12]
 8007c0e:	1d19      	adds	r1, r3, #4
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	9103      	str	r1, [sp, #12]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bfbb      	ittet	lt
 8007c18:	425b      	neglt	r3, r3
 8007c1a:	f042 0202 	orrlt.w	r2, r2, #2
 8007c1e:	9307      	strge	r3, [sp, #28]
 8007c20:	9307      	strlt	r3, [sp, #28]
 8007c22:	bfb8      	it	lt
 8007c24:	9204      	strlt	r2, [sp, #16]
 8007c26:	7823      	ldrb	r3, [r4, #0]
 8007c28:	2b2e      	cmp	r3, #46	; 0x2e
 8007c2a:	d10c      	bne.n	8007c46 <_vfiprintf_r+0x176>
 8007c2c:	7863      	ldrb	r3, [r4, #1]
 8007c2e:	2b2a      	cmp	r3, #42	; 0x2a
 8007c30:	d135      	bne.n	8007c9e <_vfiprintf_r+0x1ce>
 8007c32:	9b03      	ldr	r3, [sp, #12]
 8007c34:	1d1a      	adds	r2, r3, #4
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	9203      	str	r2, [sp, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	bfb8      	it	lt
 8007c3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c42:	3402      	adds	r4, #2
 8007c44:	9305      	str	r3, [sp, #20]
 8007c46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d2c <_vfiprintf_r+0x25c>
 8007c4a:	7821      	ldrb	r1, [r4, #0]
 8007c4c:	2203      	movs	r2, #3
 8007c4e:	4650      	mov	r0, sl
 8007c50:	f7f8 face 	bl	80001f0 <memchr>
 8007c54:	b140      	cbz	r0, 8007c68 <_vfiprintf_r+0x198>
 8007c56:	2340      	movs	r3, #64	; 0x40
 8007c58:	eba0 000a 	sub.w	r0, r0, sl
 8007c5c:	fa03 f000 	lsl.w	r0, r3, r0
 8007c60:	9b04      	ldr	r3, [sp, #16]
 8007c62:	4303      	orrs	r3, r0
 8007c64:	3401      	adds	r4, #1
 8007c66:	9304      	str	r3, [sp, #16]
 8007c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c6c:	482c      	ldr	r0, [pc, #176]	; (8007d20 <_vfiprintf_r+0x250>)
 8007c6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c72:	2206      	movs	r2, #6
 8007c74:	f7f8 fabc 	bl	80001f0 <memchr>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d03f      	beq.n	8007cfc <_vfiprintf_r+0x22c>
 8007c7c:	4b29      	ldr	r3, [pc, #164]	; (8007d24 <_vfiprintf_r+0x254>)
 8007c7e:	bb1b      	cbnz	r3, 8007cc8 <_vfiprintf_r+0x1f8>
 8007c80:	9b03      	ldr	r3, [sp, #12]
 8007c82:	3307      	adds	r3, #7
 8007c84:	f023 0307 	bic.w	r3, r3, #7
 8007c88:	3308      	adds	r3, #8
 8007c8a:	9303      	str	r3, [sp, #12]
 8007c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8e:	443b      	add	r3, r7
 8007c90:	9309      	str	r3, [sp, #36]	; 0x24
 8007c92:	e767      	b.n	8007b64 <_vfiprintf_r+0x94>
 8007c94:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c98:	460c      	mov	r4, r1
 8007c9a:	2001      	movs	r0, #1
 8007c9c:	e7a5      	b.n	8007bea <_vfiprintf_r+0x11a>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	3401      	adds	r4, #1
 8007ca2:	9305      	str	r3, [sp, #20]
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	f04f 0c0a 	mov.w	ip, #10
 8007caa:	4620      	mov	r0, r4
 8007cac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cb0:	3a30      	subs	r2, #48	; 0x30
 8007cb2:	2a09      	cmp	r2, #9
 8007cb4:	d903      	bls.n	8007cbe <_vfiprintf_r+0x1ee>
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d0c5      	beq.n	8007c46 <_vfiprintf_r+0x176>
 8007cba:	9105      	str	r1, [sp, #20]
 8007cbc:	e7c3      	b.n	8007c46 <_vfiprintf_r+0x176>
 8007cbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e7f0      	b.n	8007caa <_vfiprintf_r+0x1da>
 8007cc8:	ab03      	add	r3, sp, #12
 8007cca:	9300      	str	r3, [sp, #0]
 8007ccc:	462a      	mov	r2, r5
 8007cce:	4b16      	ldr	r3, [pc, #88]	; (8007d28 <_vfiprintf_r+0x258>)
 8007cd0:	a904      	add	r1, sp, #16
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7fd fe3e 	bl	8005954 <_printf_float>
 8007cd8:	4607      	mov	r7, r0
 8007cda:	1c78      	adds	r0, r7, #1
 8007cdc:	d1d6      	bne.n	8007c8c <_vfiprintf_r+0x1bc>
 8007cde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce0:	07d9      	lsls	r1, r3, #31
 8007ce2:	d405      	bmi.n	8007cf0 <_vfiprintf_r+0x220>
 8007ce4:	89ab      	ldrh	r3, [r5, #12]
 8007ce6:	059a      	lsls	r2, r3, #22
 8007ce8:	d402      	bmi.n	8007cf0 <_vfiprintf_r+0x220>
 8007cea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cec:	f7ff feb3 	bl	8007a56 <__retarget_lock_release_recursive>
 8007cf0:	89ab      	ldrh	r3, [r5, #12]
 8007cf2:	065b      	lsls	r3, r3, #25
 8007cf4:	f53f af12 	bmi.w	8007b1c <_vfiprintf_r+0x4c>
 8007cf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cfa:	e711      	b.n	8007b20 <_vfiprintf_r+0x50>
 8007cfc:	ab03      	add	r3, sp, #12
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	462a      	mov	r2, r5
 8007d02:	4b09      	ldr	r3, [pc, #36]	; (8007d28 <_vfiprintf_r+0x258>)
 8007d04:	a904      	add	r1, sp, #16
 8007d06:	4630      	mov	r0, r6
 8007d08:	f7fe f8c8 	bl	8005e9c <_printf_i>
 8007d0c:	e7e4      	b.n	8007cd8 <_vfiprintf_r+0x208>
 8007d0e:	bf00      	nop
 8007d10:	0800a87c 	.word	0x0800a87c
 8007d14:	0800a89c 	.word	0x0800a89c
 8007d18:	0800a85c 	.word	0x0800a85c
 8007d1c:	0800a8c6 	.word	0x0800a8c6
 8007d20:	0800a8d0 	.word	0x0800a8d0
 8007d24:	08005955 	.word	0x08005955
 8007d28:	08007aab 	.word	0x08007aab
 8007d2c:	0800a8cc 	.word	0x0800a8cc

08007d30 <__swbuf_r>:
 8007d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d32:	460e      	mov	r6, r1
 8007d34:	4614      	mov	r4, r2
 8007d36:	4605      	mov	r5, r0
 8007d38:	b118      	cbz	r0, 8007d42 <__swbuf_r+0x12>
 8007d3a:	6983      	ldr	r3, [r0, #24]
 8007d3c:	b90b      	cbnz	r3, 8007d42 <__swbuf_r+0x12>
 8007d3e:	f7ff fdd9 	bl	80078f4 <__sinit>
 8007d42:	4b21      	ldr	r3, [pc, #132]	; (8007dc8 <__swbuf_r+0x98>)
 8007d44:	429c      	cmp	r4, r3
 8007d46:	d12b      	bne.n	8007da0 <__swbuf_r+0x70>
 8007d48:	686c      	ldr	r4, [r5, #4]
 8007d4a:	69a3      	ldr	r3, [r4, #24]
 8007d4c:	60a3      	str	r3, [r4, #8]
 8007d4e:	89a3      	ldrh	r3, [r4, #12]
 8007d50:	071a      	lsls	r2, r3, #28
 8007d52:	d52f      	bpl.n	8007db4 <__swbuf_r+0x84>
 8007d54:	6923      	ldr	r3, [r4, #16]
 8007d56:	b36b      	cbz	r3, 8007db4 <__swbuf_r+0x84>
 8007d58:	6923      	ldr	r3, [r4, #16]
 8007d5a:	6820      	ldr	r0, [r4, #0]
 8007d5c:	1ac0      	subs	r0, r0, r3
 8007d5e:	6963      	ldr	r3, [r4, #20]
 8007d60:	b2f6      	uxtb	r6, r6
 8007d62:	4283      	cmp	r3, r0
 8007d64:	4637      	mov	r7, r6
 8007d66:	dc04      	bgt.n	8007d72 <__swbuf_r+0x42>
 8007d68:	4621      	mov	r1, r4
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	f7ff fd2e 	bl	80077cc <_fflush_r>
 8007d70:	bb30      	cbnz	r0, 8007dc0 <__swbuf_r+0x90>
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	3b01      	subs	r3, #1
 8007d76:	60a3      	str	r3, [r4, #8]
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	6022      	str	r2, [r4, #0]
 8007d7e:	701e      	strb	r6, [r3, #0]
 8007d80:	6963      	ldr	r3, [r4, #20]
 8007d82:	3001      	adds	r0, #1
 8007d84:	4283      	cmp	r3, r0
 8007d86:	d004      	beq.n	8007d92 <__swbuf_r+0x62>
 8007d88:	89a3      	ldrh	r3, [r4, #12]
 8007d8a:	07db      	lsls	r3, r3, #31
 8007d8c:	d506      	bpl.n	8007d9c <__swbuf_r+0x6c>
 8007d8e:	2e0a      	cmp	r6, #10
 8007d90:	d104      	bne.n	8007d9c <__swbuf_r+0x6c>
 8007d92:	4621      	mov	r1, r4
 8007d94:	4628      	mov	r0, r5
 8007d96:	f7ff fd19 	bl	80077cc <_fflush_r>
 8007d9a:	b988      	cbnz	r0, 8007dc0 <__swbuf_r+0x90>
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da0:	4b0a      	ldr	r3, [pc, #40]	; (8007dcc <__swbuf_r+0x9c>)
 8007da2:	429c      	cmp	r4, r3
 8007da4:	d101      	bne.n	8007daa <__swbuf_r+0x7a>
 8007da6:	68ac      	ldr	r4, [r5, #8]
 8007da8:	e7cf      	b.n	8007d4a <__swbuf_r+0x1a>
 8007daa:	4b09      	ldr	r3, [pc, #36]	; (8007dd0 <__swbuf_r+0xa0>)
 8007dac:	429c      	cmp	r4, r3
 8007dae:	bf08      	it	eq
 8007db0:	68ec      	ldreq	r4, [r5, #12]
 8007db2:	e7ca      	b.n	8007d4a <__swbuf_r+0x1a>
 8007db4:	4621      	mov	r1, r4
 8007db6:	4628      	mov	r0, r5
 8007db8:	f000 f81a 	bl	8007df0 <__swsetup_r>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	d0cb      	beq.n	8007d58 <__swbuf_r+0x28>
 8007dc0:	f04f 37ff 	mov.w	r7, #4294967295
 8007dc4:	e7ea      	b.n	8007d9c <__swbuf_r+0x6c>
 8007dc6:	bf00      	nop
 8007dc8:	0800a87c 	.word	0x0800a87c
 8007dcc:	0800a89c 	.word	0x0800a89c
 8007dd0:	0800a85c 	.word	0x0800a85c

08007dd4 <__ascii_wctomb>:
 8007dd4:	b149      	cbz	r1, 8007dea <__ascii_wctomb+0x16>
 8007dd6:	2aff      	cmp	r2, #255	; 0xff
 8007dd8:	bf85      	ittet	hi
 8007dda:	238a      	movhi	r3, #138	; 0x8a
 8007ddc:	6003      	strhi	r3, [r0, #0]
 8007dde:	700a      	strbls	r2, [r1, #0]
 8007de0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007de4:	bf98      	it	ls
 8007de6:	2001      	movls	r0, #1
 8007de8:	4770      	bx	lr
 8007dea:	4608      	mov	r0, r1
 8007dec:	4770      	bx	lr
	...

08007df0 <__swsetup_r>:
 8007df0:	4b32      	ldr	r3, [pc, #200]	; (8007ebc <__swsetup_r+0xcc>)
 8007df2:	b570      	push	{r4, r5, r6, lr}
 8007df4:	681d      	ldr	r5, [r3, #0]
 8007df6:	4606      	mov	r6, r0
 8007df8:	460c      	mov	r4, r1
 8007dfa:	b125      	cbz	r5, 8007e06 <__swsetup_r+0x16>
 8007dfc:	69ab      	ldr	r3, [r5, #24]
 8007dfe:	b913      	cbnz	r3, 8007e06 <__swsetup_r+0x16>
 8007e00:	4628      	mov	r0, r5
 8007e02:	f7ff fd77 	bl	80078f4 <__sinit>
 8007e06:	4b2e      	ldr	r3, [pc, #184]	; (8007ec0 <__swsetup_r+0xd0>)
 8007e08:	429c      	cmp	r4, r3
 8007e0a:	d10f      	bne.n	8007e2c <__swsetup_r+0x3c>
 8007e0c:	686c      	ldr	r4, [r5, #4]
 8007e0e:	89a3      	ldrh	r3, [r4, #12]
 8007e10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e14:	0719      	lsls	r1, r3, #28
 8007e16:	d42c      	bmi.n	8007e72 <__swsetup_r+0x82>
 8007e18:	06dd      	lsls	r5, r3, #27
 8007e1a:	d411      	bmi.n	8007e40 <__swsetup_r+0x50>
 8007e1c:	2309      	movs	r3, #9
 8007e1e:	6033      	str	r3, [r6, #0]
 8007e20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e24:	81a3      	strh	r3, [r4, #12]
 8007e26:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2a:	e03e      	b.n	8007eaa <__swsetup_r+0xba>
 8007e2c:	4b25      	ldr	r3, [pc, #148]	; (8007ec4 <__swsetup_r+0xd4>)
 8007e2e:	429c      	cmp	r4, r3
 8007e30:	d101      	bne.n	8007e36 <__swsetup_r+0x46>
 8007e32:	68ac      	ldr	r4, [r5, #8]
 8007e34:	e7eb      	b.n	8007e0e <__swsetup_r+0x1e>
 8007e36:	4b24      	ldr	r3, [pc, #144]	; (8007ec8 <__swsetup_r+0xd8>)
 8007e38:	429c      	cmp	r4, r3
 8007e3a:	bf08      	it	eq
 8007e3c:	68ec      	ldreq	r4, [r5, #12]
 8007e3e:	e7e6      	b.n	8007e0e <__swsetup_r+0x1e>
 8007e40:	0758      	lsls	r0, r3, #29
 8007e42:	d512      	bpl.n	8007e6a <__swsetup_r+0x7a>
 8007e44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e46:	b141      	cbz	r1, 8007e5a <__swsetup_r+0x6a>
 8007e48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e4c:	4299      	cmp	r1, r3
 8007e4e:	d002      	beq.n	8007e56 <__swsetup_r+0x66>
 8007e50:	4630      	mov	r0, r6
 8007e52:	f7fd fbff 	bl	8005654 <_free_r>
 8007e56:	2300      	movs	r3, #0
 8007e58:	6363      	str	r3, [r4, #52]	; 0x34
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e60:	81a3      	strh	r3, [r4, #12]
 8007e62:	2300      	movs	r3, #0
 8007e64:	6063      	str	r3, [r4, #4]
 8007e66:	6923      	ldr	r3, [r4, #16]
 8007e68:	6023      	str	r3, [r4, #0]
 8007e6a:	89a3      	ldrh	r3, [r4, #12]
 8007e6c:	f043 0308 	orr.w	r3, r3, #8
 8007e70:	81a3      	strh	r3, [r4, #12]
 8007e72:	6923      	ldr	r3, [r4, #16]
 8007e74:	b94b      	cbnz	r3, 8007e8a <__swsetup_r+0x9a>
 8007e76:	89a3      	ldrh	r3, [r4, #12]
 8007e78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e80:	d003      	beq.n	8007e8a <__swsetup_r+0x9a>
 8007e82:	4621      	mov	r1, r4
 8007e84:	4630      	mov	r0, r6
 8007e86:	f000 f84d 	bl	8007f24 <__smakebuf_r>
 8007e8a:	89a0      	ldrh	r0, [r4, #12]
 8007e8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e90:	f010 0301 	ands.w	r3, r0, #1
 8007e94:	d00a      	beq.n	8007eac <__swsetup_r+0xbc>
 8007e96:	2300      	movs	r3, #0
 8007e98:	60a3      	str	r3, [r4, #8]
 8007e9a:	6963      	ldr	r3, [r4, #20]
 8007e9c:	425b      	negs	r3, r3
 8007e9e:	61a3      	str	r3, [r4, #24]
 8007ea0:	6923      	ldr	r3, [r4, #16]
 8007ea2:	b943      	cbnz	r3, 8007eb6 <__swsetup_r+0xc6>
 8007ea4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ea8:	d1ba      	bne.n	8007e20 <__swsetup_r+0x30>
 8007eaa:	bd70      	pop	{r4, r5, r6, pc}
 8007eac:	0781      	lsls	r1, r0, #30
 8007eae:	bf58      	it	pl
 8007eb0:	6963      	ldrpl	r3, [r4, #20]
 8007eb2:	60a3      	str	r3, [r4, #8]
 8007eb4:	e7f4      	b.n	8007ea0 <__swsetup_r+0xb0>
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	e7f7      	b.n	8007eaa <__swsetup_r+0xba>
 8007eba:	bf00      	nop
 8007ebc:	20000010 	.word	0x20000010
 8007ec0:	0800a87c 	.word	0x0800a87c
 8007ec4:	0800a89c 	.word	0x0800a89c
 8007ec8:	0800a85c 	.word	0x0800a85c

08007ecc <abort>:
 8007ecc:	b508      	push	{r3, lr}
 8007ece:	2006      	movs	r0, #6
 8007ed0:	f000 f890 	bl	8007ff4 <raise>
 8007ed4:	2001      	movs	r0, #1
 8007ed6:	f7f9 fc33 	bl	8001740 <_exit>

08007eda <__swhatbuf_r>:
 8007eda:	b570      	push	{r4, r5, r6, lr}
 8007edc:	460e      	mov	r6, r1
 8007ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee2:	2900      	cmp	r1, #0
 8007ee4:	b096      	sub	sp, #88	; 0x58
 8007ee6:	4614      	mov	r4, r2
 8007ee8:	461d      	mov	r5, r3
 8007eea:	da08      	bge.n	8007efe <__swhatbuf_r+0x24>
 8007eec:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	602a      	str	r2, [r5, #0]
 8007ef4:	061a      	lsls	r2, r3, #24
 8007ef6:	d410      	bmi.n	8007f1a <__swhatbuf_r+0x40>
 8007ef8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007efc:	e00e      	b.n	8007f1c <__swhatbuf_r+0x42>
 8007efe:	466a      	mov	r2, sp
 8007f00:	f000 f894 	bl	800802c <_fstat_r>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	dbf1      	blt.n	8007eec <__swhatbuf_r+0x12>
 8007f08:	9a01      	ldr	r2, [sp, #4]
 8007f0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f12:	425a      	negs	r2, r3
 8007f14:	415a      	adcs	r2, r3
 8007f16:	602a      	str	r2, [r5, #0]
 8007f18:	e7ee      	b.n	8007ef8 <__swhatbuf_r+0x1e>
 8007f1a:	2340      	movs	r3, #64	; 0x40
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	b016      	add	sp, #88	; 0x58
 8007f22:	bd70      	pop	{r4, r5, r6, pc}

08007f24 <__smakebuf_r>:
 8007f24:	898b      	ldrh	r3, [r1, #12]
 8007f26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f28:	079d      	lsls	r5, r3, #30
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	d507      	bpl.n	8007f40 <__smakebuf_r+0x1c>
 8007f30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f34:	6023      	str	r3, [r4, #0]
 8007f36:	6123      	str	r3, [r4, #16]
 8007f38:	2301      	movs	r3, #1
 8007f3a:	6163      	str	r3, [r4, #20]
 8007f3c:	b002      	add	sp, #8
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	ab01      	add	r3, sp, #4
 8007f42:	466a      	mov	r2, sp
 8007f44:	f7ff ffc9 	bl	8007eda <__swhatbuf_r>
 8007f48:	9900      	ldr	r1, [sp, #0]
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f7fd fbed 	bl	800572c <_malloc_r>
 8007f52:	b948      	cbnz	r0, 8007f68 <__smakebuf_r+0x44>
 8007f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f58:	059a      	lsls	r2, r3, #22
 8007f5a:	d4ef      	bmi.n	8007f3c <__smakebuf_r+0x18>
 8007f5c:	f023 0303 	bic.w	r3, r3, #3
 8007f60:	f043 0302 	orr.w	r3, r3, #2
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	e7e3      	b.n	8007f30 <__smakebuf_r+0xc>
 8007f68:	4b0d      	ldr	r3, [pc, #52]	; (8007fa0 <__smakebuf_r+0x7c>)
 8007f6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	6020      	str	r0, [r4, #0]
 8007f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f74:	81a3      	strh	r3, [r4, #12]
 8007f76:	9b00      	ldr	r3, [sp, #0]
 8007f78:	6163      	str	r3, [r4, #20]
 8007f7a:	9b01      	ldr	r3, [sp, #4]
 8007f7c:	6120      	str	r0, [r4, #16]
 8007f7e:	b15b      	cbz	r3, 8007f98 <__smakebuf_r+0x74>
 8007f80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f84:	4630      	mov	r0, r6
 8007f86:	f000 f863 	bl	8008050 <_isatty_r>
 8007f8a:	b128      	cbz	r0, 8007f98 <__smakebuf_r+0x74>
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	f023 0303 	bic.w	r3, r3, #3
 8007f92:	f043 0301 	orr.w	r3, r3, #1
 8007f96:	81a3      	strh	r3, [r4, #12]
 8007f98:	89a0      	ldrh	r0, [r4, #12]
 8007f9a:	4305      	orrs	r5, r0
 8007f9c:	81a5      	strh	r5, [r4, #12]
 8007f9e:	e7cd      	b.n	8007f3c <__smakebuf_r+0x18>
 8007fa0:	0800788d 	.word	0x0800788d

08007fa4 <_raise_r>:
 8007fa4:	291f      	cmp	r1, #31
 8007fa6:	b538      	push	{r3, r4, r5, lr}
 8007fa8:	4604      	mov	r4, r0
 8007faa:	460d      	mov	r5, r1
 8007fac:	d904      	bls.n	8007fb8 <_raise_r+0x14>
 8007fae:	2316      	movs	r3, #22
 8007fb0:	6003      	str	r3, [r0, #0]
 8007fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007fba:	b112      	cbz	r2, 8007fc2 <_raise_r+0x1e>
 8007fbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007fc0:	b94b      	cbnz	r3, 8007fd6 <_raise_r+0x32>
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f000 f830 	bl	8008028 <_getpid_r>
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4601      	mov	r1, r0
 8007fcc:	4620      	mov	r0, r4
 8007fce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fd2:	f000 b817 	b.w	8008004 <_kill_r>
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d00a      	beq.n	8007ff0 <_raise_r+0x4c>
 8007fda:	1c59      	adds	r1, r3, #1
 8007fdc:	d103      	bne.n	8007fe6 <_raise_r+0x42>
 8007fde:	2316      	movs	r3, #22
 8007fe0:	6003      	str	r3, [r0, #0]
 8007fe2:	2001      	movs	r0, #1
 8007fe4:	e7e7      	b.n	8007fb6 <_raise_r+0x12>
 8007fe6:	2400      	movs	r4, #0
 8007fe8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007fec:	4628      	mov	r0, r5
 8007fee:	4798      	blx	r3
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	e7e0      	b.n	8007fb6 <_raise_r+0x12>

08007ff4 <raise>:
 8007ff4:	4b02      	ldr	r3, [pc, #8]	; (8008000 <raise+0xc>)
 8007ff6:	4601      	mov	r1, r0
 8007ff8:	6818      	ldr	r0, [r3, #0]
 8007ffa:	f7ff bfd3 	b.w	8007fa4 <_raise_r>
 8007ffe:	bf00      	nop
 8008000:	20000010 	.word	0x20000010

08008004 <_kill_r>:
 8008004:	b538      	push	{r3, r4, r5, lr}
 8008006:	4d07      	ldr	r5, [pc, #28]	; (8008024 <_kill_r+0x20>)
 8008008:	2300      	movs	r3, #0
 800800a:	4604      	mov	r4, r0
 800800c:	4608      	mov	r0, r1
 800800e:	4611      	mov	r1, r2
 8008010:	602b      	str	r3, [r5, #0]
 8008012:	f7f9 fb85 	bl	8001720 <_kill>
 8008016:	1c43      	adds	r3, r0, #1
 8008018:	d102      	bne.n	8008020 <_kill_r+0x1c>
 800801a:	682b      	ldr	r3, [r5, #0]
 800801c:	b103      	cbz	r3, 8008020 <_kill_r+0x1c>
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	bd38      	pop	{r3, r4, r5, pc}
 8008022:	bf00      	nop
 8008024:	200004a4 	.word	0x200004a4

08008028 <_getpid_r>:
 8008028:	f7f9 bb72 	b.w	8001710 <_getpid>

0800802c <_fstat_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	4d07      	ldr	r5, [pc, #28]	; (800804c <_fstat_r+0x20>)
 8008030:	2300      	movs	r3, #0
 8008032:	4604      	mov	r4, r0
 8008034:	4608      	mov	r0, r1
 8008036:	4611      	mov	r1, r2
 8008038:	602b      	str	r3, [r5, #0]
 800803a:	f7f9 fbd0 	bl	80017de <_fstat>
 800803e:	1c43      	adds	r3, r0, #1
 8008040:	d102      	bne.n	8008048 <_fstat_r+0x1c>
 8008042:	682b      	ldr	r3, [r5, #0]
 8008044:	b103      	cbz	r3, 8008048 <_fstat_r+0x1c>
 8008046:	6023      	str	r3, [r4, #0]
 8008048:	bd38      	pop	{r3, r4, r5, pc}
 800804a:	bf00      	nop
 800804c:	200004a4 	.word	0x200004a4

08008050 <_isatty_r>:
 8008050:	b538      	push	{r3, r4, r5, lr}
 8008052:	4d06      	ldr	r5, [pc, #24]	; (800806c <_isatty_r+0x1c>)
 8008054:	2300      	movs	r3, #0
 8008056:	4604      	mov	r4, r0
 8008058:	4608      	mov	r0, r1
 800805a:	602b      	str	r3, [r5, #0]
 800805c:	f7f9 fbcf 	bl	80017fe <_isatty>
 8008060:	1c43      	adds	r3, r0, #1
 8008062:	d102      	bne.n	800806a <_isatty_r+0x1a>
 8008064:	682b      	ldr	r3, [r5, #0]
 8008066:	b103      	cbz	r3, 800806a <_isatty_r+0x1a>
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	bd38      	pop	{r3, r4, r5, pc}
 800806c:	200004a4 	.word	0x200004a4

08008070 <cos>:
 8008070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008072:	ec53 2b10 	vmov	r2, r3, d0
 8008076:	4826      	ldr	r0, [pc, #152]	; (8008110 <cos+0xa0>)
 8008078:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800807c:	4281      	cmp	r1, r0
 800807e:	dc06      	bgt.n	800808e <cos+0x1e>
 8008080:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8008108 <cos+0x98>
 8008084:	b005      	add	sp, #20
 8008086:	f85d eb04 	ldr.w	lr, [sp], #4
 800808a:	f001 ba15 	b.w	80094b8 <__kernel_cos>
 800808e:	4821      	ldr	r0, [pc, #132]	; (8008114 <cos+0xa4>)
 8008090:	4281      	cmp	r1, r0
 8008092:	dd09      	ble.n	80080a8 <cos+0x38>
 8008094:	ee10 0a10 	vmov	r0, s0
 8008098:	4619      	mov	r1, r3
 800809a:	f7f8 f8fd 	bl	8000298 <__aeabi_dsub>
 800809e:	ec41 0b10 	vmov	d0, r0, r1
 80080a2:	b005      	add	sp, #20
 80080a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80080a8:	4668      	mov	r0, sp
 80080aa:	f000 ff45 	bl	8008f38 <__ieee754_rem_pio2>
 80080ae:	f000 0003 	and.w	r0, r0, #3
 80080b2:	2801      	cmp	r0, #1
 80080b4:	d00b      	beq.n	80080ce <cos+0x5e>
 80080b6:	2802      	cmp	r0, #2
 80080b8:	d016      	beq.n	80080e8 <cos+0x78>
 80080ba:	b9e0      	cbnz	r0, 80080f6 <cos+0x86>
 80080bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80080c0:	ed9d 0b00 	vldr	d0, [sp]
 80080c4:	f001 f9f8 	bl	80094b8 <__kernel_cos>
 80080c8:	ec51 0b10 	vmov	r0, r1, d0
 80080cc:	e7e7      	b.n	800809e <cos+0x2e>
 80080ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80080d2:	ed9d 0b00 	vldr	d0, [sp]
 80080d6:	f001 fe07 	bl	8009ce8 <__kernel_sin>
 80080da:	ec53 2b10 	vmov	r2, r3, d0
 80080de:	ee10 0a10 	vmov	r0, s0
 80080e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80080e6:	e7da      	b.n	800809e <cos+0x2e>
 80080e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80080ec:	ed9d 0b00 	vldr	d0, [sp]
 80080f0:	f001 f9e2 	bl	80094b8 <__kernel_cos>
 80080f4:	e7f1      	b.n	80080da <cos+0x6a>
 80080f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80080fa:	ed9d 0b00 	vldr	d0, [sp]
 80080fe:	2001      	movs	r0, #1
 8008100:	f001 fdf2 	bl	8009ce8 <__kernel_sin>
 8008104:	e7e0      	b.n	80080c8 <cos+0x58>
 8008106:	bf00      	nop
	...
 8008110:	3fe921fb 	.word	0x3fe921fb
 8008114:	7fefffff 	.word	0x7fefffff

08008118 <round>:
 8008118:	ec51 0b10 	vmov	r0, r1, d0
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008122:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8008126:	2c13      	cmp	r4, #19
 8008128:	ee10 2a10 	vmov	r2, s0
 800812c:	460b      	mov	r3, r1
 800812e:	dc19      	bgt.n	8008164 <round+0x4c>
 8008130:	2c00      	cmp	r4, #0
 8008132:	da09      	bge.n	8008148 <round+0x30>
 8008134:	3401      	adds	r4, #1
 8008136:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800813a:	d103      	bne.n	8008144 <round+0x2c>
 800813c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008140:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008144:	2200      	movs	r2, #0
 8008146:	e028      	b.n	800819a <round+0x82>
 8008148:	4d15      	ldr	r5, [pc, #84]	; (80081a0 <round+0x88>)
 800814a:	4125      	asrs	r5, r4
 800814c:	ea01 0605 	and.w	r6, r1, r5
 8008150:	4332      	orrs	r2, r6
 8008152:	d00e      	beq.n	8008172 <round+0x5a>
 8008154:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008158:	fa42 f404 	asr.w	r4, r2, r4
 800815c:	4423      	add	r3, r4
 800815e:	ea23 0305 	bic.w	r3, r3, r5
 8008162:	e7ef      	b.n	8008144 <round+0x2c>
 8008164:	2c33      	cmp	r4, #51	; 0x33
 8008166:	dd07      	ble.n	8008178 <round+0x60>
 8008168:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800816c:	d101      	bne.n	8008172 <round+0x5a>
 800816e:	f7f8 f895 	bl	800029c <__adddf3>
 8008172:	ec41 0b10 	vmov	d0, r0, r1
 8008176:	bd70      	pop	{r4, r5, r6, pc}
 8008178:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800817c:	f04f 35ff 	mov.w	r5, #4294967295
 8008180:	40f5      	lsrs	r5, r6
 8008182:	4228      	tst	r0, r5
 8008184:	d0f5      	beq.n	8008172 <round+0x5a>
 8008186:	2101      	movs	r1, #1
 8008188:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800818c:	fa01 f404 	lsl.w	r4, r1, r4
 8008190:	1912      	adds	r2, r2, r4
 8008192:	bf28      	it	cs
 8008194:	185b      	addcs	r3, r3, r1
 8008196:	ea22 0205 	bic.w	r2, r2, r5
 800819a:	4619      	mov	r1, r3
 800819c:	4610      	mov	r0, r2
 800819e:	e7e8      	b.n	8008172 <round+0x5a>
 80081a0:	000fffff 	.word	0x000fffff
 80081a4:	00000000 	.word	0x00000000

080081a8 <sin>:
 80081a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081aa:	ec53 2b10 	vmov	r2, r3, d0
 80081ae:	4828      	ldr	r0, [pc, #160]	; (8008250 <sin+0xa8>)
 80081b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80081b4:	4281      	cmp	r1, r0
 80081b6:	dc07      	bgt.n	80081c8 <sin+0x20>
 80081b8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8008248 <sin+0xa0>
 80081bc:	2000      	movs	r0, #0
 80081be:	b005      	add	sp, #20
 80081c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081c4:	f001 bd90 	b.w	8009ce8 <__kernel_sin>
 80081c8:	4822      	ldr	r0, [pc, #136]	; (8008254 <sin+0xac>)
 80081ca:	4281      	cmp	r1, r0
 80081cc:	dd09      	ble.n	80081e2 <sin+0x3a>
 80081ce:	ee10 0a10 	vmov	r0, s0
 80081d2:	4619      	mov	r1, r3
 80081d4:	f7f8 f860 	bl	8000298 <__aeabi_dsub>
 80081d8:	ec41 0b10 	vmov	d0, r0, r1
 80081dc:	b005      	add	sp, #20
 80081de:	f85d fb04 	ldr.w	pc, [sp], #4
 80081e2:	4668      	mov	r0, sp
 80081e4:	f000 fea8 	bl	8008f38 <__ieee754_rem_pio2>
 80081e8:	f000 0003 	and.w	r0, r0, #3
 80081ec:	2801      	cmp	r0, #1
 80081ee:	d00c      	beq.n	800820a <sin+0x62>
 80081f0:	2802      	cmp	r0, #2
 80081f2:	d011      	beq.n	8008218 <sin+0x70>
 80081f4:	b9f0      	cbnz	r0, 8008234 <sin+0x8c>
 80081f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80081fa:	ed9d 0b00 	vldr	d0, [sp]
 80081fe:	2001      	movs	r0, #1
 8008200:	f001 fd72 	bl	8009ce8 <__kernel_sin>
 8008204:	ec51 0b10 	vmov	r0, r1, d0
 8008208:	e7e6      	b.n	80081d8 <sin+0x30>
 800820a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800820e:	ed9d 0b00 	vldr	d0, [sp]
 8008212:	f001 f951 	bl	80094b8 <__kernel_cos>
 8008216:	e7f5      	b.n	8008204 <sin+0x5c>
 8008218:	ed9d 1b02 	vldr	d1, [sp, #8]
 800821c:	ed9d 0b00 	vldr	d0, [sp]
 8008220:	2001      	movs	r0, #1
 8008222:	f001 fd61 	bl	8009ce8 <__kernel_sin>
 8008226:	ec53 2b10 	vmov	r2, r3, d0
 800822a:	ee10 0a10 	vmov	r0, s0
 800822e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008232:	e7d1      	b.n	80081d8 <sin+0x30>
 8008234:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008238:	ed9d 0b00 	vldr	d0, [sp]
 800823c:	f001 f93c 	bl	80094b8 <__kernel_cos>
 8008240:	e7f1      	b.n	8008226 <sin+0x7e>
 8008242:	bf00      	nop
 8008244:	f3af 8000 	nop.w
	...
 8008250:	3fe921fb 	.word	0x3fe921fb
 8008254:	7fefffff 	.word	0x7fefffff

08008258 <atan2>:
 8008258:	f000 b872 	b.w	8008340 <__ieee754_atan2>

0800825c <pow>:
 800825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825e:	ed2d 8b02 	vpush	{d8}
 8008262:	eeb0 8a40 	vmov.f32	s16, s0
 8008266:	eef0 8a60 	vmov.f32	s17, s1
 800826a:	ec55 4b11 	vmov	r4, r5, d1
 800826e:	f000 f933 	bl	80084d8 <__ieee754_pow>
 8008272:	4622      	mov	r2, r4
 8008274:	462b      	mov	r3, r5
 8008276:	4620      	mov	r0, r4
 8008278:	4629      	mov	r1, r5
 800827a:	ec57 6b10 	vmov	r6, r7, d0
 800827e:	f7f8 fc5d 	bl	8000b3c <__aeabi_dcmpun>
 8008282:	2800      	cmp	r0, #0
 8008284:	d13b      	bne.n	80082fe <pow+0xa2>
 8008286:	ec51 0b18 	vmov	r0, r1, d8
 800828a:	2200      	movs	r2, #0
 800828c:	2300      	movs	r3, #0
 800828e:	f7f8 fc23 	bl	8000ad8 <__aeabi_dcmpeq>
 8008292:	b1b8      	cbz	r0, 80082c4 <pow+0x68>
 8008294:	2200      	movs	r2, #0
 8008296:	2300      	movs	r3, #0
 8008298:	4620      	mov	r0, r4
 800829a:	4629      	mov	r1, r5
 800829c:	f7f8 fc1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	d146      	bne.n	8008332 <pow+0xd6>
 80082a4:	ec45 4b10 	vmov	d0, r4, r5
 80082a8:	f001 ffb7 	bl	800a21a <finite>
 80082ac:	b338      	cbz	r0, 80082fe <pow+0xa2>
 80082ae:	2200      	movs	r2, #0
 80082b0:	2300      	movs	r3, #0
 80082b2:	4620      	mov	r0, r4
 80082b4:	4629      	mov	r1, r5
 80082b6:	f7f8 fc19 	bl	8000aec <__aeabi_dcmplt>
 80082ba:	b300      	cbz	r0, 80082fe <pow+0xa2>
 80082bc:	f7fd f990 	bl	80055e0 <__errno>
 80082c0:	2322      	movs	r3, #34	; 0x22
 80082c2:	e01b      	b.n	80082fc <pow+0xa0>
 80082c4:	ec47 6b10 	vmov	d0, r6, r7
 80082c8:	f001 ffa7 	bl	800a21a <finite>
 80082cc:	b9e0      	cbnz	r0, 8008308 <pow+0xac>
 80082ce:	eeb0 0a48 	vmov.f32	s0, s16
 80082d2:	eef0 0a68 	vmov.f32	s1, s17
 80082d6:	f001 ffa0 	bl	800a21a <finite>
 80082da:	b1a8      	cbz	r0, 8008308 <pow+0xac>
 80082dc:	ec45 4b10 	vmov	d0, r4, r5
 80082e0:	f001 ff9b 	bl	800a21a <finite>
 80082e4:	b180      	cbz	r0, 8008308 <pow+0xac>
 80082e6:	4632      	mov	r2, r6
 80082e8:	463b      	mov	r3, r7
 80082ea:	4630      	mov	r0, r6
 80082ec:	4639      	mov	r1, r7
 80082ee:	f7f8 fc25 	bl	8000b3c <__aeabi_dcmpun>
 80082f2:	2800      	cmp	r0, #0
 80082f4:	d0e2      	beq.n	80082bc <pow+0x60>
 80082f6:	f7fd f973 	bl	80055e0 <__errno>
 80082fa:	2321      	movs	r3, #33	; 0x21
 80082fc:	6003      	str	r3, [r0, #0]
 80082fe:	ecbd 8b02 	vpop	{d8}
 8008302:	ec47 6b10 	vmov	d0, r6, r7
 8008306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008308:	2200      	movs	r2, #0
 800830a:	2300      	movs	r3, #0
 800830c:	4630      	mov	r0, r6
 800830e:	4639      	mov	r1, r7
 8008310:	f7f8 fbe2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008314:	2800      	cmp	r0, #0
 8008316:	d0f2      	beq.n	80082fe <pow+0xa2>
 8008318:	eeb0 0a48 	vmov.f32	s0, s16
 800831c:	eef0 0a68 	vmov.f32	s1, s17
 8008320:	f001 ff7b 	bl	800a21a <finite>
 8008324:	2800      	cmp	r0, #0
 8008326:	d0ea      	beq.n	80082fe <pow+0xa2>
 8008328:	ec45 4b10 	vmov	d0, r4, r5
 800832c:	f001 ff75 	bl	800a21a <finite>
 8008330:	e7c3      	b.n	80082ba <pow+0x5e>
 8008332:	4f01      	ldr	r7, [pc, #4]	; (8008338 <pow+0xdc>)
 8008334:	2600      	movs	r6, #0
 8008336:	e7e2      	b.n	80082fe <pow+0xa2>
 8008338:	3ff00000 	.word	0x3ff00000
 800833c:	00000000 	.word	0x00000000

08008340 <__ieee754_atan2>:
 8008340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008344:	ec57 6b11 	vmov	r6, r7, d1
 8008348:	4273      	negs	r3, r6
 800834a:	f8df e184 	ldr.w	lr, [pc, #388]	; 80084d0 <__ieee754_atan2+0x190>
 800834e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8008352:	4333      	orrs	r3, r6
 8008354:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008358:	4573      	cmp	r3, lr
 800835a:	ec51 0b10 	vmov	r0, r1, d0
 800835e:	ee11 8a10 	vmov	r8, s2
 8008362:	d80a      	bhi.n	800837a <__ieee754_atan2+0x3a>
 8008364:	4244      	negs	r4, r0
 8008366:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800836a:	4304      	orrs	r4, r0
 800836c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008370:	4574      	cmp	r4, lr
 8008372:	ee10 9a10 	vmov	r9, s0
 8008376:	468c      	mov	ip, r1
 8008378:	d907      	bls.n	800838a <__ieee754_atan2+0x4a>
 800837a:	4632      	mov	r2, r6
 800837c:	463b      	mov	r3, r7
 800837e:	f7f7 ff8d 	bl	800029c <__adddf3>
 8008382:	ec41 0b10 	vmov	d0, r0, r1
 8008386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800838a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800838e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008392:	4334      	orrs	r4, r6
 8008394:	d103      	bne.n	800839e <__ieee754_atan2+0x5e>
 8008396:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800839a:	f001 bd95 	b.w	8009ec8 <atan>
 800839e:	17bc      	asrs	r4, r7, #30
 80083a0:	f004 0402 	and.w	r4, r4, #2
 80083a4:	ea53 0909 	orrs.w	r9, r3, r9
 80083a8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80083ac:	d107      	bne.n	80083be <__ieee754_atan2+0x7e>
 80083ae:	2c02      	cmp	r4, #2
 80083b0:	d060      	beq.n	8008474 <__ieee754_atan2+0x134>
 80083b2:	2c03      	cmp	r4, #3
 80083b4:	d1e5      	bne.n	8008382 <__ieee754_atan2+0x42>
 80083b6:	a142      	add	r1, pc, #264	; (adr r1, 80084c0 <__ieee754_atan2+0x180>)
 80083b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083bc:	e7e1      	b.n	8008382 <__ieee754_atan2+0x42>
 80083be:	ea52 0808 	orrs.w	r8, r2, r8
 80083c2:	d106      	bne.n	80083d2 <__ieee754_atan2+0x92>
 80083c4:	f1bc 0f00 	cmp.w	ip, #0
 80083c8:	da5f      	bge.n	800848a <__ieee754_atan2+0x14a>
 80083ca:	a13f      	add	r1, pc, #252	; (adr r1, 80084c8 <__ieee754_atan2+0x188>)
 80083cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083d0:	e7d7      	b.n	8008382 <__ieee754_atan2+0x42>
 80083d2:	4572      	cmp	r2, lr
 80083d4:	d10f      	bne.n	80083f6 <__ieee754_atan2+0xb6>
 80083d6:	4293      	cmp	r3, r2
 80083d8:	f104 34ff 	add.w	r4, r4, #4294967295
 80083dc:	d107      	bne.n	80083ee <__ieee754_atan2+0xae>
 80083de:	2c02      	cmp	r4, #2
 80083e0:	d84c      	bhi.n	800847c <__ieee754_atan2+0x13c>
 80083e2:	4b35      	ldr	r3, [pc, #212]	; (80084b8 <__ieee754_atan2+0x178>)
 80083e4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80083e8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80083ec:	e7c9      	b.n	8008382 <__ieee754_atan2+0x42>
 80083ee:	2c02      	cmp	r4, #2
 80083f0:	d848      	bhi.n	8008484 <__ieee754_atan2+0x144>
 80083f2:	4b32      	ldr	r3, [pc, #200]	; (80084bc <__ieee754_atan2+0x17c>)
 80083f4:	e7f6      	b.n	80083e4 <__ieee754_atan2+0xa4>
 80083f6:	4573      	cmp	r3, lr
 80083f8:	d0e4      	beq.n	80083c4 <__ieee754_atan2+0x84>
 80083fa:	1a9b      	subs	r3, r3, r2
 80083fc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8008400:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008404:	da1e      	bge.n	8008444 <__ieee754_atan2+0x104>
 8008406:	2f00      	cmp	r7, #0
 8008408:	da01      	bge.n	800840e <__ieee754_atan2+0xce>
 800840a:	323c      	adds	r2, #60	; 0x3c
 800840c:	db1e      	blt.n	800844c <__ieee754_atan2+0x10c>
 800840e:	4632      	mov	r2, r6
 8008410:	463b      	mov	r3, r7
 8008412:	f7f8 fa23 	bl	800085c <__aeabi_ddiv>
 8008416:	ec41 0b10 	vmov	d0, r0, r1
 800841a:	f001 fef5 	bl	800a208 <fabs>
 800841e:	f001 fd53 	bl	8009ec8 <atan>
 8008422:	ec51 0b10 	vmov	r0, r1, d0
 8008426:	2c01      	cmp	r4, #1
 8008428:	d013      	beq.n	8008452 <__ieee754_atan2+0x112>
 800842a:	2c02      	cmp	r4, #2
 800842c:	d015      	beq.n	800845a <__ieee754_atan2+0x11a>
 800842e:	2c00      	cmp	r4, #0
 8008430:	d0a7      	beq.n	8008382 <__ieee754_atan2+0x42>
 8008432:	a319      	add	r3, pc, #100	; (adr r3, 8008498 <__ieee754_atan2+0x158>)
 8008434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008438:	f7f7 ff2e 	bl	8000298 <__aeabi_dsub>
 800843c:	a318      	add	r3, pc, #96	; (adr r3, 80084a0 <__ieee754_atan2+0x160>)
 800843e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008442:	e014      	b.n	800846e <__ieee754_atan2+0x12e>
 8008444:	a118      	add	r1, pc, #96	; (adr r1, 80084a8 <__ieee754_atan2+0x168>)
 8008446:	e9d1 0100 	ldrd	r0, r1, [r1]
 800844a:	e7ec      	b.n	8008426 <__ieee754_atan2+0xe6>
 800844c:	2000      	movs	r0, #0
 800844e:	2100      	movs	r1, #0
 8008450:	e7e9      	b.n	8008426 <__ieee754_atan2+0xe6>
 8008452:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008456:	4619      	mov	r1, r3
 8008458:	e793      	b.n	8008382 <__ieee754_atan2+0x42>
 800845a:	a30f      	add	r3, pc, #60	; (adr r3, 8008498 <__ieee754_atan2+0x158>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	f7f7 ff1a 	bl	8000298 <__aeabi_dsub>
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	a10d      	add	r1, pc, #52	; (adr r1, 80084a0 <__ieee754_atan2+0x160>)
 800846a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800846e:	f7f7 ff13 	bl	8000298 <__aeabi_dsub>
 8008472:	e786      	b.n	8008382 <__ieee754_atan2+0x42>
 8008474:	a10a      	add	r1, pc, #40	; (adr r1, 80084a0 <__ieee754_atan2+0x160>)
 8008476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800847a:	e782      	b.n	8008382 <__ieee754_atan2+0x42>
 800847c:	a10c      	add	r1, pc, #48	; (adr r1, 80084b0 <__ieee754_atan2+0x170>)
 800847e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008482:	e77e      	b.n	8008382 <__ieee754_atan2+0x42>
 8008484:	2000      	movs	r0, #0
 8008486:	2100      	movs	r1, #0
 8008488:	e77b      	b.n	8008382 <__ieee754_atan2+0x42>
 800848a:	a107      	add	r1, pc, #28	; (adr r1, 80084a8 <__ieee754_atan2+0x168>)
 800848c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008490:	e777      	b.n	8008382 <__ieee754_atan2+0x42>
 8008492:	bf00      	nop
 8008494:	f3af 8000 	nop.w
 8008498:	33145c07 	.word	0x33145c07
 800849c:	3ca1a626 	.word	0x3ca1a626
 80084a0:	54442d18 	.word	0x54442d18
 80084a4:	400921fb 	.word	0x400921fb
 80084a8:	54442d18 	.word	0x54442d18
 80084ac:	3ff921fb 	.word	0x3ff921fb
 80084b0:	54442d18 	.word	0x54442d18
 80084b4:	3fe921fb 	.word	0x3fe921fb
 80084b8:	0800a8d8 	.word	0x0800a8d8
 80084bc:	0800a8f0 	.word	0x0800a8f0
 80084c0:	54442d18 	.word	0x54442d18
 80084c4:	c00921fb 	.word	0xc00921fb
 80084c8:	54442d18 	.word	0x54442d18
 80084cc:	bff921fb 	.word	0xbff921fb
 80084d0:	7ff00000 	.word	0x7ff00000
 80084d4:	00000000 	.word	0x00000000

080084d8 <__ieee754_pow>:
 80084d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	ed2d 8b06 	vpush	{d8-d10}
 80084e0:	b089      	sub	sp, #36	; 0x24
 80084e2:	ed8d 1b00 	vstr	d1, [sp]
 80084e6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80084ea:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80084ee:	ea58 0102 	orrs.w	r1, r8, r2
 80084f2:	ec57 6b10 	vmov	r6, r7, d0
 80084f6:	d115      	bne.n	8008524 <__ieee754_pow+0x4c>
 80084f8:	19b3      	adds	r3, r6, r6
 80084fa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80084fe:	4152      	adcs	r2, r2
 8008500:	4299      	cmp	r1, r3
 8008502:	4b89      	ldr	r3, [pc, #548]	; (8008728 <__ieee754_pow+0x250>)
 8008504:	4193      	sbcs	r3, r2
 8008506:	f080 84d2 	bcs.w	8008eae <__ieee754_pow+0x9d6>
 800850a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800850e:	4630      	mov	r0, r6
 8008510:	4639      	mov	r1, r7
 8008512:	f7f7 fec3 	bl	800029c <__adddf3>
 8008516:	ec41 0b10 	vmov	d0, r0, r1
 800851a:	b009      	add	sp, #36	; 0x24
 800851c:	ecbd 8b06 	vpop	{d8-d10}
 8008520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008524:	4b81      	ldr	r3, [pc, #516]	; (800872c <__ieee754_pow+0x254>)
 8008526:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800852a:	429c      	cmp	r4, r3
 800852c:	ee10 aa10 	vmov	sl, s0
 8008530:	463d      	mov	r5, r7
 8008532:	dc06      	bgt.n	8008542 <__ieee754_pow+0x6a>
 8008534:	d101      	bne.n	800853a <__ieee754_pow+0x62>
 8008536:	2e00      	cmp	r6, #0
 8008538:	d1e7      	bne.n	800850a <__ieee754_pow+0x32>
 800853a:	4598      	cmp	r8, r3
 800853c:	dc01      	bgt.n	8008542 <__ieee754_pow+0x6a>
 800853e:	d10f      	bne.n	8008560 <__ieee754_pow+0x88>
 8008540:	b172      	cbz	r2, 8008560 <__ieee754_pow+0x88>
 8008542:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008546:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800854a:	ea55 050a 	orrs.w	r5, r5, sl
 800854e:	d1dc      	bne.n	800850a <__ieee754_pow+0x32>
 8008550:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008554:	18db      	adds	r3, r3, r3
 8008556:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800855a:	4152      	adcs	r2, r2
 800855c:	429d      	cmp	r5, r3
 800855e:	e7d0      	b.n	8008502 <__ieee754_pow+0x2a>
 8008560:	2d00      	cmp	r5, #0
 8008562:	da3b      	bge.n	80085dc <__ieee754_pow+0x104>
 8008564:	4b72      	ldr	r3, [pc, #456]	; (8008730 <__ieee754_pow+0x258>)
 8008566:	4598      	cmp	r8, r3
 8008568:	dc51      	bgt.n	800860e <__ieee754_pow+0x136>
 800856a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800856e:	4598      	cmp	r8, r3
 8008570:	f340 84ac 	ble.w	8008ecc <__ieee754_pow+0x9f4>
 8008574:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008578:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800857c:	2b14      	cmp	r3, #20
 800857e:	dd0f      	ble.n	80085a0 <__ieee754_pow+0xc8>
 8008580:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008584:	fa22 f103 	lsr.w	r1, r2, r3
 8008588:	fa01 f303 	lsl.w	r3, r1, r3
 800858c:	4293      	cmp	r3, r2
 800858e:	f040 849d 	bne.w	8008ecc <__ieee754_pow+0x9f4>
 8008592:	f001 0101 	and.w	r1, r1, #1
 8008596:	f1c1 0302 	rsb	r3, r1, #2
 800859a:	9304      	str	r3, [sp, #16]
 800859c:	b182      	cbz	r2, 80085c0 <__ieee754_pow+0xe8>
 800859e:	e05f      	b.n	8008660 <__ieee754_pow+0x188>
 80085a0:	2a00      	cmp	r2, #0
 80085a2:	d15b      	bne.n	800865c <__ieee754_pow+0x184>
 80085a4:	f1c3 0314 	rsb	r3, r3, #20
 80085a8:	fa48 f103 	asr.w	r1, r8, r3
 80085ac:	fa01 f303 	lsl.w	r3, r1, r3
 80085b0:	4543      	cmp	r3, r8
 80085b2:	f040 8488 	bne.w	8008ec6 <__ieee754_pow+0x9ee>
 80085b6:	f001 0101 	and.w	r1, r1, #1
 80085ba:	f1c1 0302 	rsb	r3, r1, #2
 80085be:	9304      	str	r3, [sp, #16]
 80085c0:	4b5c      	ldr	r3, [pc, #368]	; (8008734 <__ieee754_pow+0x25c>)
 80085c2:	4598      	cmp	r8, r3
 80085c4:	d132      	bne.n	800862c <__ieee754_pow+0x154>
 80085c6:	f1b9 0f00 	cmp.w	r9, #0
 80085ca:	f280 8478 	bge.w	8008ebe <__ieee754_pow+0x9e6>
 80085ce:	4959      	ldr	r1, [pc, #356]	; (8008734 <__ieee754_pow+0x25c>)
 80085d0:	4632      	mov	r2, r6
 80085d2:	463b      	mov	r3, r7
 80085d4:	2000      	movs	r0, #0
 80085d6:	f7f8 f941 	bl	800085c <__aeabi_ddiv>
 80085da:	e79c      	b.n	8008516 <__ieee754_pow+0x3e>
 80085dc:	2300      	movs	r3, #0
 80085de:	9304      	str	r3, [sp, #16]
 80085e0:	2a00      	cmp	r2, #0
 80085e2:	d13d      	bne.n	8008660 <__ieee754_pow+0x188>
 80085e4:	4b51      	ldr	r3, [pc, #324]	; (800872c <__ieee754_pow+0x254>)
 80085e6:	4598      	cmp	r8, r3
 80085e8:	d1ea      	bne.n	80085c0 <__ieee754_pow+0xe8>
 80085ea:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80085ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80085f2:	ea53 030a 	orrs.w	r3, r3, sl
 80085f6:	f000 845a 	beq.w	8008eae <__ieee754_pow+0x9d6>
 80085fa:	4b4f      	ldr	r3, [pc, #316]	; (8008738 <__ieee754_pow+0x260>)
 80085fc:	429c      	cmp	r4, r3
 80085fe:	dd08      	ble.n	8008612 <__ieee754_pow+0x13a>
 8008600:	f1b9 0f00 	cmp.w	r9, #0
 8008604:	f2c0 8457 	blt.w	8008eb6 <__ieee754_pow+0x9de>
 8008608:	e9dd 0100 	ldrd	r0, r1, [sp]
 800860c:	e783      	b.n	8008516 <__ieee754_pow+0x3e>
 800860e:	2302      	movs	r3, #2
 8008610:	e7e5      	b.n	80085de <__ieee754_pow+0x106>
 8008612:	f1b9 0f00 	cmp.w	r9, #0
 8008616:	f04f 0000 	mov.w	r0, #0
 800861a:	f04f 0100 	mov.w	r1, #0
 800861e:	f6bf af7a 	bge.w	8008516 <__ieee754_pow+0x3e>
 8008622:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008626:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800862a:	e774      	b.n	8008516 <__ieee754_pow+0x3e>
 800862c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008630:	d106      	bne.n	8008640 <__ieee754_pow+0x168>
 8008632:	4632      	mov	r2, r6
 8008634:	463b      	mov	r3, r7
 8008636:	4630      	mov	r0, r6
 8008638:	4639      	mov	r1, r7
 800863a:	f7f7 ffe5 	bl	8000608 <__aeabi_dmul>
 800863e:	e76a      	b.n	8008516 <__ieee754_pow+0x3e>
 8008640:	4b3e      	ldr	r3, [pc, #248]	; (800873c <__ieee754_pow+0x264>)
 8008642:	4599      	cmp	r9, r3
 8008644:	d10c      	bne.n	8008660 <__ieee754_pow+0x188>
 8008646:	2d00      	cmp	r5, #0
 8008648:	db0a      	blt.n	8008660 <__ieee754_pow+0x188>
 800864a:	ec47 6b10 	vmov	d0, r6, r7
 800864e:	b009      	add	sp, #36	; 0x24
 8008650:	ecbd 8b06 	vpop	{d8-d10}
 8008654:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008658:	f000 be7a 	b.w	8009350 <__ieee754_sqrt>
 800865c:	2300      	movs	r3, #0
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	ec47 6b10 	vmov	d0, r6, r7
 8008664:	f001 fdd0 	bl	800a208 <fabs>
 8008668:	ec51 0b10 	vmov	r0, r1, d0
 800866c:	f1ba 0f00 	cmp.w	sl, #0
 8008670:	d129      	bne.n	80086c6 <__ieee754_pow+0x1ee>
 8008672:	b124      	cbz	r4, 800867e <__ieee754_pow+0x1a6>
 8008674:	4b2f      	ldr	r3, [pc, #188]	; (8008734 <__ieee754_pow+0x25c>)
 8008676:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800867a:	429a      	cmp	r2, r3
 800867c:	d123      	bne.n	80086c6 <__ieee754_pow+0x1ee>
 800867e:	f1b9 0f00 	cmp.w	r9, #0
 8008682:	da05      	bge.n	8008690 <__ieee754_pow+0x1b8>
 8008684:	4602      	mov	r2, r0
 8008686:	460b      	mov	r3, r1
 8008688:	2000      	movs	r0, #0
 800868a:	492a      	ldr	r1, [pc, #168]	; (8008734 <__ieee754_pow+0x25c>)
 800868c:	f7f8 f8e6 	bl	800085c <__aeabi_ddiv>
 8008690:	2d00      	cmp	r5, #0
 8008692:	f6bf af40 	bge.w	8008516 <__ieee754_pow+0x3e>
 8008696:	9b04      	ldr	r3, [sp, #16]
 8008698:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800869c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80086a0:	4323      	orrs	r3, r4
 80086a2:	d108      	bne.n	80086b6 <__ieee754_pow+0x1de>
 80086a4:	4602      	mov	r2, r0
 80086a6:	460b      	mov	r3, r1
 80086a8:	4610      	mov	r0, r2
 80086aa:	4619      	mov	r1, r3
 80086ac:	f7f7 fdf4 	bl	8000298 <__aeabi_dsub>
 80086b0:	4602      	mov	r2, r0
 80086b2:	460b      	mov	r3, r1
 80086b4:	e78f      	b.n	80085d6 <__ieee754_pow+0xfe>
 80086b6:	9b04      	ldr	r3, [sp, #16]
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	f47f af2c 	bne.w	8008516 <__ieee754_pow+0x3e>
 80086be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80086c2:	4619      	mov	r1, r3
 80086c4:	e727      	b.n	8008516 <__ieee754_pow+0x3e>
 80086c6:	0feb      	lsrs	r3, r5, #31
 80086c8:	3b01      	subs	r3, #1
 80086ca:	9306      	str	r3, [sp, #24]
 80086cc:	9a06      	ldr	r2, [sp, #24]
 80086ce:	9b04      	ldr	r3, [sp, #16]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	d102      	bne.n	80086da <__ieee754_pow+0x202>
 80086d4:	4632      	mov	r2, r6
 80086d6:	463b      	mov	r3, r7
 80086d8:	e7e6      	b.n	80086a8 <__ieee754_pow+0x1d0>
 80086da:	4b19      	ldr	r3, [pc, #100]	; (8008740 <__ieee754_pow+0x268>)
 80086dc:	4598      	cmp	r8, r3
 80086de:	f340 80fb 	ble.w	80088d8 <__ieee754_pow+0x400>
 80086e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80086e6:	4598      	cmp	r8, r3
 80086e8:	4b13      	ldr	r3, [pc, #76]	; (8008738 <__ieee754_pow+0x260>)
 80086ea:	dd0c      	ble.n	8008706 <__ieee754_pow+0x22e>
 80086ec:	429c      	cmp	r4, r3
 80086ee:	dc0f      	bgt.n	8008710 <__ieee754_pow+0x238>
 80086f0:	f1b9 0f00 	cmp.w	r9, #0
 80086f4:	da0f      	bge.n	8008716 <__ieee754_pow+0x23e>
 80086f6:	2000      	movs	r0, #0
 80086f8:	b009      	add	sp, #36	; 0x24
 80086fa:	ecbd 8b06 	vpop	{d8-d10}
 80086fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008702:	f001 bbd6 	b.w	8009eb2 <__math_oflow>
 8008706:	429c      	cmp	r4, r3
 8008708:	dbf2      	blt.n	80086f0 <__ieee754_pow+0x218>
 800870a:	4b0a      	ldr	r3, [pc, #40]	; (8008734 <__ieee754_pow+0x25c>)
 800870c:	429c      	cmp	r4, r3
 800870e:	dd19      	ble.n	8008744 <__ieee754_pow+0x26c>
 8008710:	f1b9 0f00 	cmp.w	r9, #0
 8008714:	dcef      	bgt.n	80086f6 <__ieee754_pow+0x21e>
 8008716:	2000      	movs	r0, #0
 8008718:	b009      	add	sp, #36	; 0x24
 800871a:	ecbd 8b06 	vpop	{d8-d10}
 800871e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008722:	f001 bbbd 	b.w	8009ea0 <__math_uflow>
 8008726:	bf00      	nop
 8008728:	fff00000 	.word	0xfff00000
 800872c:	7ff00000 	.word	0x7ff00000
 8008730:	433fffff 	.word	0x433fffff
 8008734:	3ff00000 	.word	0x3ff00000
 8008738:	3fefffff 	.word	0x3fefffff
 800873c:	3fe00000 	.word	0x3fe00000
 8008740:	41e00000 	.word	0x41e00000
 8008744:	4b60      	ldr	r3, [pc, #384]	; (80088c8 <__ieee754_pow+0x3f0>)
 8008746:	2200      	movs	r2, #0
 8008748:	f7f7 fda6 	bl	8000298 <__aeabi_dsub>
 800874c:	a354      	add	r3, pc, #336	; (adr r3, 80088a0 <__ieee754_pow+0x3c8>)
 800874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008752:	4604      	mov	r4, r0
 8008754:	460d      	mov	r5, r1
 8008756:	f7f7 ff57 	bl	8000608 <__aeabi_dmul>
 800875a:	a353      	add	r3, pc, #332	; (adr r3, 80088a8 <__ieee754_pow+0x3d0>)
 800875c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008760:	4606      	mov	r6, r0
 8008762:	460f      	mov	r7, r1
 8008764:	4620      	mov	r0, r4
 8008766:	4629      	mov	r1, r5
 8008768:	f7f7 ff4e 	bl	8000608 <__aeabi_dmul>
 800876c:	4b57      	ldr	r3, [pc, #348]	; (80088cc <__ieee754_pow+0x3f4>)
 800876e:	4682      	mov	sl, r0
 8008770:	468b      	mov	fp, r1
 8008772:	2200      	movs	r2, #0
 8008774:	4620      	mov	r0, r4
 8008776:	4629      	mov	r1, r5
 8008778:	f7f7 ff46 	bl	8000608 <__aeabi_dmul>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	a14b      	add	r1, pc, #300	; (adr r1, 80088b0 <__ieee754_pow+0x3d8>)
 8008782:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008786:	f7f7 fd87 	bl	8000298 <__aeabi_dsub>
 800878a:	4622      	mov	r2, r4
 800878c:	462b      	mov	r3, r5
 800878e:	f7f7 ff3b 	bl	8000608 <__aeabi_dmul>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	2000      	movs	r0, #0
 8008798:	494d      	ldr	r1, [pc, #308]	; (80088d0 <__ieee754_pow+0x3f8>)
 800879a:	f7f7 fd7d 	bl	8000298 <__aeabi_dsub>
 800879e:	4622      	mov	r2, r4
 80087a0:	4680      	mov	r8, r0
 80087a2:	4689      	mov	r9, r1
 80087a4:	462b      	mov	r3, r5
 80087a6:	4620      	mov	r0, r4
 80087a8:	4629      	mov	r1, r5
 80087aa:	f7f7 ff2d 	bl	8000608 <__aeabi_dmul>
 80087ae:	4602      	mov	r2, r0
 80087b0:	460b      	mov	r3, r1
 80087b2:	4640      	mov	r0, r8
 80087b4:	4649      	mov	r1, r9
 80087b6:	f7f7 ff27 	bl	8000608 <__aeabi_dmul>
 80087ba:	a33f      	add	r3, pc, #252	; (adr r3, 80088b8 <__ieee754_pow+0x3e0>)
 80087bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c0:	f7f7 ff22 	bl	8000608 <__aeabi_dmul>
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	4650      	mov	r0, sl
 80087ca:	4659      	mov	r1, fp
 80087cc:	f7f7 fd64 	bl	8000298 <__aeabi_dsub>
 80087d0:	4602      	mov	r2, r0
 80087d2:	460b      	mov	r3, r1
 80087d4:	4680      	mov	r8, r0
 80087d6:	4689      	mov	r9, r1
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	f7f7 fd5e 	bl	800029c <__adddf3>
 80087e0:	2000      	movs	r0, #0
 80087e2:	4632      	mov	r2, r6
 80087e4:	463b      	mov	r3, r7
 80087e6:	4604      	mov	r4, r0
 80087e8:	460d      	mov	r5, r1
 80087ea:	f7f7 fd55 	bl	8000298 <__aeabi_dsub>
 80087ee:	4602      	mov	r2, r0
 80087f0:	460b      	mov	r3, r1
 80087f2:	4640      	mov	r0, r8
 80087f4:	4649      	mov	r1, r9
 80087f6:	f7f7 fd4f 	bl	8000298 <__aeabi_dsub>
 80087fa:	9b04      	ldr	r3, [sp, #16]
 80087fc:	9a06      	ldr	r2, [sp, #24]
 80087fe:	3b01      	subs	r3, #1
 8008800:	4313      	orrs	r3, r2
 8008802:	4682      	mov	sl, r0
 8008804:	468b      	mov	fp, r1
 8008806:	f040 81e7 	bne.w	8008bd8 <__ieee754_pow+0x700>
 800880a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80088c0 <__ieee754_pow+0x3e8>
 800880e:	eeb0 8a47 	vmov.f32	s16, s14
 8008812:	eef0 8a67 	vmov.f32	s17, s15
 8008816:	e9dd 6700 	ldrd	r6, r7, [sp]
 800881a:	2600      	movs	r6, #0
 800881c:	4632      	mov	r2, r6
 800881e:	463b      	mov	r3, r7
 8008820:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008824:	f7f7 fd38 	bl	8000298 <__aeabi_dsub>
 8008828:	4622      	mov	r2, r4
 800882a:	462b      	mov	r3, r5
 800882c:	f7f7 feec 	bl	8000608 <__aeabi_dmul>
 8008830:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008834:	4680      	mov	r8, r0
 8008836:	4689      	mov	r9, r1
 8008838:	4650      	mov	r0, sl
 800883a:	4659      	mov	r1, fp
 800883c:	f7f7 fee4 	bl	8000608 <__aeabi_dmul>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4640      	mov	r0, r8
 8008846:	4649      	mov	r1, r9
 8008848:	f7f7 fd28 	bl	800029c <__adddf3>
 800884c:	4632      	mov	r2, r6
 800884e:	463b      	mov	r3, r7
 8008850:	4680      	mov	r8, r0
 8008852:	4689      	mov	r9, r1
 8008854:	4620      	mov	r0, r4
 8008856:	4629      	mov	r1, r5
 8008858:	f7f7 fed6 	bl	8000608 <__aeabi_dmul>
 800885c:	460b      	mov	r3, r1
 800885e:	4604      	mov	r4, r0
 8008860:	460d      	mov	r5, r1
 8008862:	4602      	mov	r2, r0
 8008864:	4649      	mov	r1, r9
 8008866:	4640      	mov	r0, r8
 8008868:	f7f7 fd18 	bl	800029c <__adddf3>
 800886c:	4b19      	ldr	r3, [pc, #100]	; (80088d4 <__ieee754_pow+0x3fc>)
 800886e:	4299      	cmp	r1, r3
 8008870:	ec45 4b19 	vmov	d9, r4, r5
 8008874:	4606      	mov	r6, r0
 8008876:	460f      	mov	r7, r1
 8008878:	468b      	mov	fp, r1
 800887a:	f340 82f1 	ble.w	8008e60 <__ieee754_pow+0x988>
 800887e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008882:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008886:	4303      	orrs	r3, r0
 8008888:	f000 81e4 	beq.w	8008c54 <__ieee754_pow+0x77c>
 800888c:	ec51 0b18 	vmov	r0, r1, d8
 8008890:	2200      	movs	r2, #0
 8008892:	2300      	movs	r3, #0
 8008894:	f7f8 f92a 	bl	8000aec <__aeabi_dcmplt>
 8008898:	3800      	subs	r0, #0
 800889a:	bf18      	it	ne
 800889c:	2001      	movne	r0, #1
 800889e:	e72b      	b.n	80086f8 <__ieee754_pow+0x220>
 80088a0:	60000000 	.word	0x60000000
 80088a4:	3ff71547 	.word	0x3ff71547
 80088a8:	f85ddf44 	.word	0xf85ddf44
 80088ac:	3e54ae0b 	.word	0x3e54ae0b
 80088b0:	55555555 	.word	0x55555555
 80088b4:	3fd55555 	.word	0x3fd55555
 80088b8:	652b82fe 	.word	0x652b82fe
 80088bc:	3ff71547 	.word	0x3ff71547
 80088c0:	00000000 	.word	0x00000000
 80088c4:	bff00000 	.word	0xbff00000
 80088c8:	3ff00000 	.word	0x3ff00000
 80088cc:	3fd00000 	.word	0x3fd00000
 80088d0:	3fe00000 	.word	0x3fe00000
 80088d4:	408fffff 	.word	0x408fffff
 80088d8:	4bd5      	ldr	r3, [pc, #852]	; (8008c30 <__ieee754_pow+0x758>)
 80088da:	402b      	ands	r3, r5
 80088dc:	2200      	movs	r2, #0
 80088de:	b92b      	cbnz	r3, 80088ec <__ieee754_pow+0x414>
 80088e0:	4bd4      	ldr	r3, [pc, #848]	; (8008c34 <__ieee754_pow+0x75c>)
 80088e2:	f7f7 fe91 	bl	8000608 <__aeabi_dmul>
 80088e6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80088ea:	460c      	mov	r4, r1
 80088ec:	1523      	asrs	r3, r4, #20
 80088ee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80088f2:	4413      	add	r3, r2
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	4bd0      	ldr	r3, [pc, #832]	; (8008c38 <__ieee754_pow+0x760>)
 80088f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80088fc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008900:	429c      	cmp	r4, r3
 8008902:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008906:	dd08      	ble.n	800891a <__ieee754_pow+0x442>
 8008908:	4bcc      	ldr	r3, [pc, #816]	; (8008c3c <__ieee754_pow+0x764>)
 800890a:	429c      	cmp	r4, r3
 800890c:	f340 8162 	ble.w	8008bd4 <__ieee754_pow+0x6fc>
 8008910:	9b05      	ldr	r3, [sp, #20]
 8008912:	3301      	adds	r3, #1
 8008914:	9305      	str	r3, [sp, #20]
 8008916:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800891a:	2400      	movs	r4, #0
 800891c:	00e3      	lsls	r3, r4, #3
 800891e:	9307      	str	r3, [sp, #28]
 8008920:	4bc7      	ldr	r3, [pc, #796]	; (8008c40 <__ieee754_pow+0x768>)
 8008922:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008926:	ed93 7b00 	vldr	d7, [r3]
 800892a:	4629      	mov	r1, r5
 800892c:	ec53 2b17 	vmov	r2, r3, d7
 8008930:	eeb0 9a47 	vmov.f32	s18, s14
 8008934:	eef0 9a67 	vmov.f32	s19, s15
 8008938:	4682      	mov	sl, r0
 800893a:	f7f7 fcad 	bl	8000298 <__aeabi_dsub>
 800893e:	4652      	mov	r2, sl
 8008940:	4606      	mov	r6, r0
 8008942:	460f      	mov	r7, r1
 8008944:	462b      	mov	r3, r5
 8008946:	ec51 0b19 	vmov	r0, r1, d9
 800894a:	f7f7 fca7 	bl	800029c <__adddf3>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	2000      	movs	r0, #0
 8008954:	49bb      	ldr	r1, [pc, #748]	; (8008c44 <__ieee754_pow+0x76c>)
 8008956:	f7f7 ff81 	bl	800085c <__aeabi_ddiv>
 800895a:	ec41 0b1a 	vmov	d10, r0, r1
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4630      	mov	r0, r6
 8008964:	4639      	mov	r1, r7
 8008966:	f7f7 fe4f 	bl	8000608 <__aeabi_dmul>
 800896a:	2300      	movs	r3, #0
 800896c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008970:	9302      	str	r3, [sp, #8]
 8008972:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008976:	46ab      	mov	fp, r5
 8008978:	106d      	asrs	r5, r5, #1
 800897a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800897e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008982:	ec41 0b18 	vmov	d8, r0, r1
 8008986:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800898a:	2200      	movs	r2, #0
 800898c:	4640      	mov	r0, r8
 800898e:	4649      	mov	r1, r9
 8008990:	4614      	mov	r4, r2
 8008992:	461d      	mov	r5, r3
 8008994:	f7f7 fe38 	bl	8000608 <__aeabi_dmul>
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	4630      	mov	r0, r6
 800899e:	4639      	mov	r1, r7
 80089a0:	f7f7 fc7a 	bl	8000298 <__aeabi_dsub>
 80089a4:	ec53 2b19 	vmov	r2, r3, d9
 80089a8:	4606      	mov	r6, r0
 80089aa:	460f      	mov	r7, r1
 80089ac:	4620      	mov	r0, r4
 80089ae:	4629      	mov	r1, r5
 80089b0:	f7f7 fc72 	bl	8000298 <__aeabi_dsub>
 80089b4:	4602      	mov	r2, r0
 80089b6:	460b      	mov	r3, r1
 80089b8:	4650      	mov	r0, sl
 80089ba:	4659      	mov	r1, fp
 80089bc:	f7f7 fc6c 	bl	8000298 <__aeabi_dsub>
 80089c0:	4642      	mov	r2, r8
 80089c2:	464b      	mov	r3, r9
 80089c4:	f7f7 fe20 	bl	8000608 <__aeabi_dmul>
 80089c8:	4602      	mov	r2, r0
 80089ca:	460b      	mov	r3, r1
 80089cc:	4630      	mov	r0, r6
 80089ce:	4639      	mov	r1, r7
 80089d0:	f7f7 fc62 	bl	8000298 <__aeabi_dsub>
 80089d4:	ec53 2b1a 	vmov	r2, r3, d10
 80089d8:	f7f7 fe16 	bl	8000608 <__aeabi_dmul>
 80089dc:	ec53 2b18 	vmov	r2, r3, d8
 80089e0:	ec41 0b19 	vmov	d9, r0, r1
 80089e4:	ec51 0b18 	vmov	r0, r1, d8
 80089e8:	f7f7 fe0e 	bl	8000608 <__aeabi_dmul>
 80089ec:	a37c      	add	r3, pc, #496	; (adr r3, 8008be0 <__ieee754_pow+0x708>)
 80089ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f2:	4604      	mov	r4, r0
 80089f4:	460d      	mov	r5, r1
 80089f6:	f7f7 fe07 	bl	8000608 <__aeabi_dmul>
 80089fa:	a37b      	add	r3, pc, #492	; (adr r3, 8008be8 <__ieee754_pow+0x710>)
 80089fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a00:	f7f7 fc4c 	bl	800029c <__adddf3>
 8008a04:	4622      	mov	r2, r4
 8008a06:	462b      	mov	r3, r5
 8008a08:	f7f7 fdfe 	bl	8000608 <__aeabi_dmul>
 8008a0c:	a378      	add	r3, pc, #480	; (adr r3, 8008bf0 <__ieee754_pow+0x718>)
 8008a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a12:	f7f7 fc43 	bl	800029c <__adddf3>
 8008a16:	4622      	mov	r2, r4
 8008a18:	462b      	mov	r3, r5
 8008a1a:	f7f7 fdf5 	bl	8000608 <__aeabi_dmul>
 8008a1e:	a376      	add	r3, pc, #472	; (adr r3, 8008bf8 <__ieee754_pow+0x720>)
 8008a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a24:	f7f7 fc3a 	bl	800029c <__adddf3>
 8008a28:	4622      	mov	r2, r4
 8008a2a:	462b      	mov	r3, r5
 8008a2c:	f7f7 fdec 	bl	8000608 <__aeabi_dmul>
 8008a30:	a373      	add	r3, pc, #460	; (adr r3, 8008c00 <__ieee754_pow+0x728>)
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	f7f7 fc31 	bl	800029c <__adddf3>
 8008a3a:	4622      	mov	r2, r4
 8008a3c:	462b      	mov	r3, r5
 8008a3e:	f7f7 fde3 	bl	8000608 <__aeabi_dmul>
 8008a42:	a371      	add	r3, pc, #452	; (adr r3, 8008c08 <__ieee754_pow+0x730>)
 8008a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a48:	f7f7 fc28 	bl	800029c <__adddf3>
 8008a4c:	4622      	mov	r2, r4
 8008a4e:	4606      	mov	r6, r0
 8008a50:	460f      	mov	r7, r1
 8008a52:	462b      	mov	r3, r5
 8008a54:	4620      	mov	r0, r4
 8008a56:	4629      	mov	r1, r5
 8008a58:	f7f7 fdd6 	bl	8000608 <__aeabi_dmul>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4630      	mov	r0, r6
 8008a62:	4639      	mov	r1, r7
 8008a64:	f7f7 fdd0 	bl	8000608 <__aeabi_dmul>
 8008a68:	4642      	mov	r2, r8
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	460d      	mov	r5, r1
 8008a6e:	464b      	mov	r3, r9
 8008a70:	ec51 0b18 	vmov	r0, r1, d8
 8008a74:	f7f7 fc12 	bl	800029c <__adddf3>
 8008a78:	ec53 2b19 	vmov	r2, r3, d9
 8008a7c:	f7f7 fdc4 	bl	8000608 <__aeabi_dmul>
 8008a80:	4622      	mov	r2, r4
 8008a82:	462b      	mov	r3, r5
 8008a84:	f7f7 fc0a 	bl	800029c <__adddf3>
 8008a88:	4642      	mov	r2, r8
 8008a8a:	4682      	mov	sl, r0
 8008a8c:	468b      	mov	fp, r1
 8008a8e:	464b      	mov	r3, r9
 8008a90:	4640      	mov	r0, r8
 8008a92:	4649      	mov	r1, r9
 8008a94:	f7f7 fdb8 	bl	8000608 <__aeabi_dmul>
 8008a98:	4b6b      	ldr	r3, [pc, #428]	; (8008c48 <__ieee754_pow+0x770>)
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	460f      	mov	r7, r1
 8008aa0:	f7f7 fbfc 	bl	800029c <__adddf3>
 8008aa4:	4652      	mov	r2, sl
 8008aa6:	465b      	mov	r3, fp
 8008aa8:	f7f7 fbf8 	bl	800029c <__adddf3>
 8008aac:	2000      	movs	r0, #0
 8008aae:	4604      	mov	r4, r0
 8008ab0:	460d      	mov	r5, r1
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	4649      	mov	r1, r9
 8008aba:	f7f7 fda5 	bl	8000608 <__aeabi_dmul>
 8008abe:	4b62      	ldr	r3, [pc, #392]	; (8008c48 <__ieee754_pow+0x770>)
 8008ac0:	4680      	mov	r8, r0
 8008ac2:	4689      	mov	r9, r1
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	4629      	mov	r1, r5
 8008aca:	f7f7 fbe5 	bl	8000298 <__aeabi_dsub>
 8008ace:	4632      	mov	r2, r6
 8008ad0:	463b      	mov	r3, r7
 8008ad2:	f7f7 fbe1 	bl	8000298 <__aeabi_dsub>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4650      	mov	r0, sl
 8008adc:	4659      	mov	r1, fp
 8008ade:	f7f7 fbdb 	bl	8000298 <__aeabi_dsub>
 8008ae2:	ec53 2b18 	vmov	r2, r3, d8
 8008ae6:	f7f7 fd8f 	bl	8000608 <__aeabi_dmul>
 8008aea:	4622      	mov	r2, r4
 8008aec:	4606      	mov	r6, r0
 8008aee:	460f      	mov	r7, r1
 8008af0:	462b      	mov	r3, r5
 8008af2:	ec51 0b19 	vmov	r0, r1, d9
 8008af6:	f7f7 fd87 	bl	8000608 <__aeabi_dmul>
 8008afa:	4602      	mov	r2, r0
 8008afc:	460b      	mov	r3, r1
 8008afe:	4630      	mov	r0, r6
 8008b00:	4639      	mov	r1, r7
 8008b02:	f7f7 fbcb 	bl	800029c <__adddf3>
 8008b06:	4606      	mov	r6, r0
 8008b08:	460f      	mov	r7, r1
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	4640      	mov	r0, r8
 8008b10:	4649      	mov	r1, r9
 8008b12:	f7f7 fbc3 	bl	800029c <__adddf3>
 8008b16:	a33e      	add	r3, pc, #248	; (adr r3, 8008c10 <__ieee754_pow+0x738>)
 8008b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	4604      	mov	r4, r0
 8008b20:	460d      	mov	r5, r1
 8008b22:	f7f7 fd71 	bl	8000608 <__aeabi_dmul>
 8008b26:	4642      	mov	r2, r8
 8008b28:	ec41 0b18 	vmov	d8, r0, r1
 8008b2c:	464b      	mov	r3, r9
 8008b2e:	4620      	mov	r0, r4
 8008b30:	4629      	mov	r1, r5
 8008b32:	f7f7 fbb1 	bl	8000298 <__aeabi_dsub>
 8008b36:	4602      	mov	r2, r0
 8008b38:	460b      	mov	r3, r1
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	4639      	mov	r1, r7
 8008b3e:	f7f7 fbab 	bl	8000298 <__aeabi_dsub>
 8008b42:	a335      	add	r3, pc, #212	; (adr r3, 8008c18 <__ieee754_pow+0x740>)
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f7f7 fd5e 	bl	8000608 <__aeabi_dmul>
 8008b4c:	a334      	add	r3, pc, #208	; (adr r3, 8008c20 <__ieee754_pow+0x748>)
 8008b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b52:	4606      	mov	r6, r0
 8008b54:	460f      	mov	r7, r1
 8008b56:	4620      	mov	r0, r4
 8008b58:	4629      	mov	r1, r5
 8008b5a:	f7f7 fd55 	bl	8000608 <__aeabi_dmul>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	460b      	mov	r3, r1
 8008b62:	4630      	mov	r0, r6
 8008b64:	4639      	mov	r1, r7
 8008b66:	f7f7 fb99 	bl	800029c <__adddf3>
 8008b6a:	9a07      	ldr	r2, [sp, #28]
 8008b6c:	4b37      	ldr	r3, [pc, #220]	; (8008c4c <__ieee754_pow+0x774>)
 8008b6e:	4413      	add	r3, r2
 8008b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b74:	f7f7 fb92 	bl	800029c <__adddf3>
 8008b78:	4682      	mov	sl, r0
 8008b7a:	9805      	ldr	r0, [sp, #20]
 8008b7c:	468b      	mov	fp, r1
 8008b7e:	f7f7 fcd9 	bl	8000534 <__aeabi_i2d>
 8008b82:	9a07      	ldr	r2, [sp, #28]
 8008b84:	4b32      	ldr	r3, [pc, #200]	; (8008c50 <__ieee754_pow+0x778>)
 8008b86:	4413      	add	r3, r2
 8008b88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b8c:	4606      	mov	r6, r0
 8008b8e:	460f      	mov	r7, r1
 8008b90:	4652      	mov	r2, sl
 8008b92:	465b      	mov	r3, fp
 8008b94:	ec51 0b18 	vmov	r0, r1, d8
 8008b98:	f7f7 fb80 	bl	800029c <__adddf3>
 8008b9c:	4642      	mov	r2, r8
 8008b9e:	464b      	mov	r3, r9
 8008ba0:	f7f7 fb7c 	bl	800029c <__adddf3>
 8008ba4:	4632      	mov	r2, r6
 8008ba6:	463b      	mov	r3, r7
 8008ba8:	f7f7 fb78 	bl	800029c <__adddf3>
 8008bac:	2000      	movs	r0, #0
 8008bae:	4632      	mov	r2, r6
 8008bb0:	463b      	mov	r3, r7
 8008bb2:	4604      	mov	r4, r0
 8008bb4:	460d      	mov	r5, r1
 8008bb6:	f7f7 fb6f 	bl	8000298 <__aeabi_dsub>
 8008bba:	4642      	mov	r2, r8
 8008bbc:	464b      	mov	r3, r9
 8008bbe:	f7f7 fb6b 	bl	8000298 <__aeabi_dsub>
 8008bc2:	ec53 2b18 	vmov	r2, r3, d8
 8008bc6:	f7f7 fb67 	bl	8000298 <__aeabi_dsub>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	460b      	mov	r3, r1
 8008bce:	4650      	mov	r0, sl
 8008bd0:	4659      	mov	r1, fp
 8008bd2:	e610      	b.n	80087f6 <__ieee754_pow+0x31e>
 8008bd4:	2401      	movs	r4, #1
 8008bd6:	e6a1      	b.n	800891c <__ieee754_pow+0x444>
 8008bd8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008c28 <__ieee754_pow+0x750>
 8008bdc:	e617      	b.n	800880e <__ieee754_pow+0x336>
 8008bde:	bf00      	nop
 8008be0:	4a454eef 	.word	0x4a454eef
 8008be4:	3fca7e28 	.word	0x3fca7e28
 8008be8:	93c9db65 	.word	0x93c9db65
 8008bec:	3fcd864a 	.word	0x3fcd864a
 8008bf0:	a91d4101 	.word	0xa91d4101
 8008bf4:	3fd17460 	.word	0x3fd17460
 8008bf8:	518f264d 	.word	0x518f264d
 8008bfc:	3fd55555 	.word	0x3fd55555
 8008c00:	db6fabff 	.word	0xdb6fabff
 8008c04:	3fdb6db6 	.word	0x3fdb6db6
 8008c08:	33333303 	.word	0x33333303
 8008c0c:	3fe33333 	.word	0x3fe33333
 8008c10:	e0000000 	.word	0xe0000000
 8008c14:	3feec709 	.word	0x3feec709
 8008c18:	dc3a03fd 	.word	0xdc3a03fd
 8008c1c:	3feec709 	.word	0x3feec709
 8008c20:	145b01f5 	.word	0x145b01f5
 8008c24:	be3e2fe0 	.word	0xbe3e2fe0
 8008c28:	00000000 	.word	0x00000000
 8008c2c:	3ff00000 	.word	0x3ff00000
 8008c30:	7ff00000 	.word	0x7ff00000
 8008c34:	43400000 	.word	0x43400000
 8008c38:	0003988e 	.word	0x0003988e
 8008c3c:	000bb679 	.word	0x000bb679
 8008c40:	0800a908 	.word	0x0800a908
 8008c44:	3ff00000 	.word	0x3ff00000
 8008c48:	40080000 	.word	0x40080000
 8008c4c:	0800a928 	.word	0x0800a928
 8008c50:	0800a918 	.word	0x0800a918
 8008c54:	a3b5      	add	r3, pc, #724	; (adr r3, 8008f2c <__ieee754_pow+0xa54>)
 8008c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5a:	4640      	mov	r0, r8
 8008c5c:	4649      	mov	r1, r9
 8008c5e:	f7f7 fb1d 	bl	800029c <__adddf3>
 8008c62:	4622      	mov	r2, r4
 8008c64:	ec41 0b1a 	vmov	d10, r0, r1
 8008c68:	462b      	mov	r3, r5
 8008c6a:	4630      	mov	r0, r6
 8008c6c:	4639      	mov	r1, r7
 8008c6e:	f7f7 fb13 	bl	8000298 <__aeabi_dsub>
 8008c72:	4602      	mov	r2, r0
 8008c74:	460b      	mov	r3, r1
 8008c76:	ec51 0b1a 	vmov	r0, r1, d10
 8008c7a:	f7f7 ff55 	bl	8000b28 <__aeabi_dcmpgt>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	f47f ae04 	bne.w	800888c <__ieee754_pow+0x3b4>
 8008c84:	4aa4      	ldr	r2, [pc, #656]	; (8008f18 <__ieee754_pow+0xa40>)
 8008c86:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	f340 8108 	ble.w	8008ea0 <__ieee754_pow+0x9c8>
 8008c90:	151b      	asrs	r3, r3, #20
 8008c92:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008c96:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008c9a:	fa4a f303 	asr.w	r3, sl, r3
 8008c9e:	445b      	add	r3, fp
 8008ca0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008ca4:	4e9d      	ldr	r6, [pc, #628]	; (8008f1c <__ieee754_pow+0xa44>)
 8008ca6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008caa:	4116      	asrs	r6, r2
 8008cac:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	ea23 0106 	bic.w	r1, r3, r6
 8008cb6:	f1c2 0214 	rsb	r2, r2, #20
 8008cba:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008cbe:	fa4a fa02 	asr.w	sl, sl, r2
 8008cc2:	f1bb 0f00 	cmp.w	fp, #0
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	460b      	mov	r3, r1
 8008cca:	4620      	mov	r0, r4
 8008ccc:	4629      	mov	r1, r5
 8008cce:	bfb8      	it	lt
 8008cd0:	f1ca 0a00 	rsblt	sl, sl, #0
 8008cd4:	f7f7 fae0 	bl	8000298 <__aeabi_dsub>
 8008cd8:	ec41 0b19 	vmov	d9, r0, r1
 8008cdc:	4642      	mov	r2, r8
 8008cde:	464b      	mov	r3, r9
 8008ce0:	ec51 0b19 	vmov	r0, r1, d9
 8008ce4:	f7f7 fada 	bl	800029c <__adddf3>
 8008ce8:	a37b      	add	r3, pc, #492	; (adr r3, 8008ed8 <__ieee754_pow+0xa00>)
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	2000      	movs	r0, #0
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	460d      	mov	r5, r1
 8008cf4:	f7f7 fc88 	bl	8000608 <__aeabi_dmul>
 8008cf8:	ec53 2b19 	vmov	r2, r3, d9
 8008cfc:	4606      	mov	r6, r0
 8008cfe:	460f      	mov	r7, r1
 8008d00:	4620      	mov	r0, r4
 8008d02:	4629      	mov	r1, r5
 8008d04:	f7f7 fac8 	bl	8000298 <__aeabi_dsub>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	4649      	mov	r1, r9
 8008d10:	f7f7 fac2 	bl	8000298 <__aeabi_dsub>
 8008d14:	a372      	add	r3, pc, #456	; (adr r3, 8008ee0 <__ieee754_pow+0xa08>)
 8008d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1a:	f7f7 fc75 	bl	8000608 <__aeabi_dmul>
 8008d1e:	a372      	add	r3, pc, #456	; (adr r3, 8008ee8 <__ieee754_pow+0xa10>)
 8008d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d24:	4680      	mov	r8, r0
 8008d26:	4689      	mov	r9, r1
 8008d28:	4620      	mov	r0, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	f7f7 fc6c 	bl	8000608 <__aeabi_dmul>
 8008d30:	4602      	mov	r2, r0
 8008d32:	460b      	mov	r3, r1
 8008d34:	4640      	mov	r0, r8
 8008d36:	4649      	mov	r1, r9
 8008d38:	f7f7 fab0 	bl	800029c <__adddf3>
 8008d3c:	4604      	mov	r4, r0
 8008d3e:	460d      	mov	r5, r1
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	4630      	mov	r0, r6
 8008d46:	4639      	mov	r1, r7
 8008d48:	f7f7 faa8 	bl	800029c <__adddf3>
 8008d4c:	4632      	mov	r2, r6
 8008d4e:	463b      	mov	r3, r7
 8008d50:	4680      	mov	r8, r0
 8008d52:	4689      	mov	r9, r1
 8008d54:	f7f7 faa0 	bl	8000298 <__aeabi_dsub>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	4629      	mov	r1, r5
 8008d60:	f7f7 fa9a 	bl	8000298 <__aeabi_dsub>
 8008d64:	4642      	mov	r2, r8
 8008d66:	4606      	mov	r6, r0
 8008d68:	460f      	mov	r7, r1
 8008d6a:	464b      	mov	r3, r9
 8008d6c:	4640      	mov	r0, r8
 8008d6e:	4649      	mov	r1, r9
 8008d70:	f7f7 fc4a 	bl	8000608 <__aeabi_dmul>
 8008d74:	a35e      	add	r3, pc, #376	; (adr r3, 8008ef0 <__ieee754_pow+0xa18>)
 8008d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	460d      	mov	r5, r1
 8008d7e:	f7f7 fc43 	bl	8000608 <__aeabi_dmul>
 8008d82:	a35d      	add	r3, pc, #372	; (adr r3, 8008ef8 <__ieee754_pow+0xa20>)
 8008d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d88:	f7f7 fa86 	bl	8000298 <__aeabi_dsub>
 8008d8c:	4622      	mov	r2, r4
 8008d8e:	462b      	mov	r3, r5
 8008d90:	f7f7 fc3a 	bl	8000608 <__aeabi_dmul>
 8008d94:	a35a      	add	r3, pc, #360	; (adr r3, 8008f00 <__ieee754_pow+0xa28>)
 8008d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9a:	f7f7 fa7f 	bl	800029c <__adddf3>
 8008d9e:	4622      	mov	r2, r4
 8008da0:	462b      	mov	r3, r5
 8008da2:	f7f7 fc31 	bl	8000608 <__aeabi_dmul>
 8008da6:	a358      	add	r3, pc, #352	; (adr r3, 8008f08 <__ieee754_pow+0xa30>)
 8008da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dac:	f7f7 fa74 	bl	8000298 <__aeabi_dsub>
 8008db0:	4622      	mov	r2, r4
 8008db2:	462b      	mov	r3, r5
 8008db4:	f7f7 fc28 	bl	8000608 <__aeabi_dmul>
 8008db8:	a355      	add	r3, pc, #340	; (adr r3, 8008f10 <__ieee754_pow+0xa38>)
 8008dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dbe:	f7f7 fa6d 	bl	800029c <__adddf3>
 8008dc2:	4622      	mov	r2, r4
 8008dc4:	462b      	mov	r3, r5
 8008dc6:	f7f7 fc1f 	bl	8000608 <__aeabi_dmul>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	460b      	mov	r3, r1
 8008dce:	4640      	mov	r0, r8
 8008dd0:	4649      	mov	r1, r9
 8008dd2:	f7f7 fa61 	bl	8000298 <__aeabi_dsub>
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	460d      	mov	r5, r1
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	4640      	mov	r0, r8
 8008de0:	4649      	mov	r1, r9
 8008de2:	f7f7 fc11 	bl	8000608 <__aeabi_dmul>
 8008de6:	2200      	movs	r2, #0
 8008de8:	ec41 0b19 	vmov	d9, r0, r1
 8008dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008df0:	4620      	mov	r0, r4
 8008df2:	4629      	mov	r1, r5
 8008df4:	f7f7 fa50 	bl	8000298 <__aeabi_dsub>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	ec51 0b19 	vmov	r0, r1, d9
 8008e00:	f7f7 fd2c 	bl	800085c <__aeabi_ddiv>
 8008e04:	4632      	mov	r2, r6
 8008e06:	4604      	mov	r4, r0
 8008e08:	460d      	mov	r5, r1
 8008e0a:	463b      	mov	r3, r7
 8008e0c:	4640      	mov	r0, r8
 8008e0e:	4649      	mov	r1, r9
 8008e10:	f7f7 fbfa 	bl	8000608 <__aeabi_dmul>
 8008e14:	4632      	mov	r2, r6
 8008e16:	463b      	mov	r3, r7
 8008e18:	f7f7 fa40 	bl	800029c <__adddf3>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	4620      	mov	r0, r4
 8008e22:	4629      	mov	r1, r5
 8008e24:	f7f7 fa38 	bl	8000298 <__aeabi_dsub>
 8008e28:	4642      	mov	r2, r8
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	f7f7 fa34 	bl	8000298 <__aeabi_dsub>
 8008e30:	460b      	mov	r3, r1
 8008e32:	4602      	mov	r2, r0
 8008e34:	493a      	ldr	r1, [pc, #232]	; (8008f20 <__ieee754_pow+0xa48>)
 8008e36:	2000      	movs	r0, #0
 8008e38:	f7f7 fa2e 	bl	8000298 <__aeabi_dsub>
 8008e3c:	ec41 0b10 	vmov	d0, r0, r1
 8008e40:	ee10 3a90 	vmov	r3, s1
 8008e44:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008e48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e4c:	da2b      	bge.n	8008ea6 <__ieee754_pow+0x9ce>
 8008e4e:	4650      	mov	r0, sl
 8008e50:	f001 fa6e 	bl	800a330 <scalbn>
 8008e54:	ec51 0b10 	vmov	r0, r1, d0
 8008e58:	ec53 2b18 	vmov	r2, r3, d8
 8008e5c:	f7ff bbed 	b.w	800863a <__ieee754_pow+0x162>
 8008e60:	4b30      	ldr	r3, [pc, #192]	; (8008f24 <__ieee754_pow+0xa4c>)
 8008e62:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008e66:	429e      	cmp	r6, r3
 8008e68:	f77f af0c 	ble.w	8008c84 <__ieee754_pow+0x7ac>
 8008e6c:	4b2e      	ldr	r3, [pc, #184]	; (8008f28 <__ieee754_pow+0xa50>)
 8008e6e:	440b      	add	r3, r1
 8008e70:	4303      	orrs	r3, r0
 8008e72:	d009      	beq.n	8008e88 <__ieee754_pow+0x9b0>
 8008e74:	ec51 0b18 	vmov	r0, r1, d8
 8008e78:	2200      	movs	r2, #0
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f7f7 fe36 	bl	8000aec <__aeabi_dcmplt>
 8008e80:	3800      	subs	r0, #0
 8008e82:	bf18      	it	ne
 8008e84:	2001      	movne	r0, #1
 8008e86:	e447      	b.n	8008718 <__ieee754_pow+0x240>
 8008e88:	4622      	mov	r2, r4
 8008e8a:	462b      	mov	r3, r5
 8008e8c:	f7f7 fa04 	bl	8000298 <__aeabi_dsub>
 8008e90:	4642      	mov	r2, r8
 8008e92:	464b      	mov	r3, r9
 8008e94:	f7f7 fe3e 	bl	8000b14 <__aeabi_dcmpge>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	f43f aef3 	beq.w	8008c84 <__ieee754_pow+0x7ac>
 8008e9e:	e7e9      	b.n	8008e74 <__ieee754_pow+0x99c>
 8008ea0:	f04f 0a00 	mov.w	sl, #0
 8008ea4:	e71a      	b.n	8008cdc <__ieee754_pow+0x804>
 8008ea6:	ec51 0b10 	vmov	r0, r1, d0
 8008eaa:	4619      	mov	r1, r3
 8008eac:	e7d4      	b.n	8008e58 <__ieee754_pow+0x980>
 8008eae:	491c      	ldr	r1, [pc, #112]	; (8008f20 <__ieee754_pow+0xa48>)
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	f7ff bb30 	b.w	8008516 <__ieee754_pow+0x3e>
 8008eb6:	2000      	movs	r0, #0
 8008eb8:	2100      	movs	r1, #0
 8008eba:	f7ff bb2c 	b.w	8008516 <__ieee754_pow+0x3e>
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	4639      	mov	r1, r7
 8008ec2:	f7ff bb28 	b.w	8008516 <__ieee754_pow+0x3e>
 8008ec6:	9204      	str	r2, [sp, #16]
 8008ec8:	f7ff bb7a 	b.w	80085c0 <__ieee754_pow+0xe8>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	f7ff bb64 	b.w	800859a <__ieee754_pow+0xc2>
 8008ed2:	bf00      	nop
 8008ed4:	f3af 8000 	nop.w
 8008ed8:	00000000 	.word	0x00000000
 8008edc:	3fe62e43 	.word	0x3fe62e43
 8008ee0:	fefa39ef 	.word	0xfefa39ef
 8008ee4:	3fe62e42 	.word	0x3fe62e42
 8008ee8:	0ca86c39 	.word	0x0ca86c39
 8008eec:	be205c61 	.word	0xbe205c61
 8008ef0:	72bea4d0 	.word	0x72bea4d0
 8008ef4:	3e663769 	.word	0x3e663769
 8008ef8:	c5d26bf1 	.word	0xc5d26bf1
 8008efc:	3ebbbd41 	.word	0x3ebbbd41
 8008f00:	af25de2c 	.word	0xaf25de2c
 8008f04:	3f11566a 	.word	0x3f11566a
 8008f08:	16bebd93 	.word	0x16bebd93
 8008f0c:	3f66c16c 	.word	0x3f66c16c
 8008f10:	5555553e 	.word	0x5555553e
 8008f14:	3fc55555 	.word	0x3fc55555
 8008f18:	3fe00000 	.word	0x3fe00000
 8008f1c:	000fffff 	.word	0x000fffff
 8008f20:	3ff00000 	.word	0x3ff00000
 8008f24:	4090cbff 	.word	0x4090cbff
 8008f28:	3f6f3400 	.word	0x3f6f3400
 8008f2c:	652b82fe 	.word	0x652b82fe
 8008f30:	3c971547 	.word	0x3c971547
 8008f34:	00000000 	.word	0x00000000

08008f38 <__ieee754_rem_pio2>:
 8008f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f3c:	ed2d 8b02 	vpush	{d8}
 8008f40:	ec55 4b10 	vmov	r4, r5, d0
 8008f44:	4bca      	ldr	r3, [pc, #808]	; (8009270 <__ieee754_rem_pio2+0x338>)
 8008f46:	b08b      	sub	sp, #44	; 0x2c
 8008f48:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8008f4c:	4598      	cmp	r8, r3
 8008f4e:	4682      	mov	sl, r0
 8008f50:	9502      	str	r5, [sp, #8]
 8008f52:	dc08      	bgt.n	8008f66 <__ieee754_rem_pio2+0x2e>
 8008f54:	2200      	movs	r2, #0
 8008f56:	2300      	movs	r3, #0
 8008f58:	ed80 0b00 	vstr	d0, [r0]
 8008f5c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008f60:	f04f 0b00 	mov.w	fp, #0
 8008f64:	e028      	b.n	8008fb8 <__ieee754_rem_pio2+0x80>
 8008f66:	4bc3      	ldr	r3, [pc, #780]	; (8009274 <__ieee754_rem_pio2+0x33c>)
 8008f68:	4598      	cmp	r8, r3
 8008f6a:	dc78      	bgt.n	800905e <__ieee754_rem_pio2+0x126>
 8008f6c:	9b02      	ldr	r3, [sp, #8]
 8008f6e:	4ec2      	ldr	r6, [pc, #776]	; (8009278 <__ieee754_rem_pio2+0x340>)
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	ee10 0a10 	vmov	r0, s0
 8008f76:	a3b0      	add	r3, pc, #704	; (adr r3, 8009238 <__ieee754_rem_pio2+0x300>)
 8008f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	dd39      	ble.n	8008ff4 <__ieee754_rem_pio2+0xbc>
 8008f80:	f7f7 f98a 	bl	8000298 <__aeabi_dsub>
 8008f84:	45b0      	cmp	r8, r6
 8008f86:	4604      	mov	r4, r0
 8008f88:	460d      	mov	r5, r1
 8008f8a:	d01b      	beq.n	8008fc4 <__ieee754_rem_pio2+0x8c>
 8008f8c:	a3ac      	add	r3, pc, #688	; (adr r3, 8009240 <__ieee754_rem_pio2+0x308>)
 8008f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f92:	f7f7 f981 	bl	8000298 <__aeabi_dsub>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	e9ca 2300 	strd	r2, r3, [sl]
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	f7f7 f979 	bl	8000298 <__aeabi_dsub>
 8008fa6:	a3a6      	add	r3, pc, #664	; (adr r3, 8009240 <__ieee754_rem_pio2+0x308>)
 8008fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fac:	f7f7 f974 	bl	8000298 <__aeabi_dsub>
 8008fb0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008fb4:	f04f 0b01 	mov.w	fp, #1
 8008fb8:	4658      	mov	r0, fp
 8008fba:	b00b      	add	sp, #44	; 0x2c
 8008fbc:	ecbd 8b02 	vpop	{d8}
 8008fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fc4:	a3a0      	add	r3, pc, #640	; (adr r3, 8009248 <__ieee754_rem_pio2+0x310>)
 8008fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fca:	f7f7 f965 	bl	8000298 <__aeabi_dsub>
 8008fce:	a3a0      	add	r3, pc, #640	; (adr r3, 8009250 <__ieee754_rem_pio2+0x318>)
 8008fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd4:	4604      	mov	r4, r0
 8008fd6:	460d      	mov	r5, r1
 8008fd8:	f7f7 f95e 	bl	8000298 <__aeabi_dsub>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	460b      	mov	r3, r1
 8008fe0:	e9ca 2300 	strd	r2, r3, [sl]
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	4629      	mov	r1, r5
 8008fe8:	f7f7 f956 	bl	8000298 <__aeabi_dsub>
 8008fec:	a398      	add	r3, pc, #608	; (adr r3, 8009250 <__ieee754_rem_pio2+0x318>)
 8008fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff2:	e7db      	b.n	8008fac <__ieee754_rem_pio2+0x74>
 8008ff4:	f7f7 f952 	bl	800029c <__adddf3>
 8008ff8:	45b0      	cmp	r8, r6
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	460d      	mov	r5, r1
 8008ffe:	d016      	beq.n	800902e <__ieee754_rem_pio2+0xf6>
 8009000:	a38f      	add	r3, pc, #572	; (adr r3, 8009240 <__ieee754_rem_pio2+0x308>)
 8009002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009006:	f7f7 f949 	bl	800029c <__adddf3>
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	e9ca 2300 	strd	r2, r3, [sl]
 8009012:	4620      	mov	r0, r4
 8009014:	4629      	mov	r1, r5
 8009016:	f7f7 f93f 	bl	8000298 <__aeabi_dsub>
 800901a:	a389      	add	r3, pc, #548	; (adr r3, 8009240 <__ieee754_rem_pio2+0x308>)
 800901c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009020:	f7f7 f93c 	bl	800029c <__adddf3>
 8009024:	f04f 3bff 	mov.w	fp, #4294967295
 8009028:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800902c:	e7c4      	b.n	8008fb8 <__ieee754_rem_pio2+0x80>
 800902e:	a386      	add	r3, pc, #536	; (adr r3, 8009248 <__ieee754_rem_pio2+0x310>)
 8009030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009034:	f7f7 f932 	bl	800029c <__adddf3>
 8009038:	a385      	add	r3, pc, #532	; (adr r3, 8009250 <__ieee754_rem_pio2+0x318>)
 800903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903e:	4604      	mov	r4, r0
 8009040:	460d      	mov	r5, r1
 8009042:	f7f7 f92b 	bl	800029c <__adddf3>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	e9ca 2300 	strd	r2, r3, [sl]
 800904e:	4620      	mov	r0, r4
 8009050:	4629      	mov	r1, r5
 8009052:	f7f7 f921 	bl	8000298 <__aeabi_dsub>
 8009056:	a37e      	add	r3, pc, #504	; (adr r3, 8009250 <__ieee754_rem_pio2+0x318>)
 8009058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905c:	e7e0      	b.n	8009020 <__ieee754_rem_pio2+0xe8>
 800905e:	4b87      	ldr	r3, [pc, #540]	; (800927c <__ieee754_rem_pio2+0x344>)
 8009060:	4598      	cmp	r8, r3
 8009062:	f300 80d9 	bgt.w	8009218 <__ieee754_rem_pio2+0x2e0>
 8009066:	f001 f8cf 	bl	800a208 <fabs>
 800906a:	ec55 4b10 	vmov	r4, r5, d0
 800906e:	ee10 0a10 	vmov	r0, s0
 8009072:	a379      	add	r3, pc, #484	; (adr r3, 8009258 <__ieee754_rem_pio2+0x320>)
 8009074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009078:	4629      	mov	r1, r5
 800907a:	f7f7 fac5 	bl	8000608 <__aeabi_dmul>
 800907e:	4b80      	ldr	r3, [pc, #512]	; (8009280 <__ieee754_rem_pio2+0x348>)
 8009080:	2200      	movs	r2, #0
 8009082:	f7f7 f90b 	bl	800029c <__adddf3>
 8009086:	f7f7 fd6f 	bl	8000b68 <__aeabi_d2iz>
 800908a:	4683      	mov	fp, r0
 800908c:	f7f7 fa52 	bl	8000534 <__aeabi_i2d>
 8009090:	4602      	mov	r2, r0
 8009092:	460b      	mov	r3, r1
 8009094:	ec43 2b18 	vmov	d8, r2, r3
 8009098:	a367      	add	r3, pc, #412	; (adr r3, 8009238 <__ieee754_rem_pio2+0x300>)
 800909a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909e:	f7f7 fab3 	bl	8000608 <__aeabi_dmul>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	4620      	mov	r0, r4
 80090a8:	4629      	mov	r1, r5
 80090aa:	f7f7 f8f5 	bl	8000298 <__aeabi_dsub>
 80090ae:	a364      	add	r3, pc, #400	; (adr r3, 8009240 <__ieee754_rem_pio2+0x308>)
 80090b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b4:	4606      	mov	r6, r0
 80090b6:	460f      	mov	r7, r1
 80090b8:	ec51 0b18 	vmov	r0, r1, d8
 80090bc:	f7f7 faa4 	bl	8000608 <__aeabi_dmul>
 80090c0:	f1bb 0f1f 	cmp.w	fp, #31
 80090c4:	4604      	mov	r4, r0
 80090c6:	460d      	mov	r5, r1
 80090c8:	dc0d      	bgt.n	80090e6 <__ieee754_rem_pio2+0x1ae>
 80090ca:	4b6e      	ldr	r3, [pc, #440]	; (8009284 <__ieee754_rem_pio2+0x34c>)
 80090cc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80090d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d4:	4543      	cmp	r3, r8
 80090d6:	d006      	beq.n	80090e6 <__ieee754_rem_pio2+0x1ae>
 80090d8:	4622      	mov	r2, r4
 80090da:	462b      	mov	r3, r5
 80090dc:	4630      	mov	r0, r6
 80090de:	4639      	mov	r1, r7
 80090e0:	f7f7 f8da 	bl	8000298 <__aeabi_dsub>
 80090e4:	e00f      	b.n	8009106 <__ieee754_rem_pio2+0x1ce>
 80090e6:	462b      	mov	r3, r5
 80090e8:	4622      	mov	r2, r4
 80090ea:	4630      	mov	r0, r6
 80090ec:	4639      	mov	r1, r7
 80090ee:	f7f7 f8d3 	bl	8000298 <__aeabi_dsub>
 80090f2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80090f6:	9303      	str	r3, [sp, #12]
 80090f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80090fc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009100:	f1b8 0f10 	cmp.w	r8, #16
 8009104:	dc02      	bgt.n	800910c <__ieee754_rem_pio2+0x1d4>
 8009106:	e9ca 0100 	strd	r0, r1, [sl]
 800910a:	e039      	b.n	8009180 <__ieee754_rem_pio2+0x248>
 800910c:	a34e      	add	r3, pc, #312	; (adr r3, 8009248 <__ieee754_rem_pio2+0x310>)
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	ec51 0b18 	vmov	r0, r1, d8
 8009116:	f7f7 fa77 	bl	8000608 <__aeabi_dmul>
 800911a:	4604      	mov	r4, r0
 800911c:	460d      	mov	r5, r1
 800911e:	4602      	mov	r2, r0
 8009120:	460b      	mov	r3, r1
 8009122:	4630      	mov	r0, r6
 8009124:	4639      	mov	r1, r7
 8009126:	f7f7 f8b7 	bl	8000298 <__aeabi_dsub>
 800912a:	4602      	mov	r2, r0
 800912c:	460b      	mov	r3, r1
 800912e:	4680      	mov	r8, r0
 8009130:	4689      	mov	r9, r1
 8009132:	4630      	mov	r0, r6
 8009134:	4639      	mov	r1, r7
 8009136:	f7f7 f8af 	bl	8000298 <__aeabi_dsub>
 800913a:	4622      	mov	r2, r4
 800913c:	462b      	mov	r3, r5
 800913e:	f7f7 f8ab 	bl	8000298 <__aeabi_dsub>
 8009142:	a343      	add	r3, pc, #268	; (adr r3, 8009250 <__ieee754_rem_pio2+0x318>)
 8009144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009148:	4604      	mov	r4, r0
 800914a:	460d      	mov	r5, r1
 800914c:	ec51 0b18 	vmov	r0, r1, d8
 8009150:	f7f7 fa5a 	bl	8000608 <__aeabi_dmul>
 8009154:	4622      	mov	r2, r4
 8009156:	462b      	mov	r3, r5
 8009158:	f7f7 f89e 	bl	8000298 <__aeabi_dsub>
 800915c:	4602      	mov	r2, r0
 800915e:	460b      	mov	r3, r1
 8009160:	4604      	mov	r4, r0
 8009162:	460d      	mov	r5, r1
 8009164:	4640      	mov	r0, r8
 8009166:	4649      	mov	r1, r9
 8009168:	f7f7 f896 	bl	8000298 <__aeabi_dsub>
 800916c:	9a03      	ldr	r2, [sp, #12]
 800916e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	2b31      	cmp	r3, #49	; 0x31
 8009176:	dc24      	bgt.n	80091c2 <__ieee754_rem_pio2+0x28a>
 8009178:	e9ca 0100 	strd	r0, r1, [sl]
 800917c:	4646      	mov	r6, r8
 800917e:	464f      	mov	r7, r9
 8009180:	e9da 8900 	ldrd	r8, r9, [sl]
 8009184:	4630      	mov	r0, r6
 8009186:	4642      	mov	r2, r8
 8009188:	464b      	mov	r3, r9
 800918a:	4639      	mov	r1, r7
 800918c:	f7f7 f884 	bl	8000298 <__aeabi_dsub>
 8009190:	462b      	mov	r3, r5
 8009192:	4622      	mov	r2, r4
 8009194:	f7f7 f880 	bl	8000298 <__aeabi_dsub>
 8009198:	9b02      	ldr	r3, [sp, #8]
 800919a:	2b00      	cmp	r3, #0
 800919c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80091a0:	f6bf af0a 	bge.w	8008fb8 <__ieee754_rem_pio2+0x80>
 80091a4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80091a8:	f8ca 3004 	str.w	r3, [sl, #4]
 80091ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091b0:	f8ca 8000 	str.w	r8, [sl]
 80091b4:	f8ca 0008 	str.w	r0, [sl, #8]
 80091b8:	f8ca 300c 	str.w	r3, [sl, #12]
 80091bc:	f1cb 0b00 	rsb	fp, fp, #0
 80091c0:	e6fa      	b.n	8008fb8 <__ieee754_rem_pio2+0x80>
 80091c2:	a327      	add	r3, pc, #156	; (adr r3, 8009260 <__ieee754_rem_pio2+0x328>)
 80091c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c8:	ec51 0b18 	vmov	r0, r1, d8
 80091cc:	f7f7 fa1c 	bl	8000608 <__aeabi_dmul>
 80091d0:	4604      	mov	r4, r0
 80091d2:	460d      	mov	r5, r1
 80091d4:	4602      	mov	r2, r0
 80091d6:	460b      	mov	r3, r1
 80091d8:	4640      	mov	r0, r8
 80091da:	4649      	mov	r1, r9
 80091dc:	f7f7 f85c 	bl	8000298 <__aeabi_dsub>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	4606      	mov	r6, r0
 80091e6:	460f      	mov	r7, r1
 80091e8:	4640      	mov	r0, r8
 80091ea:	4649      	mov	r1, r9
 80091ec:	f7f7 f854 	bl	8000298 <__aeabi_dsub>
 80091f0:	4622      	mov	r2, r4
 80091f2:	462b      	mov	r3, r5
 80091f4:	f7f7 f850 	bl	8000298 <__aeabi_dsub>
 80091f8:	a31b      	add	r3, pc, #108	; (adr r3, 8009268 <__ieee754_rem_pio2+0x330>)
 80091fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fe:	4604      	mov	r4, r0
 8009200:	460d      	mov	r5, r1
 8009202:	ec51 0b18 	vmov	r0, r1, d8
 8009206:	f7f7 f9ff 	bl	8000608 <__aeabi_dmul>
 800920a:	4622      	mov	r2, r4
 800920c:	462b      	mov	r3, r5
 800920e:	f7f7 f843 	bl	8000298 <__aeabi_dsub>
 8009212:	4604      	mov	r4, r0
 8009214:	460d      	mov	r5, r1
 8009216:	e75f      	b.n	80090d8 <__ieee754_rem_pio2+0x1a0>
 8009218:	4b1b      	ldr	r3, [pc, #108]	; (8009288 <__ieee754_rem_pio2+0x350>)
 800921a:	4598      	cmp	r8, r3
 800921c:	dd36      	ble.n	800928c <__ieee754_rem_pio2+0x354>
 800921e:	ee10 2a10 	vmov	r2, s0
 8009222:	462b      	mov	r3, r5
 8009224:	4620      	mov	r0, r4
 8009226:	4629      	mov	r1, r5
 8009228:	f7f7 f836 	bl	8000298 <__aeabi_dsub>
 800922c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009230:	e9ca 0100 	strd	r0, r1, [sl]
 8009234:	e694      	b.n	8008f60 <__ieee754_rem_pio2+0x28>
 8009236:	bf00      	nop
 8009238:	54400000 	.word	0x54400000
 800923c:	3ff921fb 	.word	0x3ff921fb
 8009240:	1a626331 	.word	0x1a626331
 8009244:	3dd0b461 	.word	0x3dd0b461
 8009248:	1a600000 	.word	0x1a600000
 800924c:	3dd0b461 	.word	0x3dd0b461
 8009250:	2e037073 	.word	0x2e037073
 8009254:	3ba3198a 	.word	0x3ba3198a
 8009258:	6dc9c883 	.word	0x6dc9c883
 800925c:	3fe45f30 	.word	0x3fe45f30
 8009260:	2e000000 	.word	0x2e000000
 8009264:	3ba3198a 	.word	0x3ba3198a
 8009268:	252049c1 	.word	0x252049c1
 800926c:	397b839a 	.word	0x397b839a
 8009270:	3fe921fb 	.word	0x3fe921fb
 8009274:	4002d97b 	.word	0x4002d97b
 8009278:	3ff921fb 	.word	0x3ff921fb
 800927c:	413921fb 	.word	0x413921fb
 8009280:	3fe00000 	.word	0x3fe00000
 8009284:	0800a938 	.word	0x0800a938
 8009288:	7fefffff 	.word	0x7fefffff
 800928c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009290:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8009294:	ee10 0a10 	vmov	r0, s0
 8009298:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800929c:	ee10 6a10 	vmov	r6, s0
 80092a0:	460f      	mov	r7, r1
 80092a2:	f7f7 fc61 	bl	8000b68 <__aeabi_d2iz>
 80092a6:	f7f7 f945 	bl	8000534 <__aeabi_i2d>
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	4630      	mov	r0, r6
 80092b0:	4639      	mov	r1, r7
 80092b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092b6:	f7f6 ffef 	bl	8000298 <__aeabi_dsub>
 80092ba:	4b23      	ldr	r3, [pc, #140]	; (8009348 <__ieee754_rem_pio2+0x410>)
 80092bc:	2200      	movs	r2, #0
 80092be:	f7f7 f9a3 	bl	8000608 <__aeabi_dmul>
 80092c2:	460f      	mov	r7, r1
 80092c4:	4606      	mov	r6, r0
 80092c6:	f7f7 fc4f 	bl	8000b68 <__aeabi_d2iz>
 80092ca:	f7f7 f933 	bl	8000534 <__aeabi_i2d>
 80092ce:	4602      	mov	r2, r0
 80092d0:	460b      	mov	r3, r1
 80092d2:	4630      	mov	r0, r6
 80092d4:	4639      	mov	r1, r7
 80092d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092da:	f7f6 ffdd 	bl	8000298 <__aeabi_dsub>
 80092de:	4b1a      	ldr	r3, [pc, #104]	; (8009348 <__ieee754_rem_pio2+0x410>)
 80092e0:	2200      	movs	r2, #0
 80092e2:	f7f7 f991 	bl	8000608 <__aeabi_dmul>
 80092e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80092ea:	ad04      	add	r5, sp, #16
 80092ec:	f04f 0803 	mov.w	r8, #3
 80092f0:	46a9      	mov	r9, r5
 80092f2:	2600      	movs	r6, #0
 80092f4:	2700      	movs	r7, #0
 80092f6:	4632      	mov	r2, r6
 80092f8:	463b      	mov	r3, r7
 80092fa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80092fe:	46c3      	mov	fp, r8
 8009300:	3d08      	subs	r5, #8
 8009302:	f108 38ff 	add.w	r8, r8, #4294967295
 8009306:	f7f7 fbe7 	bl	8000ad8 <__aeabi_dcmpeq>
 800930a:	2800      	cmp	r0, #0
 800930c:	d1f3      	bne.n	80092f6 <__ieee754_rem_pio2+0x3be>
 800930e:	4b0f      	ldr	r3, [pc, #60]	; (800934c <__ieee754_rem_pio2+0x414>)
 8009310:	9301      	str	r3, [sp, #4]
 8009312:	2302      	movs	r3, #2
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	4622      	mov	r2, r4
 8009318:	465b      	mov	r3, fp
 800931a:	4651      	mov	r1, sl
 800931c:	4648      	mov	r0, r9
 800931e:	f000 f993 	bl	8009648 <__kernel_rem_pio2>
 8009322:	9b02      	ldr	r3, [sp, #8]
 8009324:	2b00      	cmp	r3, #0
 8009326:	4683      	mov	fp, r0
 8009328:	f6bf ae46 	bge.w	8008fb8 <__ieee754_rem_pio2+0x80>
 800932c:	e9da 2100 	ldrd	r2, r1, [sl]
 8009330:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009334:	e9ca 2300 	strd	r2, r3, [sl]
 8009338:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800933c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009340:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8009344:	e73a      	b.n	80091bc <__ieee754_rem_pio2+0x284>
 8009346:	bf00      	nop
 8009348:	41700000 	.word	0x41700000
 800934c:	0800a9b8 	.word	0x0800a9b8

08009350 <__ieee754_sqrt>:
 8009350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009354:	ec55 4b10 	vmov	r4, r5, d0
 8009358:	4e55      	ldr	r6, [pc, #340]	; (80094b0 <__ieee754_sqrt+0x160>)
 800935a:	43ae      	bics	r6, r5
 800935c:	ee10 0a10 	vmov	r0, s0
 8009360:	ee10 3a10 	vmov	r3, s0
 8009364:	462a      	mov	r2, r5
 8009366:	4629      	mov	r1, r5
 8009368:	d110      	bne.n	800938c <__ieee754_sqrt+0x3c>
 800936a:	ee10 2a10 	vmov	r2, s0
 800936e:	462b      	mov	r3, r5
 8009370:	f7f7 f94a 	bl	8000608 <__aeabi_dmul>
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	4620      	mov	r0, r4
 800937a:	4629      	mov	r1, r5
 800937c:	f7f6 ff8e 	bl	800029c <__adddf3>
 8009380:	4604      	mov	r4, r0
 8009382:	460d      	mov	r5, r1
 8009384:	ec45 4b10 	vmov	d0, r4, r5
 8009388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800938c:	2d00      	cmp	r5, #0
 800938e:	dc10      	bgt.n	80093b2 <__ieee754_sqrt+0x62>
 8009390:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009394:	4330      	orrs	r0, r6
 8009396:	d0f5      	beq.n	8009384 <__ieee754_sqrt+0x34>
 8009398:	b15d      	cbz	r5, 80093b2 <__ieee754_sqrt+0x62>
 800939a:	ee10 2a10 	vmov	r2, s0
 800939e:	462b      	mov	r3, r5
 80093a0:	ee10 0a10 	vmov	r0, s0
 80093a4:	f7f6 ff78 	bl	8000298 <__aeabi_dsub>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	f7f7 fa56 	bl	800085c <__aeabi_ddiv>
 80093b0:	e7e6      	b.n	8009380 <__ieee754_sqrt+0x30>
 80093b2:	1512      	asrs	r2, r2, #20
 80093b4:	d074      	beq.n	80094a0 <__ieee754_sqrt+0x150>
 80093b6:	07d4      	lsls	r4, r2, #31
 80093b8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80093bc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80093c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80093c4:	bf5e      	ittt	pl
 80093c6:	0fda      	lsrpl	r2, r3, #31
 80093c8:	005b      	lslpl	r3, r3, #1
 80093ca:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80093ce:	2400      	movs	r4, #0
 80093d0:	0fda      	lsrs	r2, r3, #31
 80093d2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80093d6:	107f      	asrs	r7, r7, #1
 80093d8:	005b      	lsls	r3, r3, #1
 80093da:	2516      	movs	r5, #22
 80093dc:	4620      	mov	r0, r4
 80093de:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80093e2:	1886      	adds	r6, r0, r2
 80093e4:	428e      	cmp	r6, r1
 80093e6:	bfde      	ittt	le
 80093e8:	1b89      	suble	r1, r1, r6
 80093ea:	18b0      	addle	r0, r6, r2
 80093ec:	18a4      	addle	r4, r4, r2
 80093ee:	0049      	lsls	r1, r1, #1
 80093f0:	3d01      	subs	r5, #1
 80093f2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80093f6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80093fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80093fe:	d1f0      	bne.n	80093e2 <__ieee754_sqrt+0x92>
 8009400:	462a      	mov	r2, r5
 8009402:	f04f 0e20 	mov.w	lr, #32
 8009406:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800940a:	4281      	cmp	r1, r0
 800940c:	eb06 0c05 	add.w	ip, r6, r5
 8009410:	dc02      	bgt.n	8009418 <__ieee754_sqrt+0xc8>
 8009412:	d113      	bne.n	800943c <__ieee754_sqrt+0xec>
 8009414:	459c      	cmp	ip, r3
 8009416:	d811      	bhi.n	800943c <__ieee754_sqrt+0xec>
 8009418:	f1bc 0f00 	cmp.w	ip, #0
 800941c:	eb0c 0506 	add.w	r5, ip, r6
 8009420:	da43      	bge.n	80094aa <__ieee754_sqrt+0x15a>
 8009422:	2d00      	cmp	r5, #0
 8009424:	db41      	blt.n	80094aa <__ieee754_sqrt+0x15a>
 8009426:	f100 0801 	add.w	r8, r0, #1
 800942a:	1a09      	subs	r1, r1, r0
 800942c:	459c      	cmp	ip, r3
 800942e:	bf88      	it	hi
 8009430:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009434:	eba3 030c 	sub.w	r3, r3, ip
 8009438:	4432      	add	r2, r6
 800943a:	4640      	mov	r0, r8
 800943c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009440:	f1be 0e01 	subs.w	lr, lr, #1
 8009444:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009448:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800944c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009450:	d1db      	bne.n	800940a <__ieee754_sqrt+0xba>
 8009452:	430b      	orrs	r3, r1
 8009454:	d006      	beq.n	8009464 <__ieee754_sqrt+0x114>
 8009456:	1c50      	adds	r0, r2, #1
 8009458:	bf13      	iteet	ne
 800945a:	3201      	addne	r2, #1
 800945c:	3401      	addeq	r4, #1
 800945e:	4672      	moveq	r2, lr
 8009460:	f022 0201 	bicne.w	r2, r2, #1
 8009464:	1063      	asrs	r3, r4, #1
 8009466:	0852      	lsrs	r2, r2, #1
 8009468:	07e1      	lsls	r1, r4, #31
 800946a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800946e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009472:	bf48      	it	mi
 8009474:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009478:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800947c:	4614      	mov	r4, r2
 800947e:	e781      	b.n	8009384 <__ieee754_sqrt+0x34>
 8009480:	0ad9      	lsrs	r1, r3, #11
 8009482:	3815      	subs	r0, #21
 8009484:	055b      	lsls	r3, r3, #21
 8009486:	2900      	cmp	r1, #0
 8009488:	d0fa      	beq.n	8009480 <__ieee754_sqrt+0x130>
 800948a:	02cd      	lsls	r5, r1, #11
 800948c:	d50a      	bpl.n	80094a4 <__ieee754_sqrt+0x154>
 800948e:	f1c2 0420 	rsb	r4, r2, #32
 8009492:	fa23 f404 	lsr.w	r4, r3, r4
 8009496:	1e55      	subs	r5, r2, #1
 8009498:	4093      	lsls	r3, r2
 800949a:	4321      	orrs	r1, r4
 800949c:	1b42      	subs	r2, r0, r5
 800949e:	e78a      	b.n	80093b6 <__ieee754_sqrt+0x66>
 80094a0:	4610      	mov	r0, r2
 80094a2:	e7f0      	b.n	8009486 <__ieee754_sqrt+0x136>
 80094a4:	0049      	lsls	r1, r1, #1
 80094a6:	3201      	adds	r2, #1
 80094a8:	e7ef      	b.n	800948a <__ieee754_sqrt+0x13a>
 80094aa:	4680      	mov	r8, r0
 80094ac:	e7bd      	b.n	800942a <__ieee754_sqrt+0xda>
 80094ae:	bf00      	nop
 80094b0:	7ff00000 	.word	0x7ff00000
 80094b4:	00000000 	.word	0x00000000

080094b8 <__kernel_cos>:
 80094b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	ec57 6b10 	vmov	r6, r7, d0
 80094c0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80094c4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80094c8:	ed8d 1b00 	vstr	d1, [sp]
 80094cc:	da07      	bge.n	80094de <__kernel_cos+0x26>
 80094ce:	ee10 0a10 	vmov	r0, s0
 80094d2:	4639      	mov	r1, r7
 80094d4:	f7f7 fb48 	bl	8000b68 <__aeabi_d2iz>
 80094d8:	2800      	cmp	r0, #0
 80094da:	f000 8088 	beq.w	80095ee <__kernel_cos+0x136>
 80094de:	4632      	mov	r2, r6
 80094e0:	463b      	mov	r3, r7
 80094e2:	4630      	mov	r0, r6
 80094e4:	4639      	mov	r1, r7
 80094e6:	f7f7 f88f 	bl	8000608 <__aeabi_dmul>
 80094ea:	4b51      	ldr	r3, [pc, #324]	; (8009630 <__kernel_cos+0x178>)
 80094ec:	2200      	movs	r2, #0
 80094ee:	4604      	mov	r4, r0
 80094f0:	460d      	mov	r5, r1
 80094f2:	f7f7 f889 	bl	8000608 <__aeabi_dmul>
 80094f6:	a340      	add	r3, pc, #256	; (adr r3, 80095f8 <__kernel_cos+0x140>)
 80094f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fc:	4682      	mov	sl, r0
 80094fe:	468b      	mov	fp, r1
 8009500:	4620      	mov	r0, r4
 8009502:	4629      	mov	r1, r5
 8009504:	f7f7 f880 	bl	8000608 <__aeabi_dmul>
 8009508:	a33d      	add	r3, pc, #244	; (adr r3, 8009600 <__kernel_cos+0x148>)
 800950a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950e:	f7f6 fec5 	bl	800029c <__adddf3>
 8009512:	4622      	mov	r2, r4
 8009514:	462b      	mov	r3, r5
 8009516:	f7f7 f877 	bl	8000608 <__aeabi_dmul>
 800951a:	a33b      	add	r3, pc, #236	; (adr r3, 8009608 <__kernel_cos+0x150>)
 800951c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009520:	f7f6 feba 	bl	8000298 <__aeabi_dsub>
 8009524:	4622      	mov	r2, r4
 8009526:	462b      	mov	r3, r5
 8009528:	f7f7 f86e 	bl	8000608 <__aeabi_dmul>
 800952c:	a338      	add	r3, pc, #224	; (adr r3, 8009610 <__kernel_cos+0x158>)
 800952e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009532:	f7f6 feb3 	bl	800029c <__adddf3>
 8009536:	4622      	mov	r2, r4
 8009538:	462b      	mov	r3, r5
 800953a:	f7f7 f865 	bl	8000608 <__aeabi_dmul>
 800953e:	a336      	add	r3, pc, #216	; (adr r3, 8009618 <__kernel_cos+0x160>)
 8009540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009544:	f7f6 fea8 	bl	8000298 <__aeabi_dsub>
 8009548:	4622      	mov	r2, r4
 800954a:	462b      	mov	r3, r5
 800954c:	f7f7 f85c 	bl	8000608 <__aeabi_dmul>
 8009550:	a333      	add	r3, pc, #204	; (adr r3, 8009620 <__kernel_cos+0x168>)
 8009552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009556:	f7f6 fea1 	bl	800029c <__adddf3>
 800955a:	4622      	mov	r2, r4
 800955c:	462b      	mov	r3, r5
 800955e:	f7f7 f853 	bl	8000608 <__aeabi_dmul>
 8009562:	4622      	mov	r2, r4
 8009564:	462b      	mov	r3, r5
 8009566:	f7f7 f84f 	bl	8000608 <__aeabi_dmul>
 800956a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800956e:	4604      	mov	r4, r0
 8009570:	460d      	mov	r5, r1
 8009572:	4630      	mov	r0, r6
 8009574:	4639      	mov	r1, r7
 8009576:	f7f7 f847 	bl	8000608 <__aeabi_dmul>
 800957a:	460b      	mov	r3, r1
 800957c:	4602      	mov	r2, r0
 800957e:	4629      	mov	r1, r5
 8009580:	4620      	mov	r0, r4
 8009582:	f7f6 fe89 	bl	8000298 <__aeabi_dsub>
 8009586:	4b2b      	ldr	r3, [pc, #172]	; (8009634 <__kernel_cos+0x17c>)
 8009588:	4598      	cmp	r8, r3
 800958a:	4606      	mov	r6, r0
 800958c:	460f      	mov	r7, r1
 800958e:	dc10      	bgt.n	80095b2 <__kernel_cos+0xfa>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	4650      	mov	r0, sl
 8009596:	4659      	mov	r1, fp
 8009598:	f7f6 fe7e 	bl	8000298 <__aeabi_dsub>
 800959c:	460b      	mov	r3, r1
 800959e:	4926      	ldr	r1, [pc, #152]	; (8009638 <__kernel_cos+0x180>)
 80095a0:	4602      	mov	r2, r0
 80095a2:	2000      	movs	r0, #0
 80095a4:	f7f6 fe78 	bl	8000298 <__aeabi_dsub>
 80095a8:	ec41 0b10 	vmov	d0, r0, r1
 80095ac:	b003      	add	sp, #12
 80095ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b2:	4b22      	ldr	r3, [pc, #136]	; (800963c <__kernel_cos+0x184>)
 80095b4:	4920      	ldr	r1, [pc, #128]	; (8009638 <__kernel_cos+0x180>)
 80095b6:	4598      	cmp	r8, r3
 80095b8:	bfcc      	ite	gt
 80095ba:	4d21      	ldrgt	r5, [pc, #132]	; (8009640 <__kernel_cos+0x188>)
 80095bc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80095c0:	2400      	movs	r4, #0
 80095c2:	4622      	mov	r2, r4
 80095c4:	462b      	mov	r3, r5
 80095c6:	2000      	movs	r0, #0
 80095c8:	f7f6 fe66 	bl	8000298 <__aeabi_dsub>
 80095cc:	4622      	mov	r2, r4
 80095ce:	4680      	mov	r8, r0
 80095d0:	4689      	mov	r9, r1
 80095d2:	462b      	mov	r3, r5
 80095d4:	4650      	mov	r0, sl
 80095d6:	4659      	mov	r1, fp
 80095d8:	f7f6 fe5e 	bl	8000298 <__aeabi_dsub>
 80095dc:	4632      	mov	r2, r6
 80095de:	463b      	mov	r3, r7
 80095e0:	f7f6 fe5a 	bl	8000298 <__aeabi_dsub>
 80095e4:	4602      	mov	r2, r0
 80095e6:	460b      	mov	r3, r1
 80095e8:	4640      	mov	r0, r8
 80095ea:	4649      	mov	r1, r9
 80095ec:	e7da      	b.n	80095a4 <__kernel_cos+0xec>
 80095ee:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009628 <__kernel_cos+0x170>
 80095f2:	e7db      	b.n	80095ac <__kernel_cos+0xf4>
 80095f4:	f3af 8000 	nop.w
 80095f8:	be8838d4 	.word	0xbe8838d4
 80095fc:	bda8fae9 	.word	0xbda8fae9
 8009600:	bdb4b1c4 	.word	0xbdb4b1c4
 8009604:	3e21ee9e 	.word	0x3e21ee9e
 8009608:	809c52ad 	.word	0x809c52ad
 800960c:	3e927e4f 	.word	0x3e927e4f
 8009610:	19cb1590 	.word	0x19cb1590
 8009614:	3efa01a0 	.word	0x3efa01a0
 8009618:	16c15177 	.word	0x16c15177
 800961c:	3f56c16c 	.word	0x3f56c16c
 8009620:	5555554c 	.word	0x5555554c
 8009624:	3fa55555 	.word	0x3fa55555
 8009628:	00000000 	.word	0x00000000
 800962c:	3ff00000 	.word	0x3ff00000
 8009630:	3fe00000 	.word	0x3fe00000
 8009634:	3fd33332 	.word	0x3fd33332
 8009638:	3ff00000 	.word	0x3ff00000
 800963c:	3fe90000 	.word	0x3fe90000
 8009640:	3fd20000 	.word	0x3fd20000
 8009644:	00000000 	.word	0x00000000

08009648 <__kernel_rem_pio2>:
 8009648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	ed2d 8b02 	vpush	{d8}
 8009650:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009654:	f112 0f14 	cmn.w	r2, #20
 8009658:	9308      	str	r3, [sp, #32]
 800965a:	9101      	str	r1, [sp, #4]
 800965c:	4bc4      	ldr	r3, [pc, #784]	; (8009970 <__kernel_rem_pio2+0x328>)
 800965e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009660:	900b      	str	r0, [sp, #44]	; 0x2c
 8009662:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009666:	9302      	str	r3, [sp, #8]
 8009668:	9b08      	ldr	r3, [sp, #32]
 800966a:	f103 33ff 	add.w	r3, r3, #4294967295
 800966e:	bfa8      	it	ge
 8009670:	1ed4      	subge	r4, r2, #3
 8009672:	9306      	str	r3, [sp, #24]
 8009674:	bfb2      	itee	lt
 8009676:	2400      	movlt	r4, #0
 8009678:	2318      	movge	r3, #24
 800967a:	fb94 f4f3 	sdivge	r4, r4, r3
 800967e:	f06f 0317 	mvn.w	r3, #23
 8009682:	fb04 3303 	mla	r3, r4, r3, r3
 8009686:	eb03 0a02 	add.w	sl, r3, r2
 800968a:	9b02      	ldr	r3, [sp, #8]
 800968c:	9a06      	ldr	r2, [sp, #24]
 800968e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8009960 <__kernel_rem_pio2+0x318>
 8009692:	eb03 0802 	add.w	r8, r3, r2
 8009696:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009698:	1aa7      	subs	r7, r4, r2
 800969a:	ae22      	add	r6, sp, #136	; 0x88
 800969c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80096a0:	2500      	movs	r5, #0
 80096a2:	4545      	cmp	r5, r8
 80096a4:	dd13      	ble.n	80096ce <__kernel_rem_pio2+0x86>
 80096a6:	9b08      	ldr	r3, [sp, #32]
 80096a8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8009960 <__kernel_rem_pio2+0x318>
 80096ac:	aa22      	add	r2, sp, #136	; 0x88
 80096ae:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80096b2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80096b6:	f04f 0800 	mov.w	r8, #0
 80096ba:	9b02      	ldr	r3, [sp, #8]
 80096bc:	4598      	cmp	r8, r3
 80096be:	dc2f      	bgt.n	8009720 <__kernel_rem_pio2+0xd8>
 80096c0:	ed8d 8b04 	vstr	d8, [sp, #16]
 80096c4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80096c8:	462f      	mov	r7, r5
 80096ca:	2600      	movs	r6, #0
 80096cc:	e01b      	b.n	8009706 <__kernel_rem_pio2+0xbe>
 80096ce:	42ef      	cmn	r7, r5
 80096d0:	d407      	bmi.n	80096e2 <__kernel_rem_pio2+0x9a>
 80096d2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80096d6:	f7f6 ff2d 	bl	8000534 <__aeabi_i2d>
 80096da:	e8e6 0102 	strd	r0, r1, [r6], #8
 80096de:	3501      	adds	r5, #1
 80096e0:	e7df      	b.n	80096a2 <__kernel_rem_pio2+0x5a>
 80096e2:	ec51 0b18 	vmov	r0, r1, d8
 80096e6:	e7f8      	b.n	80096da <__kernel_rem_pio2+0x92>
 80096e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096ec:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80096f0:	f7f6 ff8a 	bl	8000608 <__aeabi_dmul>
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096fc:	f7f6 fdce 	bl	800029c <__adddf3>
 8009700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009704:	3601      	adds	r6, #1
 8009706:	9b06      	ldr	r3, [sp, #24]
 8009708:	429e      	cmp	r6, r3
 800970a:	f1a7 0708 	sub.w	r7, r7, #8
 800970e:	ddeb      	ble.n	80096e8 <__kernel_rem_pio2+0xa0>
 8009710:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009714:	f108 0801 	add.w	r8, r8, #1
 8009718:	ecab 7b02 	vstmia	fp!, {d7}
 800971c:	3508      	adds	r5, #8
 800971e:	e7cc      	b.n	80096ba <__kernel_rem_pio2+0x72>
 8009720:	9b02      	ldr	r3, [sp, #8]
 8009722:	aa0e      	add	r2, sp, #56	; 0x38
 8009724:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009728:	930d      	str	r3, [sp, #52]	; 0x34
 800972a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800972c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009730:	9c02      	ldr	r4, [sp, #8]
 8009732:	930c      	str	r3, [sp, #48]	; 0x30
 8009734:	00e3      	lsls	r3, r4, #3
 8009736:	930a      	str	r3, [sp, #40]	; 0x28
 8009738:	ab9a      	add	r3, sp, #616	; 0x268
 800973a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800973e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009742:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8009746:	ab72      	add	r3, sp, #456	; 0x1c8
 8009748:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800974c:	46c3      	mov	fp, r8
 800974e:	46a1      	mov	r9, r4
 8009750:	f1b9 0f00 	cmp.w	r9, #0
 8009754:	f1a5 0508 	sub.w	r5, r5, #8
 8009758:	dc77      	bgt.n	800984a <__kernel_rem_pio2+0x202>
 800975a:	ec47 6b10 	vmov	d0, r6, r7
 800975e:	4650      	mov	r0, sl
 8009760:	f000 fde6 	bl	800a330 <scalbn>
 8009764:	ec57 6b10 	vmov	r6, r7, d0
 8009768:	2200      	movs	r2, #0
 800976a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800976e:	ee10 0a10 	vmov	r0, s0
 8009772:	4639      	mov	r1, r7
 8009774:	f7f6 ff48 	bl	8000608 <__aeabi_dmul>
 8009778:	ec41 0b10 	vmov	d0, r0, r1
 800977c:	f000 fd58 	bl	800a230 <floor>
 8009780:	4b7c      	ldr	r3, [pc, #496]	; (8009974 <__kernel_rem_pio2+0x32c>)
 8009782:	ec51 0b10 	vmov	r0, r1, d0
 8009786:	2200      	movs	r2, #0
 8009788:	f7f6 ff3e 	bl	8000608 <__aeabi_dmul>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4630      	mov	r0, r6
 8009792:	4639      	mov	r1, r7
 8009794:	f7f6 fd80 	bl	8000298 <__aeabi_dsub>
 8009798:	460f      	mov	r7, r1
 800979a:	4606      	mov	r6, r0
 800979c:	f7f7 f9e4 	bl	8000b68 <__aeabi_d2iz>
 80097a0:	9004      	str	r0, [sp, #16]
 80097a2:	f7f6 fec7 	bl	8000534 <__aeabi_i2d>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4630      	mov	r0, r6
 80097ac:	4639      	mov	r1, r7
 80097ae:	f7f6 fd73 	bl	8000298 <__aeabi_dsub>
 80097b2:	f1ba 0f00 	cmp.w	sl, #0
 80097b6:	4606      	mov	r6, r0
 80097b8:	460f      	mov	r7, r1
 80097ba:	dd6d      	ble.n	8009898 <__kernel_rem_pio2+0x250>
 80097bc:	1e62      	subs	r2, r4, #1
 80097be:	ab0e      	add	r3, sp, #56	; 0x38
 80097c0:	9d04      	ldr	r5, [sp, #16]
 80097c2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80097c6:	f1ca 0118 	rsb	r1, sl, #24
 80097ca:	fa40 f301 	asr.w	r3, r0, r1
 80097ce:	441d      	add	r5, r3
 80097d0:	408b      	lsls	r3, r1
 80097d2:	1ac0      	subs	r0, r0, r3
 80097d4:	ab0e      	add	r3, sp, #56	; 0x38
 80097d6:	9504      	str	r5, [sp, #16]
 80097d8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80097dc:	f1ca 0317 	rsb	r3, sl, #23
 80097e0:	fa40 fb03 	asr.w	fp, r0, r3
 80097e4:	f1bb 0f00 	cmp.w	fp, #0
 80097e8:	dd65      	ble.n	80098b6 <__kernel_rem_pio2+0x26e>
 80097ea:	9b04      	ldr	r3, [sp, #16]
 80097ec:	2200      	movs	r2, #0
 80097ee:	3301      	adds	r3, #1
 80097f0:	9304      	str	r3, [sp, #16]
 80097f2:	4615      	mov	r5, r2
 80097f4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80097f8:	4294      	cmp	r4, r2
 80097fa:	f300 809c 	bgt.w	8009936 <__kernel_rem_pio2+0x2ee>
 80097fe:	f1ba 0f00 	cmp.w	sl, #0
 8009802:	dd07      	ble.n	8009814 <__kernel_rem_pio2+0x1cc>
 8009804:	f1ba 0f01 	cmp.w	sl, #1
 8009808:	f000 80c0 	beq.w	800998c <__kernel_rem_pio2+0x344>
 800980c:	f1ba 0f02 	cmp.w	sl, #2
 8009810:	f000 80c6 	beq.w	80099a0 <__kernel_rem_pio2+0x358>
 8009814:	f1bb 0f02 	cmp.w	fp, #2
 8009818:	d14d      	bne.n	80098b6 <__kernel_rem_pio2+0x26e>
 800981a:	4632      	mov	r2, r6
 800981c:	463b      	mov	r3, r7
 800981e:	4956      	ldr	r1, [pc, #344]	; (8009978 <__kernel_rem_pio2+0x330>)
 8009820:	2000      	movs	r0, #0
 8009822:	f7f6 fd39 	bl	8000298 <__aeabi_dsub>
 8009826:	4606      	mov	r6, r0
 8009828:	460f      	mov	r7, r1
 800982a:	2d00      	cmp	r5, #0
 800982c:	d043      	beq.n	80098b6 <__kernel_rem_pio2+0x26e>
 800982e:	4650      	mov	r0, sl
 8009830:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8009968 <__kernel_rem_pio2+0x320>
 8009834:	f000 fd7c 	bl	800a330 <scalbn>
 8009838:	4630      	mov	r0, r6
 800983a:	4639      	mov	r1, r7
 800983c:	ec53 2b10 	vmov	r2, r3, d0
 8009840:	f7f6 fd2a 	bl	8000298 <__aeabi_dsub>
 8009844:	4606      	mov	r6, r0
 8009846:	460f      	mov	r7, r1
 8009848:	e035      	b.n	80098b6 <__kernel_rem_pio2+0x26e>
 800984a:	4b4c      	ldr	r3, [pc, #304]	; (800997c <__kernel_rem_pio2+0x334>)
 800984c:	2200      	movs	r2, #0
 800984e:	4630      	mov	r0, r6
 8009850:	4639      	mov	r1, r7
 8009852:	f7f6 fed9 	bl	8000608 <__aeabi_dmul>
 8009856:	f7f7 f987 	bl	8000b68 <__aeabi_d2iz>
 800985a:	f7f6 fe6b 	bl	8000534 <__aeabi_i2d>
 800985e:	4602      	mov	r2, r0
 8009860:	460b      	mov	r3, r1
 8009862:	ec43 2b18 	vmov	d8, r2, r3
 8009866:	4b46      	ldr	r3, [pc, #280]	; (8009980 <__kernel_rem_pio2+0x338>)
 8009868:	2200      	movs	r2, #0
 800986a:	f7f6 fecd 	bl	8000608 <__aeabi_dmul>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4630      	mov	r0, r6
 8009874:	4639      	mov	r1, r7
 8009876:	f7f6 fd0f 	bl	8000298 <__aeabi_dsub>
 800987a:	f7f7 f975 	bl	8000b68 <__aeabi_d2iz>
 800987e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009882:	f84b 0b04 	str.w	r0, [fp], #4
 8009886:	ec51 0b18 	vmov	r0, r1, d8
 800988a:	f7f6 fd07 	bl	800029c <__adddf3>
 800988e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009892:	4606      	mov	r6, r0
 8009894:	460f      	mov	r7, r1
 8009896:	e75b      	b.n	8009750 <__kernel_rem_pio2+0x108>
 8009898:	d106      	bne.n	80098a8 <__kernel_rem_pio2+0x260>
 800989a:	1e63      	subs	r3, r4, #1
 800989c:	aa0e      	add	r2, sp, #56	; 0x38
 800989e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80098a2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80098a6:	e79d      	b.n	80097e4 <__kernel_rem_pio2+0x19c>
 80098a8:	4b36      	ldr	r3, [pc, #216]	; (8009984 <__kernel_rem_pio2+0x33c>)
 80098aa:	2200      	movs	r2, #0
 80098ac:	f7f7 f932 	bl	8000b14 <__aeabi_dcmpge>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d13d      	bne.n	8009930 <__kernel_rem_pio2+0x2e8>
 80098b4:	4683      	mov	fp, r0
 80098b6:	2200      	movs	r2, #0
 80098b8:	2300      	movs	r3, #0
 80098ba:	4630      	mov	r0, r6
 80098bc:	4639      	mov	r1, r7
 80098be:	f7f7 f90b 	bl	8000ad8 <__aeabi_dcmpeq>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	f000 80c0 	beq.w	8009a48 <__kernel_rem_pio2+0x400>
 80098c8:	1e65      	subs	r5, r4, #1
 80098ca:	462b      	mov	r3, r5
 80098cc:	2200      	movs	r2, #0
 80098ce:	9902      	ldr	r1, [sp, #8]
 80098d0:	428b      	cmp	r3, r1
 80098d2:	da6c      	bge.n	80099ae <__kernel_rem_pio2+0x366>
 80098d4:	2a00      	cmp	r2, #0
 80098d6:	f000 8089 	beq.w	80099ec <__kernel_rem_pio2+0x3a4>
 80098da:	ab0e      	add	r3, sp, #56	; 0x38
 80098dc:	f1aa 0a18 	sub.w	sl, sl, #24
 80098e0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 80ad 	beq.w	8009a44 <__kernel_rem_pio2+0x3fc>
 80098ea:	4650      	mov	r0, sl
 80098ec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8009968 <__kernel_rem_pio2+0x320>
 80098f0:	f000 fd1e 	bl	800a330 <scalbn>
 80098f4:	ab9a      	add	r3, sp, #616	; 0x268
 80098f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80098fa:	ec57 6b10 	vmov	r6, r7, d0
 80098fe:	00ec      	lsls	r4, r5, #3
 8009900:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8009904:	46aa      	mov	sl, r5
 8009906:	f1ba 0f00 	cmp.w	sl, #0
 800990a:	f280 80d6 	bge.w	8009aba <__kernel_rem_pio2+0x472>
 800990e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8009960 <__kernel_rem_pio2+0x318>
 8009912:	462e      	mov	r6, r5
 8009914:	2e00      	cmp	r6, #0
 8009916:	f2c0 8104 	blt.w	8009b22 <__kernel_rem_pio2+0x4da>
 800991a:	ab72      	add	r3, sp, #456	; 0x1c8
 800991c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8009920:	f8df a064 	ldr.w	sl, [pc, #100]	; 8009988 <__kernel_rem_pio2+0x340>
 8009924:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8009928:	f04f 0800 	mov.w	r8, #0
 800992c:	1baf      	subs	r7, r5, r6
 800992e:	e0ea      	b.n	8009b06 <__kernel_rem_pio2+0x4be>
 8009930:	f04f 0b02 	mov.w	fp, #2
 8009934:	e759      	b.n	80097ea <__kernel_rem_pio2+0x1a2>
 8009936:	f8d8 3000 	ldr.w	r3, [r8]
 800993a:	b955      	cbnz	r5, 8009952 <__kernel_rem_pio2+0x30a>
 800993c:	b123      	cbz	r3, 8009948 <__kernel_rem_pio2+0x300>
 800993e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009942:	f8c8 3000 	str.w	r3, [r8]
 8009946:	2301      	movs	r3, #1
 8009948:	3201      	adds	r2, #1
 800994a:	f108 0804 	add.w	r8, r8, #4
 800994e:	461d      	mov	r5, r3
 8009950:	e752      	b.n	80097f8 <__kernel_rem_pio2+0x1b0>
 8009952:	1acb      	subs	r3, r1, r3
 8009954:	f8c8 3000 	str.w	r3, [r8]
 8009958:	462b      	mov	r3, r5
 800995a:	e7f5      	b.n	8009948 <__kernel_rem_pio2+0x300>
 800995c:	f3af 8000 	nop.w
	...
 800996c:	3ff00000 	.word	0x3ff00000
 8009970:	0800ab00 	.word	0x0800ab00
 8009974:	40200000 	.word	0x40200000
 8009978:	3ff00000 	.word	0x3ff00000
 800997c:	3e700000 	.word	0x3e700000
 8009980:	41700000 	.word	0x41700000
 8009984:	3fe00000 	.word	0x3fe00000
 8009988:	0800aac0 	.word	0x0800aac0
 800998c:	1e62      	subs	r2, r4, #1
 800998e:	ab0e      	add	r3, sp, #56	; 0x38
 8009990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009994:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009998:	a90e      	add	r1, sp, #56	; 0x38
 800999a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800999e:	e739      	b.n	8009814 <__kernel_rem_pio2+0x1cc>
 80099a0:	1e62      	subs	r2, r4, #1
 80099a2:	ab0e      	add	r3, sp, #56	; 0x38
 80099a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099a8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80099ac:	e7f4      	b.n	8009998 <__kernel_rem_pio2+0x350>
 80099ae:	a90e      	add	r1, sp, #56	; 0x38
 80099b0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80099b4:	3b01      	subs	r3, #1
 80099b6:	430a      	orrs	r2, r1
 80099b8:	e789      	b.n	80098ce <__kernel_rem_pio2+0x286>
 80099ba:	3301      	adds	r3, #1
 80099bc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80099c0:	2900      	cmp	r1, #0
 80099c2:	d0fa      	beq.n	80099ba <__kernel_rem_pio2+0x372>
 80099c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099c6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80099ca:	446a      	add	r2, sp
 80099cc:	3a98      	subs	r2, #152	; 0x98
 80099ce:	920a      	str	r2, [sp, #40]	; 0x28
 80099d0:	9a08      	ldr	r2, [sp, #32]
 80099d2:	18e3      	adds	r3, r4, r3
 80099d4:	18a5      	adds	r5, r4, r2
 80099d6:	aa22      	add	r2, sp, #136	; 0x88
 80099d8:	f104 0801 	add.w	r8, r4, #1
 80099dc:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80099e0:	9304      	str	r3, [sp, #16]
 80099e2:	9b04      	ldr	r3, [sp, #16]
 80099e4:	4543      	cmp	r3, r8
 80099e6:	da04      	bge.n	80099f2 <__kernel_rem_pio2+0x3aa>
 80099e8:	461c      	mov	r4, r3
 80099ea:	e6a3      	b.n	8009734 <__kernel_rem_pio2+0xec>
 80099ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099ee:	2301      	movs	r3, #1
 80099f0:	e7e4      	b.n	80099bc <__kernel_rem_pio2+0x374>
 80099f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099f4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80099f8:	f7f6 fd9c 	bl	8000534 <__aeabi_i2d>
 80099fc:	e8e5 0102 	strd	r0, r1, [r5], #8
 8009a00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a02:	46ab      	mov	fp, r5
 8009a04:	461c      	mov	r4, r3
 8009a06:	f04f 0900 	mov.w	r9, #0
 8009a0a:	2600      	movs	r6, #0
 8009a0c:	2700      	movs	r7, #0
 8009a0e:	9b06      	ldr	r3, [sp, #24]
 8009a10:	4599      	cmp	r9, r3
 8009a12:	dd06      	ble.n	8009a22 <__kernel_rem_pio2+0x3da>
 8009a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a16:	e8e3 6702 	strd	r6, r7, [r3], #8
 8009a1a:	f108 0801 	add.w	r8, r8, #1
 8009a1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009a20:	e7df      	b.n	80099e2 <__kernel_rem_pio2+0x39a>
 8009a22:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009a26:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009a2a:	f7f6 fded 	bl	8000608 <__aeabi_dmul>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	4630      	mov	r0, r6
 8009a34:	4639      	mov	r1, r7
 8009a36:	f7f6 fc31 	bl	800029c <__adddf3>
 8009a3a:	f109 0901 	add.w	r9, r9, #1
 8009a3e:	4606      	mov	r6, r0
 8009a40:	460f      	mov	r7, r1
 8009a42:	e7e4      	b.n	8009a0e <__kernel_rem_pio2+0x3c6>
 8009a44:	3d01      	subs	r5, #1
 8009a46:	e748      	b.n	80098da <__kernel_rem_pio2+0x292>
 8009a48:	ec47 6b10 	vmov	d0, r6, r7
 8009a4c:	f1ca 0000 	rsb	r0, sl, #0
 8009a50:	f000 fc6e 	bl	800a330 <scalbn>
 8009a54:	ec57 6b10 	vmov	r6, r7, d0
 8009a58:	4ba0      	ldr	r3, [pc, #640]	; (8009cdc <__kernel_rem_pio2+0x694>)
 8009a5a:	ee10 0a10 	vmov	r0, s0
 8009a5e:	2200      	movs	r2, #0
 8009a60:	4639      	mov	r1, r7
 8009a62:	f7f7 f857 	bl	8000b14 <__aeabi_dcmpge>
 8009a66:	b1f8      	cbz	r0, 8009aa8 <__kernel_rem_pio2+0x460>
 8009a68:	4b9d      	ldr	r3, [pc, #628]	; (8009ce0 <__kernel_rem_pio2+0x698>)
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	4639      	mov	r1, r7
 8009a70:	f7f6 fdca 	bl	8000608 <__aeabi_dmul>
 8009a74:	f7f7 f878 	bl	8000b68 <__aeabi_d2iz>
 8009a78:	4680      	mov	r8, r0
 8009a7a:	f7f6 fd5b 	bl	8000534 <__aeabi_i2d>
 8009a7e:	4b97      	ldr	r3, [pc, #604]	; (8009cdc <__kernel_rem_pio2+0x694>)
 8009a80:	2200      	movs	r2, #0
 8009a82:	f7f6 fdc1 	bl	8000608 <__aeabi_dmul>
 8009a86:	460b      	mov	r3, r1
 8009a88:	4602      	mov	r2, r0
 8009a8a:	4639      	mov	r1, r7
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f7f6 fc03 	bl	8000298 <__aeabi_dsub>
 8009a92:	f7f7 f869 	bl	8000b68 <__aeabi_d2iz>
 8009a96:	1c65      	adds	r5, r4, #1
 8009a98:	ab0e      	add	r3, sp, #56	; 0x38
 8009a9a:	f10a 0a18 	add.w	sl, sl, #24
 8009a9e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009aa2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009aa6:	e720      	b.n	80098ea <__kernel_rem_pio2+0x2a2>
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	4639      	mov	r1, r7
 8009aac:	f7f7 f85c 	bl	8000b68 <__aeabi_d2iz>
 8009ab0:	ab0e      	add	r3, sp, #56	; 0x38
 8009ab2:	4625      	mov	r5, r4
 8009ab4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009ab8:	e717      	b.n	80098ea <__kernel_rem_pio2+0x2a2>
 8009aba:	ab0e      	add	r3, sp, #56	; 0x38
 8009abc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8009ac0:	f7f6 fd38 	bl	8000534 <__aeabi_i2d>
 8009ac4:	4632      	mov	r2, r6
 8009ac6:	463b      	mov	r3, r7
 8009ac8:	f7f6 fd9e 	bl	8000608 <__aeabi_dmul>
 8009acc:	4b84      	ldr	r3, [pc, #528]	; (8009ce0 <__kernel_rem_pio2+0x698>)
 8009ace:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	f7f6 fd96 	bl	8000608 <__aeabi_dmul>
 8009adc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	460f      	mov	r7, r1
 8009ae4:	e70f      	b.n	8009906 <__kernel_rem_pio2+0x2be>
 8009ae6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009aea:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8009aee:	f7f6 fd8b 	bl	8000608 <__aeabi_dmul>
 8009af2:	4602      	mov	r2, r0
 8009af4:	460b      	mov	r3, r1
 8009af6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009afa:	f7f6 fbcf 	bl	800029c <__adddf3>
 8009afe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b02:	f108 0801 	add.w	r8, r8, #1
 8009b06:	9b02      	ldr	r3, [sp, #8]
 8009b08:	4598      	cmp	r8, r3
 8009b0a:	dc01      	bgt.n	8009b10 <__kernel_rem_pio2+0x4c8>
 8009b0c:	45b8      	cmp	r8, r7
 8009b0e:	ddea      	ble.n	8009ae6 <__kernel_rem_pio2+0x49e>
 8009b10:	ed9d 7b06 	vldr	d7, [sp, #24]
 8009b14:	ab4a      	add	r3, sp, #296	; 0x128
 8009b16:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009b1a:	ed87 7b00 	vstr	d7, [r7]
 8009b1e:	3e01      	subs	r6, #1
 8009b20:	e6f8      	b.n	8009914 <__kernel_rem_pio2+0x2cc>
 8009b22:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	dc0b      	bgt.n	8009b40 <__kernel_rem_pio2+0x4f8>
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	dc35      	bgt.n	8009b98 <__kernel_rem_pio2+0x550>
 8009b2c:	d059      	beq.n	8009be2 <__kernel_rem_pio2+0x59a>
 8009b2e:	9b04      	ldr	r3, [sp, #16]
 8009b30:	f003 0007 	and.w	r0, r3, #7
 8009b34:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8009b38:	ecbd 8b02 	vpop	{d8}
 8009b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b40:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8009b42:	2b03      	cmp	r3, #3
 8009b44:	d1f3      	bne.n	8009b2e <__kernel_rem_pio2+0x4e6>
 8009b46:	ab4a      	add	r3, sp, #296	; 0x128
 8009b48:	4423      	add	r3, r4
 8009b4a:	9306      	str	r3, [sp, #24]
 8009b4c:	461c      	mov	r4, r3
 8009b4e:	469a      	mov	sl, r3
 8009b50:	9502      	str	r5, [sp, #8]
 8009b52:	9b02      	ldr	r3, [sp, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f1aa 0a08 	sub.w	sl, sl, #8
 8009b5a:	dc6b      	bgt.n	8009c34 <__kernel_rem_pio2+0x5ec>
 8009b5c:	46aa      	mov	sl, r5
 8009b5e:	f1ba 0f01 	cmp.w	sl, #1
 8009b62:	f1a4 0408 	sub.w	r4, r4, #8
 8009b66:	f300 8085 	bgt.w	8009c74 <__kernel_rem_pio2+0x62c>
 8009b6a:	9c06      	ldr	r4, [sp, #24]
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	3408      	adds	r4, #8
 8009b70:	2100      	movs	r1, #0
 8009b72:	2d01      	cmp	r5, #1
 8009b74:	f300 809d 	bgt.w	8009cb2 <__kernel_rem_pio2+0x66a>
 8009b78:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8009b7c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8009b80:	f1bb 0f00 	cmp.w	fp, #0
 8009b84:	f040 809b 	bne.w	8009cbe <__kernel_rem_pio2+0x676>
 8009b88:	9b01      	ldr	r3, [sp, #4]
 8009b8a:	e9c3 5600 	strd	r5, r6, [r3]
 8009b8e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009b92:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009b96:	e7ca      	b.n	8009b2e <__kernel_rem_pio2+0x4e6>
 8009b98:	3408      	adds	r4, #8
 8009b9a:	ab4a      	add	r3, sp, #296	; 0x128
 8009b9c:	441c      	add	r4, r3
 8009b9e:	462e      	mov	r6, r5
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	2e00      	cmp	r6, #0
 8009ba6:	da36      	bge.n	8009c16 <__kernel_rem_pio2+0x5ce>
 8009ba8:	f1bb 0f00 	cmp.w	fp, #0
 8009bac:	d039      	beq.n	8009c22 <__kernel_rem_pio2+0x5da>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bb4:	9c01      	ldr	r4, [sp, #4]
 8009bb6:	e9c4 2300 	strd	r2, r3, [r4]
 8009bba:	4602      	mov	r2, r0
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8009bc2:	f7f6 fb69 	bl	8000298 <__aeabi_dsub>
 8009bc6:	ae4c      	add	r6, sp, #304	; 0x130
 8009bc8:	2401      	movs	r4, #1
 8009bca:	42a5      	cmp	r5, r4
 8009bcc:	da2c      	bge.n	8009c28 <__kernel_rem_pio2+0x5e0>
 8009bce:	f1bb 0f00 	cmp.w	fp, #0
 8009bd2:	d002      	beq.n	8009bda <__kernel_rem_pio2+0x592>
 8009bd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bd8:	4619      	mov	r1, r3
 8009bda:	9b01      	ldr	r3, [sp, #4]
 8009bdc:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009be0:	e7a5      	b.n	8009b2e <__kernel_rem_pio2+0x4e6>
 8009be2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8009be6:	eb0d 0403 	add.w	r4, sp, r3
 8009bea:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8009bee:	2000      	movs	r0, #0
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	2d00      	cmp	r5, #0
 8009bf4:	da09      	bge.n	8009c0a <__kernel_rem_pio2+0x5c2>
 8009bf6:	f1bb 0f00 	cmp.w	fp, #0
 8009bfa:	d002      	beq.n	8009c02 <__kernel_rem_pio2+0x5ba>
 8009bfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c00:	4619      	mov	r1, r3
 8009c02:	9b01      	ldr	r3, [sp, #4]
 8009c04:	e9c3 0100 	strd	r0, r1, [r3]
 8009c08:	e791      	b.n	8009b2e <__kernel_rem_pio2+0x4e6>
 8009c0a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009c0e:	f7f6 fb45 	bl	800029c <__adddf3>
 8009c12:	3d01      	subs	r5, #1
 8009c14:	e7ed      	b.n	8009bf2 <__kernel_rem_pio2+0x5aa>
 8009c16:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009c1a:	f7f6 fb3f 	bl	800029c <__adddf3>
 8009c1e:	3e01      	subs	r6, #1
 8009c20:	e7c0      	b.n	8009ba4 <__kernel_rem_pio2+0x55c>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	e7c5      	b.n	8009bb4 <__kernel_rem_pio2+0x56c>
 8009c28:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8009c2c:	f7f6 fb36 	bl	800029c <__adddf3>
 8009c30:	3401      	adds	r4, #1
 8009c32:	e7ca      	b.n	8009bca <__kernel_rem_pio2+0x582>
 8009c34:	e9da 8900 	ldrd	r8, r9, [sl]
 8009c38:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009c3c:	9b02      	ldr	r3, [sp, #8]
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	9302      	str	r3, [sp, #8]
 8009c42:	4632      	mov	r2, r6
 8009c44:	463b      	mov	r3, r7
 8009c46:	4640      	mov	r0, r8
 8009c48:	4649      	mov	r1, r9
 8009c4a:	f7f6 fb27 	bl	800029c <__adddf3>
 8009c4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c52:	4602      	mov	r2, r0
 8009c54:	460b      	mov	r3, r1
 8009c56:	4640      	mov	r0, r8
 8009c58:	4649      	mov	r1, r9
 8009c5a:	f7f6 fb1d 	bl	8000298 <__aeabi_dsub>
 8009c5e:	4632      	mov	r2, r6
 8009c60:	463b      	mov	r3, r7
 8009c62:	f7f6 fb1b 	bl	800029c <__adddf3>
 8009c66:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009c6a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009c6e:	ed8a 7b00 	vstr	d7, [sl]
 8009c72:	e76e      	b.n	8009b52 <__kernel_rem_pio2+0x50a>
 8009c74:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009c78:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	4632      	mov	r2, r6
 8009c80:	463b      	mov	r3, r7
 8009c82:	4649      	mov	r1, r9
 8009c84:	f7f6 fb0a 	bl	800029c <__adddf3>
 8009c88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	4640      	mov	r0, r8
 8009c92:	4649      	mov	r1, r9
 8009c94:	f7f6 fb00 	bl	8000298 <__aeabi_dsub>
 8009c98:	4632      	mov	r2, r6
 8009c9a:	463b      	mov	r3, r7
 8009c9c:	f7f6 fafe 	bl	800029c <__adddf3>
 8009ca0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ca4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009ca8:	ed84 7b00 	vstr	d7, [r4]
 8009cac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cb0:	e755      	b.n	8009b5e <__kernel_rem_pio2+0x516>
 8009cb2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009cb6:	f7f6 faf1 	bl	800029c <__adddf3>
 8009cba:	3d01      	subs	r5, #1
 8009cbc:	e759      	b.n	8009b72 <__kernel_rem_pio2+0x52a>
 8009cbe:	9b01      	ldr	r3, [sp, #4]
 8009cc0:	9a01      	ldr	r2, [sp, #4]
 8009cc2:	601d      	str	r5, [r3, #0]
 8009cc4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8009cc8:	605c      	str	r4, [r3, #4]
 8009cca:	609f      	str	r7, [r3, #8]
 8009ccc:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009cd0:	60d3      	str	r3, [r2, #12]
 8009cd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009cd6:	6110      	str	r0, [r2, #16]
 8009cd8:	6153      	str	r3, [r2, #20]
 8009cda:	e728      	b.n	8009b2e <__kernel_rem_pio2+0x4e6>
 8009cdc:	41700000 	.word	0x41700000
 8009ce0:	3e700000 	.word	0x3e700000
 8009ce4:	00000000 	.word	0x00000000

08009ce8 <__kernel_sin>:
 8009ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cec:	ed2d 8b04 	vpush	{d8-d9}
 8009cf0:	eeb0 8a41 	vmov.f32	s16, s2
 8009cf4:	eef0 8a61 	vmov.f32	s17, s3
 8009cf8:	ec55 4b10 	vmov	r4, r5, d0
 8009cfc:	b083      	sub	sp, #12
 8009cfe:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009d02:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009d06:	9001      	str	r0, [sp, #4]
 8009d08:	da06      	bge.n	8009d18 <__kernel_sin+0x30>
 8009d0a:	ee10 0a10 	vmov	r0, s0
 8009d0e:	4629      	mov	r1, r5
 8009d10:	f7f6 ff2a 	bl	8000b68 <__aeabi_d2iz>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d051      	beq.n	8009dbc <__kernel_sin+0xd4>
 8009d18:	4622      	mov	r2, r4
 8009d1a:	462b      	mov	r3, r5
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	4629      	mov	r1, r5
 8009d20:	f7f6 fc72 	bl	8000608 <__aeabi_dmul>
 8009d24:	4682      	mov	sl, r0
 8009d26:	468b      	mov	fp, r1
 8009d28:	4602      	mov	r2, r0
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	4629      	mov	r1, r5
 8009d30:	f7f6 fc6a 	bl	8000608 <__aeabi_dmul>
 8009d34:	a341      	add	r3, pc, #260	; (adr r3, 8009e3c <__kernel_sin+0x154>)
 8009d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3a:	4680      	mov	r8, r0
 8009d3c:	4689      	mov	r9, r1
 8009d3e:	4650      	mov	r0, sl
 8009d40:	4659      	mov	r1, fp
 8009d42:	f7f6 fc61 	bl	8000608 <__aeabi_dmul>
 8009d46:	a33f      	add	r3, pc, #252	; (adr r3, 8009e44 <__kernel_sin+0x15c>)
 8009d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4c:	f7f6 faa4 	bl	8000298 <__aeabi_dsub>
 8009d50:	4652      	mov	r2, sl
 8009d52:	465b      	mov	r3, fp
 8009d54:	f7f6 fc58 	bl	8000608 <__aeabi_dmul>
 8009d58:	a33c      	add	r3, pc, #240	; (adr r3, 8009e4c <__kernel_sin+0x164>)
 8009d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5e:	f7f6 fa9d 	bl	800029c <__adddf3>
 8009d62:	4652      	mov	r2, sl
 8009d64:	465b      	mov	r3, fp
 8009d66:	f7f6 fc4f 	bl	8000608 <__aeabi_dmul>
 8009d6a:	a33a      	add	r3, pc, #232	; (adr r3, 8009e54 <__kernel_sin+0x16c>)
 8009d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d70:	f7f6 fa92 	bl	8000298 <__aeabi_dsub>
 8009d74:	4652      	mov	r2, sl
 8009d76:	465b      	mov	r3, fp
 8009d78:	f7f6 fc46 	bl	8000608 <__aeabi_dmul>
 8009d7c:	a337      	add	r3, pc, #220	; (adr r3, 8009e5c <__kernel_sin+0x174>)
 8009d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d82:	f7f6 fa8b 	bl	800029c <__adddf3>
 8009d86:	9b01      	ldr	r3, [sp, #4]
 8009d88:	4606      	mov	r6, r0
 8009d8a:	460f      	mov	r7, r1
 8009d8c:	b9eb      	cbnz	r3, 8009dca <__kernel_sin+0xe2>
 8009d8e:	4602      	mov	r2, r0
 8009d90:	460b      	mov	r3, r1
 8009d92:	4650      	mov	r0, sl
 8009d94:	4659      	mov	r1, fp
 8009d96:	f7f6 fc37 	bl	8000608 <__aeabi_dmul>
 8009d9a:	a325      	add	r3, pc, #148	; (adr r3, 8009e30 <__kernel_sin+0x148>)
 8009d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da0:	f7f6 fa7a 	bl	8000298 <__aeabi_dsub>
 8009da4:	4642      	mov	r2, r8
 8009da6:	464b      	mov	r3, r9
 8009da8:	f7f6 fc2e 	bl	8000608 <__aeabi_dmul>
 8009dac:	4602      	mov	r2, r0
 8009dae:	460b      	mov	r3, r1
 8009db0:	4620      	mov	r0, r4
 8009db2:	4629      	mov	r1, r5
 8009db4:	f7f6 fa72 	bl	800029c <__adddf3>
 8009db8:	4604      	mov	r4, r0
 8009dba:	460d      	mov	r5, r1
 8009dbc:	ec45 4b10 	vmov	d0, r4, r5
 8009dc0:	b003      	add	sp, #12
 8009dc2:	ecbd 8b04 	vpop	{d8-d9}
 8009dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dca:	4b1b      	ldr	r3, [pc, #108]	; (8009e38 <__kernel_sin+0x150>)
 8009dcc:	ec51 0b18 	vmov	r0, r1, d8
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f7f6 fc19 	bl	8000608 <__aeabi_dmul>
 8009dd6:	4632      	mov	r2, r6
 8009dd8:	ec41 0b19 	vmov	d9, r0, r1
 8009ddc:	463b      	mov	r3, r7
 8009dde:	4640      	mov	r0, r8
 8009de0:	4649      	mov	r1, r9
 8009de2:	f7f6 fc11 	bl	8000608 <__aeabi_dmul>
 8009de6:	4602      	mov	r2, r0
 8009de8:	460b      	mov	r3, r1
 8009dea:	ec51 0b19 	vmov	r0, r1, d9
 8009dee:	f7f6 fa53 	bl	8000298 <__aeabi_dsub>
 8009df2:	4652      	mov	r2, sl
 8009df4:	465b      	mov	r3, fp
 8009df6:	f7f6 fc07 	bl	8000608 <__aeabi_dmul>
 8009dfa:	ec53 2b18 	vmov	r2, r3, d8
 8009dfe:	f7f6 fa4b 	bl	8000298 <__aeabi_dsub>
 8009e02:	a30b      	add	r3, pc, #44	; (adr r3, 8009e30 <__kernel_sin+0x148>)
 8009e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e08:	4606      	mov	r6, r0
 8009e0a:	460f      	mov	r7, r1
 8009e0c:	4640      	mov	r0, r8
 8009e0e:	4649      	mov	r1, r9
 8009e10:	f7f6 fbfa 	bl	8000608 <__aeabi_dmul>
 8009e14:	4602      	mov	r2, r0
 8009e16:	460b      	mov	r3, r1
 8009e18:	4630      	mov	r0, r6
 8009e1a:	4639      	mov	r1, r7
 8009e1c:	f7f6 fa3e 	bl	800029c <__adddf3>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	4620      	mov	r0, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	f7f6 fa36 	bl	8000298 <__aeabi_dsub>
 8009e2c:	e7c4      	b.n	8009db8 <__kernel_sin+0xd0>
 8009e2e:	bf00      	nop
 8009e30:	55555549 	.word	0x55555549
 8009e34:	3fc55555 	.word	0x3fc55555
 8009e38:	3fe00000 	.word	0x3fe00000
 8009e3c:	5acfd57c 	.word	0x5acfd57c
 8009e40:	3de5d93a 	.word	0x3de5d93a
 8009e44:	8a2b9ceb 	.word	0x8a2b9ceb
 8009e48:	3e5ae5e6 	.word	0x3e5ae5e6
 8009e4c:	57b1fe7d 	.word	0x57b1fe7d
 8009e50:	3ec71de3 	.word	0x3ec71de3
 8009e54:	19c161d5 	.word	0x19c161d5
 8009e58:	3f2a01a0 	.word	0x3f2a01a0
 8009e5c:	1110f8a6 	.word	0x1110f8a6
 8009e60:	3f811111 	.word	0x3f811111

08009e64 <with_errno>:
 8009e64:	b570      	push	{r4, r5, r6, lr}
 8009e66:	4604      	mov	r4, r0
 8009e68:	460d      	mov	r5, r1
 8009e6a:	4616      	mov	r6, r2
 8009e6c:	f7fb fbb8 	bl	80055e0 <__errno>
 8009e70:	4629      	mov	r1, r5
 8009e72:	6006      	str	r6, [r0, #0]
 8009e74:	4620      	mov	r0, r4
 8009e76:	bd70      	pop	{r4, r5, r6, pc}

08009e78 <xflow>:
 8009e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e7a:	4614      	mov	r4, r2
 8009e7c:	461d      	mov	r5, r3
 8009e7e:	b108      	cbz	r0, 8009e84 <xflow+0xc>
 8009e80:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e84:	e9cd 2300 	strd	r2, r3, [sp]
 8009e88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	4629      	mov	r1, r5
 8009e90:	f7f6 fbba 	bl	8000608 <__aeabi_dmul>
 8009e94:	2222      	movs	r2, #34	; 0x22
 8009e96:	b003      	add	sp, #12
 8009e98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e9c:	f7ff bfe2 	b.w	8009e64 <with_errno>

08009ea0 <__math_uflow>:
 8009ea0:	b508      	push	{r3, lr}
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009ea8:	f7ff ffe6 	bl	8009e78 <xflow>
 8009eac:	ec41 0b10 	vmov	d0, r0, r1
 8009eb0:	bd08      	pop	{r3, pc}

08009eb2 <__math_oflow>:
 8009eb2:	b508      	push	{r3, lr}
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009eba:	f7ff ffdd 	bl	8009e78 <xflow>
 8009ebe:	ec41 0b10 	vmov	d0, r0, r1
 8009ec2:	bd08      	pop	{r3, pc}
 8009ec4:	0000      	movs	r0, r0
	...

08009ec8 <atan>:
 8009ec8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ecc:	ec55 4b10 	vmov	r4, r5, d0
 8009ed0:	4bc3      	ldr	r3, [pc, #780]	; (800a1e0 <atan+0x318>)
 8009ed2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009ed6:	429e      	cmp	r6, r3
 8009ed8:	46ab      	mov	fp, r5
 8009eda:	dd18      	ble.n	8009f0e <atan+0x46>
 8009edc:	4bc1      	ldr	r3, [pc, #772]	; (800a1e4 <atan+0x31c>)
 8009ede:	429e      	cmp	r6, r3
 8009ee0:	dc01      	bgt.n	8009ee6 <atan+0x1e>
 8009ee2:	d109      	bne.n	8009ef8 <atan+0x30>
 8009ee4:	b144      	cbz	r4, 8009ef8 <atan+0x30>
 8009ee6:	4622      	mov	r2, r4
 8009ee8:	462b      	mov	r3, r5
 8009eea:	4620      	mov	r0, r4
 8009eec:	4629      	mov	r1, r5
 8009eee:	f7f6 f9d5 	bl	800029c <__adddf3>
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	460d      	mov	r5, r1
 8009ef6:	e006      	b.n	8009f06 <atan+0x3e>
 8009ef8:	f1bb 0f00 	cmp.w	fp, #0
 8009efc:	f300 8131 	bgt.w	800a162 <atan+0x29a>
 8009f00:	a59b      	add	r5, pc, #620	; (adr r5, 800a170 <atan+0x2a8>)
 8009f02:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f06:	ec45 4b10 	vmov	d0, r4, r5
 8009f0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0e:	4bb6      	ldr	r3, [pc, #728]	; (800a1e8 <atan+0x320>)
 8009f10:	429e      	cmp	r6, r3
 8009f12:	dc14      	bgt.n	8009f3e <atan+0x76>
 8009f14:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009f18:	429e      	cmp	r6, r3
 8009f1a:	dc0d      	bgt.n	8009f38 <atan+0x70>
 8009f1c:	a396      	add	r3, pc, #600	; (adr r3, 800a178 <atan+0x2b0>)
 8009f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f22:	ee10 0a10 	vmov	r0, s0
 8009f26:	4629      	mov	r1, r5
 8009f28:	f7f6 f9b8 	bl	800029c <__adddf3>
 8009f2c:	4baf      	ldr	r3, [pc, #700]	; (800a1ec <atan+0x324>)
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f7f6 fdfa 	bl	8000b28 <__aeabi_dcmpgt>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d1e6      	bne.n	8009f06 <atan+0x3e>
 8009f38:	f04f 3aff 	mov.w	sl, #4294967295
 8009f3c:	e02b      	b.n	8009f96 <atan+0xce>
 8009f3e:	f000 f963 	bl	800a208 <fabs>
 8009f42:	4bab      	ldr	r3, [pc, #684]	; (800a1f0 <atan+0x328>)
 8009f44:	429e      	cmp	r6, r3
 8009f46:	ec55 4b10 	vmov	r4, r5, d0
 8009f4a:	f300 80bf 	bgt.w	800a0cc <atan+0x204>
 8009f4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009f52:	429e      	cmp	r6, r3
 8009f54:	f300 80a0 	bgt.w	800a098 <atan+0x1d0>
 8009f58:	ee10 2a10 	vmov	r2, s0
 8009f5c:	ee10 0a10 	vmov	r0, s0
 8009f60:	462b      	mov	r3, r5
 8009f62:	4629      	mov	r1, r5
 8009f64:	f7f6 f99a 	bl	800029c <__adddf3>
 8009f68:	4ba0      	ldr	r3, [pc, #640]	; (800a1ec <atan+0x324>)
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f7f6 f994 	bl	8000298 <__aeabi_dsub>
 8009f70:	2200      	movs	r2, #0
 8009f72:	4606      	mov	r6, r0
 8009f74:	460f      	mov	r7, r1
 8009f76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	4629      	mov	r1, r5
 8009f7e:	f7f6 f98d 	bl	800029c <__adddf3>
 8009f82:	4602      	mov	r2, r0
 8009f84:	460b      	mov	r3, r1
 8009f86:	4630      	mov	r0, r6
 8009f88:	4639      	mov	r1, r7
 8009f8a:	f7f6 fc67 	bl	800085c <__aeabi_ddiv>
 8009f8e:	f04f 0a00 	mov.w	sl, #0
 8009f92:	4604      	mov	r4, r0
 8009f94:	460d      	mov	r5, r1
 8009f96:	4622      	mov	r2, r4
 8009f98:	462b      	mov	r3, r5
 8009f9a:	4620      	mov	r0, r4
 8009f9c:	4629      	mov	r1, r5
 8009f9e:	f7f6 fb33 	bl	8000608 <__aeabi_dmul>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4680      	mov	r8, r0
 8009fa8:	4689      	mov	r9, r1
 8009faa:	f7f6 fb2d 	bl	8000608 <__aeabi_dmul>
 8009fae:	a374      	add	r3, pc, #464	; (adr r3, 800a180 <atan+0x2b8>)
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	4606      	mov	r6, r0
 8009fb6:	460f      	mov	r7, r1
 8009fb8:	f7f6 fb26 	bl	8000608 <__aeabi_dmul>
 8009fbc:	a372      	add	r3, pc, #456	; (adr r3, 800a188 <atan+0x2c0>)
 8009fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc2:	f7f6 f96b 	bl	800029c <__adddf3>
 8009fc6:	4632      	mov	r2, r6
 8009fc8:	463b      	mov	r3, r7
 8009fca:	f7f6 fb1d 	bl	8000608 <__aeabi_dmul>
 8009fce:	a370      	add	r3, pc, #448	; (adr r3, 800a190 <atan+0x2c8>)
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	f7f6 f962 	bl	800029c <__adddf3>
 8009fd8:	4632      	mov	r2, r6
 8009fda:	463b      	mov	r3, r7
 8009fdc:	f7f6 fb14 	bl	8000608 <__aeabi_dmul>
 8009fe0:	a36d      	add	r3, pc, #436	; (adr r3, 800a198 <atan+0x2d0>)
 8009fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe6:	f7f6 f959 	bl	800029c <__adddf3>
 8009fea:	4632      	mov	r2, r6
 8009fec:	463b      	mov	r3, r7
 8009fee:	f7f6 fb0b 	bl	8000608 <__aeabi_dmul>
 8009ff2:	a36b      	add	r3, pc, #428	; (adr r3, 800a1a0 <atan+0x2d8>)
 8009ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff8:	f7f6 f950 	bl	800029c <__adddf3>
 8009ffc:	4632      	mov	r2, r6
 8009ffe:	463b      	mov	r3, r7
 800a000:	f7f6 fb02 	bl	8000608 <__aeabi_dmul>
 800a004:	a368      	add	r3, pc, #416	; (adr r3, 800a1a8 <atan+0x2e0>)
 800a006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00a:	f7f6 f947 	bl	800029c <__adddf3>
 800a00e:	4642      	mov	r2, r8
 800a010:	464b      	mov	r3, r9
 800a012:	f7f6 faf9 	bl	8000608 <__aeabi_dmul>
 800a016:	a366      	add	r3, pc, #408	; (adr r3, 800a1b0 <atan+0x2e8>)
 800a018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01c:	4680      	mov	r8, r0
 800a01e:	4689      	mov	r9, r1
 800a020:	4630      	mov	r0, r6
 800a022:	4639      	mov	r1, r7
 800a024:	f7f6 faf0 	bl	8000608 <__aeabi_dmul>
 800a028:	a363      	add	r3, pc, #396	; (adr r3, 800a1b8 <atan+0x2f0>)
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	f7f6 f933 	bl	8000298 <__aeabi_dsub>
 800a032:	4632      	mov	r2, r6
 800a034:	463b      	mov	r3, r7
 800a036:	f7f6 fae7 	bl	8000608 <__aeabi_dmul>
 800a03a:	a361      	add	r3, pc, #388	; (adr r3, 800a1c0 <atan+0x2f8>)
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f7f6 f92a 	bl	8000298 <__aeabi_dsub>
 800a044:	4632      	mov	r2, r6
 800a046:	463b      	mov	r3, r7
 800a048:	f7f6 fade 	bl	8000608 <__aeabi_dmul>
 800a04c:	a35e      	add	r3, pc, #376	; (adr r3, 800a1c8 <atan+0x300>)
 800a04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a052:	f7f6 f921 	bl	8000298 <__aeabi_dsub>
 800a056:	4632      	mov	r2, r6
 800a058:	463b      	mov	r3, r7
 800a05a:	f7f6 fad5 	bl	8000608 <__aeabi_dmul>
 800a05e:	a35c      	add	r3, pc, #368	; (adr r3, 800a1d0 <atan+0x308>)
 800a060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a064:	f7f6 f918 	bl	8000298 <__aeabi_dsub>
 800a068:	4632      	mov	r2, r6
 800a06a:	463b      	mov	r3, r7
 800a06c:	f7f6 facc 	bl	8000608 <__aeabi_dmul>
 800a070:	4602      	mov	r2, r0
 800a072:	460b      	mov	r3, r1
 800a074:	4640      	mov	r0, r8
 800a076:	4649      	mov	r1, r9
 800a078:	f7f6 f910 	bl	800029c <__adddf3>
 800a07c:	4622      	mov	r2, r4
 800a07e:	462b      	mov	r3, r5
 800a080:	f7f6 fac2 	bl	8000608 <__aeabi_dmul>
 800a084:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a088:	4602      	mov	r2, r0
 800a08a:	460b      	mov	r3, r1
 800a08c:	d14b      	bne.n	800a126 <atan+0x25e>
 800a08e:	4620      	mov	r0, r4
 800a090:	4629      	mov	r1, r5
 800a092:	f7f6 f901 	bl	8000298 <__aeabi_dsub>
 800a096:	e72c      	b.n	8009ef2 <atan+0x2a>
 800a098:	ee10 0a10 	vmov	r0, s0
 800a09c:	4b53      	ldr	r3, [pc, #332]	; (800a1ec <atan+0x324>)
 800a09e:	2200      	movs	r2, #0
 800a0a0:	4629      	mov	r1, r5
 800a0a2:	f7f6 f8f9 	bl	8000298 <__aeabi_dsub>
 800a0a6:	4b51      	ldr	r3, [pc, #324]	; (800a1ec <atan+0x324>)
 800a0a8:	4606      	mov	r6, r0
 800a0aa:	460f      	mov	r7, r1
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	f7f6 f8f3 	bl	800029c <__adddf3>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	4639      	mov	r1, r7
 800a0be:	f7f6 fbcd 	bl	800085c <__aeabi_ddiv>
 800a0c2:	f04f 0a01 	mov.w	sl, #1
 800a0c6:	4604      	mov	r4, r0
 800a0c8:	460d      	mov	r5, r1
 800a0ca:	e764      	b.n	8009f96 <atan+0xce>
 800a0cc:	4b49      	ldr	r3, [pc, #292]	; (800a1f4 <atan+0x32c>)
 800a0ce:	429e      	cmp	r6, r3
 800a0d0:	da1d      	bge.n	800a10e <atan+0x246>
 800a0d2:	ee10 0a10 	vmov	r0, s0
 800a0d6:	4b48      	ldr	r3, [pc, #288]	; (800a1f8 <atan+0x330>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	4629      	mov	r1, r5
 800a0dc:	f7f6 f8dc 	bl	8000298 <__aeabi_dsub>
 800a0e0:	4b45      	ldr	r3, [pc, #276]	; (800a1f8 <atan+0x330>)
 800a0e2:	4606      	mov	r6, r0
 800a0e4:	460f      	mov	r7, r1
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	4620      	mov	r0, r4
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	f7f6 fa8c 	bl	8000608 <__aeabi_dmul>
 800a0f0:	4b3e      	ldr	r3, [pc, #248]	; (800a1ec <atan+0x324>)
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f7f6 f8d2 	bl	800029c <__adddf3>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	4639      	mov	r1, r7
 800a100:	f7f6 fbac 	bl	800085c <__aeabi_ddiv>
 800a104:	f04f 0a02 	mov.w	sl, #2
 800a108:	4604      	mov	r4, r0
 800a10a:	460d      	mov	r5, r1
 800a10c:	e743      	b.n	8009f96 <atan+0xce>
 800a10e:	462b      	mov	r3, r5
 800a110:	ee10 2a10 	vmov	r2, s0
 800a114:	4939      	ldr	r1, [pc, #228]	; (800a1fc <atan+0x334>)
 800a116:	2000      	movs	r0, #0
 800a118:	f7f6 fba0 	bl	800085c <__aeabi_ddiv>
 800a11c:	f04f 0a03 	mov.w	sl, #3
 800a120:	4604      	mov	r4, r0
 800a122:	460d      	mov	r5, r1
 800a124:	e737      	b.n	8009f96 <atan+0xce>
 800a126:	4b36      	ldr	r3, [pc, #216]	; (800a200 <atan+0x338>)
 800a128:	4e36      	ldr	r6, [pc, #216]	; (800a204 <atan+0x33c>)
 800a12a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a12e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800a132:	e9da 2300 	ldrd	r2, r3, [sl]
 800a136:	f7f6 f8af 	bl	8000298 <__aeabi_dsub>
 800a13a:	4622      	mov	r2, r4
 800a13c:	462b      	mov	r3, r5
 800a13e:	f7f6 f8ab 	bl	8000298 <__aeabi_dsub>
 800a142:	4602      	mov	r2, r0
 800a144:	460b      	mov	r3, r1
 800a146:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a14a:	f7f6 f8a5 	bl	8000298 <__aeabi_dsub>
 800a14e:	f1bb 0f00 	cmp.w	fp, #0
 800a152:	4604      	mov	r4, r0
 800a154:	460d      	mov	r5, r1
 800a156:	f6bf aed6 	bge.w	8009f06 <atan+0x3e>
 800a15a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a15e:	461d      	mov	r5, r3
 800a160:	e6d1      	b.n	8009f06 <atan+0x3e>
 800a162:	a51d      	add	r5, pc, #116	; (adr r5, 800a1d8 <atan+0x310>)
 800a164:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a168:	e6cd      	b.n	8009f06 <atan+0x3e>
 800a16a:	bf00      	nop
 800a16c:	f3af 8000 	nop.w
 800a170:	54442d18 	.word	0x54442d18
 800a174:	bff921fb 	.word	0xbff921fb
 800a178:	8800759c 	.word	0x8800759c
 800a17c:	7e37e43c 	.word	0x7e37e43c
 800a180:	e322da11 	.word	0xe322da11
 800a184:	3f90ad3a 	.word	0x3f90ad3a
 800a188:	24760deb 	.word	0x24760deb
 800a18c:	3fa97b4b 	.word	0x3fa97b4b
 800a190:	a0d03d51 	.word	0xa0d03d51
 800a194:	3fb10d66 	.word	0x3fb10d66
 800a198:	c54c206e 	.word	0xc54c206e
 800a19c:	3fb745cd 	.word	0x3fb745cd
 800a1a0:	920083ff 	.word	0x920083ff
 800a1a4:	3fc24924 	.word	0x3fc24924
 800a1a8:	5555550d 	.word	0x5555550d
 800a1ac:	3fd55555 	.word	0x3fd55555
 800a1b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800a1b4:	bfa2b444 	.word	0xbfa2b444
 800a1b8:	52defd9a 	.word	0x52defd9a
 800a1bc:	3fadde2d 	.word	0x3fadde2d
 800a1c0:	af749a6d 	.word	0xaf749a6d
 800a1c4:	3fb3b0f2 	.word	0x3fb3b0f2
 800a1c8:	fe231671 	.word	0xfe231671
 800a1cc:	3fbc71c6 	.word	0x3fbc71c6
 800a1d0:	9998ebc4 	.word	0x9998ebc4
 800a1d4:	3fc99999 	.word	0x3fc99999
 800a1d8:	54442d18 	.word	0x54442d18
 800a1dc:	3ff921fb 	.word	0x3ff921fb
 800a1e0:	440fffff 	.word	0x440fffff
 800a1e4:	7ff00000 	.word	0x7ff00000
 800a1e8:	3fdbffff 	.word	0x3fdbffff
 800a1ec:	3ff00000 	.word	0x3ff00000
 800a1f0:	3ff2ffff 	.word	0x3ff2ffff
 800a1f4:	40038000 	.word	0x40038000
 800a1f8:	3ff80000 	.word	0x3ff80000
 800a1fc:	bff00000 	.word	0xbff00000
 800a200:	0800ab30 	.word	0x0800ab30
 800a204:	0800ab10 	.word	0x0800ab10

0800a208 <fabs>:
 800a208:	ec51 0b10 	vmov	r0, r1, d0
 800a20c:	ee10 2a10 	vmov	r2, s0
 800a210:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a214:	ec43 2b10 	vmov	d0, r2, r3
 800a218:	4770      	bx	lr

0800a21a <finite>:
 800a21a:	b082      	sub	sp, #8
 800a21c:	ed8d 0b00 	vstr	d0, [sp]
 800a220:	9801      	ldr	r0, [sp, #4]
 800a222:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a226:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a22a:	0fc0      	lsrs	r0, r0, #31
 800a22c:	b002      	add	sp, #8
 800a22e:	4770      	bx	lr

0800a230 <floor>:
 800a230:	ec51 0b10 	vmov	r0, r1, d0
 800a234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a238:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a23c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a240:	2e13      	cmp	r6, #19
 800a242:	ee10 5a10 	vmov	r5, s0
 800a246:	ee10 8a10 	vmov	r8, s0
 800a24a:	460c      	mov	r4, r1
 800a24c:	dc32      	bgt.n	800a2b4 <floor+0x84>
 800a24e:	2e00      	cmp	r6, #0
 800a250:	da14      	bge.n	800a27c <floor+0x4c>
 800a252:	a333      	add	r3, pc, #204	; (adr r3, 800a320 <floor+0xf0>)
 800a254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a258:	f7f6 f820 	bl	800029c <__adddf3>
 800a25c:	2200      	movs	r2, #0
 800a25e:	2300      	movs	r3, #0
 800a260:	f7f6 fc62 	bl	8000b28 <__aeabi_dcmpgt>
 800a264:	b138      	cbz	r0, 800a276 <floor+0x46>
 800a266:	2c00      	cmp	r4, #0
 800a268:	da57      	bge.n	800a31a <floor+0xea>
 800a26a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a26e:	431d      	orrs	r5, r3
 800a270:	d001      	beq.n	800a276 <floor+0x46>
 800a272:	4c2d      	ldr	r4, [pc, #180]	; (800a328 <floor+0xf8>)
 800a274:	2500      	movs	r5, #0
 800a276:	4621      	mov	r1, r4
 800a278:	4628      	mov	r0, r5
 800a27a:	e025      	b.n	800a2c8 <floor+0x98>
 800a27c:	4f2b      	ldr	r7, [pc, #172]	; (800a32c <floor+0xfc>)
 800a27e:	4137      	asrs	r7, r6
 800a280:	ea01 0307 	and.w	r3, r1, r7
 800a284:	4303      	orrs	r3, r0
 800a286:	d01f      	beq.n	800a2c8 <floor+0x98>
 800a288:	a325      	add	r3, pc, #148	; (adr r3, 800a320 <floor+0xf0>)
 800a28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28e:	f7f6 f805 	bl	800029c <__adddf3>
 800a292:	2200      	movs	r2, #0
 800a294:	2300      	movs	r3, #0
 800a296:	f7f6 fc47 	bl	8000b28 <__aeabi_dcmpgt>
 800a29a:	2800      	cmp	r0, #0
 800a29c:	d0eb      	beq.n	800a276 <floor+0x46>
 800a29e:	2c00      	cmp	r4, #0
 800a2a0:	bfbe      	ittt	lt
 800a2a2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a2a6:	fa43 f606 	asrlt.w	r6, r3, r6
 800a2aa:	19a4      	addlt	r4, r4, r6
 800a2ac:	ea24 0407 	bic.w	r4, r4, r7
 800a2b0:	2500      	movs	r5, #0
 800a2b2:	e7e0      	b.n	800a276 <floor+0x46>
 800a2b4:	2e33      	cmp	r6, #51	; 0x33
 800a2b6:	dd0b      	ble.n	800a2d0 <floor+0xa0>
 800a2b8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a2bc:	d104      	bne.n	800a2c8 <floor+0x98>
 800a2be:	ee10 2a10 	vmov	r2, s0
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	f7f5 ffea 	bl	800029c <__adddf3>
 800a2c8:	ec41 0b10 	vmov	d0, r0, r1
 800a2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2d0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a2d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2d8:	fa23 f707 	lsr.w	r7, r3, r7
 800a2dc:	4207      	tst	r7, r0
 800a2de:	d0f3      	beq.n	800a2c8 <floor+0x98>
 800a2e0:	a30f      	add	r3, pc, #60	; (adr r3, 800a320 <floor+0xf0>)
 800a2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e6:	f7f5 ffd9 	bl	800029c <__adddf3>
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	f7f6 fc1b 	bl	8000b28 <__aeabi_dcmpgt>
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	d0bf      	beq.n	800a276 <floor+0x46>
 800a2f6:	2c00      	cmp	r4, #0
 800a2f8:	da02      	bge.n	800a300 <floor+0xd0>
 800a2fa:	2e14      	cmp	r6, #20
 800a2fc:	d103      	bne.n	800a306 <floor+0xd6>
 800a2fe:	3401      	adds	r4, #1
 800a300:	ea25 0507 	bic.w	r5, r5, r7
 800a304:	e7b7      	b.n	800a276 <floor+0x46>
 800a306:	2301      	movs	r3, #1
 800a308:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a30c:	fa03 f606 	lsl.w	r6, r3, r6
 800a310:	4435      	add	r5, r6
 800a312:	4545      	cmp	r5, r8
 800a314:	bf38      	it	cc
 800a316:	18e4      	addcc	r4, r4, r3
 800a318:	e7f2      	b.n	800a300 <floor+0xd0>
 800a31a:	2500      	movs	r5, #0
 800a31c:	462c      	mov	r4, r5
 800a31e:	e7aa      	b.n	800a276 <floor+0x46>
 800a320:	8800759c 	.word	0x8800759c
 800a324:	7e37e43c 	.word	0x7e37e43c
 800a328:	bff00000 	.word	0xbff00000
 800a32c:	000fffff 	.word	0x000fffff

0800a330 <scalbn>:
 800a330:	b570      	push	{r4, r5, r6, lr}
 800a332:	ec55 4b10 	vmov	r4, r5, d0
 800a336:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a33a:	4606      	mov	r6, r0
 800a33c:	462b      	mov	r3, r5
 800a33e:	b99a      	cbnz	r2, 800a368 <scalbn+0x38>
 800a340:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a344:	4323      	orrs	r3, r4
 800a346:	d036      	beq.n	800a3b6 <scalbn+0x86>
 800a348:	4b39      	ldr	r3, [pc, #228]	; (800a430 <scalbn+0x100>)
 800a34a:	4629      	mov	r1, r5
 800a34c:	ee10 0a10 	vmov	r0, s0
 800a350:	2200      	movs	r2, #0
 800a352:	f7f6 f959 	bl	8000608 <__aeabi_dmul>
 800a356:	4b37      	ldr	r3, [pc, #220]	; (800a434 <scalbn+0x104>)
 800a358:	429e      	cmp	r6, r3
 800a35a:	4604      	mov	r4, r0
 800a35c:	460d      	mov	r5, r1
 800a35e:	da10      	bge.n	800a382 <scalbn+0x52>
 800a360:	a32b      	add	r3, pc, #172	; (adr r3, 800a410 <scalbn+0xe0>)
 800a362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a366:	e03a      	b.n	800a3de <scalbn+0xae>
 800a368:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a36c:	428a      	cmp	r2, r1
 800a36e:	d10c      	bne.n	800a38a <scalbn+0x5a>
 800a370:	ee10 2a10 	vmov	r2, s0
 800a374:	4620      	mov	r0, r4
 800a376:	4629      	mov	r1, r5
 800a378:	f7f5 ff90 	bl	800029c <__adddf3>
 800a37c:	4604      	mov	r4, r0
 800a37e:	460d      	mov	r5, r1
 800a380:	e019      	b.n	800a3b6 <scalbn+0x86>
 800a382:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a386:	460b      	mov	r3, r1
 800a388:	3a36      	subs	r2, #54	; 0x36
 800a38a:	4432      	add	r2, r6
 800a38c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a390:	428a      	cmp	r2, r1
 800a392:	dd08      	ble.n	800a3a6 <scalbn+0x76>
 800a394:	2d00      	cmp	r5, #0
 800a396:	a120      	add	r1, pc, #128	; (adr r1, 800a418 <scalbn+0xe8>)
 800a398:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a39c:	da1c      	bge.n	800a3d8 <scalbn+0xa8>
 800a39e:	a120      	add	r1, pc, #128	; (adr r1, 800a420 <scalbn+0xf0>)
 800a3a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3a4:	e018      	b.n	800a3d8 <scalbn+0xa8>
 800a3a6:	2a00      	cmp	r2, #0
 800a3a8:	dd08      	ble.n	800a3bc <scalbn+0x8c>
 800a3aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a3ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a3b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a3b6:	ec45 4b10 	vmov	d0, r4, r5
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a3c0:	da19      	bge.n	800a3f6 <scalbn+0xc6>
 800a3c2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a3c6:	429e      	cmp	r6, r3
 800a3c8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a3cc:	dd0a      	ble.n	800a3e4 <scalbn+0xb4>
 800a3ce:	a112      	add	r1, pc, #72	; (adr r1, 800a418 <scalbn+0xe8>)
 800a3d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d1e2      	bne.n	800a39e <scalbn+0x6e>
 800a3d8:	a30f      	add	r3, pc, #60	; (adr r3, 800a418 <scalbn+0xe8>)
 800a3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3de:	f7f6 f913 	bl	8000608 <__aeabi_dmul>
 800a3e2:	e7cb      	b.n	800a37c <scalbn+0x4c>
 800a3e4:	a10a      	add	r1, pc, #40	; (adr r1, 800a410 <scalbn+0xe0>)
 800a3e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0b8      	beq.n	800a360 <scalbn+0x30>
 800a3ee:	a10e      	add	r1, pc, #56	; (adr r1, 800a428 <scalbn+0xf8>)
 800a3f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3f4:	e7b4      	b.n	800a360 <scalbn+0x30>
 800a3f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a3fa:	3236      	adds	r2, #54	; 0x36
 800a3fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a400:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a404:	4620      	mov	r0, r4
 800a406:	4b0c      	ldr	r3, [pc, #48]	; (800a438 <scalbn+0x108>)
 800a408:	2200      	movs	r2, #0
 800a40a:	e7e8      	b.n	800a3de <scalbn+0xae>
 800a40c:	f3af 8000 	nop.w
 800a410:	c2f8f359 	.word	0xc2f8f359
 800a414:	01a56e1f 	.word	0x01a56e1f
 800a418:	8800759c 	.word	0x8800759c
 800a41c:	7e37e43c 	.word	0x7e37e43c
 800a420:	8800759c 	.word	0x8800759c
 800a424:	fe37e43c 	.word	0xfe37e43c
 800a428:	c2f8f359 	.word	0xc2f8f359
 800a42c:	81a56e1f 	.word	0x81a56e1f
 800a430:	43500000 	.word	0x43500000
 800a434:	ffff3cb0 	.word	0xffff3cb0
 800a438:	3c900000 	.word	0x3c900000

0800a43c <_sbrk>:
 800a43c:	4a04      	ldr	r2, [pc, #16]	; (800a450 <_sbrk+0x14>)
 800a43e:	6811      	ldr	r1, [r2, #0]
 800a440:	4603      	mov	r3, r0
 800a442:	b909      	cbnz	r1, 800a448 <_sbrk+0xc>
 800a444:	4903      	ldr	r1, [pc, #12]	; (800a454 <_sbrk+0x18>)
 800a446:	6011      	str	r1, [r2, #0]
 800a448:	6810      	ldr	r0, [r2, #0]
 800a44a:	4403      	add	r3, r0
 800a44c:	6013      	str	r3, [r2, #0]
 800a44e:	4770      	bx	lr
 800a450:	200004ac 	.word	0x200004ac
 800a454:	200004b0 	.word	0x200004b0

0800a458 <_init>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	bf00      	nop
 800a45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a45e:	bc08      	pop	{r3}
 800a460:	469e      	mov	lr, r3
 800a462:	4770      	bx	lr

0800a464 <_fini>:
 800a464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a466:	bf00      	nop
 800a468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a46a:	bc08      	pop	{r3}
 800a46c:	469e      	mov	lr, r3
 800a46e:	4770      	bx	lr
