<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Violation Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.800.0.16</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</p>
        <p>Date: Tue Feb 25 13:41:23 2020
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>BaseDesign</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG484</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_ht, slow_lv_lt, fast_hv_lt</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:EN</td>
                <td>3.114</td>
                <td>-1.277</td>
                <td>13.950</td>
                <td>12.673</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mpie:EN</td>
                <td>3.114</td>
                <td>-1.276</td>
                <td>13.950</td>
                <td>12.674</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[0]:EN</td>
                <td>2.938</td>
                <td>-1.097</td>
                <td>13.774</td>
                <td>12.677</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[2]:EN</td>
                <td>2.934</td>
                <td>-1.093</td>
                <td>13.770</td>
                <td>12.677</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[1]:EN</td>
                <td>2.934</td>
                <td>-1.093</td>
                <td>13.770</td>
                <td>12.677</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 6</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[20]:EN</td>
                <td>2.844</td>
                <td>-1.025</td>
                <td>13.680</td>
                <td>12.655</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 7</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[17]:EN</td>
                <td>2.843</td>
                <td>-1.024</td>
                <td>13.679</td>
                <td>12.655</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 8</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_misa[12]:EN</td>
                <td>2.852</td>
                <td>-1.015</td>
                <td>13.688</td>
                <td>12.673</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 9</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_misa[0]:EN</td>
                <td>2.852</td>
                <td>-1.015</td>
                <td>13.688</td>
                <td>12.673</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 10</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/flushed:EN</td>
                <td>2.850</td>
                <td>-1.015</td>
                <td>13.686</td>
                <td>12.671</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 11</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[8]:EN</td>
                <td>2.841</td>
                <td>-1.012</td>
                <td>13.677</td>
                <td>12.665</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 12</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[14]:EN</td>
                <td>2.841</td>
                <td>-1.012</td>
                <td>13.677</td>
                <td>12.665</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 13</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[6]:EN</td>
                <td>2.841</td>
                <td>-1.011</td>
                <td>13.677</td>
                <td>12.666</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 14</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[5]:EN</td>
                <td>2.840</td>
                <td>-1.010</td>
                <td>13.676</td>
                <td>12.666</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 15</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/_T_174[5]:EN</td>
                <td>2.823</td>
                <td>-0.992</td>
                <td>13.659</td>
                <td>12.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 16</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/_T_174[6]:EN</td>
                <td>2.823</td>
                <td>-0.992</td>
                <td>13.659</td>
                <td>12.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 17</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/_T_174[0]:EN</td>
                <td>2.822</td>
                <td>-0.991</td>
                <td>13.658</td>
                <td>12.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 18</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/_T_174[4]:EN</td>
                <td>2.822</td>
                <td>-0.991</td>
                <td>13.658</td>
                <td>12.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 19</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/_T_174[7]:EN</td>
                <td>2.822</td>
                <td>-0.991</td>
                <td>13.658</td>
                <td>12.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 20</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/s2_pc_Z[24]:EN</td>
                <td>2.801</td>
                <td>-0.972</td>
                <td>13.637</td>
                <td>12.665</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
