
AVRASM ver. 2.2.7  C:\Users\GuCa\Desktop\Snake\Snake\main.asm Fri May 24 12:15:53 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Snake.asm
                                 ;
                                 ; Created: 2019-04-25 13:47:41
                                 ; Author : potat & co
                                 ;
                                 
                                 
                                 .DEF end = r16
                                 .DEF temp1 = r17
                                 .DEF temp2 = r18
                                 .DEF temp3 = r19
                                 .DEF temp4 = r20
                                 .DEF temp5 = r21
                                 .DEF loopcounter = r22
                                 .DEF food = r23
                                 .DEF length = r24
                                 .DEF direction = r25
                                 
                                 .DSEG
000100                           snakebody:		.BYTE 16
                                 
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0003                 jmp init
000002 0000                      nop
                                 
                                 init:
                                 	// Enable DDR registers
000003 ef0f                          ldi r16, 0b11111111
000004 b907                          out DDRC, r16
000005 ef0f                          ldi r16, 0b11111111
000006 b90a                          out DDRD, r16
000007 ef0f                          ldi r16, 0b11111111
000008 b904                          out DDRB, r16
                                 
                                 	// Pointers to matrix (snake)
000009 e0d1                      	ldi YH, HIGH(snakebody)
00000a e0c0                      	ldi YL, LOW(snakebody)
                                 	
                                 	// Snake head
00000b e714                      	ldi temp1, 0b01110100				
00000c 8318                      	st Y, temp1
00000d e614                      	ldi temp1, 0b01100100
00000e 8319                      	std Y+1, temp1
00000f e514                      	ldi temp1, 0b01010100
000010 831a                      	std Y+2, temp1	
000011 e414                      	ldi temp1, 0b01000100
000012 831b                      	std Y+3, temp1
                                 
                                 	// Tools
000013 e084                      	ldi length, 4
000014 e061                      	ldi loopcounter, 1
                                 	
                                 	// Enable Joystick
000015 e600                      	ldi r16, 0b01100000
000016 9110 007c                 	lds temp1, ADMUX
000018 2b01                      	or r16, temp1
000019 9300 007c                 	sts ADMUX, r16
00001b e807                      	ldi r16, 0b10000111
00001c 9110 007a                 	lds temp1, ADCSRA
00001e 2b01                      	or r16, temp1
00001f 9300 007a                 	sts ADCSRA, r16
                                 
                                 main:
000021 ef5f                      	ldi temp5, 0b11111111
                                 
000022 940e 0026                 	call translateLoop
                                 	
                                 
                                 	//out PORTC, temp5
                                 	//out PORTD, temp5
000024 940c 006a                 	jmp calcrow_0
                                 
                                 translateLoop:
000026 1786                      	cp length, loopcounter
000027 f0d9                      	breq exit2
000028 8118                      	ld temp1, Y
000029 2f21                      	mov temp2, temp1
00002a 7f20                      	andi temp2, 0b11110000 // Mask out X-value (first 4 bits)
00002b 9526                      	lsr temp2 // Shift 4 steps right
00002c 9526                      	lsr temp2
00002d 9526                      	lsr temp2
00002e 9526                      	lsr temp2
00002f 3020                      	cpi temp2, 0
000030 f099                      	breq X_0
000031 3021                      	cpi temp2, 1
000032 f0a1                      	breq X_1
000033 3022                      	cpi temp2, 2
000034 f0a9                      	breq X_2
000035 3023                      	cpi temp2, 3
000036 f0b1                      	breq X_3
000037 3024                      	cpi temp2, 4
000038 f0b9                      	breq X_4
000039 3025                      	cpi temp2, 5
00003a f0c1                      	breq X_5
00003b 3026                      	cpi temp2, 6
00003c f0c9                      	breq X_6
00003d 3027                      	cpi temp2, 7
00003e f0d1                      	breq X_7
                                 
                                 exit1:
00003f 5f6f                      	subi loopcounter, -1	// increment i 
000040 e0c0                      	ldi YL, LOW(snakebody)	// reset pointer
000041 940c 0026                 	jmp translateLoop
                                 exit2:
000043 9508                      	ret
                                 X_0:
000044 e031                      	ldi temp3, 0b00000001
000045 940c 005c                 	jmp calcYPos
                                 X_1:
000047 e032                      	ldi temp3, 0b00000010
000048 940c 005c                 	jmp calcYPos	
                                 X_2:
00004a e034                      	ldi temp3, 0b00000100
00004b 940c 005c                 	jmp calcYPos
                                 X_3:
00004d e038                      	ldi temp3, 0b00001000
00004e 940c 005c                 	jmp calcYPos
                                 X_4:
000050 e130                      	ldi temp3, 0b00010000
000051 940c 005c                 	jmp calcYPos
                                 X_5:
000053 e230                      	ldi temp3, 0b00100000
000054 940c 005c                 	jmp calcYPos
                                 X_6:
000056 e430                      	ldi temp3, 0b01000000
000057 940c 005c                 	jmp calcYPos
                                 X_7:
000059 e830                      	ldi temp3, 0b10000000
00005a 940c 005c                 	jmp calcYPos
                                 calcYPos:	
00005c e0c0                      	ldi YL, LOW(snakebody)
00005d 2f41                      	mov temp4, temp1
00005e 704f                      	andi temp4, 0b00001111
                                 incPointer:
00005f 3041                      	cpi temp4, 1
000060 f020                      	brlo calcXPos
000061 5fcf                      	subi YL, -1
000062 5041                      	subi temp4, 1
000063 940c 005f                 	jmp incPointer
                                 calcXPos:
000065 8148                      	ld temp4, Y
000066 8349                      	std Y+1, temp4
000067 8338                      	st Y, temp3
000068 940c 003f                 	jmp exit1
                                 calcrow_0:
00006a 8118                      	ld temp1, Y
00006b e000                      	ldi end, 0b00000000
00006c 3810                      	cpi temp1, 0b10000000
00006d f020                      	brlo calc64_0
                                 	;lgg till 64 till end
00006e e4a0                      	ldi r26, 0b01000000
00006f 95a1                      	neg r26
000070 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
000071 5810                      	subi temp1, 0b10000000
                                 calc64_0:
000072 3410                      	cpi temp1, 0b01000000
000073 f020                      	brlo calc32_0
                                 	;lgg till 128
000074 e8a0                      	ldi r26, 0b10000000
000075 95a1                      	neg r26
000076 1b0a                      	sub end, r26
                                 	;ta bort 64
000077 5410                      	subi temp1, 0b01000000
                                 calc32_0:
000078 3210                      	cpi temp1, 0b00100000
000079 f020                      	brlo calc16_0
                                 	;lgg till 1
00007a e0a1                      	ldi r26, 0b00000001
00007b 95a1                      	neg r26
00007c 1b0a                      	sub end, r26
                                 	;ta bort 32
00007d 5210                      	subi temp1, 0b00100000
                                 calc16_0:
00007e 3110                      	cpi temp1, 0b00010000
00007f f020                      	brlo calc8_0
                                 	;lgg till 2
000080 e0a2                      	ldi r26, 0b00000010
000081 95a1                      	neg r26
000082 1b0a                      	sub end, r26
                                 	;ta bort 16
000083 5110                      	subi temp1, 0b00010000
                                 calc8_0:
000084 3018                      	cpi temp1, 0b00001000
000085 f020                      	brlo calc4_0
                                 	;lgg till 4
000086 e0a4                      	ldi r26, 0b00000100
000087 95a1                      	neg r26
000088 1b0a                      	sub end, r26
                                 	;ta bort 8
                                 
000089 5018                      	subi temp1, 0b00001000
                                 calc4_0:
00008a 3014                      	cpi temp1, 0b00000100
00008b f020                      	brlo calc2_0
                                 	;lgg till 8
00008c e0a8                      	ldi r26, 0b00001000
00008d 95a1                      	neg r26
00008e 1b0a                      	sub end, r26
                                 	;ta bort 4
00008f 5014                      	subi temp1, 0b00000100
                                 calc2_0:
000090 3012                      	cpi temp1, 0b00000010
000091 f020                      	brlo calc1_0
                                 	;lgg till 16
000092 e1a0                      	ldi r26, 0b00010000
000093 95a1                      	neg r26
000094 1b0a                      	sub end, r26
                                 	;ta bort 2
000095 5012                      	subi temp1, 0b00000010
                                 calc1_0:
000096 3011                      	cpi temp1, 0b00000001
000097 f020                      	brlo outputrow_0
                                 	;lgg till 32
000098 e2a0                      	ldi r26, 0b00100000
000099 95a1                      	neg r26
00009a 1b0a                      	sub end, r26
                                 	;ta bort 1
00009b 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_0:
                                  
00009c e011                      	ldi temp1, 0b00000001
00009d b918                      	out PORTC, temp1
                                 
00009e 2f10                      	mov temp1, end
00009f 7c10                      	ANDI temp1, 0b11000000
0000a0 b91b                      	out PORTD, temp1
                                 
0000a1 2f10                      	mov temp1, end
0000a2 731f                      	ANDI temp1, 0b00111111
0000a3 b915                      	out PORTB, temp1
                                 	
0000a4 940e 0249                 	call delay1
                                 	
                                 calcrow_1:
0000a6 8119                      	ldd temp1, Y+1
                                 
0000a7 e000                      	ldi end, 0b00000000
0000a8 3810                      	cpi temp1, 0b10000000
0000a9 f020                      	brlo calc64_1
                                 	;lgg till 64 till end
0000aa e4a0                      	ldi r26, 0b01000000
0000ab 95a1                      	neg r26
0000ac 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
0000ad 5810                      	subi temp1, 0b10000000
                                 calc64_1:
0000ae 3410                      	cpi temp1, 0b01000000
0000af f020                      	brlo calc32_1
                                 	;lgg till 128
0000b0 e8a0                      	ldi r26, 0b10000000
0000b1 95a1                      	neg r26
0000b2 1b0a                      	sub end, r26
                                 	;ta bort 64
0000b3 5410                      	subi temp1, 0b01000000
                                 calc32_1:
0000b4 3210                      	cpi temp1, 0b00100000
0000b5 f020                      	brlo calc16_1
                                 	;lgg till 1
0000b6 e0a1                      	ldi r26, 0b00000001
0000b7 95a1                      	neg r26
0000b8 1b0a                      	sub end, r26
                                 	;ta bort 32
0000b9 5210                      	subi temp1, 0b00100000
                                 calc16_1:
0000ba 3110                      	cpi temp1, 0b00010000
0000bb f020                      	brlo calc8_1
                                 	;lgg till 2
0000bc e0a2                      	ldi r26, 0b00000010
0000bd 95a1                      	neg r26
0000be 1b0a                      	sub end, r26
                                 	;ta bort 16
0000bf 5110                      	subi temp1, 0b00010000
                                 calc8_1:
0000c0 3018                      	cpi temp1, 0b00001000
0000c1 f020                      	brlo calc4_1
                                 	;lgg till 4
0000c2 e0a4                      	ldi r26, 0b00000100
0000c3 95a1                      	neg r26
0000c4 1b0a                      	sub end, r26
                                 	;ta bort 8
0000c5 5018                      	subi temp1, 0b00001000
                                 calc4_1:
0000c6 3014                      	cpi temp1, 0b00000100
0000c7 f020                      	brlo calc2_1
                                 	;lgg till 8
0000c8 e0a8                      	ldi r26, 0b00001000
0000c9 95a1                      	neg r26
0000ca 1b0a                      	sub end, r26
                                 	;ta bort 4
0000cb 5014                      	subi temp1, 0b00000100
                                 calc2_1:
0000cc 3012                      	cpi temp1, 0b00000010
0000cd f020                      	brlo calc1_1
                                 	;lgg till 16
0000ce e1a0                      	ldi r26, 0b00010000
0000cf 95a1                      	neg r26
0000d0 1b0a                      	sub end, r26
                                 	;ta bort 2
0000d1 5012                      	subi temp1, 0b00000010
                                 calc1_1:
0000d2 3011                      	cpi temp1, 0b00000001
0000d3 f020                      	brlo outputrow_1
                                 	;lgg till 32
0000d4 e2a0                      	ldi r26, 0b00100000
0000d5 95a1                      	neg r26
0000d6 1b0a                      	sub end, r26
                                 	;ta bort 1
0000d7 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_1:
                                  
0000d8 e012                      	ldi temp1, 0b00000010
0000d9 b918                      	out PORTC, temp1
                                 
0000da 2f10                      	mov temp1, end
0000db 7c10                      	ANDI temp1, 0b11000000
0000dc b91b                      	out PORTD, temp1
                                 
0000dd 2f10                      	mov temp1, end
0000de 731f                      	ANDI temp1, 0b00111111
0000df b915                      	out PORTB, temp1
                                 
0000e0 940e 0249                 	call delay1
                                 
                                 calcrow_2:
0000e2 811a                      	ldd temp1, Y+2
                                 
0000e3 e000                      	ldi end, 0b00000000
                                 
0000e4 3810                      	cpi temp1, 0b10000000
0000e5 f020                      	brlo calc64_2
                                 	;lgg till 64 till end
0000e6 e4a0                      	ldi r26, 0b01000000
0000e7 95a1                      	neg r26
0000e8 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
0000e9 5810                      	subi temp1, 0b10000000
                                 calc64_2:
0000ea 3410                      	cpi temp1, 0b01000000
0000eb f020                      	brlo calc32_2
                                 	;lgg till 128
0000ec e8a0                      	ldi r26, 0b10000000
0000ed 95a1                      	neg r26
0000ee 1b0a                      	sub end, r26
                                 	;ta bort 64
0000ef 5410                      	subi temp1, 0b01000000
                                 calc32_2:
0000f0 3210                      	cpi temp1, 0b00100000
0000f1 f020                      	brlo calc16_2
                                 	;lgg till 1
0000f2 e0a1                      	ldi r26, 0b00000001
0000f3 95a1                      	neg r26
0000f4 1b0a                      	sub end, r26
                                 	;ta bort 32
0000f5 5210                      	subi temp1, 0b00100000
                                 calc16_2:
0000f6 3110                      	cpi temp1, 0b00010000
0000f7 f020                      	brlo calc8_2
                                 	;lgg till 2
0000f8 e0a2                      	ldi r26, 0b00000010
0000f9 95a1                      	neg r26
0000fa 1b0a                      	sub end, r26
                                 	;ta bort 16
0000fb 5110                      	subi temp1, 0b00010000
                                 calc8_2:
0000fc 3018                      	cpi temp1, 0b00001000
0000fd f020                      	brlo calc4_2
                                 	;lgg till 4
0000fe e0a4                      	ldi r26, 0b00000100
0000ff 95a1                      	neg r26
000100 1b0a                      	sub end, r26
                                 	;ta bort 8
000101 5018                      	subi temp1, 0b00001000
                                 calc4_2:
000102 3014                      	cpi temp1, 0b00000100
000103 f020                      	brlo calc2_2
                                 	;lgg till 8
000104 e0a8                      	ldi r26, 0b00001000
000105 95a1                      	neg r26
000106 1b0a                      	sub end, r26
                                 	;ta bort 4
000107 5014                      	subi temp1, 0b00000100
                                 calc2_2:
000108 3012                      	cpi temp1, 0b00000010
000109 f020                      	brlo calc1_2
                                 	;lgg till 16
00010a e1a0                      	ldi r26, 0b00010000
00010b 95a1                      	neg r26
00010c 1b0a                      	sub end, r26
                                 	;ta bort 2
00010d 5012                      	subi temp1, 0b00000010
                                 calc1_2:
00010e 3011                      	cpi temp1, 0b00000001
00010f f020                      	brlo outputrow_2
                                 	;lgg till 32
000110 e2a0                      	ldi r26, 0b00100000
000111 95a1                      	neg r26
000112 1b0a                      	sub end, r26
                                 	;ta bort 1
000113 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_2:
                                  
000114 e014                      	ldi temp1, 0b00000100
000115 b918                      	out PORTC, temp1
                                 
000116 2f10                      	mov temp1, end
000117 7c10                      	ANDI temp1, 0b11000000
000118 b91b                      	out PORTD, temp1
                                 
000119 2f10                      	mov temp1, end
00011a 731f                      	ANDI temp1, 0b00111111
00011b b915                      	out PORTB, temp1
                                 
00011c 940e 0249                 	call delay1
                                 
                                 calcrow_3:
00011e 811b                      	ldd temp1, Y+3
                                 
00011f e000                      	ldi end, 0b00000000
000120 3810                      	cpi temp1, 0b10000000
000121 f020                      	brlo calc64_3
                                 	;lgg till 64 till end
000122 e4a0                      	ldi r26, 0b01000000
000123 95a1                      	neg r26
000124 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
000125 5810                      	subi temp1, 0b10000000
                                 calc64_3:
000126 3410                      	cpi temp1, 0b01000000
000127 f020                      	brlo calc32_3
                                 	;lgg till 128
000128 e8a0                      	ldi r26, 0b10000000
000129 95a1                      	neg r26
00012a 1b0a                      	sub end, r26
                                 	;ta bort 64
00012b 5410                      	subi temp1, 0b01000000
                                 calc32_3:
00012c 3210                      	cpi temp1, 0b00100000
00012d f020                      	brlo calc16_3
                                 	;lgg till 1
00012e e0a1                      	ldi r26, 0b00000001
00012f 95a1                      	neg r26
000130 1b0a                      	sub end, r26
                                 	;ta bort 32
000131 5210                      	subi temp1, 0b00100000
                                 calc16_3:
000132 3110                      	cpi temp1, 0b00010000
000133 f020                      	brlo calc8_3
                                 	;lgg till 2
000134 e0a2                      	ldi r26, 0b00000010
000135 95a1                      	neg r26
000136 1b0a                      	sub end, r26
                                 	;ta bort 16
000137 5110                      	subi temp1, 0b00010000
                                 calc8_3:
000138 3018                      	cpi temp1, 0b00001000
000139 f020                      	brlo calc4_3
                                 	;lgg till 4
00013a e0a4                      	ldi r26, 0b00000100
00013b 95a1                      	neg r26
00013c 1b0a                      	sub end, r26
                                 	;ta bort 8
00013d 5018                      	subi temp1, 0b00001000
                                 calc4_3:
00013e 3014                      	cpi temp1, 0b00000100
00013f f020                      	brlo calc2_3
                                 	;lgg till 8
000140 e0a8                      	ldi r26, 0b00001000
000141 95a1                      	neg r26
000142 1b0a                      	sub end, r26
                                 	;ta bort 4
000143 5014                      	subi temp1, 0b00000100
                                 calc2_3:
000144 3012                      	cpi temp1, 0b00000010
000145 f020                      	brlo calc1_3
                                 	;lgg till 16
000146 e1a0                      	ldi r26, 0b00010000
000147 95a1                      	neg r26
000148 1b0a                      	sub end, r26
                                 	;ta bort 2
000149 5012                      	subi temp1, 0b00000010
                                 calc1_3:
00014a 3011                      	cpi temp1, 0b00000001
00014b f020                      	brlo outputrow_3
                                 	;lgg till 32
00014c e2a0                      	ldi r26, 0b00100000
00014d 95a1                      	neg r26
00014e 1b0a                      	sub end, r26
                                 	;ta bort 1
00014f 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_3:
                                  
000150 e018                      	ldi temp1, 0b00001000
000151 b918                      	out PORTC, temp1
                                 
000152 2f10                      	mov temp1, end
000153 7c10                      	ANDI temp1, 0b11000000
000154 b91b                      	out PORTD, temp1
                                 
000155 2f10                      	mov temp1, end
000156 731f                      	ANDI temp1, 0b00111111
000157 b915                      	out PORTB, temp1
                                 
000158 940e 0249                 	call delay1
                                 
                                 calcrow_4:
00015a 811c                      	ldd temp1, Y+4
                                 
00015b e000                      	ldi end, 0b00000000
00015c 3810                      	cpi temp1, 0b10000000
00015d f020                      	brlo calc64_4
                                 	;lgg till 64 till end
00015e e4a0                      	ldi r26, 0b01000000
00015f 95a1                      	neg r26
000160 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
000161 5810                      	subi temp1, 0b10000000
                                 calc64_4:
000162 3410                      	cpi temp1, 0b01000000
000163 f020                      	brlo calc32_4
                                 	;lgg till 128
000164 e8a0                      	ldi r26, 0b10000000
000165 95a1                      	neg r26
000166 1b0a                      	sub end, r26
                                 	;ta bort 64
000167 5410                      	subi temp1, 0b01000000
                                 calc32_4:
000168 3210                      	cpi temp1, 0b00100000
000169 f020                      	brlo calc16_4
                                 	;lgg till 1
00016a e0a1                      	ldi r26, 0b00000001
00016b 95a1                      	neg r26
00016c 1b0a                      	sub end, r26
                                 	;ta bort 32
00016d 5210                      	subi temp1, 0b00100000
                                 calc16_4:
00016e 3110                      	cpi temp1, 0b00010000
00016f f020                      	brlo calc8_4
                                 	;lgg till 2
000170 e0a2                      	ldi r26, 0b00000010
000171 95a1                      	neg r26
000172 1b0a                      	sub end, r26
                                 	;ta bort 16
000173 5110                      	subi temp1, 0b00010000
                                 calc8_4:
000174 3018                      	cpi temp1, 0b00001000
000175 f020                      	brlo calc4_4
                                 	;lgg till 4
000176 e0a4                      	ldi r26, 0b00000100
000177 95a1                      	neg r26
000178 1b0a                      	sub end, r26
                                 	;ta bort 8
000179 5018                      	subi temp1, 0b00001000
                                 calc4_4:
00017a 3014                      	cpi temp1, 0b00000100
00017b f020                      	brlo calc2_4
                                 	;lgg till 8
00017c e0a8                      	ldi r26, 0b00001000
00017d 95a1                      	neg r26
00017e 1b0a                      	sub end, r26
                                 	;ta bort 4
00017f 5014                      	subi temp1, 0b00000100
                                 calc2_4:
000180 3012                      	cpi temp1, 0b00000010
000181 f020                      	brlo calc1_4
                                 	;lgg till 16
000182 e1a0                      	ldi r26, 0b00010000
000183 95a1                      	neg r26
000184 1b0a                      	sub end, r26
                                 	;ta bort 2
000185 5012                      	subi temp1, 0b00000010
                                 calc1_4:
000186 3011                      	cpi temp1, 0b00000001
000187 f020                      	brlo outputrow_4
                                 	;lgg till 32
000188 e2a0                      	ldi r26, 0b00100000
000189 95a1                      	neg r26
00018a 1b0a                      	sub end, r26
                                 	;ta bort 1
00018b 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_4:
00018c b818                      	out PORTC, r1 ;?
                                 
00018d 2f10                      	mov temp1, end
00018e 7c10                      	ANDI temp1, 0b11000000
00018f 6014                      	ORI temp1, 0b00000100
000190 b91b                      	out PORTD, temp1
                                 
000191 2f10                      	mov temp1, end
000192 731f                      	ANDI temp1, 0b00111111
000193 b915                      	out PORTB, temp1
                                 
000194 940e 0249                 	call delay1
                                 
                                 calcrow_5:
000196 811d                      	ldd temp1, Y+5
                                 
000197 e000                      	ldi end, 0b00000000
000198 3810                      	cpi temp1, 0b10000000
000199 f020                      	brlo calc64_5
                                 	;lgg till 64 till end
00019a e4a0                      	ldi r26, 0b01000000
00019b 95a1                      	neg r26
00019c 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
00019d 5810                      	subi temp1, 0b10000000
                                 calc64_5:
00019e 3410                      	cpi temp1, 0b01000000
00019f f020                      	brlo calc32_5
                                 	;lgg till 128
0001a0 e8a0                      	ldi r26, 0b10000000
0001a1 95a1                      	neg r26
0001a2 1b0a                      	sub end, r26
                                 	;ta bort 64
0001a3 5410                      	subi temp1, 0b01000000
                                 calc32_5:
0001a4 3210                      	cpi temp1, 0b00100000
0001a5 f020                      	brlo calc16_5
                                 	;lgg till 1
0001a6 e0a1                      	ldi r26, 0b00000001
0001a7 95a1                      	neg r26
0001a8 1b0a                      	sub end, r26
                                 	;ta bort 32
0001a9 5210                      	subi temp1, 0b00100000
                                 calc16_5:
0001aa 3110                      	cpi temp1, 0b00010000
0001ab f020                      	brlo calc8_5
                                 	;lgg till 2
0001ac e0a2                      	ldi r26, 0b00000010
0001ad 95a1                      	neg r26
0001ae 1b0a                      	sub end, r26
                                 	;ta bort 16
0001af 5110                      	subi temp1, 0b00010000
                                 calc8_5:
0001b0 3018                      	cpi temp1, 0b00001000
0001b1 f020                      	brlo calc4_5
                                 	;lgg till 4
0001b2 e0a4                      	ldi r26, 0b00000100
0001b3 95a1                      	neg r26
0001b4 1b0a                      	sub end, r26
                                 	;ta bort 8
0001b5 5018                      	subi temp1, 0b00001000
                                 calc4_5:
0001b6 3014                      	cpi temp1, 0b00000100
0001b7 f020                      	brlo calc2_5
                                 	;lgg till 8
0001b8 e0a8                      	ldi r26, 0b00001000
0001b9 95a1                      	neg r26
0001ba 1b0a                      	sub end, r26
                                 	;ta bort 4
0001bb 5014                      	subi temp1, 0b00000100
                                 calc2_5:
0001bc 3012                      	cpi temp1, 0b00000010
0001bd f020                      	brlo calc1_5
                                 	;lgg till 16
0001be e1a0                      	ldi r26, 0b00010000
0001bf 95a1                      	neg r26
0001c0 1b0a                      	sub end, r26
                                 	;ta bort 2
0001c1 5012                      	subi temp1, 0b00000010
                                 calc1_5:
0001c2 3011                      	cpi temp1, 0b00000001
0001c3 f020                      	brlo outputrow_5
                                 	;lgg till 32
0001c4 e2a0                      	ldi r26, 0b00100000
0001c5 95a1                      	neg r26
0001c6 1b0a                      	sub end, r26
                                 	;ta bort 1
0001c7 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_5:
0001c8 2f10                      	mov temp1, end
0001c9 7c10                      	ANDI temp1, 0b11000000
0001ca 6018                      	ORI temp1, 0b00001000
0001cb b91b                      	out PORTD, temp1
                                 
0001cc 2f10                      	mov temp1, end
0001cd 731f                      	ANDI temp1, 0b00111111
0001ce b915                      	out PORTB, temp1
                                 
0001cf 940e 0249                 	call delay1
                                 
                                 calcrow_6:
0001d1 811e                      	ldd temp1, Y+6
                                 	
0001d2 e000                      	ldi end, 0b00000000
0001d3 3810                      	cpi temp1, 0b10000000
0001d4 f020                      	brlo calc64_6
                                 	;lgg till 64 till end
0001d5 e4a0                      	ldi r26, 0b01000000
0001d6 95a1                      	neg r26
0001d7 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
0001d8 5810                      	subi temp1, 0b10000000
                                 calc64_6:
0001d9 3410                      	cpi temp1, 0b01000000
0001da f020                      	brlo calc32_6
                                 	;lgg till 128
0001db e8a0                      	ldi r26, 0b10000000
0001dc 95a1                      	neg r26
0001dd 1b0a                      	sub end, r26
                                 	;ta bort 64
0001de 5410                      	subi temp1, 0b01000000
                                 calc32_6:
0001df 3210                      	cpi temp1, 0b00100000
0001e0 f020                      	brlo calc16_6
                                 	;lgg till 1
0001e1 e0a1                      	ldi r26, 0b00000001
0001e2 95a1                      	neg r26
0001e3 1b0a                      	sub end, r26
                                 	;ta bort 32
0001e4 5210                      	subi temp1, 0b00100000
                                 calc16_6:
0001e5 3110                      	cpi temp1, 0b00010000
0001e6 f020                      	brlo calc8_6
                                 	;lgg till 2
0001e7 e0a2                      	ldi r26, 0b00000010
0001e8 95a1                      	neg r26
0001e9 1b0a                      	sub end, r26
                                 	;ta bort 16
0001ea 5110                      	subi temp1, 0b00010000
                                 calc8_6:
0001eb 3018                      	cpi temp1, 0b00001000
0001ec f020                      	brlo calc4_6
                                 	;lgg till 4
0001ed e0a4                      	ldi r26, 0b00000100
0001ee 95a1                      	neg r26
0001ef 1b0a                      	sub end, r26
                                 	;ta bort 8
0001f0 5018                      	subi temp1, 0b00001000
                                 calc4_6:
0001f1 3014                      	cpi temp1, 0b00000100
0001f2 f020                      	brlo calc2_6
                                 	;lgg till 8
0001f3 e0a8                      	ldi r26, 0b00001000
0001f4 95a1                      	neg r26
0001f5 1b0a                      	sub end, r26
                                 	;ta bort 4
0001f6 5014                      	subi temp1, 0b00000100
                                 calc2_6:
0001f7 3012                      	cpi temp1, 0b00000010
0001f8 f020                      	brlo calc1_6
                                 	;lgg till 16
0001f9 e1a0                      	ldi r26, 0b00010000
0001fa 95a1                      	neg r26
0001fb 1b0a                      	sub end, r26
                                 	;ta bort 2
0001fc 5012                      	subi temp1, 0b00000010
                                 calc1_6:
0001fd 3011                      	cpi temp1, 0b00000001
0001fe f020                      	brlo outputrow_6
                                 	;lgg till 32
0001ff e2a0                      	ldi r26, 0b00100000
000200 95a1                      	neg r26
000201 1b0a                      	sub end, r26
                                 	;ta bort 1
000202 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_6:
000203 2f10                      	mov temp1, end
000204 7c10                      	ANDI temp1, 0b11000000
000205 6110                      	ORI temp1, 0b00010000
000206 b91b                      	out PORTD, temp1
                                 
000207 2f10                      	mov temp1, end
000208 731f                      	ANDI temp1, 0b00111111
000209 b915                      	out PORTB, temp1
                                 
00020a 940e 0249                 	call delay1
                                 
                                 calcrow_7:
00020c 811f                      	ldd temp1, Y+7
                                 
00020d e000                      	ldi end, 0b00000000
00020e 3810                      	cpi temp1, 0b10000000
00020f f020                      	brlo calc64_7
                                 	;lgg till 64 till end
000210 e4a0                      	ldi r26, 0b01000000
000211 95a1                      	neg r26
000212 1b0a                      	sub end, r26
                                 	;ta bort 128 frn temp1
000213 5810                      	subi temp1, 0b10000000
                                 calc64_7:
000214 3410                      	cpi temp1, 0b01000000
000215 f020                      	brlo calc32_7
                                 	;lgg till 128
000216 e8a0                      	ldi r26, 0b10000000
000217 95a1                      	neg r26
000218 1b0a                      	sub end, r26
                                 	;ta bort 64
000219 5410                      	subi temp1, 0b01000000
                                 calc32_7:
00021a 3210                      	cpi temp1, 0b00100000
00021b f020                      	brlo calc16_7
                                 	;lgg till 1
00021c e0a1                      	ldi r26, 0b00000001
00021d 95a1                      	neg r26
00021e 1b0a                      	sub end, r26
                                 	;ta bort 32
00021f 5210                      	subi temp1, 0b00100000
                                 calc16_7:
000220 3110                      	cpi temp1, 0b00010000
000221 f020                      	brlo calc8_7
                                 	;lgg till 2
000222 e0a2                      	ldi r26, 0b00000010
000223 95a1                      	neg r26
000224 1b0a                      	sub end, r26
                                 	;ta bort 16
000225 5110                      	subi temp1, 0b00010000
                                 calc8_7:
000226 3018                      	cpi temp1, 0b00001000
000227 f020                      	brlo calc4_7
                                 	;lgg till 4
000228 e0a4                      	ldi r26, 0b00000100
000229 95a1                      	neg r26
00022a 1b0a                      	sub end, r26
                                 	;ta bort 8
00022b 5018                      	subi temp1, 0b00001000
                                 calc4_7:
00022c 3014                      	cpi temp1, 0b00000100
00022d f020                      	brlo calc2_7
                                 	;lgg till 8
00022e e0a8                      	ldi r26, 0b00001000
00022f 95a1                      	neg r26
000230 1b0a                      	sub end, r26
                                 	;ta bort 4
000231 5014                      	subi temp1, 0b00000100
                                 calc2_7:
000232 3012                      	cpi temp1, 0b00000010
000233 f020                      	brlo calc1_7
                                 	;lgg till 16
000234 e1a0                      	ldi r26, 0b00010000
000235 95a1                      	neg r26
000236 1b0a                      	sub end, r26
                                 	;ta bort 2
000237 5012                      	subi temp1, 0b00000010
                                 calc1_7:
000238 3011                      	cpi temp1, 0b00000001
000239 f020                      	brlo outputrow_7
                                 	;lgg till 32
00023a e2a0                      	ldi r26, 0b00100000
00023b 95a1                      	neg r26
00023c 1b0a                      	sub end, r26
                                 	;ta bort 1
00023d 5011                      	subi temp1, 0b00000001
                                 
                                 outputrow_7:
00023e 2f10                      	mov temp1, end
00023f 7c10                      	ANDI temp1, 0b11000000
000240 6210                      	ORI temp1, 0b00100000
000241 b91b                      	out PORTD, temp1
000242 2f10                      	mov temp1, end
000243 731f                      	ANDI temp1, 0b00111111
000244 b915                      	out PORTB, temp1
000245 940e 0249                 	call delay1
                                 	
000247 940c 0021                 	jmp main
                                 	//jmp joyinputX
                                 
                                 
                                 	/*
                                 joyinputX://Listen to joystick
                                 	lds temp2, ADMUX
                                 	ldi temp3, 0b00000101
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 	lds temp2, ADCSRA
                                 	ori	temp2, 0b01000000
                                 	sts ADCSRA, temp2
                                 
                                 wait1://Wait until "read" is finished
                                 	lds temp2, ADCSRA
                                 	sbrc temp2, ADSC //Check 6th bit if 0
                                 	jmp wait1
                                 	lds temp3, ADCH
                                 		std Y+7, temp3 // temp
                                 	cpi temp3, 50
                                 	brsh east
                                 	cpi temp3, 0
                                 	brlo west
                                 
                                 joyinputY://Listen to joystick
                                 	lds temp2, ADMUX
                                 	ldi temp3, 0b11111110
                                 	and temp2, temp3
                                 	ldi temp3, 0b00000100
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 	lds temp2, ADCSRA
                                 	ori	temp2, 0b01000000
                                 	sts ADCSRA, temp2
                                 wait2://Wait until "read" is finished
                                 	lds temp2, ADCSRA
                                 	sbrc temp2, ADSC //Check 6th bit if 0
                                 	jmp wait2
                                 	lds temp3, ADCH
                                 		std Y+7, temp3 // temp
                                 	cpi temp3, 50	// Branches north if input > 130
                                 	brsh north
                                 	cpi temp3, 0	// if input < 100
                                 	brlo south
                                 
                                 	jmp main
                                 
                                 north:
                                 	ldi direction, 0b00001000
                                 	jmp calcHeadPosition
                                 south:
                                 	ldi direction, 0b00000100
                                 	jmp calcHeadPosition
                                 east:
                                 	ldi direction, 0b00000010
                                 	jmp calcHeadPosition
                                 west:
                                 	ldi direction, 0b00000001
                                 	jmp calcHeadPosition
                                 	*/
                                 delay1:// Delay called after each output
000249 e03d                          ldi  temp3, 13
00024a ef4c                          ldi  temp4, 252
00024b 954a                      L1: dec  temp4
00024c f7f1                          brne L1
00024d 953a                          dec  temp3
00024e f7e1                          brne L1
00024f 9508                      	ret
                                 	/*
                                 calcHeadPosition:
                                 	ld temp2, Y
                                 	cp temp2, r1		// If row value is greater than 0, move depending on direction
                                 	brne calcDirection
                                     subi YL, -1 	// Increment, run again if no hit
                                 	jmp calcHeadPosition
                                 
                                 calcDirection:
                                 	ldi YL, LOW(snakebody) // ta bort
                                 	sbrc direction, 0
                                 	call moveWest
                                 	sbrc direction, 1
                                 	call moveEast
                                 	sbrc direction, 2
                                 	call moveSouth
                                 	sbrc direction, 3
                                 	call moveNorth
                                 	ldi YL, LOW(snakebody) //reset pointer
                                 	jmp main
                                 moveWest:
                                 	ldi temp3, 0b00011000
                                 	st Y, temp3
                                 	ret
                                 moveEast:
                                 	//lsr temp2
                                 	ldi temp3, 0b00011000
                                 	std Y+1, temp3	//std Y+1, temp3
                                 	ret
                                 moveNorth:
                                 	ldi temp3, 0b00011000
                                 	std Y+2, temp3//std Y+7, temp3
                                 	ret
                                 moveSouth:
                                 	ldi temp3, 0b00011000
                                 	std Y+3, temp3
                                 	ret		
                                 	*/
                                 resetMatrix: ;Troubleshooting
000250 8218                      	st Y, r1            ;Reset led-matrix
000251 8219                          std Y+1, r1
000252 821a                          std Y+2, r1
000253 821b                          std Y+3, r1
000254 821c                          std Y+4, r1
000255 821d                          std Y+5, r1
000256 821e                          std Y+6, r1
000257 821f                          std Y+7, r1
000258 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :  24 z  :   0 r0 :   0 r1 :   9 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 100 r17: 211 r18:  14 r19:  11 r20:   8 
r21:   1 r22:   3 r23:   0 r24:   2 r25:   0 r26: 192 r27:   0 r28:   4 
r29:   1 r30:   0 r31:   0 
Registers used: 13 out of 35 (37.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :  18 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   9 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  65 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   9 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  73 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  14 
ld    :   3 ldd   :   7 ldi   : 102 lds   :   2 lpm   :   0 lsl   :   0 
lsr   :   4 mov   :  18 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :  64 nop   :   1 or    :   2 ori   :   4 out   :  24 pop   :   0 
push  :   0 rcall :   0 ret   :   3 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   3 std   :  11 sts   :   2 
sub   :  64 subi  :  67 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004b2   1202      0   1202   32768   3.7%
[.dseg] 0x000100 0x000110      0     16     16    2048   0.8%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
