
;; Function armpmu_get_pmu_id (armpmu_get_pmu_id)[0:1305]



armpmu_get_pmu_id

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r133={2d,1u} r134={1d,2u} r136={1d,1u} 
;;    total ref usage 43{16d,27u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 134 [ armpmu.312 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.312 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:100 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 50 3 arch/arm/kernel/perf_event.c:98 (set (reg/v:SI 133 [ id ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))

(jump_insn 50 10 51 3 (set (pc)
        (label_ref 16)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%] 

(barrier 51 50 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [89.9%] 
(code_label 13 51 14 4 2 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:101 (set (reg/v:SI 133 [ id ])
        (mem/s/j:SI (reg/f:SI 134 [ armpmu.312 ]) [0 <variable>.id+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ armpmu.312 ])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 16 15 17 5 3 "" [1 uses])

(note 17 16 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 17 28 5 arch/arm/kernel/perf_event.c:104 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ id ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ id ])
        (nil)))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:104 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_get_max_events (armpmu_get_max_events)[0:1306]



armpmu_get_max_events

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r133={2d,1u} r134={1d,3u} r136={1d,1u} 
;;    total ref usage 44{16d,28u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 134 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.313 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 32 3 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 133 [ max_events ])
        (reg/f:SI 134 [ armpmu.313 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ armpmu.313 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 32 10 33 3 (set (pc)
        (label_ref 16)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%] 

(barrier 33 32 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [89.9%] 
(code_label 13 33 14 4 8 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 133 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ armpmu.313 ])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 16 15 17 5 9 "" [1 uses])

(note 17 16 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 17 28 5 arch/arm/kernel/perf_event.c:116 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ max_events ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ max_events ])
        (nil)))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:116 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_num_counters (perf_num_counters)[0:1307]



perf_num_counters

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r133={1d,3u} r134={2d,1u} r136={1d,1u} 
;;    total ref usage 44{16d,28u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 133 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.313 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 32 3 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 134 [ max_events ])
        (reg/f:SI 133 [ armpmu.313 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ armpmu.313 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 32 10 33 3 (set (pc)
        (label_ref 16)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [100.0%] 

(barrier 33 32 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [89.9%] 
(code_label 13 33 14 4 14 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 134 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ armpmu.313 ])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 16 15 17 5 15 "" [1 uses])

(note 17 16 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 17 28 5 arch/arm/kernel/perf_event.c:122 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ max_events ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ max_events ])
        (nil)))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:122 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_update (armpmu_event_update)[0:1312]



armpmu_event_update

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,3u} r2={2d,1u} r3={2d,1u} r11={1d,10u} r12={2d} r13={1d,11u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={12d,4u} r25={1d,10u} r26={1d,9u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,3u} r134={1d,4u} r135={1d,1u} r136={1d} r137={1d} r138={1d,1u} r139={1d} r140={1d} r141={1d,3u} r142={1d,1u} r144={1d,2u} r145={1d,2u} r146={5d,5u} r147={1d,3u,1d} r149={1d,5u} r151={1d,3u} r152={1d,4u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r167={1d,1u} 
;;    total ref usage 267{168d,98u,1e} in 40{39 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149 151 152 153 154 167
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 149 151 152 153 154 167
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 151 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 152 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ hwc ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 153 [ idx ])
        (reg:SI 2 r2 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ idx ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 154 [ overflow ])
        (reg:SI 3 r3 [ overflow ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ overflow ])
        (nil)))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 6 10 2 ("again") NOTE_INSN_DELETED_LABEL 20)

(insn 10 8 14 2 arch/arm/kernel/perf_event.c:213 (set (reg/f:SI 149 [ D.25228 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 14 10 87 2 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153 154 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153 154 167


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 6 2 5) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153 154 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 153 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 144 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153 154 167
;; live  gen 	 0 [r0] 133 144 156
;; live  kill	 14 [lr]

;; Pred edge  6 [71.0%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  5 [71.0%]  (dfs_back)
(code_label 87 14 86 3 29 "" [2 uses])

(note 86 87 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 86 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 133 [ prev_raw_count.501 ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 149 [ D.25228 ])
                (mem/s/j:DI (reg/f:SI 149 [ D.25228 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 15 13 16 3 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 156 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 167) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(note 16 15 17 3 NOTE_INSN_DELETED)

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:214 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/perf_event.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 156 [ armpmu ])
                                (const_int 24 [0x18])) [0 <variable>.read_counter+0 S4 A64]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 156 [ armpmu ])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 19 18 20 3 NOTE_INSN_DELETED)

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:214 (set (reg/v:DI 144 [ new_raw_count ])
        (zero_extend:DI (reg:SI 0 r0))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 21 20 24 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:356 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2641905)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 144 149 151 152 153 154 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 149 151 152 153 154 167


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 144 149 151 152 153 154 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 149
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 149 151 152 153 154 167
;; live  gen 	 24 [cc] 141 142
;; live  kill	 24 [cc]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [86.0%]  (dfs_back)
(code_label 24 21 22 4 21 "" [1 uses])

(note 22 24 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 25 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:359 (parallel [
            (set (reg/v:SI 142 [ res ])
                (asm_operands/v:SI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 0 [
                        (reg/f:SI 149 [ D.25228 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 149 [ D.25228 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (reg/v:DI 141 [ oldval ])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 1 [
                        (reg/f:SI 149 [ D.25228 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 149 [ D.25228 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (mem:DI (reg/f:SI 149 [ D.25228 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=Qo") 2 [
                        (reg/f:SI 149 [ D.25228 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 149 [ D.25228 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 25 23 26 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ res ])
        (nil)))

(jump_insn 26 25 27 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167


;; Succ edge  4 [86.0%]  (dfs_back)
;; Succ edge  5 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [14.0%]  (fallthru,loop_exit)
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 30 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:370 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2643697)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 30 28 31 5 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 0)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 70 5 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167


;; Succ edge  3 [71.0%]  (dfs_back)
;; Succ edge  6 [29.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 144 149 151 152 153 154 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [29.0%]  (fallthru)
(note 70 31 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 70 33 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 4)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 133 [ prev_raw_count.501 ])
        (nil)))

(jump_insn 33 32 34 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 149 151 152 153 154 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 149 151 152 153 154 167


;; Succ edge  3 [71.0%]  (dfs_back)
;; Succ edge  7 [29.0%]  (fallthru,loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 151 152 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 154
;; lr  def 	 24 [cc] 134 145 147 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 151 152 154
;; live  gen 	 24 [cc] 134 145 147 158 159
;; live  kill	

;; Pred edge  6 [29.0%]  (fallthru,loop_exit)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 7 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 159 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 158) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 37 36 38 7 arch/arm/kernel/perf_event.c:220 (set (reg:DI 147 [ D.25235 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 159 [ armpmu ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/f:SI 159 [ armpmu ])
        (nil)))

(insn 38 37 39 7 arch/arm/kernel/perf_event.c:220 (set (reg/v:DI 134 [ new_raw_count.500 ])
        (and:DI (reg/v:DI 144 [ new_raw_count ])
            (reg:DI 147 [ D.25235 ]))) 64 {anddi3} (expr_list:REG_DEAD (reg/v:DI 144 [ new_raw_count ])
        (nil)))

(insn 39 38 40 7 arch/arm/kernel/perf_event.c:221 (set (reg/v:DI 145 [ prev_raw_count ])
        (and:DI (reg/v:DI 141 [ oldval ])
            (reg:DI 147 [ D.25235 ]))) 64 {anddi3} (expr_list:REG_DEAD (reg/v:DI 141 [ oldval ])
        (nil)))

(insn 40 39 41 7 arch/arm/kernel/perf_event.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ overflow ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ overflow ])
        (nil)))

(jump_insn 41 40 42 7 arch/arm/kernel/perf_event.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 145 147 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 145 147 151 152


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 145 147 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 145 147
;; lr  def 	 24 [cc] 146 160 161 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 145 147 151 152
;; live  gen 	 146 160 161 162
;; live  kill	 24 [cc]

;; Pred edge  7 [39.0%]  (fallthru)
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 8 arch/arm/kernel/perf_event.c:224 (set (reg/v:DI 146 [ delta ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 44 43 45 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (plus:DI (reg:DI 147 [ D.25235 ])
                    (reg/v:DI 146 [ delta ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 147 [ D.25235 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_EQUAL (plus:DI (reg:DI 147 [ D.25235 ])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 45 44 46 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (plus:DI (reg/v:DI 146 [ delta ])
                    (reg/v:DI 134 [ new_raw_count.500 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 46 45 88 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg/v:DI 146 [ delta ])
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_DEAD (reg/v:DI 145 [ prev_raw_count ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(jump_insn 88 46 89 8 (set (pc)
        (label_ref 52)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 151 152


;; Succ edge  10 [100.0%] 

(barrier 89 88 49)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 145 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 145
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 145 151 152
;; live  gen 	 146
;; live  kill	 24 [cc]

;; Pred edge  7 [61.0%] 
(code_label 49 89 50 9 23 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/kernel/perf_event.c:226 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg/v:DI 134 [ new_raw_count.500 ])
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_DEAD (reg/v:DI 145 [ prev_raw_count ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 151 152


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 151 152
;; lr  def 	 0 [r0] 1 [r1] 24 [cc] 135 136 137 138 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 151 152
;; live  gen 	 0 [r0] 1 [r1] 135 136 137 138 139 140
;; live  kill	 24 [cc]

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 52 51 53 10 24 "" [1 uses])

(note 53 52 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:284 (set (reg/f:SI 138 [ D.26333 ])
        (plus:SI (reg/v/f:SI 151 [ event ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:276 (parallel [
            (set (reg/v:DI 139 [ result ])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 151 [ event ])
                                (const_int 56 [0x38])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (reg/v:SI 140 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 151 [ event ])
                                (const_int 56 [0x38])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (mem:DI (plus:SI (reg/v/f:SI 151 [ event ])
                        (const_int 56 [0x38])) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 151 [ event ])
                                (const_int 56 [0x38])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v/f:SI 151 [ event ])
        (expr_list:REG_DEAD (reg/f:SI 138 [ D.26333 ])
            (expr_list:REG_UNUSED (reg/v:SI 140 [ tmp ])
                (expr_list:REG_UNUSED (reg/v:DI 139 [ result ])
                    (expr_list:REG_UNUSED (reg:QI 24 cc)
                        (nil)))))))

(insn 56 55 57 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:324 (set (reg/f:SI 135 [ D.26338 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 57 56 76 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:316 (parallel [
            (set (reg/v:DI 136 [ result ])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 152 [ hwc ])
                                (const_int 104 [0x68])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (reg/v:SI 137 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 152 [ hwc ])
                                (const_int 104 [0x68])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (mem:DI (plus:SI (reg/v/f:SI 152 [ hwc ])
                        (const_int 104 [0x68])) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (plus:SI (reg/v/f:SI 152 [ hwc ])
                                (const_int 104 [0x68])) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v/f:SI 152 [ hwc ])
        (expr_list:REG_DEAD (reg/v:DI 146 [ delta ])
            (expr_list:REG_DEAD (reg/f:SI 135 [ D.26338 ])
                (expr_list:REG_UNUSED (reg/v:SI 137 [ tmp ])
                    (expr_list:REG_UNUSED (reg/v:DI 136 [ result ])
                        (expr_list:REG_UNUSED (reg:QI 24 cc)
                            (nil))))))))

(insn 76 57 77 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 0 r0)
        (subreg:SI (reg/v:DI 134 [ new_raw_count.500 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 68 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 1 r1 [+4 ])
        (subreg:SI (reg/v:DI 134 [ new_raw_count.500 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 134 [ new_raw_count.500 ])
        (nil)))

(insn 68 77 0 10 arch/arm/kernel/perf_event.c:232 (use (reg/i:DI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armpmu_read (armpmu_read)[0:1313]



armpmu_read

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,4u} r12={2d} r13={1d,5u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,2u} 
;;    total ref usage 159{132d,27u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:236 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:240 (set (reg:SI 133 [ D.25248 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.25248 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:240 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [36.7%] 
;; Succ edge  3 [63.3%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [63.3%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 10 9 12 3 NOTE_INSN_DELETED)

(insn 12 10 13 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 134 [ event ])
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.25248 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.25248 ])
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 15 14 16 3 arch/arm/kernel/perf_event.c:243 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_UNUSED (reg:DI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 16 15 22)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [36.7%] 
(code_label 22 16 25 4 36 "" [1 uses])

(note 25 22 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_stop (armpmu_stop)[0:1314]



armpmu_stop

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={4d,1u} r11={1d,5u} r12={3d} r13={1d,7u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,2u} r134={1d,2u} r135={1d,7u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 308{260d,48u,0e} in 21{19 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/perf_event.c:248 (set (reg/v/f:SI 135 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 134 [ armpmu.327 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:251 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.327 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event.c:251 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135


;; Succ edge  5 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:249 (set (reg:SI 139 [ <variable>.hw.state ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(note 13 12 14 3 NOTE_INSN_DELETED)

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:249 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 139 [ <variable>.hw.state ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0x0])))
            (set (reg:SI 138)
                (and:SI (reg:SI 139 [ <variable>.hw.state ])
                    (const_int 1 [0x1])))
        ]) 69 {*andsi3_compare0} (expr_list:REG_DEAD (reg:SI 139 [ <variable>.hw.state ])
        (nil)))

(jump_insn 15 14 16 3 arch/arm/kernel/perf_event.c:249 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 138


;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 141 142
;; live  kill	 14 [lr]

;; Pred edge  3 [39.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:249 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 135 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(note 18 17 19 4 NOTE_INSN_DELETED)

(insn 19 18 20 4 arch/arm/kernel/perf_event.c:259 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:259 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 4 arch/arm/kernel/perf_event.c:259 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ armpmu.327 ])
                            (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 134 [ armpmu.327 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 23 4 arch/arm/kernel/perf_event.c:260 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8564613)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 23 22 24 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ hwc ])
        (nil)))

(insn 25 24 26 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 3 r3)
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:261 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_UNUSED (reg:DI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:262 (set (reg:SI 141 [ <variable>.hw.state ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:262 (set (reg:SI 142)
        (ior:SI (reg:SI 141 [ <variable>.hw.state ])
            (const_int 3 [0x3]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.hw.state ])
        (nil)))

(insn 30 29 36 4 arch/arm/kernel/perf_event.c:262 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ event ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
;; Pred edge  3 [61.0%] 
(code_label 36 30 39 5 39 "" [2 uses])

(note 39 36 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function validate_event (validate_event)[0:1318]



validate_event

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={4d,1u} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,2u} r25={1d,7u,2d} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={2d,1u} r136={1d,1u} r137={1d,3u} r138={1d,2u} r142={1d,1u} r143={1d,1u,1d} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 317{263d,51u,3e} in 24{22 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 138 142 143
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 136 137 138 142 143
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 136 [ cpuc ])
        (reg:SI 0 r0 [ cpuc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpuc ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 1 r1 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ event ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:354 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -136 [0xffffffffffffff78]))) 4 {*arm_addsi3} (nil))

(note 8 7 10 2 NOTE_INSN_DELETED)

(insn 10 8 11 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -136 [0xffffffffffffff78]))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 137 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 2 r2)
        (const_int 136 [0x88])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 136 [0x88])
        (nil)))

(call_insn 13 12 15 2 arch/arm/kernel/perf_event.c:354 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x11574200 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 15 13 16 2 arch/arm/kernel/perf_event.c:356 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:356 (set (reg/f:SI 143 [ <variable>.pmu ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ <variable>.pmu ])
            (reg/f:SI 142))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 143 [ <variable>.pmu ])
        (expr_list:REG_DEAD (reg/f:SI 142)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 143 [ <variable>.pmu ])
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
                (nil)))))

(jump_insn 18 17 19 2 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138


;; Succ edge  5 [78.4%] 
;; Succ edge  3 [21.6%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  2 [21.6%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:356 (set (reg:SI 144 [ <variable>.state ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 48 [0x30])) [0 <variable>.state+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ event ])
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144 [ <variable>.state ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ <variable>.state ])
        (nil)))

(jump_insn 22 21 23 3 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138


;; Succ edge  5 [36.7%] 
;; Succ edge  4 [63.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; live  gen 	 0 [r0] 1 [r1] 134 145 146
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  3 [63.3%]  (fallthru)
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 27 4 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 146 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(note 27 25 28 4 NOTE_INSN_DELETED)

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ cpuc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ cpuc ])
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 1 r1)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))

(call_insn 30 29 31 4 arch/arm/kernel/perf_event.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 146 [ armpmu ])
                                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 146 [ armpmu ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 31 30 32 4 NOTE_INSN_DELETED)

(note 32 31 33 4 NOTE_INSN_DELETED)

(insn 33 32 55 4 arch/arm/kernel/perf_event.c:359 (parallel [
            (set (reg:SI 134 [ D.25367 ])
                (ge:SI (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(jump_insn 55 33 56 4 arch/arm/kernel/perf_event.c:359 (set (pc)
        (label_ref 39)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  6 [100.0%] 

(barrier 56 55 36)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  3 [36.7%] 
;; Pred edge  2 [78.4%] 
(code_label 36 56 37 5 43 "" [2 uses])

(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/kernel/perf_event.c:357 (set (reg:SI 134 [ D.25367 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 39 38 40 6 44 "" [1 uses])

(note 40 39 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 40 51 6 arch/arm/kernel/perf_event.c:360 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25367 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.25367 ])
        (nil)))

(insn 51 45 0 6 arch/arm/kernel/perf_event.c:360 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_platform_irq (armpmu_platform_irq)[0:1320]



armpmu_platform_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={3d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} 
;;    total ref usage 151{132d,19u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 139 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 2 [r2] 137 138 139 141
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 138 [ pmu_device ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 11 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 139 [ <variable>.dev.platform_data ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ pmu_device ])
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ pmu_device ])
        (nil)))

(insn 11 9 12 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 141 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))

(note 12 11 15 2 NOTE_INSN_DELETED)

(insn 15 12 16 2 arch/arm/kernel/perf_event.c:388 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ armpmu ])
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ armpmu ])
        (nil)))

(call_insn 16 15 28 2 arch/arm/kernel/perf_event.c:388 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (reg/f:SI 139 [ <variable>.dev.platform_data ]) [0 <variable>.handle_irq+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 139 [ <variable>.dev.platform_data ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 28 16 0 2 arch/arm/kernel/perf_event.c:389 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_enable (armpmu_enable)[0:1326]



armpmu_enable

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,1u} r1={4d,1u} r2={3d} r3={3d} r11={1d,10u} r12={3d} r13={1d,13u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,4u} r25={1d,10u} r26={1d,9u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r162={1d,3u} r164={1d,2u} r165={2d,2u} r166={1d,1u} r167={2d,2u} r168={2d,4u} r171={1d,1u} r172={2d,2u} r174={1d,1u,1d} r175={1d,1u} r176={1d,2u} r177={1d,1u} r182={1d,1u} r184={1d,1u} 
;;    total ref usage 342{268d,73u,1e} in 31{29 regular + 2 call} insns.
(note 30 0 33 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 165 166 170 171 172 174 175 176 177
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 165 166 170 171 172 174 175 176 177
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 33 30 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 32 33 35 2 NOTE_INSN_FUNCTION_BEG)

(insn 35 32 36 2 arch/arm/kernel/perf_event.c:587 (set (reg/v:SI 165 [ __ptr ])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 38 2 arch/arm/kernel/perf_event.c:587 (set (reg/v:SI 165 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 165 [ __ptr ])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8606498)) -1 (nil))

(insn 38 36 39 2 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(note 39 38 95 2 NOTE_INSN_DELETED)

(insn 95 39 96 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 172)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 96 95 41 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 172)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 41 96 42 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 174 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 172)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 42 41 43 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 175)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 171)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 43 42 44 2 arch/arm/kernel/perf_event.c:587 (set (reg/v/f:SI 166 [ cpuc ])
        (plus:SI (reg/v:SI 165 [ __ptr ])
            (reg:SI 175))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/v:SI 165 [ __ptr ])
            (nil))))

(insn 44 43 45 2 arch/arm/kernel/perf_event.c:589 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 arch/arm/kernel/perf_event.c:589 (set (reg/f:SI 177 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 176) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 46 45 47 2 arch/arm/kernel/perf_event.c:589 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 177 [ armpmu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 177 [ armpmu ])
        (nil)))

(jump_insn 47 46 48 2 arch/arm/kernel/perf_event.c:589 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 10 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 176
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 176


;; Succ edge  10 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176
;; lr  def 	 167 168 184
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 176
;; live  gen 	 167 168 184
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 3 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 167 [ enabled ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 70 3 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 168 [ idx ])
        (reg/v:SI 167 [ enabled ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 70 50 93 3 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 184)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))

(jump_insn 93 70 94 3 (set (pc)
        (label_ref 68)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184


;; Succ edge  7 [100.0%] 

(barrier 94 93 72)

;; Start of basic block ( 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 166 167 168 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 166 167 168 184
;; live  gen 	 24 [cc] 164
;; live  kill	

;; Pred edge  7 [97.1%] 
(code_label 72 94 53 4 56 "" [1 uses])

(note 53 72 55 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 4 arch/arm/kernel/perf_event.c:593 (set (reg/v/f:SI 164 [ event ])
        (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 168 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 166 [ cpuc ])) [0 <variable>.events S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 arch/arm/kernel/perf_event.c:595 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ event ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 4 arch/arm/kernel/perf_event.c:595 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 164 166 167 168 184
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 164 166 167 168 184


;; Succ edge  6 [30.2%] 
;; Succ edge  5 [69.8%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 164 166 168 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 164 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 164 166 168 184
;; live  gen 	 0 [r0] 1 [r1] 167
;; live  kill	 14 [lr]

;; Pred edge  4 [69.8%]  (fallthru)
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 59 58 60 5 NOTE_INSN_DELETED)

(note 60 59 61 5 NOTE_INSN_DELETED)

(insn 61 60 62 5 arch/arm/kernel/perf_event.c:598 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 164 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ event ])
        (nil)))

(insn 62 61 63 5 arch/arm/kernel/perf_event.c:598 (set (reg:SI 1 r1)
        (reg/v:SI 168 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 92 5 arch/arm/kernel/perf_event.c:598 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                            (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 162 [ armpmu.626 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 92 63 65 5 arch/arm/kernel/perf_event.c:599 (set (reg/v:SI 167 [ enabled ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167 168 184


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; live  gen 	 168
;; live  kill	

;; Pred edge  4 [30.2%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 65 92 66 6 55 "" [1 uses])

(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 6 arch/arm/kernel/perf_event.c:592 (set (reg/v:SI 168 [ idx ])
        (plus:SI (reg/v:SI 168 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168 184
;; lr  def 	 24 [cc] 162 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168 184
;; live  gen 	 24 [cc] 162 182
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 68 67 69 7 54 "" [1 uses])

(note 69 68 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 71 69 73 7 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 162 [ armpmu.626 ])
        (mem/f/c/i:SI (reg/f:SI 184) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 73 71 74 7 arch/arm/kernel/perf_event.c:592 (set (reg:SI 182 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 7 arch/arm/kernel/perf_event.c:592 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ idx ])
            (reg:SI 182 [ <variable>.num_events ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182 [ <variable>.num_events ])
        (nil)))

(jump_insn 75 74 76 7 arch/arm/kernel/perf_event.c:592 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
            (nil))))
;; End of basic block 7 -> ( 4 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 166 167 168 184
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 166 167 168 184


;; Succ edge  4 [97.1%] 
;; Succ edge  8 [2.9%]  (fallthru,loop_exit)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [2.9%]  (fallthru,loop_exit)
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 8 arch/arm/kernel/perf_event.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ enabled ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 167 [ enabled ])
        (nil)))

(jump_insn 78 77 79 8 arch/arm/kernel/perf_event.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162


;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  8 [39.0%]  (fallthru)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 80 79 81 9 NOTE_INSN_DELETED)

(call_insn 81 80 87 9 arch/arm/kernel/perf_event.c:603 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                            (const_int 32 [0x20])) [0 <variable>.start+0 S4 A64]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 162 [ armpmu.626 ])
        (nil))
    (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 2 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
;; Pred edge  8 [61.0%] 
(code_label 87 81 90 10 57 "" [2 uses])

(note 90 87 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armpmu_disable (armpmu_disable)[0:1327]



armpmu_disable

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r135={1d,1u} 
;;    total ref usage 151{130d,21u,0e} in 5{4 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 133 [ armpmu.367 ])
        (mem/f/c/i:SI (reg/f:SI 135) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.367 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/perf_event.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [78.3%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 11 10 12 3 NOTE_INSN_DELETED)

(call_insn 12 11 18 3 arch/arm/kernel/perf_event.c:609 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ armpmu.367 ])
                            (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 133 [ armpmu.367 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [21.6%] 
(code_label 18 12 21 4 62 "" [1 uses])

(note 21 18 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function callchain_trace (callchain_trace)[0:1361]



callchain_trace

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={3d,2u} r25={1d,5u} r26={1d,4u} r133={1d,5u,1d} r135={1d,1u} r138={1d,4u} r139={1d,2u} r141={1d,1u} r144={2d,2u} 
;;    total ref usage 63{21d,41u,1e} in 16{16 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:765 (set (reg/v/f:SI 138 [ data ])
        (reg:SI 1 r1 [ data ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/perf_event.c:767 (set (reg:SI 135 [ D.26217 ])
        (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ fr ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ fr ])
        (nil)))

(insn 9 8 10 2 include/linux/perf_event.h:1096 (set (reg:DI 133 [ D.26372 ])
        (mem/s/j:DI (reg/v/f:SI 138 [ data ]) [0 <variable>.nr+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 10 9 11 2 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 45 2 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 45 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 45 15 3 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 46 3 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 138
;; lr  def 	 24 [cc] 139 141 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 138
;; live  gen 	 139 141 143 144
;; live  kill	 24 [cc]

;; Pred edge  3 [50.0%]  (fallthru)
(note 46 15 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 46 23 4 include/linux/perf_event.h:1097 (set (reg:SI 139)
        (plus:SI (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(note 23 22 24 4 NOTE_INSN_DELETED)

(insn 24 23 54 4 include/linux/perf_event.h:1097 (set (reg/f:SI 141)
        (plus:SI (mult:SI (reg:SI 139)
                (const_int 8 [0x8]))
            (reg/v/f:SI 138 [ data ]))) 270 {*arith_shiftsi} (nil))

(insn 54 24 55 4 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 139)
                    (const_int 8 [0x8]))
                (reg/v/f:SI 138 [ data ])) [0 <variable>.ip S4 A64])
        (reg:SI 135 [ D.26217 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 135 [ D.26217 ])
            (nil))))

(insn 55 54 27 4 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 <variable>.ip S4 A32])
        (subreg:SI (reg:DI 133 [ D.26372 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))

(insn 27 55 28 4 include/linux/perf_event.h:1097 (set (reg:DI 144)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 28 27 29 4 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg:DI 133 [ D.26372 ])
                    (reg:DI 144)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 133 [ D.26372 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_EQUAL (plus:DI (reg:DI 133 [ D.26372 ])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 29 28 30 4 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 138 [ data ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 144)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 138 [ data ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
;; Pred edge  3 [50.0%] 
(code_label 30 29 31 5 66 "" [2 uses])

(note 31 30 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 31 42 5 arch/arm/kernel/perf_event.c:769 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 42 36 0 5 arch/arm/kernel/perf_event.c:769 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_reset (armpmu_reset)[0:1357] (unlikely executed)



armpmu_reset

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,2u} r135={1d,2u} r137={1d,1u} 
;;    total ref usage 168{135d,33u,0e} in 13{12 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 135 [ armpmu.394 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ armpmu.394 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  3 [89.9%]  (fallthru)
;; Succ edge  5 [10.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 134
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg/f:SI 134 [ D.26120 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 135 [ armpmu.394 ])
                (const_int 40 [0x28])) [0 <variable>.reset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ armpmu.394 ])
        (nil)))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.26120 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  4 [78.3%]  (fallthru)
;; Succ edge  5 [21.6%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  3 [78.3%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.26120 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.26120 ])
        (nil)))

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 17 16 18 4 arch/arm/kernel/perf_event.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b3a780 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 18 17 20)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [10.1%] 
;; Pred edge  3 [21.6%] 
(code_label 20 18 21 5 71 "" [2 uses])

(note 21 20 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 21 34 5 arch/arm/kernel/perf_event.c:638 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 34 28 0 5 arch/arm/kernel/perf_event.c:638 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_write_counter (armv7pmu_write_counter)[0:1338]



armv7pmu_write_counter

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={3d} r11={1d,11u} r12={3d} r13={1d,15u} r14={1d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,5u} r25={1d,11u} r26={1d,10u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r136={1d,2u} r137={1d,7u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={2d,2u} r145={1d,1u} r146={1d,1u} r148={2d,2u} 
;;    total ref usage 345{264d,81u,0e} in 35{33 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 137 [ idx ])
        (reg:SI 0 r0 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ idx ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 138 [ value ])
        (reg:SI 1 r1 [ value ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ value ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:832 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:832 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 138


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	
;; live  kill	

;; Pred edge  2 [19.9%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 71 3 arch/arm/kernel/perf_event_v7.c:833 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 0") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912595) -1 (expr_list:REG_DEAD (reg/v:SI 138 [ value ])
        (nil)))

(jump_insn 71 10 72 3 (set (pc)
        (label_ref 67)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  11 [100.0%] 

(barrier 72 71 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 138
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 138
;; live  gen 	
;; live  kill	

;; Pred edge  2 [80.1%] 
(code_label 13 72 14 4 76 "" [1 uses])

(note 14 13 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 16 14 17 4 arch/arm/kernel/perf_event_v7.c:834 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138


;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 136 139 140 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  gen 	 24 [cc] 136 139 140 141
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 140 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 139) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 20 19 21 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 141 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 140 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ armpmu ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 136 [ D.25836 ])
        (plus:SI (reg:SI 141 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.num_events ])
        (nil)))

(insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 136 [ D.25836 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 5 -> ( 6 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 24 23 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 6 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 6 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138


;; Succ edge  8 [0.0%] 
;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 136 [ D.25836 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.25836 ])
        (nil)))

(jump_insn 30 29 31 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138


;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 143
;; live  kill	

;; Pred edge  6 [0.0%] 
;; Pred edge  7 [0.0%]  (fallthru)
(code_label 31 30 32 8 79 "" [1 uses])

(note 32 31 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 35 32 77 8 NOTE_INSN_DELETED)

(insn 77 35 78 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 78 77 37 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (and:SI (reg:SI 143)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 37 78 38 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)
        (nil)))

(insn 38 37 39 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 39 38 40 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ idx ])
        (nil)))

(call_insn/j 40 39 41 8 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 41 40 42)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 145 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  gen 	 145 146
;; live  kill	

;; Pred edge  7 [100.0%] 
(code_label 42 41 43 9 80 "" [1 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 145)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ idx ])
        (nil)))

(insn 45 44 46 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (and:SI (reg:SI 145)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 46 45 47 9 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 146)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 48 47 73 9 arch/arm/kernel/perf_event_v7.c:836 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 2") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912980) -1 (expr_list:REG_DEAD (reg/v:SI 138 [ value ])
        (nil)))

(jump_insn 73 48 74 9 (set (pc)
        (label_ref 67)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  11 [100.0%] 

(barrier 74 73 51)

;; Start of basic block ( 5 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 148
;; live  kill	

;; Pred edge  5 [0.0%] 
;; Pred edge  4 [0.0%] 
(code_label 51 74 52 10 78 "" [2 uses])

(note 52 51 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 55 52 75 10 NOTE_INSN_DELETED)

(insn 75 55 76 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 148)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 76 75 57 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 148)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 57 76 58 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x115c5a00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x115c5a00>)
        (nil)))

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ idx ])
        (nil)))

(call_insn/j 60 59 61 10 arch/arm/kernel/perf_event_v7.c:839 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 61 60 67)

;; Start of basic block ( 3 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  9 [100.0%] 
(code_label 67 61 70 11 81 "" [2 uses])

(note 70 67 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_read_counter (armv7pmu_read_counter)[0:1337]



armv7pmu_read_counter

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={5d,2u} r3={3d} r11={1d,11u} r12={3d} r13={1d,15u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,5u} r25={1d,11u} r26={1d,10u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r135={4d,1u} r137={1d,2u} r139={1d,7u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={2d,2u} r146={1d,1u} r147={1d,1u} r149={2d,2u} 
;;    total ref usage 351{270d,81u,0e} in 39{37 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event_v7.c:814 (set (reg/v:SI 139 [ idx ])
        (reg:SI 0 r0 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ idx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event_v7.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:817 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 12)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [19.9%]  (fallthru)
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 79 3 arch/arm/kernel/perf_event_v7.c:818 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 0") ("=r") 0 []
             [] 8910675)) -1 (nil))

(jump_insn 79 9 80 3 (set (pc)
        (label_ref 63)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  11 [100.0%] 

(barrier 80 79 12)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 139
;; live  gen 	
;; live  kill	

;; Pred edge  2 [80.1%] 
(code_label 12 80 13 4 86 "" [1 uses])

(note 13 12 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 15 13 16 4 arch/arm/kernel/perf_event_v7.c:819 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 137 140 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 24 [cc] 137 140 141 142
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 141 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 19 18 20 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 142 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 141 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ armpmu ])
        (nil)))

(insn 20 19 21 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 137 [ D.25815 ])
        (plus:SI (reg:SI 142 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.num_events ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (reg:SI 137 [ D.25815 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 5 -> ( 6 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 23 22 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 6 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139


;; Succ edge  8 [0.0%] 
;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 27 26 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (reg:SI 137 [ D.25815 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.25815 ])
        (nil)))

(jump_insn 29 28 30 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135 144
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%] 
;; Pred edge  7 [0.0%]  (fallthru)
(code_label 30 29 31 8 89 "" [1 uses])

(note 31 30 34 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 34 31 87 8 NOTE_INSN_DELETED)

(insn 87 34 88 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 88 87 36 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 36 88 37 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)
        (nil)))

(insn 37 36 38 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 38 37 39 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ idx ])
        (nil)))

(call_insn 39 38 40 8 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 40 39 81 8 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 81 40 82 8 (set (pc)
        (label_ref 63)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  11 [100.0%] 

(barrier 82 81 43)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 135 146 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 135 146 147
;; live  kill	

;; Pred edge  7 [100.0%] 
(code_label 43 82 44 9 90 "" [1 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (plus:SI (reg/v:SI 139 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ idx ])
        (nil)))

(insn 46 45 47 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 147)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 48 47 49 9 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 49 48 83 9 arch/arm/kernel/perf_event_v7.c:821 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 2") ("=r") 0 []
             [] 8911060)) -1 (nil))

(jump_insn 83 49 84 9 (set (pc)
        (label_ref 63)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  11 [100.0%] 

(barrier 84 83 52)

;; Start of basic block ( 5 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135 149
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%] 
;; Pred edge  4 [0.0%] 
(code_label 52 84 53 10 88 "" [2 uses])

(note 53 52 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 56 53 85 10 NOTE_INSN_DELETED)

(insn 85 56 86 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 149)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 86 85 58 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 149)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 58 86 59 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c5a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c5a50>)
        (nil)))

(insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 60 59 61 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ idx ])
        (nil)))

(call_insn 61 60 62 10 arch/arm/kernel/perf_event_v7.c:824 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 61 63 10 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 3 8 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 63 62 64 11 87 "" [3 uses])

(note 64 63 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 69 64 75 11 arch/arm/kernel/perf_event_v7.c:828 (set (reg/i:SI 0 r0)
        (reg/v:SI 135 [ value ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ value ])
        (nil)))

(insn 75 69 0 11 arch/arm/kernel/perf_event_v7.c:828 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 11 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function init_hw_perf_events (init_hw_perf_events)[0:1358] (unlikely executed)



init_hw_perf_events

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,5u} r1={6d,2u} r2={6d,2u} r3={4d} r11={1d,31u} r12={4d} r13={1d,34u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={17d,15u} r25={1d,31u} r26={1d,30u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,3u} r141={2d,9u,8d} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,6u} r158={1d,1u} r160={1d,1u} r162={1d,2u} r165={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,6u} r174={1d,1u} r176={1d,1u} r179={1d,2u} r182={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r189={1d,1u} r190={1d,6u} r191={1d,1u} r193={1d,1u} r196={1d,2u} r199={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,6u} r208={1d,1u} r210={1d,1u} r213={1d,2u} r216={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r225={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} 
;;    total ref usage 705{446d,251u,8e} in 143{140 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 138 [ cpuid ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8511357))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:645 (set (reg/v:SI 137 [ implementor ])
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:649 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 65 [0x41]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:649 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 175)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  22 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 141 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 141 143
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 9 8 290 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 290 9 291 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 141)
        (const_int 65520 [0xfff0])) -1 (nil))

(insn 291 290 12 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 141)
        (and:SI (reg/v:SI 138 [ cpuid ])
            (reg:SI 141))) -1 (nil))

(insn 12 291 13 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 143)
        (const_int 46944 [0xb760])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 143))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                (const_int 46944 [0xb760]))
            (nil))))

(jump_insn 14 13 239 3 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 16 4)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141


;; Succ edge  16 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; live  gen 	
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 239 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 17 239 240 4 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 9 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  9 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 145
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 240 17 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 240 19 5 arch/arm/kernel/perf_event.c:650 (set (reg:SI 145)
        (const_int 45920 [0xb360])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 145))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                (const_int 45920 [0xb360]))
            (nil))))

(jump_insn 20 19 241 5 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 5 -> ( 16 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  16 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 146
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 241 20 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 241 22 6 arch/arm/kernel/perf_event.c:650 (set (reg:SI 146)
        (const_int 46432 [0xb560])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 6 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 146))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                (const_int 46432 [0xb560]))
            (nil))))

(jump_insn 23 22 242 6 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 6 -> ( 16 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  16 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 147
;; live  kill	

;; Pred edge  6 [71.0%]  (fallthru)
(note 242 23 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 24 242 25 7 arch/arm/kernel/perf_event.c:650 (set (reg:SI 147)
        (const_int 45088 [0xb020])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 7 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 147))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                    (const_int 45088 [0xb020]))
                (nil)))))

(jump_insn 26 25 255 7 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 7 -> ( 8 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  8 [29.0%]  (fallthru)
;; Succ edge  28 [71.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [29.0%]  (fallthru)
(note 255 26 256 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 256 255 257 8 (set (pc)
        (label_ref 57)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  17 [100.0%] 

(barrier 257 256 29)

;; Start of basic block ( 4) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 29 257 244 9 103 "" [1 uses])

(note 244 29 30 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 30 244 31 9 arch/arm/kernel/perf_event.c:650 (set (reg:SI 148)
        (const_int 49280 [0xc080])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 9 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 148))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                (const_int 49280 [0xc080]))
            (nil))))

(jump_insn 32 31 245 9 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 9 -> ( 18 10)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141


;; Succ edge  18 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141
;; live  gen 	
;; live  kill	

;; Pred edge  9 [71.0%]  (fallthru)
(note 245 32 35 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 35 245 246 10 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 13 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  13 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 150
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 246 35 36 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 36 246 37 11 arch/arm/kernel/perf_event.c:650 (set (reg:SI 150)
        (const_int 49232 [0xc050])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 11 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 150))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                    (const_int 49232 [0xc050]))
                (nil)))))

(jump_insn 38 37 258 11 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 11 -> ( 12 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  28 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  11 [29.0%]  (fallthru)
(note 258 38 259 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 259 258 260 12 (set (pc)
        (label_ref 119)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  20 [100.0%] 

(barrier 260 259 41)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 151
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 41 260 248 13 104 "" [1 uses])

(note 248 41 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 42 248 43 13 arch/arm/kernel/perf_event.c:650 (set (reg:SI 151)
        (const_int 49296 [0xc090])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 13 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 151))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                (const_int 49296 [0xc090]))
            (nil))))

(jump_insn 44 43 249 13 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 13 -> ( 19 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  19 [29.0%] 
;; Succ edge  14 [71.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 152
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
(note 249 44 45 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 45 249 46 14 arch/arm/kernel/perf_event.c:650 (set (reg:SI 152)
        (const_int 49392 [0xc0f0])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 14 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 152))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 141)
                    (const_int 49392 [0xc0f0]))
                (nil)))))

(jump_insn 47 46 261 14 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 14 -> ( 15 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  28 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  14 [29.0%]  (fallthru)
(note 261 47 262 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn 262 261 263 15 (set (pc)
        (label_ref 147)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  21 [100.0%] 

(barrier 263 262 50)

;; Start of basic block ( 3 5 6) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 153 154
;; live  kill	

;; Pred edge  3 [29.0%] 
;; Pred edge  5 [29.0%] 
;; Pred edge  6 [29.0%] 
(code_label 50 263 51 16 98 "" [3 uses])

(note 51 50 52 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 16 arch/arm/kernel/perf_event.c:654 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 16 arch/arm/kernel/perf_event.c:654 (set (reg:SI 154)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 264 16 arch/arm/kernel/perf_event.c:654 (set (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_DEAD (reg/f:SI 153)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 264 54 265 16 arch/arm/kernel/perf_event.c:655 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 265 264 57)

;; Start of basic block ( 8) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 155 156
;; live  kill	

;; Pred edge  8 [100.0%] 
(code_label 57 265 58 17 97 "" [1 uses])

(note 58 57 59 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 17 arch/arm/kernel/perf_event.c:657 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 17 arch/arm/kernel/perf_event.c:657 (set (reg:SI 156)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 266 17 arch/arm/kernel/perf_event.c:657 (set (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 266 61 267 17 arch/arm/kernel/perf_event.c:658 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 267 266 64)

;; Start of basic block ( 9) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 157 158 160 162 165 168 169 170 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 136 157 158 160 162 165 168 169 170 172
;; live  kill	

;; Pred edge  9 [29.0%] 
(code_label 64 267 65 18 100 "" [1 uses])

(note 65 64 66 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 18 arch/arm/kernel/perf_event_v7.c:1193 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 18 arch/arm/kernel/perf_event_v7.c:1193 (set (reg:SI 158)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 70 18 arch/arm/kernel/perf_event_v7.c:1193 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 70 68 71 18 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 160)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1163c4b0>)) 167 {*arm_movsi_insn} (nil))

(insn 71 70 73 18 arch/arm/kernel/perf_event_v7.c:1194 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1163c4b0>)
            (nil))))

(insn 73 71 74 18 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 77 18 arch/arm/kernel/perf_event_v7.c:1195 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))

(insn 77 74 78 18 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 165)
        (plus:SI (reg/f:SI 162)
            (const_int 168 [0xa8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 168 [0xa8])))
            (nil))))

(insn 78 77 79 18 arch/arm/kernel/perf_event_v7.c:1196 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg/f:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 168 [0xa8])))
            (nil))))

(insn 79 78 81 18 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 136 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(note 81 79 82 18 NOTE_INSN_DELETED)

(insn 82 81 83 18 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 168)
        (zero_extract:SI (reg/v:SI 136 [ val ])
            (const_int 5 [0x5])
            (const_int 11 [0xb]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 136 [ val ])
        (nil)))

(insn 83 82 84 18 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 169)
        (plus:SI (reg:SI 168)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 84 83 85 18 arch/arm/kernel/perf_event_v7.c:1197 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 85 84 87 18 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 87 85 88 18 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 157)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 80 [0x50])))
            (nil))))

(insn 88 87 268 18 arch/arm/kernel/perf_event.c:660 (set (mem/f/c/i:SI (reg/f:SI 170) [0 armpmu+0 S4 A32])
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_DEAD (reg/f:SI 170)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 80 [0x50])))
                (nil)))))

(jump_insn 268 88 269 18 arch/arm/kernel/perf_event.c:661 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 18 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 269 268 91)

;; Start of basic block ( 13) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 173 174 176 179 182 185 186 187 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135 173 174 176 179 182 185 186 187 189
;; live  kill	

;; Pred edge  13 [29.0%] 
(code_label 91 269 92 19 101 "" [1 uses])

(note 92 91 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 19 arch/arm/kernel/perf_event_v7.c:1203 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 19 arch/arm/kernel/perf_event_v7.c:1203 (set (reg:SI 174)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 97 19 arch/arm/kernel/perf_event_v7.c:1203 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (const_int 5 [0x5])
            (nil))))

(insn 97 95 98 19 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 176)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1163cae0>)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 101 19 arch/arm/kernel/perf_event_v7.c:1204 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1163cae0>)
            (nil))))

(insn 101 98 102 19 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 179)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 204 [0xcc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 204 [0xcc])))
        (nil)))

(insn 102 101 105 19 arch/arm/kernel/perf_event_v7.c:1205 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 204 [0xcc])))
        (nil)))

(insn 105 102 106 19 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 182)
        (plus:SI (reg/f:SI 179)
            (const_int 168 [0xa8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 372 [0x174])))
            (nil))))

(insn 106 105 107 19 arch/arm/kernel/perf_event_v7.c:1206 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg/f:SI 182)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 372 [0x174])))
            (nil))))

(insn 107 106 109 19 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 135 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(note 109 107 110 19 NOTE_INSN_DELETED)

(insn 110 109 111 19 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 185)
        (zero_extract:SI (reg/v:SI 135 [ val ])
            (const_int 5 [0x5])
            (const_int 11 [0xb]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 135 [ val ])
        (nil)))

(insn 111 110 112 19 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 112 111 113 19 arch/arm/kernel/perf_event_v7.c:1207 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 113 112 115 19 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 115 113 116 19 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 189)
        (plus:SI (reg/f:SI 173)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 80 [0x50])))
            (nil))))

(insn 116 115 270 19 arch/arm/kernel/perf_event.c:663 (set (mem/f/c/i:SI (reg/f:SI 187) [0 armpmu+0 S4 A32])
        (reg/f:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 189)
        (expr_list:REG_DEAD (reg/f:SI 187)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 80 [0x50])))
                (nil)))))

(jump_insn 270 116 271 19 arch/arm/kernel/perf_event.c:664 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 19 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 271 270 119)

;; Start of basic block ( 12) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 190 191 193 196 199 202 203 204 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134 190 191 193 196 199 202 203 204 206
;; live  kill	

;; Pred edge  12 [100.0%] 
(code_label 119 271 120 20 99 "" [1 uses])

(note 120 119 121 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 20 arch/arm/kernel/perf_event_v7.c:1213 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 20 arch/arm/kernel/perf_event_v7.c:1213 (set (reg:SI 191)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 125 20 arch/arm/kernel/perf_event_v7.c:1213 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 191)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_EQUAL (const_int 6 [0x6])
            (nil))))

(insn 125 123 126 20 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 193)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1163c870>)) 167 {*arm_movsi_insn} (nil))

(insn 126 125 129 20 arch/arm/kernel/perf_event_v7.c:1214 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 193)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1163c870>)
            (nil))))

(insn 129 126 130 20 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 196)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 408 [0x198])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 408 [0x198])))
        (nil)))

(insn 130 129 133 20 arch/arm/kernel/perf_event_v7.c:1215 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 408 [0x198])))
        (nil)))

(insn 133 130 134 20 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 196)
            (const_int 168 [0xa8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 576 [0x240])))
            (nil))))

(insn 134 133 135 20 arch/arm/kernel/perf_event_v7.c:1216 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 576 [0x240])))
            (nil))))

(insn 135 134 137 20 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 134 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(note 137 135 138 20 NOTE_INSN_DELETED)

(insn 138 137 139 20 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 202)
        (zero_extract:SI (reg/v:SI 134 [ val ])
            (const_int 5 [0x5])
            (const_int 11 [0xb]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 134 [ val ])
        (nil)))

(insn 139 138 140 20 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 203)
        (plus:SI (reg:SI 202)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 140 139 141 20 arch/arm/kernel/perf_event_v7.c:1217 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 203)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 141 140 143 20 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 204)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 143 141 144 20 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 206)
        (plus:SI (reg/f:SI 190)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 80 [0x50])))
            (nil))))

(insn 144 143 272 20 arch/arm/kernel/perf_event.c:666 (set (mem/f/c/i:SI (reg/f:SI 204) [0 armpmu+0 S4 A32])
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 206)
        (expr_list:REG_DEAD (reg/f:SI 204)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 80 [0x50])))
                (nil)))))

(jump_insn 272 144 273 20 arch/arm/kernel/perf_event.c:667 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 273 272 147)

;; Start of basic block ( 15) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 207 208 210 213 216 219 220 221 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133 207 208 210 213 216 219 220 221 223
;; live  kill	

;; Pred edge  15 [100.0%] 
(code_label 147 273 148 21 102 "" [1 uses])

(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 21 arch/arm/kernel/perf_event_v7.c:1223 (set (reg/f:SI 207)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 21 arch/arm/kernel/perf_event_v7.c:1223 (set (reg:SI 208)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 153 21 arch/arm/kernel/perf_event_v7.c:1223 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))

(insn 153 151 154 21 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1163e4b0>)) 167 {*arm_movsi_insn} (nil))

(insn 154 153 157 21 arch/arm/kernel/perf_event_v7.c:1224 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 210)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1163e4b0>)
            (nil))))

(insn 157 154 158 21 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 213)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 612 [0x264])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 612 [0x264])))
        (nil)))

(insn 158 157 161 21 arch/arm/kernel/perf_event_v7.c:1225 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 612 [0x264])))
        (nil)))

(insn 161 158 162 21 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 216)
        (plus:SI (reg/f:SI 213)
            (const_int 168 [0xa8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 780 [0x30c])))
            (nil))))

(insn 162 161 163 21 arch/arm/kernel/perf_event_v7.c:1226 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg/f:SI 216)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 216)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 780 [0x30c])))
            (nil))))

(insn 163 162 165 21 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(note 165 163 166 21 NOTE_INSN_DELETED)

(insn 166 165 167 21 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 219)
        (zero_extract:SI (reg/v:SI 133 [ val ])
            (const_int 5 [0x5])
            (const_int 11 [0xb]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 133 [ val ])
        (nil)))

(insn 167 166 168 21 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(insn 168 167 169 21 arch/arm/kernel/perf_event_v7.c:1227 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(insn 169 168 171 21 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 171 169 172 21 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 223)
        (plus:SI (reg/f:SI 207)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 80 [0x50])))
            (nil))))

(insn 172 171 274 21 arch/arm/kernel/perf_event.c:669 (set (mem/f/c/i:SI (reg/f:SI 221) [0 armpmu+0 S4 A32])
        (reg/f:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 223)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 80 [0x50])))
                (nil)))))

(jump_insn 274 172 275 21 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 21 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 275 274 175)

;; Start of basic block ( 2) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u179(11){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 175 275 176 22 95 "" [1 uses])

(note 176 175 177 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 22 arch/arm/kernel/perf_event.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 105 [0x69]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ implementor ])
        (nil)))

(jump_insn 178 177 179 22 arch/arm/kernel/perf_event.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 22 -> ( 23 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138


;; Succ edge  23 [28.0%]  (fallthru)
;; Succ edge  28 [72.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 225
;; live  kill	

;; Pred edge  22 [28.0%]  (fallthru)
(note 179 178 180 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 180 179 181 23 NOTE_INSN_DELETED)

(insn 181 180 182 23 arch/arm/kernel/perf_event.c:675 (set (reg:SI 225)
        (zero_extract:SI (reg/v:SI 138 [ cpuid ])
            (const_int 3 [0x3])
            (const_int 13 [0xd]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 138 [ cpuid ])
        (nil)))

(insn 182 181 183 23 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 251 23 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 23 -> ( 26 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 225
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 225


;; Succ edge  26 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u193(11){ }u194(13){ }u195(25){ }u196(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 225
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 225
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 225
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [71.0%]  (fallthru)
(note 251 183 184 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 184 251 185 24 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (nil)))

(jump_insn 185 184 276 24 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 24 -> ( 25 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  25 [29.0%]  (fallthru)
;; Succ edge  28 [71.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  24 [29.0%]  (fallthru)
(note 276 185 277 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(jump_insn 277 276 278 25 (set (pc)
        (label_ref 195)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  27 [100.0%] 

(barrier 278 277 188)

;; Start of basic block ( 23) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 226 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 226 227
;; live  kill	

;; Pred edge  23 [29.0%] 
(code_label 188 278 189 26 105 "" [1 uses])

(note 189 188 190 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 26 arch/arm/kernel/perf_event.c:677 (set (reg/f:SI 226)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 26 arch/arm/kernel/perf_event.c:677 (set (reg:SI 227)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 279 26 arch/arm/kernel/perf_event.c:677 (set (mem/f/c/i:SI (reg/f:SI 226) [0 armpmu+0 S4 A32])
        (reg:SI 227)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg/f:SI 226)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 279 192 280 26 arch/arm/kernel/perf_event.c:678 (set (pc)
        (label_ref 200)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%] 

(barrier 280 279 195)

;; Start of basic block ( 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u205(11){ }u206(13){ }u207(25){ }u208(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 228 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 228 229
;; live  kill	

;; Pred edge  25 [100.0%] 
(code_label 195 280 196 27 106 "" [1 uses])

(note 196 195 197 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 27 arch/arm/kernel/perf_event.c:680 (set (reg/f:SI 228)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 27 arch/arm/kernel/perf_event.c:680 (set (reg:SI 229)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/perf_event.c:680 (set (mem/f/c/i:SI (reg/f:SI 228) [0 armpmu+0 S4 A32])
        (reg:SI 229)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (expr_list:REG_DEAD (reg/f:SI 228)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 11 22 24 21 27 14 20 19 18 17 16 7 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 230
;; live  kill	

;; Pred edge  11 [71.0%] 
;; Pred edge  22 [72.0%] 
;; Pred edge  24 [71.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  14 [71.0%] 
;; Pred edge  20 [100.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  16 [100.0%] 
;; Pred edge  7 [71.0%] 
;; Pred edge  26 [100.0%] 
(code_label 200 199 201 28 96 "" [12 uses])

(note 201 200 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 28 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 28 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 139 [ armpmu.403 ])
        (mem/f/c/i:SI (reg/f:SI 230) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 230)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 204 203 205 28 arch/arm/kernel/perf_event.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 139 [ armpmu.403 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 205 204 206 28 arch/arm/kernel/perf_event.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 214)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  29 [80.0%]  (fallthru)
;; Succ edge  30 [20.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  28 [80.0%]  (fallthru)
(note 206 205 208 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 208 206 209 29 arch/arm/kernel/perf_event.c:686 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11223cc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11223cc0>)
        (nil)))

(insn 209 208 210 29 arch/arm/kernel/perf_event.c:686 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 210 209 211 29 arch/arm/kernel/perf_event.c:686 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ armpmu.403 ])
        (nil)))

(call_insn 211 210 281 29 arch/arm/kernel/perf_event.c:686 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 281 211 282 29 (set (pc)
        (label_ref 219)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  31 [100.0%] 

(barrier 282 281 214)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  28 [20.0%] 
(code_label 214 282 215 30 107 "" [1 uses])

(note 215 214 217 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 217 215 218 30 arch/arm/kernel/perf_event.c:689 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x115c5be0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x115c5be0>)
        (nil)))

(call_insn 218 217 219 30 arch/arm/kernel/perf_event.c:689 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
(code_label 219 218 220 31 108 "" [1 uses])

(note 220 219 223 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 223 220 224 31 arch/arm/kernel/perf_event.c:692 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 224 223 225 31 arch/arm/kernel/perf_event.c:692 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116407a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116407a0>)
        (nil)))

(insn 225 224 226 31 arch/arm/kernel/perf_event.c:692 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 226 225 231 31 arch/arm/kernel/perf_event.c:692 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_pmu_register") [flags 0x41] <function_decl 0x113ba880 perf_pmu_register>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 231 226 237 31 arch/arm/kernel/perf_event.c:695 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 237 231 0 31 arch/arm/kernel/perf_event.c:695 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armpmu_event_set_period (armpmu_event_set_period)[0:1311]



armpmu_event_set_period

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={4d,2u} r2={3d,1u} r3={3d} r11={1d,15u} r12={3d} r13={1d,17u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={14d,9u} r25={1d,15u} r26={1d,14u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,4u} r134={1d} r135={1d} r136={1d} r139={3d,1u} r141={3d,7u} r142={1d,3u} r143={1d,6u} r144={1d,3u} r146={1d,1u} r147={1d,9u} r148={1d,1u} r149={1d,2u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r157={1d,2u} r158={1d,2u} r160={2d,1u} r161={2d,1u} r162={3d,3u} 
;;    total ref usage 418{290d,128u,0e} in 55{53 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 143 144 146 147 148 149
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 143 144 146 147 148 149
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 146 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 147 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ hwc ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:174 (set (reg/v:SI 148 [ idx ])
        (reg:SI 2 r2 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ idx ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 10 2 arch/arm/kernel/perf_event.c:175 (set (reg/f:SI 144 [ D.25191 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 10 8 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 141 [ left ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 144 [ D.25191 ])
                (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 104 [0x68])) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 12 10 14 2 arch/arm/kernel/perf_event.c:176 (set (reg:DI 143 [ D.25193 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 88 [0x58])) [0 <variable>.sample_period+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 14 12 15 2 arch/arm/kernel/perf_event.c:179 (parallel [
            (set (reg:DI 149)
                (neg:DI (reg:DI 143 [ D.25193 ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 95 2 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; live  gen 	
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 95 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 18 95 96 3 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 149
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [29.0%]  (fallthru)
(note 96 18 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 96 20 4 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 149)
        (nil)))

(jump_insn 20 19 113 4 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148
;; live  gen 	 139
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 113 20 26 5 128 "" [1 uses])

(note 26 113 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 121 5 arch/arm/kernel/perf_event.c:177 (set (reg/v:SI 139 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 121 27 122 5 (set (pc)
        (label_ref 36)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148


;; Succ edge  7 [100.0%] 

(barrier 122 121 30)

;; Start of basic block ( 3 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; lr  def 	 24 [cc] 136 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 146 147 148
;; live  gen 	 136 139 141
;; live  kill	 24 [cc]

;; Pred edge  3 [71.0%] 
;; Pred edge  4 [50.0%] 
(code_label 30 122 31 6 120 "" [2 uses])

(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 136 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 144 [ D.25191 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 104 [0x68])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 144 [ D.25191 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg/v:DI 136 [ tmp ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:182 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (nil))

(insn 34 33 35 6 arch/arm/kernel/perf_event.c:180 (set (reg/v:DI 141 [ left ])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (nil))

(insn 35 34 36 6 arch/arm/kernel/perf_event.c:183 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 36 35 37 7 122 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 100 7 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
        (nil)))
;; End of basic block 7 -> ( 11 8)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148


;; Succ edge  11 [79.0%] 
;; Succ edge  8 [21.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  gen 	
;; live  kill	

;; Pred edge  7 [21.0%]  (fallthru)
(note 100 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 41 100 101 8 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 101 41 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 42 101 43 9 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 114 9 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 144 146 147 148


;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 147
;; lr  def 	 24 [cc] 135 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144 146 147 148
;; live  gen 	 135 139 141
;; live  kill	 24 [cc]

;; Pred edge  9 [50.0%]  (fallthru)
;; Pred edge  8 [50.0%] 
(code_label 114 43 49 10 129 "" [1 uses])

(note 49 114 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 10 arch/arm/kernel/perf_event.c:187 (parallel [
            (set (reg/v:DI 141 [ left ])
                (plus:DI (reg/v:DI 141 [ left ])
                    (reg:DI 143 [ D.25193 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 51 50 52 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 135 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 144 [ D.25191 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 104 [0x68])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 144 [ D.25191 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 144 [ D.25191 ])
        (expr_list:REG_UNUSED (reg/v:DI 135 [ tmp ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 52 51 53 10 arch/arm/kernel/perf_event.c:189 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 143 [ D.25193 ])
        (nil)))

(insn 53 52 54 10 arch/arm/kernel/perf_event.c:190 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 146 147 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 7 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 133 142 150 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 146 147 148
;; live  gen 	 24 [cc] 133 142 150 157 158
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  7 [79.0%] 
;; Pred edge  9 [50.0%] 
(code_label 54 53 55 11 123 "" [2 uses])

(note 55 54 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 11 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 115 11 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 142 [ armpmu.324 ])
        (mem/f/c/i:SI (reg/f:SI 150) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 115 57 116 11 arch/arm/kernel/perf_event.c:193 (set (reg:SI 157 [ <variable>.max_period ])
        (mem/s/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 59 11 arch/arm/kernel/perf_event.c:193 (set (reg:SI 158 [+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 68 [0x44])) [0 <variable>.max_period+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 116 60 11 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg/v:DI 141 [ left ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 141 [ left ])
        (nil)))

(insn 60 59 61 11 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (reg:SI 158 [+4 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 105 11 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 14 12)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158


;; Succ edge  14 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; live  gen 	
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 105 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 63 105 106 12 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 12 -> ( 15 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158


;; Succ edge  15 [71.0%] 
;; Succ edge  13 [29.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [29.0%]  (fallthru)
(note 106 63 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 64 106 65 13 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (reg:SI 157 [ <variable>.max_period ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 65 64 70 13 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148 157 158


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 11 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 146 147 148 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 158
;; lr  def 	 133 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 146 147 148 157 158
;; live  gen 	 133 159
;; live  kill	 159

;; Pred edge  11 [50.0%] 
;; Pred edge  13 [50.0%]  (fallthru)
(code_label 70 65 109 14 126 "" [1 uses])

(note 109 70 117 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 117 109 123 14 arch/arm/kernel/perf_event.c:193 (clobber (reg:SI 160 [ left.797 ])) -1 (nil))

(insn 123 117 118 14 arch/arm/kernel/perf_event.c:193 (clobber (reg:SI 161 [ left.797+4 ])) -1 (nil))

(insn 118 123 119 14 arch/arm/kernel/perf_event.c:193 (set (reg:SI 160 [ left.797 ])
        (reg:SI 157 [ <variable>.max_period ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157 [ <variable>.max_period ])
        (nil)))

(insn 119 118 124 14 arch/arm/kernel/perf_event.c:193 (set (reg:SI 161 [ left.797+4 ])
        (reg:SI 158 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158 [+4 ])
        (nil)))

(insn 124 119 125 14 arch/arm/kernel/perf_event.c:193 (clobber (reg:DI 162 [ left.797 ])) -1 (nil))

(insn 125 124 126 14 arch/arm/kernel/perf_event.c:193 (set (subreg:SI (reg:DI 162 [ left.797 ]) 0)
        (reg:SI 160 [ left.797 ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 14 arch/arm/kernel/perf_event.c:193 (set (subreg:SI (reg:DI 162 [ left.797 ]) 4)
        (reg:SI 161 [ left.797+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 127 126 72 14 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg:DI 162 [ left.797 ])) 163 {*arm_movdi} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 142 146 147 148
;; live  gen 	 0 [r0] 1 [r1] 134 152 153
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  12 [71.0%] 
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 72 127 110 15 125 "" [2 uses])

(note 110 72 73 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 73 110 74 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg/f:SI 152)
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg:DI 153)
                (neg:DI (reg/v:DI 133 [ left.797 ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 75 74 76 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 134 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 80 [0x50])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 153)
        (expr_list:REG_DEAD (reg/f:SI 152)
            (expr_list:REG_DEAD (reg/v/f:SI 147 [ hwc ])
                (expr_list:REG_UNUSED (reg/v:DI 134 [ tmp ])
                    (expr_list:REG_UNUSED (reg:QI 24 cc)
                        (nil)))))))

(note 76 75 77 15 NOTE_INSN_DELETED)

(note 77 76 78 15 NOTE_INSN_DELETED)

(insn 78 77 79 15 arch/arm/kernel/perf_event.c:198 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ idx ])
        (nil)))

(insn 79 78 80 15 arch/arm/kernel/perf_event.c:198 (set (reg:SI 1 r1)
        (neg:SI (subreg:SI (reg/v:DI 133 [ left.797 ]) 0))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg/v:DI 133 [ left.797 ])
        (nil)))

(call_insn 80 79 81 15 arch/arm/kernel/perf_event.c:198 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                            (const_int 28 [0x1c])) [0 <variable>.write_counter+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 142 [ armpmu.324 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 81 80 82 15 arch/arm/kernel/perf_event.c:200 (set (reg:SI 0 r0)
        (reg/v/f:SI 146 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ event ])
        (nil)))

(call_insn 82 81 87 15 arch/arm/kernel/perf_event.c:200 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 87 82 93 15 arch/arm/kernel/perf_event.c:203 (set (reg/i:SI 0 r0)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ ret ])
        (nil)))

(insn 93 87 0 15 arch/arm/kernel/perf_event.c:203 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armpmu_start (armpmu_start)[0:1315]



armpmu_start

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={7d,4u} r2={5d,1u} r3={4d} r11={1d,8u} r12={4d} r13={1d,11u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={7d,4u} r25={1d,8u} r26={1d,7u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,6u} r135={1d,1u} r136={1d,3u} r137={1d,1u} r140={1d,1u} r143={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 450{383d,67u,0e} in 31{28 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:268 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:268 (set (reg/v:SI 135 [ flags ])
        (reg:SI 1 r1 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ flags ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:271 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:271 (set (reg/f:SI 137 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 137 [ armpmu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 137 [ armpmu ])
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event.c:271 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 8 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136


;; Succ edge  8 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:278 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 135 [ flags ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 135 [ flags ])
        (nil)))

(jump_insn 14 13 15 3 arch/arm/kernel/perf_event.c:278 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:269 (set (reg:SI 140 [ <variable>.hw.state ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(note 17 16 18 4 NOTE_INSN_DELETED)

(insn 18 17 19 4 arch/arm/kernel/perf_event.c:269 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 140 [ <variable>.hw.state ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.hw.state ])
        (nil)))

(jump_insn 19 18 20 4 arch/arm/kernel/perf_event.c:269 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  4 [0.0%]  (fallthru)
(note 20 19 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 24 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 143 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 136)
                    (const_int 8 [0x8])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 __warned+0 S1 A8]))
        (nil)))

(note 24 22 25 5 NOTE_INSN_DELETED)

(note 25 24 26 5 NOTE_INSN_DELETED)

(note 26 25 27 5 NOTE_INSN_DELETED)

(insn 27 26 28 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ __warned ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ __warned ])
        (nil)))

(jump_insn 28 27 29 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 0 [r0] 1 [r1] 150
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%]  (fallthru)
(note 29 28 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 29 33 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)
        (nil)))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 1 r1)
        (const_int 279 [0x117])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 279 [0x117])
        (nil)))

(call_insn 34 33 36 6 arch/arm/kernel/perf_event.c:279 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 36 34 38 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:SI 150)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 38 36 39 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 136)
                (const_int 8 [0x8])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 152 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 152 153 154
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 39 38 40 7 134 "" [3 uses])

(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 7 arch/arm/kernel/perf_event.c:269 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 7 arch/arm/kernel/perf_event.c:281 (set (reg:SI 152)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 7 arch/arm/kernel/perf_event.c:281 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 44 43 45 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 47 46 48 7 arch/arm/kernel/perf_event.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 48 47 49 7 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 154 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(note 50 49 51 7 NOTE_INSN_DELETED)

(insn 51 50 52 7 arch/arm/kernel/perf_event.c:290 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ hwc ])
        (nil)))

(insn 52 51 53 7 arch/arm/kernel/perf_event.c:290 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ event ])
        (nil)))

(call_insn 53 52 59 7 arch/arm/kernel/perf_event.c:290 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 154 [ armpmu ])
                            (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 154 [ armpmu ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
(code_label 59 53 62 8 135 "" [1 uses])

(note 62 59 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_del (armpmu_del)[0:1316]



armpmu_del

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,6u} r1={10d,4u} r2={6d} r3={6d} r11={1d,4u} r12={6d} r13={1d,10u} r14={5d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={6d,1u} r25={1d,4u} r26={1d,3u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r134={2d,2u} r135={1d,4u} r136={1d,3u} r137={1d,3u} r140={1d,1u} r141={2d,2u} r143={1d,1u,1d} r144={1d,1u} r147={1d,1u} 
;;    total ref usage 667{615d,51u,1e} in 28{23 regular + 5 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 139 140 141 143 144
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 139 140 141 143 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/perf_event.c:295 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:296 (set (reg/v:SI 134 [ __ptr ])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/kernel/perf_event.c:296 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 134 [ __ptr ])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8569250)) -1 (nil))

(insn 10 8 11 2 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 140)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(note 11 10 49 2 NOTE_INSN_DELETED)

(insn 49 11 50 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 141)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 50 49 13 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 141)
        (and:SI (reg:SI 141)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 13 50 14 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 143 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 141)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 143 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 140)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 143 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:296 (set (reg/v/f:SI 136 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:298 (set (reg/v:SI 135 [ idx ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/perf_event.c:300 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 19 18 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 3 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 1 r1)
        (const_int 300 [0x12c])) 167 {*arm_movsi_insn} (nil))

(call_insn 23 22 24 3 arch/arm/kernel/perf_event.c:300 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137
;; live  gen 	 0 [r0] 1 [r1] 147
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 24 23 25 4 139 "" [1 uses])

(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 26 25 27 4 NOTE_INSN_DELETED)

(insn 27 26 28 4 arch/arm/kernel/perf_event.c:302 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:302 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (nil))

(call_insn 29 28 30 4 arch/arm/kernel/perf_event.c:302 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 30 29 31 4 arch/arm/kernel/perf_event.c:303 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/perf_event.c:303 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 32 31 33 4 arch/arm/kernel/perf_event.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_stop") [flags 0x3] <function_decl 0x114a1880 armpmu_stop>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 33 32 34 4 arch/arm/kernel/perf_event.c:304 (set (reg:SI 147)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 arch/arm/kernel/perf_event.c:304 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 135 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 136 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(note 35 34 36 4 NOTE_INSN_DELETED)

(insn 36 35 37 4 arch/arm/kernel/perf_event.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ idx ])
        (nil)))

(insn 37 36 38 4 arch/arm/kernel/perf_event.c:305 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 136 [ cpuc ])
        (nil)))

(call_insn 38 37 39 4 arch/arm/kernel/perf_event.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 39 38 40 4 arch/arm/kernel/perf_event.c:307 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ event ])
        (nil)))

(call_insn/j 40 39 41 4 arch/arm/kernel/perf_event.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 41 40 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armpmu_add (armpmu_add)[0:1317]



armpmu_add

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,12u} r1={12d,5u} r2={8d} r3={8d} r11={1d,7u} r12={8d} r13={1d,15u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={9d,2u} r25={1d,7u} r26={1d,6u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r134={2d,2u} r135={2d,1u} r136={1d,5u} r137={1d,2u} r138={1d,3u} r140={1d,8u} r141={1d,1u} r143={1d,1u} r144={2d,2u} r146={1d,1u,1d} r147={1d,1u} r148={1d,2u} r149={1d,1u} r152={1d,1u} r155={1d,1u} 
;;    total ref usage 949{861d,87u,1e} in 45{38 regular + 7 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 137 138 140 141 142 143 144 146 147 148 149
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 136 137 138 140 141 142 143 144 146 147 148 149
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:312 (set (reg/v/f:SI 140 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:312 (set (reg/v:SI 141 [ flags ])
        (reg:SI 1 r1 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ flags ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:313 (set (reg/v:SI 134 [ __ptr ])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/kernel/perf_event.c:313 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 134 [ __ptr ])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8571426)) -1 (nil))

(insn 10 8 11 2 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(note 11 10 80 2 NOTE_INSN_DELETED)

(insn 80 11 81 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 144)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 81 80 13 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 144)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 13 81 14 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 146 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 143)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:313 (set (reg/v/f:SI 138 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:314 (set (reg/v/f:SI 137 [ hwc ])
        (plus:SI (reg/v/f:SI 140 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:318 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 2 arch/arm/kernel/perf_event.c:318 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_disable") [flags 0x41] <function_decl 0x113bae00 perf_pmu_disable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 149 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 148) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(note 21 20 22 2 NOTE_INSN_DELETED)

(insn 22 21 23 2 arch/arm/kernel/perf_event.c:321 (set (reg:SI 0 r0)
        (reg/v/f:SI 138 [ cpuc ])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 arch/arm/kernel/perf_event.c:321 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 25 2 arch/arm/kernel/perf_event.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 149 [ armpmu ])
                                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 149 [ armpmu ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 25 24 26 2 NOTE_INSN_DELETED)

(insn 26 25 27 2 arch/arm/kernel/perf_event.c:322 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 136 [ idx ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 27 26 28 2 arch/arm/kernel/perf_event.c:322 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6333 [0x18bd])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 140 141 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 140 141 148


;; Succ edge  3 [36.7%]  (fallthru)
;; Succ edge  4 [63.3%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [36.7%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 78 3 arch/arm/kernel/perf_event.c:322 (set (reg/v:SI 135 [ err ])
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ idx ])
        (nil)))

(jump_insn 78 29 79 3 (set (pc)
        (label_ref 60)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140


;; Succ edge  7 [100.0%] 

(barrier 79 78 32)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 140 141 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 140 141 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 140 141 148
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 152 155
;; live  kill	 14 [lr]

;; Pred edge  2 [63.3%] 
(code_label 32 79 33 4 144 "" [1 uses])

(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 36 4 arch/arm/kernel/perf_event.c:331 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 36 34 37 4 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 152 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 148) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(note 37 36 38 4 NOTE_INSN_DELETED)

(insn 38 37 39 4 arch/arm/kernel/perf_event.c:332 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ hwc ])
        (nil)))

(insn 39 38 40 4 arch/arm/kernel/perf_event.c:332 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 4 arch/arm/kernel/perf_event.c:332 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 152 [ armpmu ])
                            (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 152 [ armpmu ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 41 40 42 4 arch/arm/kernel/perf_event.c:333 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 138 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 42 41 43 4 NOTE_INSN_DELETED)

(insn 43 42 44 4 arch/arm/kernel/perf_event.c:334 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ idx ])
        (nil)))

(insn 44 43 45 4 arch/arm/kernel/perf_event.c:334 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 138 [ cpuc ])
        (nil)))

(call_insn 45 44 46 4 arch/arm/kernel/perf_event.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x512e0000 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 45 47 4 arch/arm/kernel/perf_event.c:336 (set (reg:SI 155)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 arch/arm/kernel/perf_event.c:336 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(note 48 47 49 4 NOTE_INSN_DELETED)

(insn 49 48 50 4 arch/arm/kernel/perf_event.c:337 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 141 [ flags ])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 141 [ flags ])
        (nil)))

(jump_insn 50 49 51 4 arch/arm/kernel/perf_event.c:337 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%]  (fallthru)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/kernel/perf_event.c:338 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 5 arch/arm/kernel/perf_event.c:338 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 55 5 arch/arm/kernel/perf_event.c:338 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_start") [flags 0x3] <function_decl 0x114a1980 armpmu_start>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 135
;; live  kill	 14 [lr]

;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 55 54 56 6 146 "" [1 uses])

(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 6 arch/arm/kernel/perf_event.c:341 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 59 6 arch/arm/kernel/perf_event.c:341 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 59 58 60 6 arch/arm/kernel/perf_event.c:316 (set (reg/v:SI 135 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 60 59 61 7 145 ("out") [1 uses])

(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 7 arch/arm/kernel/perf_event.c:344 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ event ])
        (nil)))

(call_insn 63 62 68 7 arch/arm/kernel/perf_event.c:344 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_enable") [flags 0x41] <function_decl 0x113bae80 perf_pmu_enable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 63 74 7 arch/arm/kernel/perf_event.c:346 (set (reg/i:SI 0 r0)
        (reg/v:SI 135 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ err ])
        (nil)))

(insn 74 68 0 7 arch/arm/kernel/perf_event.c:346 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function validate_group (validate_group)[0:1319]



validate_group

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,10u} r1={9d,4u} r2={5d} r3={5d} r11={1d,10u} r12={5d} r13={1d,14u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={8d,4u} r25={1d,11u,5d} r26={1d,9u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,2u} r135={2d,3u} r137={2d,3u} r139={2d,1u} r142={1d,2u} r143={1d,3u} r149={1d,2u} 
;;    total ref usage 585{501d,79u,5e} in 33{29 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142 143
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 142 143
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:364 (set (reg/v/f:SI 142 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:365 (set (reg/v/f:SI 134 [ leader ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg/f:SI 143)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 1 r1)
        (const_int 148 [0x94])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 12 2 arch/arm/kernel/perf_event.c:368 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10a9ce80 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 12 10 13 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 0 r0)
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ leader ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 arch/arm/kernel/perf_event.c:370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 17 16 18 2 arch/arm/kernel/perf_event.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 9 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 143


;; Succ edge  9 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143
;; lr  def 	 135 137 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 143
;; live  gen 	 135 137 149
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 18 17 74 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 74 18 19 3 arch/arm/kernel/perf_event.c:373 (set (reg/f:SI 137 [ D.25400 ])
        (reg/v/f:SI 134 [ leader ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ leader ])
        (nil)))

(insn 19 74 71 3 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (mem/s/f/j:SI (pre_modify:SI (reg/f:SI 137 [ D.25400 ])
                (plus:SI (reg/f:SI 137 [ D.25400 ])
                    (const_int 16 [0x10]))) [0 <variable>.sibling_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 137 [ D.25400 ])
        (nil)))

(insn 71 19 75 3 (set (reg/f:SI 149)
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -148 [0xffffffffffffff6c]))
            (nil))))

(jump_insn 75 71 76 3 arch/arm/kernel/perf_event.c:373 (set (pc)
        (label_ref 34)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149


;; Succ edge  6 [100.0%] 

(barrier 76 75 36)

;; Start of basic block ( 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  6 [95.5%] 
(code_label 36 76 23 4 153 "" [1 uses])

(note 23 36 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 0 r0)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))
        (nil)))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ sibling ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:374 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 28 27 29 4 NOTE_INSN_DELETED)

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 30 29 31 4 arch/arm/kernel/perf_event.c:374 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 4 -> ( 9 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 142 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149


;; Succ edge  9 [4.5%]  (loop_exit)
;; Succ edge  5 [95.5%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  gen 	 135
;; live  kill	

;; Pred edge  4 [95.5%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 34 5 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ sibling ]) [0 <variable>.group_entry.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 34 32 35 6 152 "" [1 uses])

(note 35 34 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 6 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ sibling ])
            (reg/f:SI 137 [ D.25400 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 6 arch/arm/kernel/perf_event.c:373 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 6 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 149


;; Succ edge  4 [95.5%] 
;; Succ edge  7 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  6 [4.5%]  (fallthru,loop_exit)
(note 39 38 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 0 r0)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -148 [0xffffffffffffff6c]))
            (nil))))

(insn 42 41 43 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ event ])
        (nil)))

(call_insn 43 42 44 7 arch/arm/kernel/perf_event.c:378 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 44 43 45 7 NOTE_INSN_DELETED)

(insn 45 44 46 7 arch/arm/kernel/perf_event.c:378 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 46 45 47 7 arch/arm/kernel/perf_event.c:378 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [39.0%] 
;; Succ edge  8 [61.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 139
;; live  kill	

;; Pred edge  7 [61.0%]  (fallthru)
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 77 8 arch/arm/kernel/perf_event.c:381 (set (reg:SI 139 [ D.25395 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 77 48 78 8 (set (pc)
        (label_ref 54)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  10 [100.0%] 

(barrier 78 77 51)

;; Start of basic block ( 2 4 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 139
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  4 [4.5%]  (loop_exit)
;; Pred edge  7 [39.0%] 
(code_label 51 78 52 9 151 "" [3 uses])

(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 arch/arm/kernel/perf_event.c:371 (set (reg:SI 139 [ D.25395 ])
        (const_int -28 [0xffffffffffffffe4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 54 53 55 10 154 "" [1 uses])

(note 55 54 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 55 66 10 arch/arm/kernel/perf_event.c:382 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.25395 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.25395 ])
        (nil)))

(insn 66 60 0 10 arch/arm/kernel/perf_event.c:382 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function hw_perf_event_destroy (hw_perf_event_destroy)[0:1323]



hw_perf_event_destroy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,7u} r1={10d,3u} r2={7d} r3={7d} r11={1d,9u} r12={7d} r13={1d,15u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={9d,3u} r25={1d,9u} r26={1d,8u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={2d,3u} r137={1d,3u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r149={1d,1u} r152={1d,2u} r153={1d,1u} 
;;    total ref usage 798{730d,68u,0e} in 30{24 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 10 2 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 6 11 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 137)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))
        (nil)))

(call_insn 12 11 13 2 arch/arm/kernel/perf_event.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomic_dec_and_mutex_lock") [flags 0x41] <function_decl 0x10d7c480 atomic_dec_and_mutex_lock>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 13 12 14 2 NOTE_INSN_DELETED)

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 15 14 16 2 arch/arm/kernel/perf_event.c:467 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  9 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133 142 143 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 133 142 143 153
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 16 15 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 19 3 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 142 [ pmu_device ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
        (nil)))

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:450 (set (reg:SI 143 [ <variable>.num_resources ])
        (mem/s/j:SI (plus:SI (reg/f:SI 142 [ pmu_device ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142 [ pmu_device ])
        (nil)))

(insn 20 19 68 3 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg:SI 143 [ <variable>.num_resources ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.num_resources ])
        (nil)))

(insn 68 20 72 3 (set (reg/f:SI 153)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))

(jump_insn 72 68 73 3 (set (pc)
        (label_ref 38)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153


;; Succ edge  7 [100.0%] 

(barrier 73 72 40)

;; Start of basic block ( 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  7 [91.0%] 
(code_label 40 73 23 4 160 "" [1 uses])

(note 23 40 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 4 arch/arm/kernel/perf_event.c:451 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 153)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
        (nil)))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:451 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:451 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 28 27 29 4 NOTE_INSN_DELETED)

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/kernel/perf_event.c:452 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153


;; Succ edge  5 [52.5%]  (fallthru)
;; Succ edge  6 [47.5%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [52.5%]  (fallthru)
(note 31 30 71 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 71 31 34 5 arch/arm/kernel/perf_event.c:453 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 34 71 35 5 arch/arm/kernel/perf_event.c:453 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  gen 	 133
;; live  kill	

;; Pred edge  4 [47.5%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 35 34 36 6 159 "" [1 uses])

(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg/v:SI 133 [ i ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 153
;; live  gen 	 24 [cc] 152
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 38 37 39 7 158 "" [1 uses])

(note 39 38 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 70 7 arch/arm/kernel/perf_event.c:450 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ i ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 70 41 42 7 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 42 70 43 7 arch/arm/kernel/perf_event.c:450 discrim 1 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 7 -> ( 4 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 152 153


;; Succ edge  4 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 146 149
;; live  kill	 14 [lr]

;; Pred edge  7 [9.0%]  (fallthru,loop_exit)
(note 43 42 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 45 43 46 8 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 146 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 152) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(note 46 45 47 8 NOTE_INSN_DELETED)

(call_insn 47 46 48 8 arch/arm/kernel/perf_event.c:455 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 146 [ armpmu ])
                            (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 146 [ armpmu ])
        (nil))
    (nil))

(insn 48 47 49 8 arch/arm/kernel/perf_event.c:457 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 49 48 51 8 arch/arm/kernel/perf_event.c:457 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 51 49 52 8 arch/arm/kernel/perf_event.c:458 (set (reg:SI 149)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 55 8 arch/arm/kernel/perf_event.c:458 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 152)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_DEAD (reg:SI 149)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 55 52 56 8 arch/arm/kernel/perf_event.c:469 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))
        (nil)))

(call_insn/j 56 55 57 8 arch/arm/kernel/perf_event.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 57 56 63)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [39.0%] 
(code_label 63 57 66 9 161 "" [1 uses])

(note 66 63 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_init (armpmu_event_init)[0:1325]



armpmu_event_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={28d,25u} r1={20d,5u} r2={16d,1u} r3={16d,1u} r11={1d,63u} r12={15d} r13={1d,79u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={49d,32u} r25={1d,63u} r26={1d,62u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r135={2d,3u} r137={1d,2u} r138={1d,2u} r140={1d,4u} r141={1d,3u} r142={1d,2u,1d} r143={1d,2u} r144={1d,2u} r145={1d,2u} r146={1d} r147={1d} r148={1d} r149={1d,2u} r151={1d,2u} r152={2d,1u} r153={2d,5u} r154={1d,1u} r155={1d,2u} r156={1d,1u} r157={2d,6u} r158={1d,1u} r160={18d,7u,1d} r161={1d,1u} r163={1d,21u} r164={1d,2u,1d} r165={1d,1u} r166={1d,1u} r169={1d,5u} r170={1d,1u} r171={1d,1u} r179={1d,3u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r192={1d,1u} r195={1d,1u} r196={1d,3u} r198={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r218={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,2u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r248={1d,3u} r254={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,2u} r263={1d,2u} r264={1d,1u} 
;;    total ref usage 2269{1798d,468u,3e} in 219{205 regular + 14 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 163 164
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 163 164
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:544 (set (reg/v/f:SI 163 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ event ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:547 (set (reg:SI 164 [ <variable>.attr.type ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ <variable>.attr.type ])
            (const_int 4 [0x4]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 394 2 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 164


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 164
;; live  gen 	 24 [cc] 165 166
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 394 8 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 394 11 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 166)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 9 12 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 165)
        (ashift:SI (reg:SI 166)
            (reg:SI 164 [ <variable>.attr.type ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 164 [ <variable>.attr.type ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 164 [ <variable>.attr.type ]))
                (nil)))))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:547 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 165)
                        (const_int 25 [0x19]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(jump_insn 14 13 17 3 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 160
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 17 14 18 4 165 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 417 4 arch/arm/kernel/perf_event.c:554 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))

(jump_insn 417 19 418 4 (set (pc)
        (label_ref 370)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160


;; Succ edge  61 [100.0%] 

(barrier 418 417 22)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 169 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 24 [cc] 169 170
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 22 418 23 5 166 "" [1 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:557 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:557 (set (reg/f:SI 170 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 169) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 170 [ armpmu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ armpmu ])
        (nil)))

(jump_insn 27 26 28 5 arch/arm/kernel/perf_event.c:557 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 169
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 169


;; Succ edge  6 [10.1%]  (fallthru)
;; Succ edge  7 [89.9%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 160
;; live  kill	

;; Pred edge  5 [10.1%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 419 6 arch/arm/kernel/perf_event.c:558 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))

(jump_insn 419 29 420 6 (set (pc)
        (label_ref 370)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160


;; Succ edge  61 [100.0%] 

(barrier 420 419 32)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 169
;; lr  def 	 157 171 263 264
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 169
;; live  gen 	 157 171 263 264
;; live  kill	

;; Pred edge  5 [89.9%] 
(code_label 32 420 33 7 168 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/kernel/perf_event.c:560 (set (reg/f:SI 171)
        (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 38 7 arch/arm/kernel/perf_event.c:560 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 500 [0x1f4])) [0 <variable>.destroy+0 S4 A32])
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>)
            (nil))))

(insn 38 35 46 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/v:SI 157 [ c ])
        (mem/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 S4 A32])
        (nil)))

(insn 46 38 48 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 263)
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 48 46 61 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 264)
        (plus:SI (reg/f:SI 169)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 12) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (dfs_back)
(code_label 61 48 39 8 172 "" [1 uses])

(note 39 61 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ c ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 8 -> ( 9 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264


;; Succ edge  9 [95.5%]  (fallthru)
;; Succ edge  13 [4.5%]  (loop_exit)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; live  gen 	 158
;; live  kill	

;; Pred edge  8 [95.5%]  (fallthru)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:SI 158 [ D.26586 ])
        (plus:SI (reg/v:SI 157 [ c ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 44 43 51 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:117 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2611313)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 158 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 158 163 169 263 264


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 158 163 169 263 264
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 158 263 264
;; lr  def 	 24 [cc] 155 156
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 158 163 169 263 264
;; live  gen 	 24 [cc] 155 156
;; live  kill	 24 [cc]

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [86.0%]  (dfs_back)
(code_label 51 44 45 10 170 "" [1 uses])

(note 45 51 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 45 52 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (parallel [
            (set (reg/v:SI 156 [ res ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 0 [
                        (reg/f:SI 264)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 263)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (reg/v:SI 155 [ oldval ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 1 [
                        (reg/f:SI 264)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 263)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 263)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=Qo") 2 [
                        (reg/f:SI 264)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 263)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 52 50 53 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 156 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 156 [ res ])
        (nil)))

(jump_insn 53 52 54 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 10 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 157 158 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 157 158 163 169 263 264


;; Succ edge  10 [86.0%]  (dfs_back)
;; Succ edge  11 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 157 163 169 263 264
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 157 163 169 263 264
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [14.0%]  (fallthru,loop_exit)
(note 54 53 55 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 57 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:130 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2612977)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 57 55 58 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 155 [ oldval ])
            (reg/v:SI 157 [ c ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ c ])
        (nil)))

(jump_insn 58 57 59 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 224)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 11 -> ( 12 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 163 169 263 264


;; Succ edge  12 [86.0%]  (fallthru)
;; Succ edge  38 [14.0%]  (loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 163 169 263 264
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 163 169 263 264
;; live  gen 	 157
;; live  kill	

;; Pred edge  11 [86.0%]  (fallthru)
(note 59 58 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 421 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 157 [ c ])
        (reg/v:SI 155 [ oldval ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ oldval ])
        (nil)))

(jump_insn 421 60 422 12 (set (pc)
        (label_ref 61)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157 163 169 263 264


;; Succ edge  8 [100.0%]  (dfs_back)

(barrier 422 421 64)

;; Start of basic block ( 8) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 169
;; live  gen 	 0 [r0] 24 [cc] 161
;; live  kill	 14 [lr]

;; Pred edge  8 [4.5%]  (loop_exit)
(code_label 64 422 65 13 169 "" [1 uses])

(note 65 64 68 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 68 65 69 13 arch/arm/kernel/perf_event.c:563 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))
        (nil)))

(call_insn 69 68 70 13 arch/arm/kernel/perf_event.c:563 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_lock") [flags 0x41] <function_decl 0x10d7c200 mutex_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 13 arch/arm/kernel/perf_event.c:564 (set (reg:SI 161 [ D.25549 ])
        (mem/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_EQUAL (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 S4 A32])
            (nil))))

(insn 71 70 72 13 arch/arm/kernel/perf_event.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.25549 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.25549 ])
        (nil)))

(jump_insn 72 71 73 13 arch/arm/kernel/perf_event.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 13 -> ( 14 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163


;; Succ edge  14 [29.0%]  (fallthru)
;; Succ edge  36 [71.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163
;; live  gen 	 0 [r0] 24 [cc] 149 179
;; live  kill	 14 [lr]

;; Pred edge  13 [29.0%]  (fallthru)
(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/kernel/perf_event.c:398 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ c ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 75 74 76 14 arch/arm/kernel/perf_event.c:398 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_pmu") [flags 0x41] <function_decl 0x1147bb00 reserve_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 76 75 77 14 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 149 [ pmu_device.341 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 77 76 78 14 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 14 arch/arm/kernel/perf_event.c:398 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg/f:SI 149 [ pmu_device.341 ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 14 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ pmu_device.341 ])
            (const_int -4096 [0xfffffffffffff000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 149 [ pmu_device.341 ])
        (nil)))

(jump_insn 80 79 81 14 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 14 -> ( 15 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 179
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 179


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  17 [100.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 179
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 179
;; live  gen 	 0 [r0] 24 [cc] 160
;; live  kill	 14 [lr]

;; Pred edge  14 [0.0%]  (fallthru)
(note 81 80 83 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 83 81 84 15 arch/arm/kernel/perf_event.c:400 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c5640>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c5640>)
        (nil)))

(call_insn 84 83 86 15 arch/arm/kernel/perf_event.c:400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 86 84 87 15 include/linux/err.h:29 (set (reg/v:SI 160 [ err ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
            (nil))))

(insn 87 86 88 15 arch/arm/kernel/perf_event.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 423 15 arch/arm/kernel/perf_event.c:568 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 15 -> ( 16 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  16 (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	
;; live  kill	

;; Pred edge  15 (fallthru)
(note 423 88 424 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(jump_insn 424 423 425 16 (set (pc)
        (label_ref 208)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163


;; Succ edge  36 [100.0%] 

(barrier 425 424 92)

;; Start of basic block ( 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 179
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 179
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 163 179
;; live  gen 	 0 [r0] 24 [cc] 138 151
;; live  kill	 14 [lr]

;; Pred edge  14 [100.0%] 
(code_label 92 425 93 17 174 "" [1 uses])

(note 93 92 94 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 17 arch/arm/kernel/perf_event.c:404 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ c ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ c ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 95 94 97 17 arch/arm/kernel/perf_event.c:404 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_pmu") [flags 0x41] <function_decl 0x1147bc00 init_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 97 95 98 17 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 138 [ pmu_device.961 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
            (nil))))

(insn 98 97 99 17 arch/arm/kernel/perf_event.c:406 (set (reg/v/f:SI 151 [ plat ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 17 arch/arm/kernel/perf_event.c:407 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ plat ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 101 17 arch/arm/kernel/perf_event.c:407 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 163


;; Succ edge  18 [85.0%]  (fallthru)
;; Succ edge  20 [15.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 163
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  17 [85.0%]  (fallthru)
(note 101 100 102 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 18 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg/f:SI 183 [ <variable>.handle_irq ])
        (mem/s/f/j:SI (reg/v/f:SI 151 [ plat ]) [0 <variable>.handle_irq+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ plat ])
        (nil)))

(insn 103 102 104 18 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 183 [ <variable>.handle_irq ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.handle_irq ])
        (nil)))

(jump_insn 104 103 105 18 arch/arm/kernel/perf_event.c:407 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163


;; Succ edge  19 [85.0%]  (fallthru)
;; Succ edge  20 [15.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163
;; live  gen 	 152
;; live  kill	

;; Pred edge  18 [85.0%]  (fallthru)
(note 105 104 106 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 426 19 arch/arm/kernel/perf_event.c:408 (set (reg/v/f:SI 152 [ handle_irq ])
        (symbol_ref:SI ("armpmu_platform_irq") [flags 0x3] <function_decl 0x114a1e80 armpmu_platform_irq>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 426 106 427 19 (set (pc)
        (label_ref 114)) 242 {*arm_jump} (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163


;; Succ edge  21 [100.0%] 

(barrier 427 426 109)

;; Start of basic block ( 17 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 163
;; live  gen 	 152 184 185
;; live  kill	

;; Pred edge  17 [15.0%] 
;; Pred edge  18 [15.0%] 
(code_label 109 427 110 20 176 "" [2 uses])

(note 110 109 111 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 20 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 20 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 185 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 184) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 113 112 114 20 arch/arm/kernel/perf_event.c:410 (set (reg/v/f:SI 152 [ handle_irq ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 185 [ armpmu ])
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185 [ armpmu ])
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 152 163
;; live  gen 	 24 [cc] 186
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%] 
(code_label 114 113 115 21 177 "" [1 uses])

(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 21 arch/arm/kernel/perf_event.c:412 (set (reg:SI 186 [ <variable>.num_resources ])
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ pmu_device.961 ])
        (nil)))

(insn 117 116 118 21 arch/arm/kernel/perf_event.c:412 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186 [ <variable>.num_resources ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186 [ <variable>.num_resources ])
        (nil)))

(jump_insn 118 117 119 21 arch/arm/kernel/perf_event.c:412 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 124)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 21 -> ( 23 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 163


;; Succ edge  23 [0.0%] 
;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 153 160 257 258 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 163
;; live  gen 	 153 160 257 258 259
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
(note 119 118 120 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 22 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 165 22 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 153 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 165 121 140 22 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 257)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 140 165 142 22 include/linux/interrupt.h:135 (set (reg/f:SI 258)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116a1ca0>)) 167 {*arm_movsi_insn} (nil))

(insn 142 140 428 22 include/linux/interrupt.h:135 (set (reg:SI 259)
        (reg/v:SI 153 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 428 142 429 22 (set (pc)
        (label_ref 162)) 242 {*arm_jump} (nil))
;; End of basic block 22 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259


;; Succ edge  28 [100.0%] 

(barrier 429 428 124)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0] 160
;; live  kill	 14 [lr]

;; Pred edge  21 [0.0%] 
(code_label 124 429 125 23 178 "" [1 uses])

(note 125 124 127 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 23 arch/arm/kernel/perf_event.c:413 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x115c5690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x115c5690>)
        (nil)))

(call_insn 128 127 129 23 arch/arm/kernel/perf_event.c:413 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 129 128 430 23 arch/arm/kernel/perf_event.c:414 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))

(jump_insn 430 129 431 23 (set (pc)
        (label_ref 216)) 242 {*arm_jump} (nil))
;; End of basic block 23 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  37 [100.0%] 

(barrier 431 430 167)

;; Start of basic block ( 28) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u152(11){ }u153(13){ }u154(25){ }u155(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 152 153 160 163 257 258 259
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 152 153 160 163 257 258 259
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 154
;; live  kill	 14 [lr]

;; Pred edge  28 [95.5%] 
(code_label 167 431 132 24 182 "" [1 uses])

(note 132 167 133 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 24 arch/arm/kernel/perf_event.c:418 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ pmu_device.962 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137 [ pmu_device.962 ])
        (nil)))

(insn 134 133 135 24 arch/arm/kernel/perf_event.c:418 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 135 134 136 24 arch/arm/kernel/perf_event.c:418 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 136 135 137 24 NOTE_INSN_DELETED)

(insn 137 136 138 24 arch/arm/kernel/perf_event.c:419 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 154 [ irq ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (nil))

(jump_insn 138 137 139 24 arch/arm/kernel/perf_event.c:419 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
            (nil))))
;; End of basic block 24 -> ( 27 25)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 160 163 257 258 259
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 160 163 257 258 259


;; Succ edge  27 [47.5%] 
;; Succ edge  25 [52.5%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 163 257 258 259
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 258 259
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 163 257 258 259
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 160
;; live  kill	 14 [lr]

;; Pred edge  24 [52.5%]  (fallthru)
(note 139 138 141 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 141 139 143 25 include/linux/interrupt.h:135 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116a1ca0>)
        (nil)))

(insn 143 141 145 25 include/linux/interrupt.h:135 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 259)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 145 143 146 25 include/linux/interrupt.h:135 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ handle_irq ])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 410 25 include/linux/interrupt.h:135 (set (reg:SI 2 r2)
        (reg:SI 259)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 410 146 148 25 include/linux/interrupt.h:135 (set (reg:SI 3 r3)
        (const_int 2080 [0x820])) 167 {*arm_movsi_insn} (nil))

(call_insn 148 410 149 25 include/linux/interrupt.h:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_threaded_irq") [flags 0x41] <function_decl 0x10cec680 request_threaded_irq>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 149 148 150 25 NOTE_INSN_DELETED)

(insn 150 149 151 25 arch/arm/kernel/perf_event.c:425 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 160 [ err ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 151 150 152 25 arch/arm/kernel/perf_event.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 160 163 257 258 259
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 160 163 257 258 259


;; Succ edge  26 [0.0%]  (fallthru,loop_exit)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 160 163
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  25 [0.0%]  (fallthru,loop_exit)
(note 152 151 154 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 154 152 155 26 arch/arm/kernel/perf_event.c:426 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x113516c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x113516c0>)
        (nil)))

(insn 155 154 156 26 arch/arm/kernel/perf_event.c:426 (set (reg:SI 1 r1)
        (reg/v:SI 154 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ irq ])
        (nil)))

(call_insn 156 155 432 26 arch/arm/kernel/perf_event.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 432 156 433 26 (set (pc)
        (label_ref 175)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163


;; Succ edge  30 [100.0%] 

(barrier 433 432 159)

;; Start of basic block ( 24 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; live  gen 	 153
;; live  kill	

;; Pred edge  24 [47.5%] 
;; Pred edge  25 [100.0%] 
(code_label 159 433 160 27 180 "" [2 uses])

(note 160 159 161 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 27 arch/arm/kernel/perf_event.c:417 (set (reg/v:SI 153 [ i ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259


;; Succ edge  28 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 27 22) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 257
;; lr  def 	 24 [cc] 137 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 160 163 257 258 259
;; live  gen 	 24 [cc] 137 192
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
;; Pred edge  22 [100.0%] 
(code_label 162 161 163 28 179 "" [1 uses])

(note 163 162 166 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 166 163 168 28 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 137 [ pmu_device.962 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 257)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
        (nil)))

(insn 168 166 169 28 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:SI 192 [ <variable>.num_resources ])
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ pmu_device.962 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 28 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ i ])
            (reg:SI 192 [ <variable>.num_resources ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 192 [ <variable>.num_resources ])
        (nil)))

(jump_insn 170 169 171 28 arch/arm/kernel/perf_event.c:417 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 28 -> ( 24 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 152 153 160 163 257 258 259
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 152 153 160 163 257 258 259


;; Succ edge  24 [95.5%] 
;; Succ edge  29 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  28 [4.5%]  (fallthru,loop_exit)
(note 171 170 173 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 173 171 174 29 arch/arm/kernel/perf_event.c:432 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 174 173 175 29 arch/arm/kernel/perf_event.c:432 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29 -> ( 30 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163


;; Succ edge  30 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 29 26) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 135 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 160 163
;; live  gen 	 135 255
;; live  kill	

;; Pred edge  29 [50.0%]  (fallthru)
;; Pred edge  26 [100.0%] 
(code_label 175 174 176 30 181 "" [1 uses])

(note 176 175 177 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 401 30 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 153 [ i ])
        (nil)))

(insn 401 177 434 30 (set (reg/f:SI 255)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 434 401 435 30 (set (pc)
        (label_ref 195)) 242 {*arm_jump} (nil))
;; End of basic block 30 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255


;; Succ edge  34 [100.0%] 

(barrier 435 434 197)

;; Start of basic block ( 34) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u215(11){ }u216(13){ }u217(25){ }u218(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 255
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  34 [91.0%] 
(code_label 197 435 180 31 185 "" [1 uses])

(note 180 197 182 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 31 arch/arm/kernel/perf_event.c:434 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 255)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 pmu_device+0 S4 A32])
        (nil)))

(insn 183 182 184 31 arch/arm/kernel/perf_event.c:434 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ i.966 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 184 183 185 31 arch/arm/kernel/perf_event.c:434 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 185 184 186 31 NOTE_INSN_DELETED)

(insn 186 185 187 31 arch/arm/kernel/perf_event.c:435 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 187 186 188 31 arch/arm/kernel/perf_event.c:435 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255


;; Succ edge  32 [52.5%]  (fallthru)
;; Succ edge  33 [47.5%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u227(11){ }u228(13){ }u229(25){ }u230(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  31 [52.5%]  (fallthru)
(note 188 187 406 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 406 188 191 32 arch/arm/kernel/perf_event.c:436 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 191 406 192 32 arch/arm/kernel/perf_event.c:436 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  gen 	 135
;; live  kill	

;; Pred edge  31 [47.5%] 
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 192 191 193 33 184 "" [1 uses])

(note 193 192 194 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 33 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255


;; Succ edge  34 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 33 30) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u239(11){ }u240(13){ }u241(25){ }u242(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 254
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 255
;; live  gen 	 24 [cc] 254
;; live  kill	

;; Pred edge  33 [100.0%]  (fallthru,dfs_back)
;; Pred edge  30 [100.0%] 
(code_label 195 194 196 34 183 "" [1 uses])

(note 196 195 198 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 198 196 405 34 arch/arm/kernel/perf_event.c:433 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 405 198 199 34 (set (reg/f:SI 254)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 199 405 200 34 arch/arm/kernel/perf_event.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 34 -> ( 31 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 254 255
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 163 254 255


;; Succ edge  31 [91.0%] 
;; Succ edge  35 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u245(11){ }u246(13){ }u247(25){ }u248(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163 254
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 254
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163 254
;; live  gen 	 0 [r0] 195
;; live  kill	 14 [lr]

;; Pred edge  34 [9.0%]  (fallthru,loop_exit)
(note 200 199 201 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 201 200 202 35 arch/arm/kernel/perf_event.c:438 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 202 201 204 35 arch/arm/kernel/perf_event.c:438 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 204 202 205 35 arch/arm/kernel/perf_event.c:439 (set (reg:SI 195)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 205 204 436 35 arch/arm/kernel/perf_event.c:439 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 254)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 195)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_DEAD (reg:SI 195)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 436 205 437 35 (set (pc)
        (label_ref 216)) 242 {*arm_jump} (nil))
;; End of basic block 35 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  37 [100.0%] 

(barrier 437 436 208)

;; Start of basic block ( 29 13 16) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148 160 196 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 147 148 160 196 198
;; live  kill	 24 [cc]

;; Pred edge  29 [50.0%] 
;; Pred edge  13 [71.0%] 
;; Pred edge  16 [100.0%] 
(code_label 208 437 209 36 173 "" [3 uses])

(note 209 208 210 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 212 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 212 210 214 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 198)
        (plus:SI (reg/f:SI 196)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 214 212 215 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 148 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (reg/v:SI 147 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (expr_list:REG_UNUSED (reg/v:SI 148 [ result ])
                (expr_list:REG_UNUSED (reg/v:SI 147 [ tmp ])
                    (expr_list:REG_UNUSED (reg:QI 24 cc)
                        (nil)))))))

(insn 215 214 216 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 15 36 23 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  15 [100.0%] 
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
;; Pred edge  35 [100.0%] 
(code_label 216 215 217 37 175 "" [3 uses])

(note 217 216 220 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 220 217 221 37 arch/arm/kernel/perf_event.c:570 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 152 [0x98])))
        (nil)))

(call_insn 221 220 222 37 arch/arm/kernel/perf_event.c:570 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 222 221 223 37 arch/arm/kernel/perf_event.c:573 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 37 arch/arm/kernel/perf_event.c:573 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 37 -> ( 61 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  61 [100.0%] 
;; Succ edge  38 (fallthru)

;; Start of basic block ( 37 11) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u269(11){ }u270(13){ }u271(25){ }u272(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  37 (fallthru)
;; Pred edge  11 [14.0%]  (loop_exit)
(code_label 224 223 225 38 171 "" [1 uses])

(note 225 224 226 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 226 225 227 38 arch/arm/kernel/perf_event.c:480 (set (reg:SI 140 [ D.26654 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 227 226 228 38 arch/arm/kernel/perf_event.c:480 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 228 227 229 38 arch/arm/kernel/perf_event.c:480 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 38 -> ( 39 41)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163


;; Succ edge  39 [50.0%]  (fallthru)
;; Succ edge  41 [50.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u276(11){ }u277(13){ }u278(25){ }u279(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 160 202 203 204 205 206
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 24 [cc] 160 202 203 204 205 206
;; live  kill	

;; Pred edge  38 [50.0%]  (fallthru)
(note 229 228 230 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 39 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 39 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 203 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 202) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 232 231 233 39 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 204 [ <variable>.event_map ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 203 [ armpmu ])
                (const_int 48 [0x30])) [0 <variable>.event_map+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 203 [ armpmu ])
        (nil)))

(insn 233 232 234 39 arch/arm/kernel/perf_event.c:160 (set (reg:SI 205 [ <variable>.attr.config ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 234 233 235 39 arch/arm/kernel/perf_event.c:160 (set (reg/v:SI 160 [ err ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 205 [ <variable>.attr.config ])
                    (const_int 4 [0x4]))
                (reg/f:SI 204 [ <variable>.event_map ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205 [ <variable>.attr.config ])
        (expr_list:REG_DEAD (reg/f:SI 204 [ <variable>.event_map ])
            (nil))))

(insn 235 234 236 39 arch/arm/kernel/perf_event.c:161 (set (reg:SI 206)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 39 arch/arm/kernel/perf_event.c:161 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (reg:SI 206))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 160 [ err ])
                (const_int 65535 [0xffff]))
            (nil))))

(jump_insn 237 236 438 39 arch/arm/kernel/perf_event.c:161 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 303)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 51 40)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163


;; Succ edge  51 [72.0%] 
;; Succ edge  40 [28.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 438 237 440 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(jump_insn 440 438 441 40 (set (pc)
        (label_ref 439)) 242 {*arm_jump} (nil))
;; End of basic block 40 -> ( 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163


;; Succ edge  62 [100.0%] 

(barrier 441 440 241)

;; Start of basic block ( 38) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  38 [50.0%] 
(code_label 241 441 242 41 186 "" [1 uses])

(note 242 241 243 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 41 arch/arm/kernel/perf_event.c:482 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 244 243 245 41 arch/arm/kernel/perf_event.c:482 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 288)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 41 -> ( 42 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163


;; Succ edge  42 [28.0%]  (fallthru)
;; Succ edge  48 [72.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u295(11){ }u296(13){ }u297(25){ }u298(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 145 248
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; live  gen 	 24 [cc] 145 248
;; live  kill	

;; Pred edge  41 [28.0%]  (fallthru)
(note 245 244 398 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 398 245 247 42 arch/arm/kernel/perf_event.c:483 (set (reg:SI 248 [ temp.969 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 247 398 248 42 arch/arm/kernel/perf_event.c:137 (set (reg/v:SI 145 [ cache_type ])
        (and:SI (reg:SI 248 [ temp.969 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 248 247 249 42 arch/arm/kernel/perf_event.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ cache_type ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 249 248 250 42 arch/arm/kernel/perf_event.c:138 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 42 -> ( 63 43)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 145 163 248
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 145 163 248


;; Succ edge  63 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 145 163 248
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 248
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 145 163 248
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  42 [50.0%]  (fallthru)
(note 250 249 251 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(note 251 250 252 43 NOTE_INSN_DELETED)

(note 252 251 253 43 NOTE_INSN_DELETED)

(note 253 252 255 43 NOTE_INSN_DELETED)

(insn 255 253 256 43 arch/arm/kernel/perf_event.c:141 (set (reg/v:SI 144 [ cache_op ])
        (zero_extract:SI (reg:SI 248 [ temp.969 ])
            (const_int 8 [0x8])
            (const_int 8 [0x8]))) 124 {extzv_t2} (nil))

(insn 256 255 257 43 arch/arm/kernel/perf_event.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ cache_op ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 257 256 258 43 arch/arm/kernel/perf_event.c:142 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43 -> ( 63 44)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 144 145 163 248
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 144 145 163 248


;; Succ edge  63 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 144 145 163 248
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 248
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 144 145 163 248
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  43 [50.0%]  (fallthru)
(note 258 257 259 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note 259 258 260 44 NOTE_INSN_DELETED)

(note 260 259 261 44 NOTE_INSN_DELETED)

(note 261 260 263 44 NOTE_INSN_DELETED)

(insn 263 261 264 44 arch/arm/kernel/perf_event.c:145 (set (reg/v:SI 143 [ cache_result ])
        (zero_extract:SI (reg:SI 248 [ temp.969 ])
            (const_int 8 [0x8])
            (const_int 16 [0x10]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg:SI 248 [ temp.969 ])
        (nil)))

(insn 264 263 265 44 arch/arm/kernel/perf_event.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ cache_result ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 265 264 266 44 arch/arm/kernel/perf_event.c:146 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 44 -> ( 63 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 163


;; Succ edge  63 [73.0%] 
;; Succ edge  45 [27.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u326(11){ }u327(13){ }u328(25){ }u329(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 143 144 145
;; lr  def 	 24 [cc] 142 213 214 215 218 220 221
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 163
;; live  gen 	 24 [cc] 142 213 214 215 218 220 221
;; live  kill	

;; Pred edge  44 [27.0%]  (fallthru)
(note 266 265 267 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 45 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 45 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 214 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 213) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 269 268 271 45 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 215 [ <variable>.cache_map ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 214 [ armpmu ])
                (const_int 44 [0x2c])) [0 <variable>.cache_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 214 [ armpmu ])
        (nil)))

(note 271 269 272 45 NOTE_INSN_DELETED)

(insn 272 271 273 45 arch/arm/kernel/perf_event.c:149 (set (reg:SI 218)
        (plus:SI (mult:SI (reg:SI 140 [ D.26654 ])
                (reg/v:SI 145 [ cache_type ]))
            (reg/v:SI 144 [ cache_op ]))) 40 {*mulsi3addsi_v6} (expr_list:REG_DEAD (reg/v:SI 145 [ cache_type ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ cache_op ])
            (expr_list:REG_DEAD (reg:SI 140 [ D.26654 ])
                (nil)))))

(note 273 272 274 45 NOTE_INSN_DELETED)

(insn 274 273 275 45 arch/arm/kernel/perf_event.c:149 (set (reg:SI 220)
        (plus:SI (mult:SI (reg:SI 218)
                (const_int 2 [0x2]))
            (reg/v:SI 143 [ cache_result ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_DEAD (reg/v:SI 143 [ cache_result ])
            (nil))))

(insn 275 274 276 45 arch/arm/kernel/perf_event.c:149 (set (reg/v:SI 142 [ ret ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 220)
                    (const_int 4 [0x4]))
                (reg/f:SI 215 [ <variable>.cache_map ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_DEAD (reg/f:SI 215 [ <variable>.cache_map ])
            (nil))))

(insn 276 275 277 45 arch/arm/kernel/perf_event.c:151 (set (reg:SI 221)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(insn 277 276 278 45 arch/arm/kernel/perf_event.c:151 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ ret ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 221)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 142 [ ret ])
                (const_int 65535 [0xffff]))
            (nil))))

(jump_insn 278 277 279 45 arch/arm/kernel/perf_event.c:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 283)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 45 -> ( 46 47)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 163


;; Succ edge  46 [28.0%]  (fallthru)
;; Succ edge  47 [72.0%] 

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u346(11){ }u347(13){ }u348(25){ }u349(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  45 [28.0%]  (fallthru)
(note 279 278 280 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 442 46 arch/arm/kernel/perf_event.c:152 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))

(jump_insn 442 280 443 46 (set (pc)
        (label_ref 366)) 242 {*arm_jump} (nil))
;; End of basic block 46 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%] 

(barrier 443 442 283)

;; Start of basic block ( 45) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  45 [72.0%] 
(code_label 283 443 284 47 191 "" [1 uses])

(note 284 283 285 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 444 47 arch/arm/kernel/perf_event.c:154 (set (reg/v:SI 160 [ err ])
        (reg/v:SI 142 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ ret ])
        (nil)))

(jump_insn 444 285 445 47 (set (pc)
        (label_ref 303)) 242 {*arm_jump} (nil))
;; End of basic block 47 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163


;; Succ edge  51 [100.0%] 

(barrier 445 444 288)

;; Start of basic block ( 41) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u355(11){ }u356(13){ }u357(25){ }u358(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 163
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  41 [72.0%] 
(code_label 288 445 289 48 189 "" [1 uses])

(note 289 288 290 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 291 48 arch/arm/kernel/perf_event.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 4 [0x4]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.26654 ])
        (nil)))

(jump_insn 291 290 292 48 arch/arm/kernel/perf_event.c:484 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 48 -> ( 50 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  50 [28.0%] 
;; Succ edge  49 [72.0%]  (fallthru)

;; Start of basic block ( 48) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u361(11){ }u362(13){ }u363(25){ }u364(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  48 [72.0%]  (fallthru)
(note 292 291 293 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 446 49 arch/arm/kernel/perf_event.c:488 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 446 293 447 49 (set (pc)
        (label_ref 366)) 242 {*arm_jump} (nil))
;; End of basic block 49 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%] 

(barrier 447 446 296)

;; Start of basic block ( 48) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 160 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 160 222 223 224 225
;; live  kill	

;; Pred edge  48 [28.0%] 
(code_label 296 447 297 50 193 "" [1 uses])

(note 297 296 298 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 50 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 299 298 300 50 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 223 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 222) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 222)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 300 299 301 50 arch/arm/kernel/perf_event.c:167 (set (reg:SI 224 [ <variable>.attr.config ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 301 300 302 50 arch/arm/kernel/perf_event.c:167 (set (reg:SI 225 [ <variable>.raw_event_mask ])
        (mem/s/j:SI (plus:SI (reg/f:SI 223 [ armpmu ])
                (const_int 52 [0x34])) [0 <variable>.raw_event_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 223 [ armpmu ])
        (nil)))

(insn 302 301 303 50 arch/arm/kernel/perf_event.c:167 (set (reg/v:SI 160 [ err ])
        (and:SI (reg:SI 224 [ <variable>.attr.config ])
            (reg:SI 225 [ <variable>.raw_event_mask ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 225 [ <variable>.raw_event_mask ])
        (expr_list:REG_DEAD (reg:SI 224 [ <variable>.attr.config ])
            (nil))))
;; End of basic block 50 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 39 50 47) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u374(11){ }u375(13){ }u376(25){ }u377(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  47 [100.0%] 
(code_label 303 302 304 51 187 "" [2 uses])

(note 304 303 305 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 305 304 306 51 arch/arm/kernel/perf_event.c:491 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 51 arch/arm/kernel/perf_event.c:491 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 366)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 51 -> ( 60 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60
;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u380(11){ }u381(13){ }u382(25){ }u383(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 227 230
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  gen 	 24 [cc] 227 230
;; live  kill	

;; Pred edge  51 [100.0%]  (fallthru)
(note 307 306 308 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 310 52 arch/arm/kernel/perf_event.c:502 (set (reg:SI 227)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 163 [ event ])
                    (const_int 160 [0xa0])) [0 S1 A64]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(note 310 308 311 52 NOTE_INSN_DELETED)

(note 311 310 312 52 NOTE_INSN_DELETED)

(note 312 311 313 52 NOTE_INSN_DELETED)

(insn 313 312 314 52 arch/arm/kernel/perf_event.c:502 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 227)
                        (const_int 240 [0xf0]))
                    (const_int 0 [0x0])))
            (set (reg:SI 230)
                (and:SI (reg:SI 227)
                    (const_int 240 [0xf0])))
        ]) 69 {*andsi3_compare0} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 314 313 315 52 arch/arm/kernel/perf_event.c:502 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 52 -> ( 53 54)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163 230
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163 230


;; Succ edge  53 [50.0%]  (fallthru)
;; Succ edge  54 [50.0%] 

;; Start of basic block ( 52) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u390(11){ }u391(13){ }u392(25){ }u393(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  52 [50.0%]  (fallthru)
(note 315 314 316 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 448 53 arch/arm/kernel/perf_event.c:506 (set (reg/v:SI 160 [ err ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 448 316 449 53 (set (pc)
        (label_ref 366)) 242 {*arm_jump} (nil))
;; End of basic block 53 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%] 

(barrier 449 448 319)

;; Start of basic block ( 52) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163 230
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163 230
;; lr  def 	 24 [cc] 231 232 234 235 239
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163 230
;; live  gen 	 24 [cc] 231 232 234 235 239
;; live  kill	

;; Pred edge  52 [50.0%] 
(code_label 319 449 320 54 194 "" [1 uses])

(note 320 319 321 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 54 arch/arm/kernel/perf_event.c:515 (set (reg:SI 231)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 322 321 323 54 arch/arm/kernel/perf_event.c:515 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg:SI 231)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))

(insn 323 322 324 54 arch/arm/kernel/perf_event.c:523 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 216 [0xd8])) [0 <variable>.hw.D.23168.D.23159.config_base+0 S4 A64])
        (reg/v:SI 160 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ err ])
        (nil)))

(insn 324 323 325 54 arch/arm/kernel/perf_event.c:524 (set (reg:DI 232)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 325 324 327 54 arch/arm/kernel/perf_event.c:524 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.23168.D.23159.config+0 S8 A64])
        (reg:DI 232)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 232)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 327 325 328 54 arch/arm/kernel/perf_event.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 220 [0xdc])) [0 <variable>.hw.D.23168.D.23159.event_base+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 328 327 329 54 arch/arm/kernel/perf_event.c:527 (set (reg:SI 234)
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (nil))

(insn 329 328 333 54 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235 [ <variable>.hw.sample_period ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 288 [0x120])) [0 <variable>.hw.sample_period+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 333 329 334 54 arch/arm/kernel/perf_event.c:527 (set (reg:SI 239 [ <variable>.hw.sample_period+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 292 [0x124])) [0 <variable>.hw.sample_period+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 334 333 335 54 NOTE_INSN_DELETED)

(insn 335 334 336 54 arch/arm/kernel/perf_event.c:527 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 235 [ <variable>.hw.sample_period ])
                        (reg:SI 239 [ <variable>.hw.sample_period+4 ]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 239 [ <variable>.hw.sample_period+4 ])
        (expr_list:REG_DEAD (reg:SI 235 [ <variable>.hw.sample_period ])
            (nil))))

(jump_insn 336 335 337 54 arch/arm/kernel/perf_event.c:527 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 234
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 234


;; Succ edge  55 [50.0%]  (fallthru)
;; Succ edge  56 [50.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u412(11){ }u413(13){ }u414(25){ }u415(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 234
;; lr  def 	 24 [cc] 141 146 240 241 243 245
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 234
;; live  gen 	 141 146 240 241 243 245
;; live  kill	 24 [cc]

;; Pred edge  54 [50.0%]  (fallthru)
(note 337 336 338 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 338 337 339 55 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 339 338 340 55 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 241 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 240) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 340 339 342 55 arch/arm/kernel/perf_event.c:528 (set (reg:DI 141 [ D.26647 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 241 [ armpmu ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/f:SI 241 [ armpmu ])
        (nil)))

(insn 342 340 343 55 arch/arm/kernel/perf_event.c:528 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 234)) [0 <variable>.hw.sample_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:SI 234)
        (nil)))

(insn 343 342 344 55 arch/arm/kernel/perf_event.c:529 (set (reg:SI 243)
        (const_int 296 [0x128])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 346 55 arch/arm/kernel/perf_event.c:529 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 243)) [0 <variable>.hw.last_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 346 344 347 55 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg/f:SI 245)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (const_int 304 [0x130]))) 4 {*arm_addsi3} (nil))

(insn 347 346 348 55 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 146 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                        (const_int 304 [0x130])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 245)
        (expr_list:REG_DEAD (reg:DI 141 [ D.26647 ])
            (expr_list:REG_UNUSED (reg/v:DI 146 [ tmp ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 246
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 24 [cc] 246
;; live  kill	

;; Pred edge  54 [50.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 348 347 349 56 195 "" [1 uses])

(note 349 348 350 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 56 arch/arm/kernel/perf_event.c:534 (set (reg/f:SI 246 [ <variable>.group_leader ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 56 arch/arm/kernel/perf_event.c:534 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 246 [ <variable>.group_leader ])
            (reg/v/f:SI 163 [ event ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 246 [ <variable>.group_leader ])
        (nil)))

(jump_insn 352 351 353 56 arch/arm/kernel/perf_event.c:534 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 357)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
            (nil))))
;; End of basic block 56 -> ( 58 57)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  58 [69.8%] 
;; Succ edge  57 [30.2%]  (fallthru)

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u436(11){ }u437(13){ }u438(25){ }u439(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 160
;; live  kill	

;; Pred edge  56 [30.2%]  (fallthru)
(note 353 352 354 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 354 353 450 57 arch/arm/kernel/perf_event.c:534 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 450 354 451 57 (set (pc)
        (label_ref 370)) 242 {*arm_jump} (nil))
;; End of basic block 57 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160


;; Succ edge  61 [100.0%] 

(barrier 451 450 357)

;; Start of basic block ( 56) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u440(11){ }u441(13){ }u442(25){ }u443(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0] 24 [cc] 160
;; live  kill	 14 [lr]

;; Pred edge  56 [69.8%] 
(code_label 357 451 358 58 196 "" [1 uses])

(note 358 357 359 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 359 358 360 58 arch/arm/kernel/perf_event.c:535 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 360 359 361 58 arch/arm/kernel/perf_event.c:535 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_group") [flags 0x3] <function_decl 0x114a1d80 validate_group>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 361 360 362 58 NOTE_INSN_DELETED)

(insn 362 361 363 58 arch/arm/kernel/perf_event.c:536 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 160 [ err ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 363 362 364 58 arch/arm/kernel/perf_event.c:536 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  61 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u450(11){ }u451(13){ }u452(25){ }u453(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 364 363 365 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 365 364 366 59 arch/arm/kernel/perf_event.c:537 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 46 53 49 59 51 62 63) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u454(11){ }u455(13){ }u456(25){ }u457(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  46 [100.0%] 
;; Pred edge  53 [100.0%] 
;; Pred edge  49 [100.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
;; Pred edge  51
;; Pred edge  62 [100.0%] 
;; Pred edge  63 [100.0%] 
(code_label 366 365 367 60 192 "" [6 uses])

(note 367 366 368 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 368 367 369 60 arch/arm/kernel/perf_event.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 163 [ event ])
        (nil)))

(call_insn 369 368 370 60 arch/arm/kernel/perf_event.c:578 (parallel [
            (call (mem:SI (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 60 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160


;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 6 4 37 60 58 57) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u461(11){ }u462(13){ }u463(25){ }u464(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 160
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  6 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  37 [100.0%] 
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  58 [50.0%] 
;; Pred edge  57 [100.0%] 
(code_label 370 369 371 61 167 "" [5 uses])

(note 371 370 386 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 386 371 392 61 arch/arm/kernel/perf_event.c:581 (set (reg/i:SI 0 r0)
        (reg/v:SI 160 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ err ])
        (nil)))

(insn 392 386 439 61 arch/arm/kernel/perf_event.c:581 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 61 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 40) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u467(11){ }u468(13){ }u469(25){ }u470(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  40 [100.0%] 
(code_label 439 392 376 62 199 "" [1 uses])

(note 376 439 377 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 452 62 arch/arm/kernel/perf_event.c:161 discrim 2 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 452 377 453 62 (set (pc)
        (label_ref 366)) 242 {*arm_jump} (nil))
;; End of basic block 62 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%] 

(barrier 453 452 380)

;; Start of basic block ( 43 44 42) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 160
;; live  kill	

;; Pred edge  43 [50.0%] 
;; Pred edge  44 [73.0%] 
;; Pred edge  42 [50.0%] 
(code_label 380 453 381 63 190 "" [3 uses])

(note 381 380 382 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 382 381 454 63 arch/arm/kernel/perf_event.c:147 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(jump_insn 454 382 455 63 (set (pc)
        (label_ref 366)) 242 {*arm_jump} (nil))
;; End of basic block 63 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 163


;; Succ edge  60 [100.0%] 

(barrier 455 454 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_stop (armv7pmu_stop)[0:1349]



armv7pmu_stop

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r137={1d,1u} 
;;    total ref usage 266{249d,17u,0e} in 10{8 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(note 5 2 6 2 NOTE_INSN_DELETED)

(note 6 5 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (and:SI (reg/v:SI 133 [ val ])
            (const_int 62 [0x3e]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ val ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 137)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(note 14 13 15 2 NOTE_INSN_DELETED)

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 17 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ flags ])
        (nil)))

(call_insn/j 18 17 19 2 arch/arm/kernel/perf_event_v7.c:1125 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 19 18 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_start (armv7pmu_start)[0:1348]



armv7pmu_start

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 268{250d,18u,0e} in 11{9 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 137 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(note 5 2 6 2 NOTE_INSN_DELETED)

(note 6 5 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (ior:SI (reg/v:SI 133 [ val ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ val ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (and:SI (reg:SI 137)
            (const_int 63 [0x3f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(note 16 15 17 2 NOTE_INSN_DELETED)

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ flags ])
        (nil)))

(call_insn/j 19 18 20 2 arch/arm/kernel/perf_event_v7.c:1115 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 20 19 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_disable_event (armv7pmu_disable_event)[0:1346]



armv7pmu_disable_event

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,5u} r1={8d,4u} r2={7d,2u} r3={5d} r11={1d,15u} r12={5d} r13={1d,21u} r14={4d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={9d,6u} r25={1d,15u} r26={1d,14u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,1u} r135={2d,1u} r138={1d,1u} r140={1d,9u} r141={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r148={2d,2u} r150={1d,1u,1d} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={2d,2u} r159={1d,1u,1d} r160={1d,1u} 
;;    total ref usage 627{513d,112u,2e} in 52{48 regular + 4 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 140 141
;; live  in  	 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 138 140 141
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/perf_event_v7.c:1024 (set (reg/v:SI 140 [ idx ])
        (reg:SI 1 r1 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ idx ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 9 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 7 10 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:1030 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/v:SI 138 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 138 140 141
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 138 140 141


;; Succ edge  4 [72.0%] 
;; Succ edge  3 [28.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 102 3 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 102 16 103 3 (set (pc)
        (label_ref 47)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 140


;; Succ edge  8 [100.0%] 

(barrier 103 102 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 138 140 141
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 138 140 141
;; live  gen 	
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 19 103 20 4 212 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 22 20 23 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141


;; Succ edge  6 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 144 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141
;; live  gen 	 24 [cc] 144 145 146
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 144 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 141) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 26 25 27 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 146 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 144 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144 [ armpmu ])
        (nil)))

(insn 27 26 28 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 145)
        (plus:SI (reg:SI 146 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.num_events ])
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 145))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 148
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%] 
;; Pred edge  5 [0.0%]  (fallthru)
(code_label 30 29 31 6 214 "" [1 uses])

(note 31 30 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 34 31 112 6 NOTE_INSN_DELETED)

(insn 112 34 113 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 148)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 113 112 36 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 148)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 36 113 37 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)
        (nil)))

(insn 37 36 38 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 38 37 39 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 104 6 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 104 39 105 6 (set (pc)
        (label_ref 56)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140


;; Succ edge  10 [100.0%] 

(barrier 105 104 42)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 135 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 135 150 151
;; live  kill	

;; Pred edge  5 [100.0%] 
(code_label 42 105 43 7 215 "" [1 uses])

(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 150)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 151)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 151)
            (reg:SI 150))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 150))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 140


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 140
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 47 46 48 8 213 "" [1 uses])

(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (expr_list:REG_DEAD (reg/v:SI 135 [ val ])
        (nil)))

(insn 50 49 51 8 arch/arm/kernel/perf_event_v7.c:919 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 arch/arm/kernel/perf_event_v7.c:919 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140


;; Succ edge  10 [72.0%] 
;; Succ edge  9 [28.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 133
;; live  kill	

;; Pred edge  8 [28.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 106 9 arch/arm/kernel/perf_event_v7.c:927 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 106 53 107 9 (set (pc)
        (label_ref 84)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138


;; Succ edge  14 [100.0%] 

(barrier 107 106 56)

;; Start of basic block ( 8 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [72.0%] 
;; Pred edge  6 [100.0%] 
(code_label 56 107 57 10 216 "" [2 uses])

(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140


;; Succ edge  12 [0.0%] 
;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 152 153 154 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 24 [cc] 152 153 154 155
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 153 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 152) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 63 62 64 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 155 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 153 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153 [ armpmu ])
        (nil)))

(insn 64 63 65 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 154)
        (plus:SI (reg:SI 155 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.num_events ])
        (nil)))

(insn 65 64 66 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 154))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(jump_insn 66 65 67 11 arch/arm/kernel/perf_event_v7.c:920 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 79)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140


;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 157
;; live  kill	 14 [lr]

;; Pred edge  10 [0.0%] 
;; Pred edge  11 [0.0%]  (fallthru)
(code_label 67 66 68 12 218 "" [1 uses])

(note 68 67 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 71 68 110 12 NOTE_INSN_DELETED)

(insn 110 71 111 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 111 110 73 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 157)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 73 111 74 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cf8c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cf8c0>)
        (nil)))

(insn 74 73 75 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 75 74 76 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ idx ])
        (nil)))

(call_insn 76 75 108 12 arch/arm/kernel/perf_event_v7.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 108 76 109 12 (set (pc)
        (label_ref 87)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%] 

(barrier 109 108 79)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 133 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140
;; live  gen 	 133 159 160
;; live  kill	

;; Pred edge  11 [100.0%] 
(code_label 79 109 80 13 219 "" [1 uses])

(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 159)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 140 [ idx ])
        (nil)))

(insn 82 81 83 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 160)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 160)
            (reg:SI 159))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 159)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 159))
                (nil)))))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(11){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; live  gen 	
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 84 83 85 14 217 "" [1 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/perf_event_v7.c:931 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 2") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8925138) -1 (expr_list:REG_DEAD (reg/v:SI 133 [ val ])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 12) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 87 86 88 15 220 "" [1 uses])

(note 88 87 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 91 88 92 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 92 91 93 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ flags ])
        (nil)))

(call_insn/j 93 92 94 15 arch/arm/kernel/perf_event_v7.c:1042 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 94 93 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_reset (armv7pmu_reset)[0:1351]



armv7pmu_reset

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={2d} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={2d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 167{136d,31u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 136 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 137 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/v:SI 133 [ nb_cnt ])
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137 [ armpmu ])
        (nil)))

(insn 9 8 34 2 arch/arm/kernel/perf_event_v7.c:1159 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 34 9 35 2 arch/arm/kernel/perf_event_v7.c:1159 (set (pc)
        (label_ref 17)) 242 {*arm_jump} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%] 

(barrier 35 34 19)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(11){ }u7(13){ }u8(25){ }u9(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 0 [r0] 1 [r1] 134
;; live  kill	 14 [lr]

;; Pred edge  4 [91.0%] 
(code_label 19 35 12 3 226 "" [1 uses])

(note 12 19 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 12 14 3 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 33 15 3 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 3 arch/arm/kernel/perf_event_v7.c:1160 (parallel [
            (call (mem:SI (symbol_ref:SI ("armv7pmu_disable_event") [flags 0x3] <function_decl 0x1150d880 armv7pmu_disable_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 17 3 arch/arm/kernel/perf_event_v7.c:1159 discrim 2 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 17 16 18 4 225 "" [1 uses])

(note 18 17 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 4 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg/v:SI 133 [ nb_cnt ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 24 23 25 5 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 0 5 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_enable_event (armv7pmu_enable_event)[0:1345]



armv7pmu_enable_event

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,8u} r1={12d,6u} r2={11d,4u} r3={7d} r11={1d,29u} r12={7d} r13={1d,39u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={16d,13u} r25={1d,29u} r26={1d,28u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={2d,1u} r135={2d,1u} r138={2d,1u} r140={1d,10u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,10u} r145={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={2d,2u} r154={1d,1u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={2d,2u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={2d,2u} r173={1d,1u,1d} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={2d,2u} r182={1d,1u,1d} r183={1d,1u} 
;;    total ref usage 1001{781d,217u,3e} in 103{97 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 143 144 145
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 140 141 143 144 145
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v/f:SI 143 [ hwc ])
        (reg:SI 0 r0 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hwc ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v:SI 144 [ idx ])
        (reg:SI 1 r1 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ idx ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 9 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 7 10 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:996 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg/v:SI 141 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:1001 (set (reg/v:SI 140 [ idx ])
        (reg/v:SI 144 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144 145
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144 145


;; Succ edge  4 [72.0%] 
;; Succ edge  3 [28.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144
;; live  gen 	 138
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 185 3 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 138 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 185 16 186 3 (set (pc)
        (label_ref 47)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 143 144


;; Succ edge  8 [100.0%] 

(barrier 186 185 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144 145
;; live  gen 	
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 19 186 20 4 231 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 22 20 23 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144 145


;; Succ edge  6 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 24 [cc] 148 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144 145
;; live  gen 	 24 [cc] 148 149 150
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 148 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 26 25 27 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 150 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 148 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148 [ armpmu ])
        (nil)))

(insn 27 26 28 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 149)
        (plus:SI (reg:SI 150 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150 [ <variable>.num_events ])
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg:SI 149))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 152
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%] 
;; Pred edge  5 [0.0%]  (fallthru)
(code_label 30 29 31 6 233 "" [1 uses])

(note 31 30 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 34 31 207 6 NOTE_INSN_DELETED)

(insn 207 34 208 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 152)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 208 207 36 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 152)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 36 208 37 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)
        (nil)))

(insn 37 36 38 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 38 37 39 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 187 6 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 187 39 188 6 (set (pc)
        (label_ref 50)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144


;; Succ edge  9 [100.0%] 

(barrier 188 187 42)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138 154 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144
;; live  gen 	 138 154 155
;; live  kill	

;; Pred edge  5 [100.0%] 
(code_label 42 188 43 7 234 "" [1 uses])

(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 154)
        (plus:SI (reg/v:SI 144 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 155)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 138 [ val ])
        (ashift:SI (reg:SI 155)
            (reg:SI 154))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 154)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 154))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 143 144


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 143 144
;; live  gen 	
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 47 46 48 8 232 "" [1 uses])

(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 138 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (expr_list:REG_DEAD (reg/v:SI 138 [ val ])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 50 49 51 9 235 "" [1 uses])

(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 9 arch/arm/kernel/perf_event_v7.c:1007 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 9 arch/arm/kernel/perf_event_v7.c:1007 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 9 -> ( 10 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144


;; Succ edge  10 [72.0%]  (fallthru)
;; Succ edge  16 [28.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 143
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141 143 144
;; live  gen 	 142
;; live  kill	

;; Pred edge  9 [72.0%]  (fallthru)
(note 54 53 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 57 10 arch/arm/kernel/perf_event_v7.c:1008 (set (reg:SI 142 [ D.25960 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ hwc ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ hwc ])
        (nil)))

(jump_insn 57 55 58 10 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144


;; Succ edge  12 [0.0%] 
;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 156 157 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144
;; live  gen 	 24 [cc] 156 157 158 159
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 157 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 156) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 61 60 62 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 159 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 157 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 157 [ armpmu ])
        (nil)))

(insn 62 61 63 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 158)
        (plus:SI (reg:SI 159 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 159 [ <variable>.num_events ])
        (nil)))

(insn 63 62 64 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(jump_insn 64 63 65 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144


;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 144 161
;; live  kill	 14 [lr]

;; Pred edge  10 [0.0%] 
;; Pred edge  11 [0.0%]  (fallthru)
(code_label 65 64 66 12 237 "" [1 uses])

(note 66 65 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 69 66 205 12 NOTE_INSN_DELETED)

(insn 205 69 206 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 161)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 206 205 71 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 161)
        (and:SI (reg:SI 161)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 71 206 72 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)
        (nil)))

(insn 72 71 73 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 73 72 74 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ idx ])
        (nil)))

(call_insn 74 73 75 12 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 75 74 189 12 arch/arm/kernel/perf_event_v7.c:803 (set (reg/v:SI 144 [ idx ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 189 75 190 12 (set (pc)
        (label_ref 84)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144


;; Succ edge  14 [100.0%] 

(barrier 190 189 78)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144
;; live  gen 	 163 164
;; live  kill	

;; Pred edge  11 [100.0%] 
(code_label 78 190 79 13 238 "" [1 uses])

(note 79 78 80 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 13 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 163)
        (plus:SI (reg/v:SI 144 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 81 80 82 13 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 164)
        (and:SI (reg:SI 163)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 82 81 83 13 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 164)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 83 82 84 13 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 84 83 85 14 239 "" [1 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/perf_event_v7.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg/v:SI 140 [ idx ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ idx ])
        (nil)))

(jump_insn 87 86 88 14 arch/arm/kernel/perf_event_v7.c:845 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142


;; Succ edge  15 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142
;; live  gen 	 165
;; live  kill	

;; Pred edge  14 [28.0%]  (fallthru)
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 15 arch/arm/kernel/perf_event_v7.c:847 (set (reg:SI 165)
        (and:SI (reg:SI 142 [ D.25960 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.25960 ])
        (nil)))

(insn 90 89 191 15 arch/arm/kernel/perf_event_v7.c:847 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 1") ("") 0 [
            (reg:SI 165)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8914387) -1 (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(jump_insn 191 90 192 15 (set (pc)
        (label_ref 105)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  19 [100.0%] 

(barrier 192 191 93)

;; Start of basic block ( 9 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [28.0%] 
;; Pred edge  14 [72.0%] 
(code_label 93 192 94 16 236 "" [2 uses])

(note 94 93 95 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 16 arch/arm/kernel/perf_event_v7.c:898 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 16 arch/arm/kernel/perf_event_v7.c:898 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6493 [0x195d])
        (nil)))
;; End of basic block 16 -> ( 18 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141


;; Succ edge  18 [64.9%] 
;; Succ edge  17 [35.1%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 135
;; live  kill	

;; Pred edge  16 [35.1%]  (fallthru)
(note 97 96 98 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 193 17 arch/arm/kernel/perf_event_v7.c:906 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 193 98 194 17 (set (pc)
        (label_ref 130)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 141


;; Succ edge  22 [100.0%] 

(barrier 194 193 101)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 140 141
;; live  gen 	
;; live  kill	

;; Pred edge  16 [64.9%] 
(code_label 101 194 102 18 241 "" [1 uses])

(note 102 101 104 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn 104 102 105 18 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6 [0x6])
            (nil))))
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  20 [0.1%] 
;; Succ edge  19 [99.9%]  (fallthru)

;; Start of basic block ( 18 15) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 166 167 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 24 [cc] 166 167 168 169
;; live  kill	

;; Pred edge  18 [99.9%]  (fallthru)
;; Pred edge  15 [100.0%] 
(code_label 105 104 106 19 240 "" [1 uses])

(note 106 105 107 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 167 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 166) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 166)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 109 108 110 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 169 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 167 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 167 [ armpmu ])
        (nil)))

(insn 110 109 111 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 168)
        (plus:SI (reg:SI 169 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 169 [ <variable>.num_events ])
        (nil)))

(insn 111 110 112 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 168))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 112 111 113 19 arch/arm/kernel/perf_event_v7.c:899 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  20 [0.0%]  (fallthru)
;; Succ edge  21 [100.0%] 

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 171
;; live  kill	 14 [lr]

;; Pred edge  18 [0.1%] 
;; Pred edge  19 [0.0%]  (fallthru)
(code_label 113 112 114 20 243 "" [1 uses])

(note 114 113 117 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 117 114 203 20 NOTE_INSN_DELETED)

(insn 203 117 204 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 171)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 204 203 119 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 171)
        (and:SI (reg:SI 171)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 119 204 120 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116e47e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116e47e0>)
        (nil)))

(insn 120 119 121 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 121 120 122 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 195 20 arch/arm/kernel/perf_event_v7.c:900 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 195 122 196 20 (set (pc)
        (label_ref 139)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  24 [100.0%] 

(barrier 196 195 125)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 135 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 135 173 174
;; live  kill	

;; Pred edge  19 [100.0%] 
(code_label 125 196 126 21 244 "" [1 uses])

(note 126 125 127 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 173)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 128 127 129 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 174)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 173)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 173))
                (nil)))))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 141


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 17) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 130 129 131 22 242 "" [1 uses])

(note 131 130 132 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 22 arch/arm/kernel/perf_event_v7.c:910 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 1") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8922450) -1 (expr_list:REG_DEAD (reg/v:SI 135 [ val ])
        (nil)))

(insn 133 132 134 22 arch/arm/kernel/perf_event_v7.c:855 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 22 arch/arm/kernel/perf_event_v7.c:855 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  24 [72.0%] 
;; Succ edge  23 [28.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 133
;; live  kill	

;; Pred edge  22 [28.0%]  (fallthru)
(note 135 134 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 197 23 arch/arm/kernel/perf_event_v7.c:863 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 197 136 198 23 (set (pc)
        (label_ref 167)) 242 {*arm_jump} (nil))
;; End of basic block 23 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141


;; Succ edge  28 [100.0%] 

(barrier 198 197 139)

;; Start of basic block ( 22 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u170(11){ }u171(13){ }u172(25){ }u173(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [72.0%] 
;; Pred edge  20 [100.0%] 
(code_label 139 198 140 24 245 "" [2 uses])

(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 24 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 142 141 143 24 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 24 -> ( 26 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  26 [0.0%] 
;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 175 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 24 [cc] 175 176 177 178
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
(note 143 142 144 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 176 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 175) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
            (nil))))

(insn 146 145 147 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 178 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 176 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176 [ armpmu ])
        (nil)))

(insn 147 146 148 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 177)
        (plus:SI (reg:SI 178 [ <variable>.num_events ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 178 [ <variable>.num_events ])
        (nil)))

(insn 148 147 149 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 149 148 150 25 arch/arm/kernel/perf_event_v7.c:856 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141


;; Succ edge  26 [0.0%]  (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 180
;; live  kill	 14 [lr]

;; Pred edge  24 [0.0%] 
;; Pred edge  25 [0.0%]  (fallthru)
(code_label 150 149 151 26 247 "" [1 uses])

(note 151 150 154 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note 154 151 201 26 NOTE_INSN_DELETED)

(insn 201 154 202 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 180)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 202 201 156 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 180)
        (and:SI (reg:SI 180)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 156 202 157 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x1156a840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x1156a840>)
        (nil)))

(insn 157 156 158 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 158 157 159 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ idx ])
        (nil)))

(call_insn 159 158 199 26 arch/arm/kernel/perf_event_v7.c:857 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 199 159 200 26 (set (pc)
        (label_ref 170)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  29 [100.0%] 

(barrier 200 199 162)

;; Start of basic block ( 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 133 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  gen 	 133 182 183
;; live  kill	

;; Pred edge  25 [100.0%] 
(code_label 162 200 163 27 248 "" [1 uses])

(note 163 162 164 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 182)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 140 [ idx ])
        (nil)))

(insn 165 164 166 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 183)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_DEAD (reg:SI 182)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 182))
                (nil)))))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27 23) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; live  gen 	
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
(code_label 167 166 168 28 246 "" [1 uses])

(note 168 167 169 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 28 arch/arm/kernel/perf_event_v7.c:867 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 1") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8916946) -1 (expr_list:REG_DEAD (reg/v:SI 133 [ val ])
        (nil)))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 28 26) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u212(11){ }u213(13){ }u214(25){ }u215(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%] 
(code_label 170 169 171 29 249 "" [1 uses])

(note 171 170 174 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 174 171 175 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 175 174 176 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ flags ])
        (nil)))

(call_insn/j 176 175 177 29 arch/arm/kernel/perf_event_v7.c:1020 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 29 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 177 176 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function armv7pmu_get_event_idx (armv7pmu_get_event_idx)[0:1350]



armv7pmu_get_event_idx

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,7u} r1={5d,3u} r2={3d} r3={3d} r11={1d,10u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,4u} r25={1d,10u} r26={1d,9u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={4d,4u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,2u} r147={1d,1u} 
;;    total ref usage 328{262d,66u,0e} in 27{25 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 140 146
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 140 146
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:SI 140 [ <variable>.D.23168.D.23159.config_base ])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ event ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ event ])
        (nil)))

(insn 8 7 65 2 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ <variable>.D.23168.D.23159.config_base ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.D.23168.D.23159.config_base ])
        (nil)))

(insn 65 8 9 2 (set (reg/f:SI 146)
        (plus:SI (reg:SI 0 r0 [ cpuc ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpuc ])
        (nil)))

(jump_insn 9 65 10 2 arch/arm/kernel/perf_event_v7.c:1134 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1371 [0x55b])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146


;; Succ edge  4 [13.7%] 
;; Succ edge  3 [86.3%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 134 147
;; live  kill	

;; Pred edge  2 [86.3%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 40 3 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/v:SI 134 [ idx ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 40 12 68 3 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 68 40 69 3 (set (pc)
        (label_ref 37)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147


;; Succ edge  8 [100.0%] 

(barrier 69 68 15)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  2 [13.7%] 
(code_label 15 69 16 4 254 "" [1 uses])

(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 19 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 1 r1)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))

(call_insn 20 19 21 4 arch/arm/kernel/perf_event_v7.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 21 20 22 4 NOTE_INSN_DELETED)

(insn 22 21 23 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 23 22 24 4 arch/arm/kernel/perf_event_v7.c:1135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 9 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 70 5 arch/arm/kernel/perf_event_v7.c:1138 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 70 25 71 5 (set (pc)
        (label_ref 48)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  10 [100.0%] 

(barrier 71 70 39)

;; Start of basic block ( 8) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 147
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  8 [95.5%] 
(code_label 39 71 28 6 258 "" [1 uses])

(note 28 39 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 1 r1)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 6 arch/arm/kernel/perf_event_v7.c:1145 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 32 31 33 6 NOTE_INSN_DELETED)

(insn 33 32 34 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 34 33 35 6 arch/arm/kernel/perf_event_v7.c:1145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 6 -> ( 10 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 147


;; Succ edge  10 [4.5%]  (loop_exit)
;; Succ edge  7 [95.5%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 147
;; live  gen 	 134
;; live  kill	

;; Pred edge  6 [95.5%]  (fallthru)
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 146 147


;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 37 36 38 8 255 "" [1 uses])

(note 38 37 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 38 42 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 143 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 147) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 42 41 43 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:SI 144 [ <variable>.num_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 143 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143 [ armpmu ])
        (nil)))

(insn 43 42 44 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg:SI 144 [ <variable>.num_events ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ <variable>.num_events ])
        (nil)))

(jump_insn 44 43 45 8 arch/arm/kernel/perf_event_v7.c:1144 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 8 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 146 147


;; Succ edge  6 [95.5%] 
;; Succ edge  9 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 4 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  8 [4.5%]  (fallthru,loop_exit)
(code_label 45 44 46 9 256 "" [1 uses])

(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:1136 (set (reg/v:SI 134 [ idx ])
        (const_int -11 [0xfffffffffffffff5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 6 5) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  6 [4.5%]  (loop_exit)
;; Pred edge  5 [100.0%] 
(code_label 48 47 49 10 257 "" [2 uses])

(note 49 48 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 54 49 60 10 arch/arm/kernel/perf_event_v7.c:1152 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ idx ])
        (nil)))

(insn 60 54 0 10 arch/arm/kernel/perf_event_v7.c:1152 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_handle_irq (armv7pmu_handle_irq)[0:1347]



armv7pmu_handle_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,9u} r1={12d,5u} r2={11d,4u} r3={8d,1u} r11={1d,19u} r12={7d} r13={1d,26u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={14d,9u} r25={1d,23u,1d} r26={1d,18u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r134={2d,1u} r138={1d,1u} r140={2d,2u} r142={1d,3u} r143={1d,5u,1d} r144={2d,2u} r145={2d,12u} r146={1d,1u} r147={1d,2u} r148={1d,5u} r149={1d,2u} r152={1d,1u} r153={2d,1u} r158={1d,1u} r159={2d,3u} r161={1d,1u,1d} r162={1d,2u} r163={1d,1u} r164={1d,2u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r184={1d,1u} r187={1d,1u} r190={1d,1u} r192={1d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} 
;;    total ref usage 954{774d,177u,3e} in 87{81 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:941 (set (reg/v:SI 148 [ pmnc ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 3") ("=r") 0 []
             [] 8926418)) -1 (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:945 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 3") ("") 0 [
            (reg/v:SI 148 [ pmnc ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8926930) -1 (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1061 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ pmnc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:1061 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; live  gen 	 153
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 165 3 arch/arm/kernel/perf_event_v7.c:1062 (set (reg:SI 153 [ D.25997 ])
        (reg/v:SI 148 [ pmnc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ pmnc ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 165 12 166 3 (set (pc)
        (label_ref 141)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153


;; Succ edge  19 [100.0%] 

(barrier 166 165 15)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 140 144 145 146 147 152 157 158 159 161 162 163 164 165 192 193 194 195 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; live  gen 	 140 144 145 146 147 152 157 158 159 161 162 163 164 165 192 193 194 195 197
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 15 166 16 4 263 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v:SI 140 [ __ptr ])
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x1147ac60 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 20 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v:SI 140 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 140 [ __ptr ])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8985755)) -1 (nil))

(insn 20 18 21 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 158)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(note 21 20 175 4 NOTE_INSN_DELETED)

(insn 175 21 176 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 159)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 176 175 23 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 159)
        (and:SI (reg:SI 159)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 23 176 24 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 161 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 159)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 161 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 158)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 158)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 161 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 25 24 26 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v/f:SI 146 [ regs ])
        (mem/f:SI (plus:SI (reg/v:SI 140 [ __ptr ])
                (reg:SI 162)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ __ptr ])
        (nil)))

(insn 26 25 27 4 include/linux/perf_event.h:995 (set (reg:DI 163)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 27 26 28 4 include/linux/perf_event.h:995 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 data.addr+0 S8 A64])
        (reg:DI 163)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 163)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 28 27 29 4 include/linux/perf_event.h:996 (set (reg:SI 164)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 include/linux/perf_event.h:996 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 data.raw+0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 30 29 31 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v:SI 144 [ __ptr ])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 38 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v:SI 144 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 144 [ __ptr ])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8943066)) -1 (nil))

(insn 38 31 39 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v/f:SI 147 [ cpuc ])
        (plus:SI (reg/v:SI 144 [ __ptr ])
            (reg:SI 162))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/v:SI 144 [ __ptr ])
            (nil))))

(insn 39 38 43 4 arch/arm/kernel/perf_event_v7.c:1076 (set (reg/f:SI 152 [ D.26005 ])
        (plus:SI (reg/v/f:SI 147 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (nil))

(insn 43 39 132 4 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 132 43 99 4 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 99 132 101 4 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 193)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 101 99 112 4 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:SI 194)
        (const_int 296 [0x128])) 167 {*arm_movsi_insn} (nil))

(insn 112 101 63 4 arch/arm/kernel/perf_event_v7.c:1092 (set (reg/f:SI 195)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -80 [0xffffffffffffffb0]))) 4 {*arm_addsi3} (nil))

(insn 63 112 167 4 arch/arm/kernel/perf_event_v7.c:786 (set (reg:SI 197 [ ret ])
        (and:SI (reg/v:SI 148 [ pmnc ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 167 63 168 4 arch/arm/kernel/perf_event_v7.c:1072 (set (pc)
        (label_ref 130)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  17 [100.0%] 

(barrier 168 167 135)

;; Start of basic block ( 17) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 149 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147 152
;; lr  def 	 24 [cc] 138 143 173 175 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 149 152 159 192 193 194 195 197
;; live  gen 	 24 [cc] 138 143 173 175 176
;; live  kill	

;; Pred edge  17 [97.1%] 
(code_label 135 168 46 5 270 "" [1 uses])

(note 46 135 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 49 46 50 5 arch/arm/kernel/perf_event_v7.c:1073 (set (reg/v/f:SI 143 [ event ])
        (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 145 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ cpuc ])) [0 <variable>.events S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 53 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 173)
        (ashiftrt:SI (reg/v:SI 145 [ idx ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 53 50 54 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.26785 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 173)
                    (const_int 4 [0x4]))
                (reg/f:SI 152 [ D.26005 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 54 53 55 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 175)
        (and:SI (reg/v:SI 145 [ idx ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 55 54 56 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 138 [ D.26785 ])
            (reg:SI 175))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg:SI 138 [ D.26785 ])
            (nil))))

(note 56 55 57 5 NOTE_INSN_DELETED)

(insn 57 56 58 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 176)
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(jump_insn 58 57 59 5 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 16 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197


;; Succ edge  16 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 arch/arm/kernel/perf_event_v7.c:785 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 6 arch/arm/kernel/perf_event_v7.c:785 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 197
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 134
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 62 61 164 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 164 62 169 7 arch/arm/kernel/perf_event_v7.c:786 (set (reg/v:SI 134 [ ret ])
        (reg:SI 197 [ ret ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 169 164 170 7 (set (pc)
        (label_ref 90)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  12 [100.0%] 

(barrier 170 169 66)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  gen 	
;; live  kill	

;; Pred edge  6 [72.0%] 
(code_label 66 170 67 8 267 "" [1 uses])

(note 67 66 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 69 67 70 8 arch/arm/kernel/perf_event_v7.c:787 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149
;; lr  def 	 24 [cc] 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 149 152 159 192 193 194 195 197
;; live  gen 	 24 [cc] 178
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:SI 178)
        (plus:SI (reg:SI 149 [ D.26022 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149 [ D.26022 ])
        (nil)))

(insn 72 71 73 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (reg:SI 178))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(jump_insn 73 72 74 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 193
;; lr  def 	 134 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 134 179
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 77 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 179)
        (plus:SI (reg/v:SI 145 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(note 77 75 78 10 NOTE_INSN_DELETED)

(insn 78 77 171 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg/v:SI 134 [ ret ])
        (and:SI (ashift:SI (reg:SI 193)
                (reg:SI 179))
            (reg/v:SI 148 [ pmnc ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(jump_insn 171 78 172 10 (set (pc)
        (label_ref 90)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  12 [100.0%] 

(barrier 172 171 81)

;; Start of basic block ( 8 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 159
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  8 [0.0%] 
;; Pred edge  9 [0.0%] 
(code_label 81 172 82 11 269 "" [2 uses])

(note 82 81 162 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 162 82 85 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x11737a20>)) 167 {*arm_movsi_insn} (nil))

(insn 85 162 86 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 159)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 87 86 173 11 arch/arm/kernel/perf_event_v7.c:790 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 173 87 174 11 (set (pc)
        (label_ref 127)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  16 [100.0%] 

(barrier 174 173 90)

;; Start of basic block ( 7 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(11){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
(code_label 90 174 91 12 268 "" [2 uses])

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 arch/arm/kernel/perf_event_v7.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ ret ])
        (nil)))

(jump_insn 93 92 94 12 arch/arm/kernel/perf_event_v7.c:1083 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7098 [0x1bba])
            (nil))))
;; End of basic block 12 -> ( 16 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  16 [71.0%] 
;; Succ edge  13 [29.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 194
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 142 184
;; live  kill	 14 [lr]

;; Pred edge  12 [29.0%]  (fallthru)
(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/perf_event_v7.c:1086 (set (reg/v/f:SI 142 [ hwc ])
        (plus:SI (reg/v/f:SI 143 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 158 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 158 98 100 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 100 158 102 13 arch/arm/kernel/perf_event_v7.c:1087 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_UNUSED (reg:DI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 102 100 103 13 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:DI 184 [ <variable>.hw.last_period ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ event ])
                (reg:SI 194)) [0 <variable>.hw.last_period+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ event ])
                (const_int 296 [0x128])) [0 <variable>.hw.last_period+0 S8 A64])
        (nil)))

(insn 103 102 104 13 arch/arm/kernel/perf_event_v7.c:1088 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 data.period+0 S8 A64])
        (reg:DI 184 [ <variable>.hw.last_period ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 184 [ <variable>.hw.last_period ])
        (nil)))

(insn 104 103 105 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 13 arch/arm/kernel/perf_event_v7.c:1089 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 108 107 109 13 NOTE_INSN_DELETED)

(insn 109 108 110 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 110 109 111 13 arch/arm/kernel/perf_event_v7.c:1089 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 13 -> ( 16 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  16 [71.0%] 
;; Succ edge  14 [29.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146 195
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  13 [29.0%]  (fallthru)
(note 111 110 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 113 111 114 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ event ])
        (nil)))

(insn 114 113 115 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 1 r1)
        (reg/f:SI 195)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))

(insn 115 114 116 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 2 r2)
        (reg/v/f:SI 146 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 116 115 117 14 arch/arm/kernel/perf_event_v7.c:1092 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_event_overflow") [flags 0x41] <function_decl 0x113da480 perf_event_overflow>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 117 116 118 14 NOTE_INSN_DELETED)

(insn 118 117 119 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 119 118 120 14 arch/arm/kernel/perf_event_v7.c:1092 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u148(11){ }u149(13){ }u150(25){ }u151(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145 192
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 0 [r0] 1 [r1] 187
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%]  (fallthru)
(note 120 119 122 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 122 120 123 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 187 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 192) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(note 123 122 124 15 NOTE_INSN_DELETED)

(insn 124 123 125 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ hwc ])
        (nil)))

(insn 125 124 126 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 126 125 127 15 arch/arm/kernel/perf_event_v7.c:1093 (parallel [
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/f:SI 187 [ armpmu ])
                            (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 187 [ armpmu ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5 12 13 14 15 11) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 145
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  12 [71.0%] 
;; Pred edge  13 [71.0%] 
;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
(code_label 127 126 128 16 266 "" [5 uses])

(note 128 127 129 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 16 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (plus:SI (reg/v:SI 145 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197


;; Succ edge  17 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 16 4) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 192
;; lr  def 	 24 [cc] 149 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 152 159 192 193 194 195 197
;; live  gen 	 24 [cc] 149 190
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 130 129 131 17 265 "" [1 uses])

(note 131 130 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 133 131 134 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 190 [ armpmu ])
        (mem/f/c/i:SI (reg/f:SI 192) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 armpmu+0 S4 A32])
        (nil)))

(insn 134 133 136 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:SI 149 [ D.26022 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 190 [ armpmu ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190 [ armpmu ])
        (nil)))

(insn 136 134 137 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (reg:SI 149 [ D.26022 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 137 136 138 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
            (nil))))
;; End of basic block 17 -> ( 5 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 149 152 159 192 193 194 195 197
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 149 152 159 192 193 194 195 197


;; Succ edge  5 [97.1%] 
;; Succ edge  18 [2.9%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 153
;; live  kill	 14 [lr]

;; Pred edge  17 [2.9%]  (fallthru,loop_exit)
(note 138 137 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn 139 138 140 18 arch/arm/kernel/perf_event_v7.c:1103 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_work_run") [flags 0x41] <function_decl 0x113ba780 irq_work_run>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 140 139 141 18 arch/arm/kernel/perf_event_v7.c:1105 (set (reg:SI 153 [ D.25997 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 3) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u179(11){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 141 140 142 19 264 "" [1 uses])

(note 142 141 147 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 147 142 153 19 arch/arm/kernel/perf_event_v7.c:1106 (set (reg/i:SI 0 r0)
        (reg:SI 153 [ D.25997 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.25997 ])
        (nil)))

(insn 153 147 0 19 arch/arm/kernel/perf_event_v7.c:1106 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function perf_callchain_kernel (perf_callchain_kernel)[0:1362]



perf_callchain_kernel

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,4u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 164{136d,28u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 133 [ entry ])
        (reg:SI 0 r0 [ entry ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ entry ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 134 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:776 (set (reg:SI 135 [ <variable>.uregs+44 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:776 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 fr.fp+0 S4 A64])
        (reg:SI 135 [ <variable>.uregs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ <variable>.uregs+44 ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:777 (set (reg:SI 136 [ <variable>.uregs+52 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:777 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 fr.sp+0 S4 A32])
        (reg:SI 136 [ <variable>.uregs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.uregs+52 ])
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:778 (set (reg:SI 137 [ <variable>.uregs+56 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:778 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 fr.lr+0 S4 A64])
        (reg:SI 137 [ <variable>.uregs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ <variable>.uregs+56 ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:779 (set (reg:SI 138 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ regs ])
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:779 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 fr.pc+0 S4 A32])
        (reg:SI 138 [ <variable>.uregs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.uregs+60 ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(note 16 15 17 2 NOTE_INSN_DELETED)

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 18 17 19 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 1 r1)
        (symbol_ref:SI ("callchain_trace") [flags 0x3] <function_decl 0x11532700 callchain_trace>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("callchain_trace") [flags 0x3] <function_decl 0x11532700 callchain_trace>)
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 2 r2)
        (reg/v/f:SI 133 [ entry ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ entry ])
        (nil)))

(call_insn 20 19 0 2 arch/arm/kernel/perf_event.c:780 (parallel [
            (call (mem:SI (symbol_ref:SI ("walk_stackframe") [flags 0x41] <function_decl 0x1147bd00 walk_stackframe>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_callchain_user (perf_callchain_user)[0:1360]

deferring rescan insn with uid = 159.
deferring rescan insn with uid = 16.


perf_callchain_user

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,18u} r12={2d} r13={1d,20u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={13d,9u} r25={1d,21u,1d} r26={1d,17u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={4d,1u} r137={1d,1u} r138={1d,2u} r139={1d,2u} r140={1d} r141={2d,2u} r143={1d,5u,1d} r144={2d,6u} r145={1d,1u} r146={1d,6u} r148={1d,1u} r150={1d,1u} r152={1d,2u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={2d,1u} r161={1d,1u} r163={1d,1u} r170={1d,1u} r171={1d,1u} r179={1d,1u} r181={1d,1u} 
;;    total ref usage 305{171d,132u,2e} in 56{55 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 141 146 148 179 181
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 141 146 148 179 181
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:746 (set (reg/v/f:SI 146 [ entry ])
        (reg:SI 0 r0 [ entry ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ entry ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:750 (set (reg:SI 148 [ <variable>.uregs+44 ])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(insn 8 7 10 2 arch/arm/kernel/perf_event.c:750 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg:SI 148 [ <variable>.uregs+44 ])
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.uregs+44 ])
        (nil)))

(note 10 8 157 2 NOTE_INSN_DELETED)

(insn 157 10 158 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 141 [ D.26832 ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 158 157 27 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 141 [ D.26832 ])
        (and:SI (reg/f:SI 141 [ D.26832 ])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 27 158 56 2 arch/arm/kernel/perf_event.c:729 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 56 27 151 2 include/linux/perf_event.h:1097 (set (reg:DI 181)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(jump_insn 151 56 152 2 arch/arm/kernel/perf_event.c:752 (set (pc)
        (label_ref 150)) 242 {*arm_jump} (nil))
;; End of basic block 2 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181


;; Succ edge  12 [100.0%] 

(barrier 152 151 107)

;; Start of basic block ( 17) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 171 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  def 	 24 [cc] 139 140 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 171 179 181
;; live  gen 	 24 [cc] 139 140 150
;; live  kill	 24 [cc]

;; Pred edge  17 [95.5%] 
(code_label 107 152 14 3 288 "" [1 uses])

(note 14 107 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 159 3 arch/arm/kernel/perf_event.c:727 (set (reg:SI 150 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg/f:SI 141 [ D.26832 ])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 159 15 16 3 arch/arm/kernel/perf_event.c:727 (set (reg/v:SI 139 [ flag ])
        (reg:SI 150 [ <variable>.addr_limit ])) -1 (nil))

(insn 16 159 18 3 arch/arm/kernel/perf_event.c:727 (parallel [
            (set (reg/v:SI 139 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg/v:SI 139 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (set (reg/v:SI 140 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg/v:SI 139 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 150 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 140 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 18 16 19 3 arch/arm/kernel/perf_event.c:727 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 arch/arm/kernel/perf_event.c:727 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 141 144 145 146 171 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 141 144 145 146 171 179 181


;; Succ edge  4 [71.0%]  (fallthru)
;; Succ edge  5 [29.0%]  (loop_exit)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 145 146 171 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 145 146 171 179 181
;; live  gen 	 144
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 20 19 143 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 143 20 153 4 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 144 [ tail ])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 153 143 154 4 (set (pc)
        (label_ref 96)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181


;; Succ edge  16 [100.0%]  (dfs_back)

(barrier 154 153 24)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 144 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 179
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 144 146 179 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (loop_exit)
(code_label 24 154 25 5 280 "" [1 uses])

(note 25 24 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 25 29 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 0 r0)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 29 28 145 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ tail ])) 167 {*arm_movsi_insn} (nil))

(insn 145 29 31 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 145 32 5 arch/arm/kernel/perf_event.c:729 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x11466780 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 32 31 33 5 NOTE_INSN_DELETED)

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:730 (set (reg/v/f:SI 135 [ tail.1206 ])
        (reg/v:SI 139 [ flag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ flag ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 34 33 35 5 arch/arm/kernel/perf_event.c:729 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 35 34 36 5 arch/arm/kernel/perf_event.c:729 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 12 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 144 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144 146 179 181


;; Succ edge  12 [50.0%]  (dfs_back)
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 137 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 146 179 181
;; live  gen 	 24 [cc] 137 143
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/kernel/perf_event.c:732 (set (reg:SI 137 [ D.26836 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 include/linux/perf_event.h:1096 (set (reg:DI 143 [ D.26828 ])
        (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 39 38 40 6 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 119 6 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 119 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 119 44 7 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 120 7 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 143 146 181
;; lr  def 	 24 [cc] 152 154 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 143 144 146 179 181
;; live  gen 	 152 154 157
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 120 44 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 120 52 8 include/linux/perf_event.h:1097 (set (reg:SI 152)
        (plus:SI (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(note 52 51 53 8 NOTE_INSN_DELETED)

(insn 53 52 134 8 include/linux/perf_event.h:1097 (set (reg/f:SI 154)
        (plus:SI (mult:SI (reg:SI 152)
                (const_int 8 [0x8]))
            (reg/v/f:SI 146 [ entry ]))) 270 {*arith_shiftsi} (nil))

(insn 134 53 135 8 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 152)
                    (const_int 8 [0x8]))
                (reg/v/f:SI 146 [ entry ])) [0 <variable>.ip S4 A64])
        (reg:SI 137 [ D.26836 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 137 [ D.26836 ])
            (nil))))

(insn 135 134 57 8 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (reg/f:SI 154)
                (const_int 4 [0x4])) [0 <variable>.ip S4 A32])
        (subreg:SI (reg:DI 143 [ D.26828 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))

(insn 57 135 58 8 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 143 [ D.26828 ])
                    (reg:DI 181)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 143 [ D.26828 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_EQUAL (plus:DI (reg:DI 143 [ D.26828 ])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 58 57 59 8 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 157)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 146 179 181


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 138 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 146 179 181
;; live  gen 	 24 [cc] 138 158
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
;; Pred edge  7 [50.0%] 
(code_label 59 58 60 9 282 "" [2 uses])

(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 9 arch/arm/kernel/perf_event.c:738 (set (reg/f:SI 138 [ D.26833 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 9 arch/arm/kernel/perf_event.c:738 (set (reg/f:SI 158)
        (plus:SI (reg/v/f:SI 144 [ tail ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 144 [ tail ])
        (nil)))

(insn 63 62 64 9 arch/arm/kernel/perf_event.c:738 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.26833 ])
            (reg/f:SI 158))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(jump_insn 64 63 65 9 arch/arm/kernel/perf_event.c:738 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 146 179 181


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 179 181
;; live  gen 	 135
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 65 64 146 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 146 65 155 10 arch/arm/kernel/perf_event.c:739 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 155 146 156 10 (set (pc)
        (label_ref 150)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 146 179 181


;; Succ edge  12 [100.0%]  (dfs_back)

(barrier 156 155 69)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 146 179 181
;; live  gen 	 135
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 69 156 70 11 284 "" [1 uses])

(note 70 69 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 150 11 arch/arm/kernel/perf_event.c:741 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg/f:SI 138 [ D.26833 ])
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 138 [ D.26833 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 146 179 181


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 2 5 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 159 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; live  gen 	 24 [cc] 159 161
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
;; Pred edge  5 [50.0%]  (dfs_back)
;; Pred edge  10 [100.0%]  (dfs_back)
(code_label 150 71 149 12 293 "" [3 uses])

(note 149 150 140 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 140 149 76 12 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (nil))

(insn 76 140 77 12 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 161 [ <variable>.nr+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 12 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ <variable>.nr+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.nr+4 ])
        (nil)))

(jump_insn 78 77 123 12 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 15 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181


;; Succ edge  15 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; live  gen 	 24 [cc] 163
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 123 78 82 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 82 123 83 13 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 163 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 13 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ <variable>.nr ])
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ <variable>.nr ])
        (nil)))

(jump_insn 84 83 127 13 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 15 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181


;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 179 181
;; live  gen 	 159
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 127 84 141 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 141 127 93 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 159
;; lr  def 	 144 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 146 159 179 181
;; live  gen 	 144 145
;; live  kill	

;; Pred edge  12 [50.0%] 
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 93 141 128 15 285 "" [2 uses])

(note 128 93 94 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 94 128 95 15 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 145 [ D.26206 ])
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 95 94 96 15 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 135 [ tail.1206 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ tail.1206 ])
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 4) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 24 [cc] 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; live  gen 	 24 [cc] 170
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (dfs_back)
(code_label 96 95 97 16 281 "" [1 uses])

(note 97 96 98 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 98 97 99 16 NOTE_INSN_DELETED)

(note 99 98 101 16 NOTE_INSN_DELETED)

(note 101 99 102 16 NOTE_INSN_DELETED)

(note 102 101 103 16 NOTE_INSN_DELETED)

(insn 103 102 104 16 arch/arm/kernel/perf_event.c:753 (parallel [
            (set (reg:SI 170)
                (and:SI (ne:SI (reg/v/f:SI 144 [ tail ])
                        (const_int 0 [0x0]))
                    (reg:SI 145 [ D.26206 ])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 104 103 105 16 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(jump_insn 105 104 106 16 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181


;; Succ edge  17 [95.5%]  (fallthru)
;; Succ edge  18 [4.5%]  (loop_exit)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u130(11){ }u131(13){ }u132(25){ }u133(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 179 181
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  16 [95.5%]  (fallthru)
(note 106 105 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 108 106 109 17 NOTE_INSN_DELETED)

(insn 109 108 110 17 arch/arm/kernel/perf_event.c:753 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v/f:SI 144 [ tail ])
                        (const_int 3 [0x3]))
                    (const_int 0 [0x0])))
            (set (reg:SI 171)
                (and:SI (reg/v/f:SI 144 [ tail ])
                    (const_int 3 [0x3])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 110 109 116 17 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 17 -> ( 3 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 171 179 181
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 144 145 146 171 179 181


;; Succ edge  3 [95.5%] 
;; Succ edge  18 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  17 [4.5%]  (fallthru,loop_exit)
;; Pred edge  16 [4.5%]  (loop_exit)
(code_label 116 110 130 18 289 "" [1 uses])

(note 130 116 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 159.
deleting insn with uid = 159.
ending the processing of deferred insns
