#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Sep 21 10:46:34 2020
# Process ID: 20768
# Current directory: D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1
# Command line: vivado.exe -log MyA2D_SingleChannel_05_ContinousMode.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MyA2D_SingleChannel_05_ContinousMode.tcl
# Log file: D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1/MyA2D_SingleChannel_05_ContinousMode.vds
# Journal file: D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MyA2D_SingleChannel_05_ContinousMode.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.938 ; gain = 34.441
Command: synth_design -top MyA2D_SingleChannel_05_ContinousMode -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MyA2D_SingleChannel_05_ContinousMode' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1/.Xil/Vivado-20768-LAPTOP-LTO7EJI2/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1/.Xil/Vivado-20768-LAPTOP-LTO7EJI2/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'di_in' of module 'xadc_wiz_0' is unconnected for instance 'CoolADCd' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:35]
WARNING: [Synth 8-7071] port 'drdy_out' of module 'xadc_wiz_0' is unconnected for instance 'CoolADCd' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:35]
WARNING: [Synth 8-7071] port 'vp_in' of module 'xadc_wiz_0' is unconnected for instance 'CoolADCd' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:35]
WARNING: [Synth 8-7071] port 'vn_in' of module 'xadc_wiz_0' is unconnected for instance 'CoolADCd' [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:35]
WARNING: [Synth 8-7023] instance 'CoolADCd' of module 'xadc_wiz_0' has 17 connections declared, but only 13 given [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'MyA2D_SingleChannel_05_ContinousMode' (2#1) [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/new/xadc_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1095.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1095.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'CoolADCd'
Finished Parsing XDC File [d:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'CoolADCd'
Parsing XDC File [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxn_0'. [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'vauxp_0'. [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vauxn0'. [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc:46]
Finished Parsing XDC File [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MyA2D_SingleChannel_05_ContinousMode_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MyA2D_SingleChannel_05_ContinousMode_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MyA2D_SingleChannel_05_ContinousMode_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1112.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.070 ; gain = 16.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.070 ; gain = 16.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CoolADCd. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.070 ; gain = 16.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.070 ; gain = 16.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1112.070 ; gain = 16.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.379 ; gain = 70.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.379 ; gain = 70.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1185.445 ; gain = 89.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module CoolADCd has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |IBUF     |     4|
|3     |OBUF     |    15|
|4     |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1191.223 ; gain = 79.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.223 ; gain = 95.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1203.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1209.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 9 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 1209.289 ; gain = 113.352
INFO: [Common 17-1381] The checkpoint 'D:/EELab/FPGA/HomeWork/EGO1_XADC_DEMO/EGO1_XADC_DEMO.runs/synth_1/MyA2D_SingleChannel_05_ContinousMode.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MyA2D_SingleChannel_05_ContinousMode_utilization_synth.rpt -pb MyA2D_SingleChannel_05_ContinousMode_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 10:47:56 2020...
