ENOMEM	,	V_48
pwmchip_add	,	F_33
dev_get_drvdata	,	F_39
spin_lock_init	,	F_24
shift	,	V_36
channel	,	V_18
writel_relaxed	,	F_7
brcmstb_pwm_remove	,	F_35
dev	,	V_46
tmp	,	V_23
enable	,	V_35
lock	,	V_31
"failed to enable clock: %d\n"	,	L_2
clk	,	V_24
hwpwm	,	V_19
clk_enable	,	F_42
npwm	,	V_51
CONST_VAR_F_MAX	,	V_17
PWM_PERIOD	,	F_16
do_div	,	F_12
NSEC_PER_SEC	,	V_26
GFP_KERNEL	,	V_47
device	,	V_55
CONST_VAR_F_MIN	,	V_30
pwm	,	V_11
cword	,	V_16
"failed to add PWM chip: %d\n"	,	L_3
__raw_writel	,	F_6
pwm_chip	,	V_8
__raw_readl	,	F_3
clk_prepare_enable	,	F_29
CONFIG_MIPS	,	V_4
brcmstb_pwm_writel	,	F_5
chip	,	V_9
devm_ioremap_resource	,	F_32
PWM_PERIOD_MIN	,	V_27
CTRL_OPENDRAIN	,	V_40
"failed to obtain clock\n"	,	L_1
p	,	V_2
EINVAL	,	V_29
brcmstb_pwm_disable	,	F_21
platform_device	,	V_41
dc	,	V_15
PWM_ON_PERIOD_MAX	,	V_20
IS_ENABLED	,	F_2
brcmstb_pwm_suspend	,	F_38
pdev	,	V_42
CTRL_START	,	V_39
u32	,	T_1
CTRL_OEB	,	V_38
CTRL_CHAN_OFFS	,	V_34
brcmstb_pwm_resume	,	F_41
ret	,	V_45
res	,	V_44
offset	,	V_3
resource	,	V_43
brcmstb_pwm	,	V_1
done	,	V_21
PTR_ERR	,	F_28
to_brcmstb_pwm	,	F_8
PWM_ON_MIN	,	V_28
clk_get_rate	,	F_11
CTRL2_OUT_SELECT	,	V_33
readl_relaxed	,	F_4
ops	,	V_49
platform_get_resource	,	F_31
out_clk	,	V_54
brcmstb_pwm_enable	,	F_20
PWM_CWORD_MSB	,	F_14
CWORD_BIT_SIZE	,	V_25
PWM_CTRL	,	V_37
platform_set_drvdata	,	F_30
brcmstb_pwm_config	,	F_10
devm_kzalloc	,	F_23
pwm_device	,	V_10
platform_get_drvdata	,	F_36
period_ns	,	V_13
dev_err	,	F_27
PWM_CTRL2	,	V_32
brcmstb_pwm_enable_set	,	F_19
brcmstb_pwm_probe	,	F_22
rate	,	V_22
spin_lock	,	F_13
IORESOURCE_MEM	,	V_53
value	,	V_7
devm_clk_get	,	F_25
brcmstb_pwm_readl	,	F_1
spin_unlock	,	F_18
clk_disable_unprepare	,	F_34
PWM_ON	,	F_17
brcmstb_pwm_ops	,	V_50
can_sleep	,	V_52
container_of	,	F_9
u64	,	T_2
pc	,	V_14
pwmchip_remove	,	F_37
CONFIG_CPU_BIG_ENDIAN	,	V_5
clk_disable	,	F_40
base	,	V_6
duty_ns	,	V_12
PWM_CWORD_LSB	,	F_15
IS_ERR	,	F_26
