#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc127d04890 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fc127d17920 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fc127c78490_0 .var "Clk", 0 0;
v0x7fc127c78620_0 .var "Reset", 0 0;
v0x7fc127c786b0_0 .var "Start", 0 0;
v0x7fc127c78740_0 .var/i "counter", 31 0;
v0x7fc127c787d0_0 .var/i "flush", 31 0;
v0x7fc127c78860_0 .var/i "i", 31 0;
v0x7fc127c788f0_0 .var/i "outfile", 31 0;
v0x7fc127c78980_0 .var/i "stall", 31 0;
S_0x7fc127d17c00 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fc127d04890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7fc127c756f0_0 .net "ALUCtrl", 3 0, v0x7fc127c68eb0_0;  1 drivers
v0x7fc127c757c0_0 .net "ALU_Result", 31 0, v0x7fc127c68b60_0;  1 drivers
v0x7fc127c75890_0 .net "And_Result", 0 0, L_0x7fc127c78c10;  1 drivers
v0x7fc127c75920_0 .net "Ctrl_ALUOp", 1 0, v0x7fc127c6a1f0_0;  1 drivers
v0x7fc127c759f0_0 .net "Ctrl_ALUSrc", 0 0, v0x7fc127c6a2b0_0;  1 drivers
v0x7fc127c75b00_0 .net "Ctrl_Branch", 0 0, v0x7fc127c6a350_0;  1 drivers
v0x7fc127c75bd0_0 .net "Ctrl_MemRead", 0 0, v0x7fc127c6a400_0;  1 drivers
v0x7fc127c75ca0_0 .net "Ctrl_MemWrite", 0 0, v0x7fc127c6a490_0;  1 drivers
v0x7fc127c75d70_0 .net "Ctrl_MemtoReg", 0 0, v0x7fc127c6a560_0;  1 drivers
v0x7fc127c75e80_0 .net "Ctrl_RegWrite", 0 0, v0x7fc127c6a6b0_0;  1 drivers
v0x7fc127c75f50_0 .net "EXMEM_ALUResult", 31 0, v0x7fc127c6b820_0;  1 drivers
v0x7fc127c75fe0_0 .net "EXMEM_MemRead", 0 0, v0x7fc127c6b960_0;  1 drivers
v0x7fc127c760b0_0 .net "EXMEM_MemWrite", 0 0, v0x7fc127c6bc00_0;  1 drivers
v0x7fc127c76180_0 .net "EXMEM_MemWriteData", 31 0, v0x7fc127c6bae0_0;  1 drivers
v0x7fc127c76250_0 .net "EXMEM_MemtoReg", 0 0, v0x7fc127c6bdc0_0;  1 drivers
v0x7fc127c76320_0 .net "EXMEM_RDAddr", 4 0, v0x7fc127c6bf10_0;  1 drivers
v0x7fc127c763b0_0 .net "EXMEM_RegWrite", 0 0, v0x7fc127c6c060_0;  1 drivers
v0x7fc127c76540_0 .net "Equal_Result", 0 0, L_0x7fc127c79280;  1 drivers
v0x7fc127c76610_0 .net "Forward_A", 1 0, L_0x7fc127c7b570;  1 drivers
v0x7fc127c766a0_0 .net "Forward_B", 1 0, L_0x7fc127c7b5e0;  1 drivers
v0x7fc127c76730_0 .net "Forward_MUX_A_Result", 31 0, L_0x7fc127c7b650;  1 drivers
v0x7fc127c76800_0 .net "Forward_MUX_B_Result", 31 0, v0x7fc127c6d660_0;  1 drivers
v0x7fc127c76890_0 .net "IDEX_ALUOp", 1 0, v0x7fc127c6eb60_0;  1 drivers
v0x7fc127c76920_0 .net "IDEX_ALUSrc", 0 0, v0x7fc127c6eca0_0;  1 drivers
v0x7fc127c769f0_0 .net "IDEX_MemRead", 0 0, v0x7fc127c6ee00_0;  1 drivers
v0x7fc127c76a80_0 .net "IDEX_MemWrite", 0 0, v0x7fc127c6ef60_0;  1 drivers
v0x7fc127c76b50_0 .net "IDEX_MemtoReg", 0 0, v0x7fc127c6f140_0;  1 drivers
v0x7fc127c76c20_0 .net "IDEX_RDAddr", 4 0, v0x7fc127c6f860_0;  1 drivers
v0x7fc127c76cf0_0 .net "IDEX_RS1Addr", 4 0, v0x7fc127c6f260_0;  1 drivers
v0x7fc127c76dc0_0 .net "IDEX_RS1Data", 31 0, v0x7fc127c6f3a0_0;  1 drivers
v0x7fc127c76e50_0 .net "IDEX_RS2Addr", 4 0, v0x7fc127c6f4e0_0;  1 drivers
v0x7fc127c76f20_0 .net "IDEX_RS2Data", 31 0, v0x7fc127c6f740_0;  1 drivers
v0x7fc127c76ff0_0 .net "IDEX_RegWrite", 0 0, v0x7fc127c6f980_0;  1 drivers
v0x7fc127c76480_0 .net "IDEX_SignExtend", 31 0, v0x7fc127c6faa0_0;  1 drivers
v0x7fc127c772c0_0 .net "IDEX_funct", 9 0, v0x7fc127c6fcb0_0;  1 drivers
v0x7fc127c77390_0 .net "IFID_instr", 31 0, v0x7fc127c70520_0;  1 drivers
v0x7fc127c77460_0 .net "IFID_pc", 31 0, v0x7fc127c70690_0;  1 drivers
v0x7fc127c77530_0 .net "MEMWB_ALUResult", 31 0, v0x7fc127c71400_0;  1 drivers
v0x7fc127c77600_0 .net "MEMWB_MemReadData", 31 0, v0x7fc127c71550_0;  1 drivers
v0x7fc127c776d0_0 .net "MEMWB_MemtoReg", 0 0, v0x7fc127c716b0_0;  1 drivers
v0x7fc127c777a0_0 .net "MEMWB_RDAddr", 4 0, v0x7fc127c71820_0;  1 drivers
v0x7fc127c77830_0 .net "MEMWB_RegWrite", 0 0, v0x7fc127c719d0_0;  1 drivers
v0x7fc127c778c0_0 .net "MUX_ALUSRC_Result", 31 0, L_0x7fc127c79930;  1 drivers
v0x7fc127c77990_0 .net "MUX_MemtoReg_Result", 31 0, L_0x7fc127c79c90;  1 drivers
v0x7fc127c77aa0_0 .net "MUX_PC_Result", 31 0, L_0x7fc127c79fb0;  1 drivers
v0x7fc127c77b30_0 .net "MemRead_Result", 31 0, L_0x7fc127c78fc0;  1 drivers
v0x7fc127c77c00_0 .net "PC_Branch", 31 0, L_0x7fc127c78b10;  1 drivers
v0x7fc127c77cd0_0 .net "PC_Four", 31 0, L_0x7fc127c78a10;  1 drivers
v0x7fc127c77da0_0 .net "PC_o", 31 0, v0x7fc127c73a60_0;  1 drivers
v0x7fc127c77eb0_0 .net "RS1data", 31 0, L_0x7fc127c7a5a0;  1 drivers
v0x7fc127c77f40_0 .net "RS2data", 31 0, L_0x7fc127c7aa80;  1 drivers
v0x7fc127c77fd0_0 .net "ShiftLeft_Result", 31 0, L_0x7fc127c7b4d0;  1 drivers
v0x7fc127c78060_0 .net "SignExtend_Result", 31 0, v0x7fc127c755f0_0;  1 drivers
v0x7fc127c780f0_0 .net *"_ivl_13", 6 0, L_0x7fc127c7ad20;  1 drivers
v0x7fc127c78180_0 .net *"_ivl_15", 2 0, L_0x7fc127c7adc0;  1 drivers
v0x7fc127c78210_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  1 drivers
v0x7fc127c782a0_0 .net "instr", 31 0, L_0x7fc127c79680;  1 drivers
v0x7fc127c78370_0 .net "rst_i", 0 0, v0x7fc127c78620_0;  1 drivers
v0x7fc127c78400_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  1 drivers
L_0x7fc127c78d00 .part v0x7fc127c70520_0, 0, 7;
L_0x7fc127c7ab60 .part v0x7fc127c70520_0, 15, 5;
L_0x7fc127c7ac80 .part v0x7fc127c70520_0, 20, 5;
L_0x7fc127c7ad20 .part v0x7fc127c70520_0, 25, 7;
L_0x7fc127c7adc0 .part v0x7fc127c70520_0, 12, 3;
L_0x7fc127c7ae90 .concat [ 3 7 0 0], L_0x7fc127c7adc0, L_0x7fc127c7ad20;
L_0x7fc127c7afb0 .part v0x7fc127c70520_0, 7, 5;
L_0x7fc127c7b150 .part v0x7fc127c70520_0, 15, 5;
L_0x7fc127c7b1f0 .part v0x7fc127c70520_0, 20, 5;
S_0x7fc127c5d3e0 .scope module, "ALU" "ALU" 3 89, 4 13 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x7fc127c56b80_0 .net "ALUCtrl_i", 3 0, v0x7fc127c68eb0_0;  alias, 1 drivers
v0x7fc127c68a30_0 .net "data1_i", 31 0, L_0x7fc127c7b650;  alias, 1 drivers
v0x7fc127c68ad0_0 .net "data2_i", 31 0, L_0x7fc127c79930;  alias, 1 drivers
v0x7fc127c68b60_0 .var "data_o", 31 0;
E_0x7fc127c50170 .event edge, v0x7fc127c56b80_0, v0x7fc127c68ad0_0, v0x7fc127c68a30_0;
S_0x7fc127c68c50 .scope module, "ALU_Control" "ALU_Control" 3 96, 5 16 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x7fc127c68eb0_0 .var "ALUCtrl_o", 3 0;
v0x7fc127c68f80_0 .net "ALUOp_i", 1 0, v0x7fc127c6eb60_0;  alias, 1 drivers
v0x7fc127c69020_0 .net "funct_i", 9 0, v0x7fc127c6fcb0_0;  alias, 1 drivers
E_0x7fc127c68e70 .event edge, v0x7fc127c69020_0, v0x7fc127c68f80_0;
S_0x7fc127c69130 .scope module, "Add_Branch" "Adder" 3 83, 6 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc127c69360_0 .net "data1_in", 31 0, L_0x7fc127c7b4d0;  alias, 1 drivers
v0x7fc127c69410_0 .net "data2_in", 31 0, v0x7fc127c70690_0;  alias, 1 drivers
v0x7fc127c694c0_0 .net "data_o", 31 0, L_0x7fc127c78b10;  alias, 1 drivers
L_0x7fc127c78b10 .arith/sum 32, L_0x7fc127c7b4d0, v0x7fc127c70690_0;
S_0x7fc127c695d0 .scope module, "Add_PC" "Adder" 3 77, 6 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc127c697e0_0 .net "data1_in", 31 0, v0x7fc127c73a60_0;  alias, 1 drivers
L_0x7fc129873008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc127c698a0_0 .net "data2_in", 31 0, L_0x7fc129873008;  1 drivers
v0x7fc127c69950_0 .net "data_o", 31 0, L_0x7fc127c78a10;  alias, 1 drivers
L_0x7fc127c78a10 .arith/sum 32, v0x7fc127c73a60_0, L_0x7fc129873008;
S_0x7fc127c69a60 .scope module, "And" "And" 3 102, 7 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x7fc127c78c10 .functor AND 1, v0x7fc127c6a350_0, L_0x7fc127c79280, C4<1>, C4<1>;
v0x7fc127c69cb0_0 .net "data1_i", 0 0, v0x7fc127c6a350_0;  alias, 1 drivers
v0x7fc127c69d40_0 .net "data2_i", 0 0, L_0x7fc127c79280;  alias, 1 drivers
v0x7fc127c69de0_0 .net "data_o", 0 0, L_0x7fc127c78c10;  alias, 1 drivers
S_0x7fc127c69ee0 .scope module, "Control" "Control" 3 108, 8 6 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 1 "MemtoReg_o";
    .port_info 3 /OUTPUT 1 "MemRead_o";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 2 "ALUOp_o";
    .port_info 6 /OUTPUT 1 "ALUSrc_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
v0x7fc127c6a1f0_0 .var "ALUOp_o", 1 0;
v0x7fc127c6a2b0_0 .var "ALUSrc_o", 0 0;
v0x7fc127c6a350_0 .var "Branch_o", 0 0;
v0x7fc127c6a400_0 .var "MemRead_o", 0 0;
v0x7fc127c6a490_0 .var "MemWrite_o", 0 0;
v0x7fc127c6a560_0 .var "MemtoReg_o", 0 0;
v0x7fc127c6a600_0 .net "Op_i", 6 0, L_0x7fc127c78d00;  1 drivers
v0x7fc127c6a6b0_0 .var "RegWrite_o", 0 0;
E_0x7fc127c6a1a0 .event edge, v0x7fc127c6a600_0;
S_0x7fc127c6a810 .scope module, "Data_Memory" "Data_Memory" 3 119, 9 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fc127c6aac0_0 .net "MemRead_i", 0 0, v0x7fc127c6b960_0;  alias, 1 drivers
v0x7fc127c6ab70_0 .net "MemWrite_i", 0 0, v0x7fc127c6bc00_0;  alias, 1 drivers
v0x7fc127c6ac10_0 .net *"_ivl_0", 31 0, L_0x7fc127c78da0;  1 drivers
v0x7fc127c6aca0_0 .net *"_ivl_2", 31 0, L_0x7fc127c78ee0;  1 drivers
v0x7fc127c6ad40_0 .net *"_ivl_4", 29 0, L_0x7fc127c78e40;  1 drivers
L_0x7fc129873050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc127c6ae30_0 .net *"_ivl_6", 1 0, L_0x7fc129873050;  1 drivers
L_0x7fc129873098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c6aee0_0 .net/2u *"_ivl_8", 31 0, L_0x7fc129873098;  1 drivers
v0x7fc127c6af90_0 .net "addr_i", 31 0, v0x7fc127c6b820_0;  alias, 1 drivers
v0x7fc127c6b040_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c6b150_0 .net "data_i", 31 0, v0x7fc127c6bae0_0;  alias, 1 drivers
v0x7fc127c6b1f0_0 .net "data_o", 31 0, L_0x7fc127c78fc0;  alias, 1 drivers
v0x7fc127c6b2a0 .array "memory", 1023 0, 31 0;
E_0x7fc127c6aa90 .event posedge, v0x7fc127c6b040_0;
L_0x7fc127c78da0 .array/port v0x7fc127c6b2a0, L_0x7fc127c78ee0;
L_0x7fc127c78e40 .part v0x7fc127c6b820_0, 2, 30;
L_0x7fc127c78ee0 .concat [ 30 2 0 0], L_0x7fc127c78e40, L_0x7fc129873050;
L_0x7fc127c78fc0 .functor MUXZ 32, L_0x7fc129873098, L_0x7fc127c78da0, v0x7fc127c6b960_0, C4<>;
S_0x7fc127c6b3d0 .scope module, "EXMEM" "Register_EXMEM" 3 222, 10 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Result_i";
    .port_info 3 /INPUT 32 "MemWrite_Data_i";
    .port_info 4 /INPUT 5 "RdAddr_i";
    .port_info 5 /OUTPUT 32 "ALU_Result_o";
    .port_info 6 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 7 /OUTPUT 5 "RdAddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x7fc127c6b790_0 .net "ALU_Result_i", 31 0, v0x7fc127c68b60_0;  alias, 1 drivers
v0x7fc127c6b820_0 .var "ALU_Result_o", 31 0;
v0x7fc127c6b8b0_0 .net "MemRead_i", 0 0, v0x7fc127c6ee00_0;  alias, 1 drivers
v0x7fc127c6b960_0 .var "MemRead_o", 0 0;
v0x7fc127c6ba10_0 .net "MemWrite_Data_i", 31 0, v0x7fc127c6d660_0;  alias, 1 drivers
v0x7fc127c6bae0_0 .var "MemWrite_Data_o", 31 0;
v0x7fc127c6bb70_0 .net "MemWrite_i", 0 0, v0x7fc127c6ef60_0;  alias, 1 drivers
v0x7fc127c6bc00_0 .var "MemWrite_o", 0 0;
v0x7fc127c6bcb0_0 .net "MemtoReg_i", 0 0, v0x7fc127c6f140_0;  alias, 1 drivers
v0x7fc127c6bdc0_0 .var "MemtoReg_o", 0 0;
v0x7fc127c6be60_0 .net "RdAddr_i", 4 0, v0x7fc127c6f860_0;  alias, 1 drivers
v0x7fc127c6bf10_0 .var "RdAddr_o", 4 0;
v0x7fc127c6bfc0_0 .net "RegWrite_i", 0 0, v0x7fc127c6f980_0;  alias, 1 drivers
v0x7fc127c6c060_0 .var "RegWrite_o", 0 0;
v0x7fc127c6c100_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c6c1b0_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  alias, 1 drivers
S_0x7fc127c6c380 .scope module, "Equal" "Equal" 3 128, 11 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "equal_o";
v0x7fc127c6c5b0_0 .net *"_ivl_0", 0 0, L_0x7fc127c790e0;  1 drivers
L_0x7fc1298730e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc127c6c660_0 .net/2u *"_ivl_2", 0 0, L_0x7fc1298730e0;  1 drivers
L_0x7fc129873128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc127c6c700_0 .net/2u *"_ivl_4", 0 0, L_0x7fc129873128;  1 drivers
v0x7fc127c6c790_0 .net "data1_i", 31 0, L_0x7fc127c7a5a0;  alias, 1 drivers
v0x7fc127c6c840_0 .net "data2_i", 31 0, L_0x7fc127c7aa80;  alias, 1 drivers
v0x7fc127c6c930_0 .net "equal_o", 0 0, L_0x7fc127c79280;  alias, 1 drivers
L_0x7fc127c790e0 .cmp/eq 32, L_0x7fc127c7a5a0, L_0x7fc127c7aa80;
L_0x7fc127c79280 .functor MUXZ 1, L_0x7fc129873128, L_0x7fc1298730e0, L_0x7fc127c790e0, C4<>;
S_0x7fc127c6ca00 .scope module, "Forward_MUX_A" "MUX32_4" 3 277, 12 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
L_0x7fc127c7b650 .functor BUFZ 32, v0x7fc127c6cf10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc127c6ccb0_0 .net "EX_RS_Data_i", 31 0, v0x7fc127c6f3a0_0;  alias, 1 drivers
v0x7fc127c6cd70_0 .net "Forward_i", 1 0, L_0x7fc127c7b570;  alias, 1 drivers
v0x7fc127c6ce20_0 .net "MEM_ALU_Result_i", 31 0, v0x7fc127c6b820_0;  alias, 1 drivers
v0x7fc127c6cf10_0 .var "MUX_Result", 31 0;
v0x7fc127c6cfc0_0 .net "MUX_Result_o", 31 0, L_0x7fc127c7b650;  alias, 1 drivers
v0x7fc127c6d090_0 .net "WB_WriteData_i", 31 0, L_0x7fc127c79c90;  alias, 1 drivers
E_0x7fc127c6cc70 .event edge, v0x7fc127c6d090_0, v0x7fc127c6af90_0, v0x7fc127c6ccb0_0, v0x7fc127c6cd70_0;
S_0x7fc127c6d1a0 .scope module, "Forward_MUX_B" "MUX32_4" 3 285, 12 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
v0x7fc127c6d440_0 .net "EX_RS_Data_i", 31 0, v0x7fc127c6f740_0;  alias, 1 drivers
v0x7fc127c6d500_0 .net "Forward_i", 1 0, L_0x7fc127c7b5e0;  alias, 1 drivers
v0x7fc127c6d5b0_0 .net "MEM_ALU_Result_i", 31 0, v0x7fc127c6b820_0;  alias, 1 drivers
v0x7fc127c6d660_0 .var "MUX_Result", 31 0;
v0x7fc127c6d710_0 .net "MUX_Result_o", 31 0, v0x7fc127c6d660_0;  alias, 1 drivers
v0x7fc127c6d7f0_0 .net "WB_WriteData_i", 31 0, L_0x7fc127c79c90;  alias, 1 drivers
E_0x7fc127c6d3e0 .event edge, v0x7fc127c6d090_0, v0x7fc127c6af90_0, v0x7fc127c6d440_0, v0x7fc127c6d500_0;
S_0x7fc127c6d910 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 266, 13 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i";
    .port_info 1 /INPUT 5 "EX_Rs2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x7fc127c7b570 .functor BUFZ 2, v0x7fc127c6de50_0, C4<00>, C4<00>, C4<00>;
L_0x7fc127c7b5e0 .functor BUFZ 2, v0x7fc127c6dfd0_0, C4<00>, C4<00>, C4<00>;
v0x7fc127c6dc10_0 .net "EX_Rs1_i", 4 0, v0x7fc127c6f260_0;  alias, 1 drivers
v0x7fc127c6dcd0_0 .net "EX_Rs2_i", 4 0, v0x7fc127c6f4e0_0;  alias, 1 drivers
v0x7fc127c6dd80_0 .net "Forward_A_o", 1 0, L_0x7fc127c7b570;  alias, 1 drivers
v0x7fc127c6de50_0 .var "Forward_A_result", 1 0;
v0x7fc127c6def0_0 .net "Forward_B_o", 1 0, L_0x7fc127c7b5e0;  alias, 1 drivers
v0x7fc127c6dfd0_0 .var "Forward_B_result", 1 0;
v0x7fc127c6e070_0 .net "MEM_Rd_i", 4 0, v0x7fc127c6bf10_0;  alias, 1 drivers
v0x7fc127c6e130_0 .net "MEM_RegWrite_i", 0 0, v0x7fc127c6c060_0;  alias, 1 drivers
v0x7fc127c6e1e0_0 .net "WB_Rd_i", 4 0, v0x7fc127c71820_0;  alias, 1 drivers
v0x7fc127c6e2f0_0 .net "WB_RegWrite_i", 0 0, v0x7fc127c719d0_0;  alias, 1 drivers
v0x7fc127c6e390_0 .var "flag_A", 0 0;
v0x7fc127c6e430_0 .var "flag_B", 0 0;
E_0x7fc127c6cbc0/0 .event edge, v0x7fc127c6e2f0_0, v0x7fc127c6e1e0_0, v0x7fc127c6bf10_0, v0x7fc127c6c060_0;
E_0x7fc127c6cbc0/1 .event edge, v0x7fc127c6dcd0_0, v0x7fc127c6dc10_0;
E_0x7fc127c6cbc0 .event/or E_0x7fc127c6cbc0/0, E_0x7fc127c6cbc0/1;
S_0x7fc127c6e550 .scope module, "IDEX" "Register_IDEX" 3 191, 14 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /INPUT 32 "SignExtended_i";
    .port_info 5 /INPUT 10 "funct_i";
    .port_info 6 /INPUT 5 "RdAddr_i";
    .port_info 7 /INPUT 5 "RS1Addr_i";
    .port_info 8 /INPUT 5 "RS2Addr_i";
    .port_info 9 /OUTPUT 32 "RS1Data_o";
    .port_info 10 /OUTPUT 32 "RS2Data_o";
    .port_info 11 /OUTPUT 32 "SignExtended_o";
    .port_info 12 /OUTPUT 10 "funct_o";
    .port_info 13 /OUTPUT 5 "RdAddr_o";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x7fc127c6ea90_0 .net "ALUOp_i", 1 0, v0x7fc127c6a1f0_0;  alias, 1 drivers
v0x7fc127c6eb60_0 .var "ALUOp_o", 1 0;
v0x7fc127c6ebf0_0 .net "ALUSrc_i", 0 0, v0x7fc127c6a2b0_0;  alias, 1 drivers
v0x7fc127c6eca0_0 .var "ALUSrc_o", 0 0;
v0x7fc127c6ed30_0 .net "MemRead_i", 0 0, v0x7fc127c6a400_0;  alias, 1 drivers
v0x7fc127c6ee00_0 .var "MemRead_o", 0 0;
v0x7fc127c6eeb0_0 .net "MemWrite_i", 0 0, v0x7fc127c6a490_0;  alias, 1 drivers
v0x7fc127c6ef60_0 .var "MemWrite_o", 0 0;
v0x7fc127c6f010_0 .net "MemtoReg_i", 0 0, v0x7fc127c6a560_0;  alias, 1 drivers
v0x7fc127c6f140_0 .var "MemtoReg_o", 0 0;
v0x7fc127c6f1d0_0 .net "RS1Addr_i", 4 0, L_0x7fc127c7b150;  1 drivers
v0x7fc127c6f260_0 .var "RS1Addr_o", 4 0;
v0x7fc127c6f2f0_0 .net "RS1Data_i", 31 0, L_0x7fc127c7a5a0;  alias, 1 drivers
v0x7fc127c6f3a0_0 .var "RS1Data_o", 31 0;
v0x7fc127c6f450_0 .net "RS2Addr_i", 4 0, L_0x7fc127c7b1f0;  1 drivers
v0x7fc127c6f4e0_0 .var "RS2Addr_o", 4 0;
v0x7fc127c6f590_0 .net "RS2Data_i", 31 0, L_0x7fc127c7aa80;  alias, 1 drivers
v0x7fc127c6f740_0 .var "RS2Data_o", 31 0;
v0x7fc127c6f7d0_0 .net "RdAddr_i", 4 0, L_0x7fc127c7afb0;  1 drivers
v0x7fc127c6f860_0 .var "RdAddr_o", 4 0;
v0x7fc127c6f8f0_0 .net "RegWrite_i", 0 0, v0x7fc127c6a6b0_0;  alias, 1 drivers
v0x7fc127c6f980_0 .var "RegWrite_o", 0 0;
v0x7fc127c6fa10_0 .net "SignExtended_i", 31 0, v0x7fc127c755f0_0;  alias, 1 drivers
v0x7fc127c6faa0_0 .var "SignExtended_o", 31 0;
v0x7fc127c6fb30_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c6fc00_0 .net "funct_i", 9 0, L_0x7fc127c7ae90;  1 drivers
v0x7fc127c6fcb0_0 .var "funct_o", 9 0;
v0x7fc127c6fd50_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  alias, 1 drivers
S_0x7fc127c70080 .scope module, "IFID" "Register_IFID" 3 180, 15 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /INPUT 1 "Stall_i";
    .port_info 5 /INPUT 1 "Flush_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "pc_o";
v0x7fc127c70340_0 .net "Flush_i", 0 0, L_0x7fc127c78c10;  alias, 1 drivers
L_0x7fc129873440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc127c6e710_0 .net "Stall_i", 0 0, L_0x7fc129873440;  1 drivers
v0x7fc127c70400_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c70490_0 .net "instr_i", 31 0, L_0x7fc127c79680;  alias, 1 drivers
v0x7fc127c70520_0 .var "instr_o", 31 0;
v0x7fc127c705f0_0 .net "pc_i", 31 0, v0x7fc127c73a60_0;  alias, 1 drivers
v0x7fc127c70690_0 .var "pc_o", 31 0;
v0x7fc127c70740_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  alias, 1 drivers
S_0x7fc127c708c0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 134, 16 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fc127c79680 .functor BUFZ 32, L_0x7fc127c793e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc127c70ab0_0 .net *"_ivl_0", 31 0, L_0x7fc127c793e0;  1 drivers
v0x7fc127c70b60_0 .net *"_ivl_2", 31 0, L_0x7fc127c79520;  1 drivers
v0x7fc127c70c00_0 .net *"_ivl_4", 29 0, L_0x7fc127c79480;  1 drivers
L_0x7fc129873170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc127c70c90_0 .net *"_ivl_6", 1 0, L_0x7fc129873170;  1 drivers
v0x7fc127c70d40_0 .net "addr_i", 31 0, v0x7fc127c73a60_0;  alias, 1 drivers
v0x7fc127c70e60_0 .net "instr_o", 31 0, L_0x7fc127c79680;  alias, 1 drivers
v0x7fc127c70ef0 .array "memory", 255 0, 31 0;
L_0x7fc127c793e0 .array/port v0x7fc127c70ef0, L_0x7fc127c79520;
L_0x7fc127c79480 .part v0x7fc127c73a60_0, 2, 30;
L_0x7fc127c79520 .concat [ 30 2 0 0], L_0x7fc127c79480, L_0x7fc129873170;
S_0x7fc127c70fa0 .scope module, "MEMWB" "Register_MEMWB" 3 241, 17 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RdAddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RdAddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x7fc127c712e0_0 .net "MemAddr_i", 31 0, v0x7fc127c6b820_0;  alias, 1 drivers
v0x7fc127c71400_0 .var "MemAddr_o", 31 0;
v0x7fc127c714a0_0 .net "MemRead_Data_i", 31 0, L_0x7fc127c78fc0;  alias, 1 drivers
v0x7fc127c71550_0 .var "MemRead_Data_o", 31 0;
v0x7fc127c715e0_0 .net "MemtoReg_i", 0 0, v0x7fc127c6bdc0_0;  alias, 1 drivers
v0x7fc127c716b0_0 .var "MemtoReg_o", 0 0;
v0x7fc127c71740_0 .net "RdAddr_i", 4 0, v0x7fc127c6bf10_0;  alias, 1 drivers
v0x7fc127c71820_0 .var "RdAddr_o", 4 0;
v0x7fc127c718c0_0 .net "RegWrite_i", 0 0, v0x7fc127c6c060_0;  alias, 1 drivers
v0x7fc127c719d0_0 .var "RegWrite_o", 0 0;
v0x7fc127c71a60_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c71b70_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  alias, 1 drivers
S_0x7fc127c71d00 .scope module, "MUX_ALUSrc" "MUX32" 3 139, 18 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc127c71fc0_0 .net *"_ivl_0", 31 0, L_0x7fc127c79730;  1 drivers
L_0x7fc1298731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c72060_0 .net *"_ivl_3", 30 0, L_0x7fc1298731b8;  1 drivers
L_0x7fc129873200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c72100_0 .net/2u *"_ivl_4", 31 0, L_0x7fc129873200;  1 drivers
v0x7fc127c72190_0 .net *"_ivl_6", 0 0, L_0x7fc127c79810;  1 drivers
v0x7fc127c72220_0 .net "data1_i", 31 0, v0x7fc127c6d660_0;  alias, 1 drivers
v0x7fc127c72330_0 .net "data2_i", 31 0, v0x7fc127c6faa0_0;  alias, 1 drivers
v0x7fc127c723c0_0 .net "data_o", 31 0, L_0x7fc127c79930;  alias, 1 drivers
v0x7fc127c72450_0 .net "select_i", 0 0, v0x7fc127c6eca0_0;  alias, 1 drivers
L_0x7fc127c79730 .concat [ 1 31 0 0], v0x7fc127c6eca0_0, L_0x7fc1298731b8;
L_0x7fc127c79810 .cmp/eq 32, L_0x7fc127c79730, L_0x7fc129873200;
L_0x7fc127c79930 .functor MUXZ 32, v0x7fc127c6faa0_0, v0x7fc127c6d660_0, L_0x7fc127c79810, C4<>;
S_0x7fc127c72530 .scope module, "MUX_MemtoReg" "MUX32" 3 146, 18 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc127c72750_0 .net *"_ivl_0", 31 0, L_0x7fc127c79a90;  1 drivers
L_0x7fc129873248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c72810_0 .net *"_ivl_3", 30 0, L_0x7fc129873248;  1 drivers
L_0x7fc129873290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c728c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc129873290;  1 drivers
v0x7fc127c72980_0 .net *"_ivl_6", 0 0, L_0x7fc127c79bb0;  1 drivers
v0x7fc127c72a20_0 .net "data1_i", 31 0, v0x7fc127c71400_0;  alias, 1 drivers
v0x7fc127c72b00_0 .net "data2_i", 31 0, v0x7fc127c71550_0;  alias, 1 drivers
v0x7fc127c72bb0_0 .net "data_o", 31 0, L_0x7fc127c79c90;  alias, 1 drivers
v0x7fc127c72c80_0 .net "select_i", 0 0, v0x7fc127c716b0_0;  alias, 1 drivers
L_0x7fc127c79a90 .concat [ 1 31 0 0], v0x7fc127c716b0_0, L_0x7fc129873248;
L_0x7fc127c79bb0 .cmp/eq 32, L_0x7fc127c79a90, L_0x7fc129873290;
L_0x7fc127c79c90 .functor MUXZ 32, v0x7fc127c71550_0, v0x7fc127c71400_0, L_0x7fc127c79bb0, C4<>;
S_0x7fc127c72d60 .scope module, "MUX_PC" "MUX32" 3 153, 18 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc127c72f80_0 .net *"_ivl_0", 31 0, L_0x7fc127c79d70;  1 drivers
L_0x7fc1298732d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c73040_0 .net *"_ivl_3", 30 0, L_0x7fc1298732d8;  1 drivers
L_0x7fc129873320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127c730f0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc129873320;  1 drivers
v0x7fc127c731b0_0 .net *"_ivl_6", 0 0, L_0x7fc127c79e70;  1 drivers
v0x7fc127c73250_0 .net "data1_i", 31 0, L_0x7fc127c78a10;  alias, 1 drivers
v0x7fc127c73330_0 .net "data2_i", 31 0, L_0x7fc127c78b10;  alias, 1 drivers
v0x7fc127c733e0_0 .net "data_o", 31 0, L_0x7fc127c79fb0;  alias, 1 drivers
v0x7fc127c73480_0 .net "select_i", 0 0, L_0x7fc127c78c10;  alias, 1 drivers
L_0x7fc127c79d70 .concat [ 1 31 0 0], L_0x7fc127c78c10, L_0x7fc1298732d8;
L_0x7fc127c79e70 .cmp/eq 32, L_0x7fc127c79d70, L_0x7fc129873320;
L_0x7fc127c79fb0 .functor MUXZ 32, L_0x7fc127c78b10, L_0x7fc127c78a10, L_0x7fc127c79e70, C4<>;
S_0x7fc127c73590 .scope module, "PC" "PC" 3 160, 19 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
L_0x7fc129873368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc127c73860_0 .net "PCWrite_i", 0 0, L_0x7fc129873368;  1 drivers
v0x7fc127c73910_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c739b0_0 .net "pc_i", 31 0, L_0x7fc127c79fb0;  alias, 1 drivers
v0x7fc127c73a60_0 .var "pc_o", 31 0;
v0x7fc127c73af0_0 .net "rst_i", 0 0, v0x7fc127c78620_0;  alias, 1 drivers
v0x7fc127c73bc0_0 .net "start_i", 0 0, v0x7fc127c786b0_0;  alias, 1 drivers
E_0x7fc127c73810 .event posedge, v0x7fc127c73af0_0, v0x7fc127c6b040_0;
S_0x7fc127c73d40 .scope module, "Registers" "Registers" 3 169, 20 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fc127c7a2b0 .functor AND 1, L_0x7fc127c7a190, v0x7fc127c719d0_0, C4<1>, C4<1>;
L_0x7fc127c7a790 .functor AND 1, L_0x7fc127c7a6c0, v0x7fc127c719d0_0, C4<1>, C4<1>;
v0x7fc127c73fc0_0 .net "RDaddr_i", 4 0, v0x7fc127c71820_0;  alias, 1 drivers
v0x7fc127c740b0_0 .net "RDdata_i", 31 0, L_0x7fc127c79c90;  alias, 1 drivers
v0x7fc127c74140_0 .net "RS1addr_i", 4 0, L_0x7fc127c7ab60;  1 drivers
v0x7fc127c741d0_0 .net "RS1data_o", 31 0, L_0x7fc127c7a5a0;  alias, 1 drivers
v0x7fc127c742a0_0 .net "RS2addr_i", 4 0, L_0x7fc127c7ac80;  1 drivers
v0x7fc127c74370_0 .net "RS2data_o", 31 0, L_0x7fc127c7aa80;  alias, 1 drivers
v0x7fc127c74450_0 .net "RegWrite_i", 0 0, v0x7fc127c719d0_0;  alias, 1 drivers
v0x7fc127c74520_0 .net *"_ivl_0", 0 0, L_0x7fc127c7a190;  1 drivers
v0x7fc127c745b0_0 .net *"_ivl_12", 0 0, L_0x7fc127c7a6c0;  1 drivers
v0x7fc127c746c0_0 .net *"_ivl_15", 0 0, L_0x7fc127c7a790;  1 drivers
v0x7fc127c74750_0 .net *"_ivl_16", 31 0, L_0x7fc127c7a840;  1 drivers
v0x7fc127c747e0_0 .net *"_ivl_18", 6 0, L_0x7fc127c7a8e0;  1 drivers
L_0x7fc1298733f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc127c74880_0 .net *"_ivl_21", 1 0, L_0x7fc1298733f8;  1 drivers
v0x7fc127c74930_0 .net *"_ivl_3", 0 0, L_0x7fc127c7a2b0;  1 drivers
v0x7fc127c749d0_0 .net *"_ivl_4", 31 0, L_0x7fc127c7a3a0;  1 drivers
v0x7fc127c74a80_0 .net *"_ivl_6", 6 0, L_0x7fc127c7a440;  1 drivers
L_0x7fc1298733b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc127c74b30_0 .net *"_ivl_9", 1 0, L_0x7fc1298733b0;  1 drivers
v0x7fc127c74cc0_0 .net "clk_i", 0 0, v0x7fc127c78490_0;  alias, 1 drivers
v0x7fc127c74d50 .array/s "register", 31 0, 31 0;
L_0x7fc127c7a190 .cmp/eq 5, L_0x7fc127c7ab60, v0x7fc127c71820_0;
L_0x7fc127c7a3a0 .array/port v0x7fc127c74d50, L_0x7fc127c7a440;
L_0x7fc127c7a440 .concat [ 5 2 0 0], L_0x7fc127c7ab60, L_0x7fc1298733b0;
L_0x7fc127c7a5a0 .functor MUXZ 32, L_0x7fc127c7a3a0, L_0x7fc127c79c90, L_0x7fc127c7a2b0, C4<>;
L_0x7fc127c7a6c0 .cmp/eq 5, L_0x7fc127c7ac80, v0x7fc127c71820_0;
L_0x7fc127c7a840 .array/port v0x7fc127c74d50, L_0x7fc127c7a8e0;
L_0x7fc127c7a8e0 .concat [ 5 2 0 0], L_0x7fc127c7ac80, L_0x7fc1298733f8;
L_0x7fc127c7aa80 .functor MUXZ 32, L_0x7fc127c7a840, L_0x7fc127c79c90, L_0x7fc127c7a790, C4<>;
S_0x7fc127c74e90 .scope module, "Shift_Left" "Shift_Left" 3 261, 21 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc127c75030_0 .net *"_ivl_2", 30 0, L_0x7fc127c7b290;  1 drivers
L_0x7fc129873488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc127c750d0_0 .net *"_ivl_4", 0 0, L_0x7fc129873488;  1 drivers
v0x7fc127c75170_0 .net "data_i", 31 0, v0x7fc127c755f0_0;  alias, 1 drivers
v0x7fc127c75220_0 .net "data_o", 31 0, L_0x7fc127c7b4d0;  alias, 1 drivers
L_0x7fc127c7b290 .part v0x7fc127c755f0_0, 0, 31;
L_0x7fc127c7b4d0 .concat [ 1 31 0 0], L_0x7fc129873488, L_0x7fc127c7b290;
S_0x7fc127c752e0 .scope module, "Sign_Extend" "Sign_Extend" 3 256, 22 1 0, S_0x7fc127d17c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc127c75520_0 .net "data_i", 31 0, v0x7fc127c70520_0;  alias, 1 drivers
v0x7fc127c755f0_0 .var "data_o", 31 0;
E_0x7fc127c754d0 .event edge, v0x7fc127c70520_0;
    .scope S_0x7fc127c5d3e0;
T_0 ;
    %wait E_0x7fc127c50170;
    %load/vec4 v0x7fc127c56b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %and;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %xor;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x7fc127c68a30_0;
    %ix/getv 4, v0x7fc127c68ad0_0;
    %shiftl 4;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %add;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %sub;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %mul;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %add;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %add;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7fc127c68a30_0;
    %load/vec4 v0x7fc127c68ad0_0;
    %add;
    %assign/vec4 v0x7fc127c68b60_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc127c68c50;
T_1 ;
    %wait E_0x7fc127c68e70;
    %load/vec4 v0x7fc127c68f80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x7fc127c69020_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x7fc127c69020_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc127c68eb0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc127c69ee0;
T_2 ;
    %wait E_0x7fc127c6a1a0;
    %load/vec4 v0x7fc127c6a600_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a490_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc127c6a1f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc127c6a810;
T_3 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c6ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fc127c6b150_0;
    %load/vec4 v0x7fc127c6af90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc127c6b2a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc127c73590;
T_4 ;
    %wait E_0x7fc127c73810;
    %load/vec4 v0x7fc127c73af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127c73a60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc127c73860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fc127c73bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fc127c739b0_0;
    %assign/vec4 v0x7fc127c73a60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fc127c73a60_0;
    %assign/vec4 v0x7fc127c73a60_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc127c73d40;
T_5 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c74450_0;
    %load/vec4 v0x7fc127c73fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fc127c740b0_0;
    %load/vec4 v0x7fc127c73fc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc127c74d50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc127c70080;
T_6 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c70740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127c70520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127c70690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc127c70340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127c70520_0, 0;
    %load/vec4 v0x7fc127c705f0_0;
    %assign/vec4 v0x7fc127c70690_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fc127c6e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fc127c70520_0;
    %assign/vec4 v0x7fc127c70520_0, 0;
    %load/vec4 v0x7fc127c705f0_0;
    %assign/vec4 v0x7fc127c70690_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fc127c70490_0;
    %assign/vec4 v0x7fc127c70520_0, 0;
    %load/vec4 v0x7fc127c705f0_0;
    %assign/vec4 v0x7fc127c70690_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc127c6e550;
T_7 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c6fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fc127c6f2f0_0;
    %assign/vec4 v0x7fc127c6f3a0_0, 0;
    %load/vec4 v0x7fc127c6f590_0;
    %assign/vec4 v0x7fc127c6f740_0, 0;
    %load/vec4 v0x7fc127c6fa10_0;
    %assign/vec4 v0x7fc127c6faa0_0, 0;
    %load/vec4 v0x7fc127c6fc00_0;
    %assign/vec4 v0x7fc127c6fcb0_0, 0;
    %load/vec4 v0x7fc127c6f7d0_0;
    %assign/vec4 v0x7fc127c6f860_0, 0;
    %load/vec4 v0x7fc127c6f1d0_0;
    %assign/vec4 v0x7fc127c6f260_0, 0;
    %load/vec4 v0x7fc127c6f450_0;
    %assign/vec4 v0x7fc127c6f4e0_0, 0;
    %load/vec4 v0x7fc127c6f8f0_0;
    %assign/vec4 v0x7fc127c6f980_0, 0;
    %load/vec4 v0x7fc127c6f010_0;
    %assign/vec4 v0x7fc127c6f140_0, 0;
    %load/vec4 v0x7fc127c6ed30_0;
    %assign/vec4 v0x7fc127c6ee00_0, 0;
    %load/vec4 v0x7fc127c6eeb0_0;
    %assign/vec4 v0x7fc127c6ef60_0, 0;
    %load/vec4 v0x7fc127c6ea90_0;
    %assign/vec4 v0x7fc127c6eb60_0, 0;
    %load/vec4 v0x7fc127c6ebf0_0;
    %assign/vec4 v0x7fc127c6eca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc127c6f3a0_0;
    %assign/vec4 v0x7fc127c6f3a0_0, 0;
    %load/vec4 v0x7fc127c6f740_0;
    %assign/vec4 v0x7fc127c6f740_0, 0;
    %load/vec4 v0x7fc127c6faa0_0;
    %assign/vec4 v0x7fc127c6faa0_0, 0;
    %load/vec4 v0x7fc127c6fcb0_0;
    %assign/vec4 v0x7fc127c6fcb0_0, 0;
    %load/vec4 v0x7fc127c6f860_0;
    %assign/vec4 v0x7fc127c6f860_0, 0;
    %load/vec4 v0x7fc127c6f260_0;
    %assign/vec4 v0x7fc127c6f260_0, 0;
    %load/vec4 v0x7fc127c6f4e0_0;
    %assign/vec4 v0x7fc127c6f4e0_0, 0;
    %load/vec4 v0x7fc127c6f980_0;
    %assign/vec4 v0x7fc127c6f980_0, 0;
    %load/vec4 v0x7fc127c6f140_0;
    %assign/vec4 v0x7fc127c6f140_0, 0;
    %load/vec4 v0x7fc127c6ee00_0;
    %assign/vec4 v0x7fc127c6ee00_0, 0;
    %load/vec4 v0x7fc127c6ef60_0;
    %assign/vec4 v0x7fc127c6ef60_0, 0;
    %load/vec4 v0x7fc127c6eb60_0;
    %assign/vec4 v0x7fc127c6eb60_0, 0;
    %load/vec4 v0x7fc127c6eca0_0;
    %assign/vec4 v0x7fc127c6eca0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc127c6b3d0;
T_8 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c6c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fc127c6b790_0;
    %assign/vec4 v0x7fc127c6b820_0, 0;
    %load/vec4 v0x7fc127c6ba10_0;
    %assign/vec4 v0x7fc127c6bae0_0, 0;
    %load/vec4 v0x7fc127c6be60_0;
    %assign/vec4 v0x7fc127c6bf10_0, 0;
    %load/vec4 v0x7fc127c6bfc0_0;
    %assign/vec4 v0x7fc127c6c060_0, 0;
    %load/vec4 v0x7fc127c6bcb0_0;
    %assign/vec4 v0x7fc127c6bdc0_0, 0;
    %load/vec4 v0x7fc127c6b8b0_0;
    %assign/vec4 v0x7fc127c6b960_0, 0;
    %load/vec4 v0x7fc127c6bb70_0;
    %assign/vec4 v0x7fc127c6bc00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fc127c6b820_0;
    %assign/vec4 v0x7fc127c6b820_0, 0;
    %load/vec4 v0x7fc127c6bae0_0;
    %assign/vec4 v0x7fc127c6bae0_0, 0;
    %load/vec4 v0x7fc127c6bf10_0;
    %assign/vec4 v0x7fc127c6bf10_0, 0;
    %load/vec4 v0x7fc127c6c060_0;
    %assign/vec4 v0x7fc127c6c060_0, 0;
    %load/vec4 v0x7fc127c6bdc0_0;
    %assign/vec4 v0x7fc127c6bdc0_0, 0;
    %load/vec4 v0x7fc127c6b960_0;
    %assign/vec4 v0x7fc127c6b960_0, 0;
    %load/vec4 v0x7fc127c6bc00_0;
    %assign/vec4 v0x7fc127c6bc00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc127c70fa0;
T_9 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c71b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fc127c712e0_0;
    %assign/vec4 v0x7fc127c71400_0, 0;
    %load/vec4 v0x7fc127c714a0_0;
    %assign/vec4 v0x7fc127c71550_0, 0;
    %load/vec4 v0x7fc127c71740_0;
    %assign/vec4 v0x7fc127c71820_0, 0;
    %load/vec4 v0x7fc127c718c0_0;
    %assign/vec4 v0x7fc127c719d0_0, 0;
    %load/vec4 v0x7fc127c715e0_0;
    %assign/vec4 v0x7fc127c716b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc127c71400_0;
    %assign/vec4 v0x7fc127c71400_0, 0;
    %load/vec4 v0x7fc127c71550_0;
    %assign/vec4 v0x7fc127c71550_0, 0;
    %load/vec4 v0x7fc127c71820_0;
    %assign/vec4 v0x7fc127c71820_0, 0;
    %load/vec4 v0x7fc127c719d0_0;
    %assign/vec4 v0x7fc127c719d0_0, 0;
    %load/vec4 v0x7fc127c716b0_0;
    %assign/vec4 v0x7fc127c716b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc127c752e0;
T_10 ;
    %wait E_0x7fc127c754d0;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c755f0_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc127c755f0_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc127c755f0_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 20;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 7;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 5;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 21;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 1;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 6;
    %load/vec4 v0x7fc127c75520_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc127c755f0_0, 4, 4;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fc127c6d910;
T_11 ;
    %wait E_0x7fc127c6cbc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127c6de50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127c6dfd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6e390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6e430_0, 0, 1;
    %load/vec4 v0x7fc127c6e130_0;
    %load/vec4 v0x7fc127c6e070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6dc10_0;
    %load/vec4 v0x7fc127c6e070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127c6de50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6e390_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x7fc127c6e130_0;
    %load/vec4 v0x7fc127c6e070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6dcd0_0;
    %load/vec4 v0x7fc127c6e070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127c6dfd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c6e430_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x7fc127c6e2f0_0;
    %load/vec4 v0x7fc127c6e1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6e390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6dc10_0;
    %load/vec4 v0x7fc127c6e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc127c6de50_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x7fc127c6e2f0_0;
    %load/vec4 v0x7fc127c6e1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6e430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc127c6dcd0_0;
    %load/vec4 v0x7fc127c6e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc127c6dfd0_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc127c6ca00;
T_12 ;
    %wait E_0x7fc127c6cc70;
    %load/vec4 v0x7fc127c6cd70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fc127c6ccb0_0;
    %store/vec4 v0x7fc127c6cf10_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fc127c6cd70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7fc127c6d090_0;
    %store/vec4 v0x7fc127c6cf10_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fc127c6cd70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7fc127c6ce20_0;
    %store/vec4 v0x7fc127c6cf10_0, 0, 32;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc127c6d1a0;
T_13 ;
    %wait E_0x7fc127c6d3e0;
    %load/vec4 v0x7fc127c6d500_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fc127c6d440_0;
    %store/vec4 v0x7fc127c6d660_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc127c6d500_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fc127c6d7f0_0;
    %store/vec4 v0x7fc127c6d660_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fc127c6d500_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fc127c6d5b0_0;
    %store/vec4 v0x7fc127c6d660_0, 0, 32;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc127d04890;
T_14 ;
    %delay 25, 0;
    %load/vec4 v0x7fc127c78490_0;
    %inv;
    %store/vec4 v0x7fc127c78490_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc127d04890;
T_15 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c78740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c78980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c787d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7fc127c78860_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc127c78860_0;
    %store/vec4a v0x7fc127c70ef0, 4, 0;
    %load/vec4 v0x7fc127c78860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fc127c78860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc127c78860_0;
    %store/vec4a v0x7fc127c6b2a0, 4, 0;
    %load/vec4 v0x7fc127c78860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc127c6b2a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x7fc127c78860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc127c78860_0;
    %store/vec4a v0x7fc127c74d50, 4, 0;
    %load/vec4 v0x7fc127c78860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc127c78860_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c70520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c6f3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c6f740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c6faa0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fc127c6fcb0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc127c6f860_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6ee00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6ef60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127c6eb60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6eca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c6b820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c6bae0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc127c6bf10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6bc00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c71400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127c71550_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc127c71820_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c719d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c6a350_0, 0, 1;
    %vpi_call 2 75 "$readmemb", "instruction_2.txt", v0x7fc127c70ef0 {0 0 0};
    %vpi_func 2 79 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc127c788f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c78490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c78620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c786b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127c78620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127c786b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7fc127d04890;
T_16 ;
    %wait E_0x7fc127c6aa90;
    %load/vec4 v0x7fc127c78740_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 94 "$finish" {0 0 0};
T_16.0 ;
    %vpi_call 2 102 "$fdisplay", v0x7fc127c788f0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fc127c78740_0, v0x7fc127c786b0_0, v0x7fc127c78980_0, v0x7fc127c787d0_0, v0x7fc127c73a60_0 {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x7fc127c788f0_0, "Registers" {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fc127c788f0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fc127c74d50, 0>, &A<v0x7fc127c74d50, 8>, &A<v0x7fc127c74d50, 16>, &A<v0x7fc127c74d50, 24> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7fc127c788f0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fc127c74d50, 1>, &A<v0x7fc127c74d50, 9>, &A<v0x7fc127c74d50, 17>, &A<v0x7fc127c74d50, 25> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fc127c788f0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fc127c74d50, 2>, &A<v0x7fc127c74d50, 10>, &A<v0x7fc127c74d50, 18>, &A<v0x7fc127c74d50, 26> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fc127c788f0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fc127c74d50, 3>, &A<v0x7fc127c74d50, 11>, &A<v0x7fc127c74d50, 19>, &A<v0x7fc127c74d50, 27> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fc127c788f0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fc127c74d50, 4>, &A<v0x7fc127c74d50, 12>, &A<v0x7fc127c74d50, 20>, &A<v0x7fc127c74d50, 28> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fc127c788f0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fc127c74d50, 5>, &A<v0x7fc127c74d50, 13>, &A<v0x7fc127c74d50, 21>, &A<v0x7fc127c74d50, 29> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fc127c788f0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fc127c74d50, 6>, &A<v0x7fc127c74d50, 14>, &A<v0x7fc127c74d50, 22>, &A<v0x7fc127c74d50, 30> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fc127c788f0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fc127c74d50, 7>, &A<v0x7fc127c74d50, 15>, &A<v0x7fc127c74d50, 23>, &A<v0x7fc127c74d50, 31> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x00 = %10d", &A<v0x7fc127c6b2a0, 0> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x04 = %10d", &A<v0x7fc127c6b2a0, 1> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x08 = %10d", &A<v0x7fc127c6b2a0, 2> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x0C = %10d", &A<v0x7fc127c6b2a0, 3> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x10 = %10d", &A<v0x7fc127c6b2a0, 4> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x14 = %10d", &A<v0x7fc127c6b2a0, 5> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x18 = %10d", &A<v0x7fc127c6b2a0, 6> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fc127c788f0_0, "Data Memory: 0x1C = %10d", &A<v0x7fc127c6b2a0, 7> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fc127c788f0_0, "\012" {0 0 0};
    %load/vec4 v0x7fc127c78740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc127c78740_0, 0, 32;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "Data_Memory.v";
    "Register_EXMEM.v";
    "Equal.v";
    "MUX32_4.v";
    "Forwarding_Unit.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Instruction_Memory.v";
    "Register_MEMWB.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
