
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032532                       # Number of seconds simulated
sim_ticks                                 32531900133                       # Number of ticks simulated
final_tick                               604034823252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136030                       # Simulator instruction rate (inst/s)
host_op_rate                                   175191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1279525                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907392                       # Number of bytes of host memory used
host_seconds                                 25424.99                       # Real time elapsed on the host
sim_insts                                  3458551335                       # Number of instructions simulated
sim_ops                                    4454219774                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1560960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       587904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       545408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2700672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1029888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1029888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4593                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4261                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21099                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47982442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18071616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        82627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16765329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83016116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        82627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             196730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31657788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31657788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31657788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47982442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18071616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        82627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16765329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114673904                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78014150                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28422352                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24853366                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801119                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14236685                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13682186                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2041815                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56665                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33518927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158133601                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28422352                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15724001                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842712                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3744845                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522599                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76858549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44295130     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613951      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2961841      3.85%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767765      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558089      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741815      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128448      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847612      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13943898     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76858549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026986                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34570932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3620795                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514901                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125762                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026149                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3091989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176922780                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026149                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36022397                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1215491                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       418555                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30174850                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2001098                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172266696                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689653                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       800532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228687623                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784107600                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784107600                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79791451                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20306                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5370353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26505024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1978491                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163063700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137644948                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182324                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48907751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134267005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76858549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.790887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26517760     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14345605     18.66%     53.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12548876     16.33%     69.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7673409      9.98%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8022298     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4732137      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2079934      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556357      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382173      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76858549                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542128     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175785     21.48%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100483     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107970745     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085270      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23687771     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891241      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137644948                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818396                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353149165                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211991734                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133156875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138463344                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339430                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7574953                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405675                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026149                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         647039                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56295                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163083556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26505024                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759030                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020063                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135075904                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27541054                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414152                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772782                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.731428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133305905                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133156875                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81831925                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199723772                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.706830                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409726                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49472537                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805866                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69832400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626918                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320493                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32022730     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845742     21.26%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303675     11.89%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813921      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695700      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125676      1.61%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008852      4.31%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876394      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4139710      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69832400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4139710                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228776812                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333200273                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1155601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.780141                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.780141                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.281819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.281819                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624821153                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174532932                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182360800                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78014150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28862831                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23532899                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1927245                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12169965                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11273474                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3114043                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85346                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28877490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158539983                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28862831                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14387517                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35211586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10238769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4756808                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14256856                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       936325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77133723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41922137     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2330331      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4344232      5.63%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4342542      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2685828      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2153697      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1342030      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1255227      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16757699     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77133723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369969                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032195                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30108373                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4703880                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33826841                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       207163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8287465                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4881038                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190212544                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8287465                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32293786                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         912285                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       801075                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31806574                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3032534                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183415336                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1262039                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       926889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257633012                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855598099                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855598099                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159297658                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98335228                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32642                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15686                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8441795                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16960565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8651764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108636                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3135799                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172912058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137731923                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270216                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58457014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178826181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77133723                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785625                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26264648     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16778151     21.75%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11202081     14.52%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7269764      9.42%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7655648      9.93%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3688861      4.78%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2928871      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       665397      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680302      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77133723                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         856982     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162635     13.77%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161419     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115211964     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1850874      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15684      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13328816      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7324585      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137731923                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765474                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1181036                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008575                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    354048818                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231400755                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134583749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138912959                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       429144                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6575928                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1898                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2073182                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8287465                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         470257                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83003                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172943437                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       345987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16960565                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8651764                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15686                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1208116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1067777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2275893                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135911764                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12715875                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1820156                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19869950                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19270338                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7154075                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742142                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134625927                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134583749                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85776962                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        246152783                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725120                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348470                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92775226                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114233592                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58710199                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950461                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68846258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659256                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25968834     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19354999     28.11%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8043322     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4007038      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4003128      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1622335      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1628587      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       868994      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3349021      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68846258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92775226                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114233592                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16963219                       # Number of memory references committed
system.switch_cpus1.commit.loads             10384637                       # Number of loads committed
system.switch_cpus1.commit.membars              15686                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16488513                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102915611                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2356136                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3349021                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238441028                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354180544                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 880427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92775226                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114233592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92775226                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840894                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840894                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189210                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189210                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610538408                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186990187                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174728583                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78014150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29390663                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23985118                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1962376                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12416897                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11600688                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3040786                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86323                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30450939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             159701735                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29390663                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14641474                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34625860                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10231261                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4412010                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14822513                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       753100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77741443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43115583     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2827277      3.64%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4265076      5.49%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2948982      3.79%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2076190      2.67%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2026136      2.61%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1214182      1.56%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2610123      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16657894     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77741443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376735                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047087                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31317063                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4626394                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33061821                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       483963                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8252189                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4946626                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          520                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191232584                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2440                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8252189                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33065404                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         464920                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1638395                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31761453                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2559071                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185536837                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1070729                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       871357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    260138060                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    863598072                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    863598072                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160266718                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99871305                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33473                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15954                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7604732                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17033295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8712007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109926                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2564186                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172965443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138198489                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275351                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57636947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176303106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77741443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918382                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27732740     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15587380     20.05%     55.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11219054     14.43%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7460876      9.60%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7549567      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3632813      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3216757      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       610550      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       731706      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77741443                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         750219     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149526     14.14%     85.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157789     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115577088     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1749638      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15900      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13590977      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7264886      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138198489                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771454                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1057540                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    355471308                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    230634700                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134375271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139256029                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       434682                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6603575                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5658                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2085537                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8252189                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         242571                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        45988                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172997298                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       606520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17033295                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8712007                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15953                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         38950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1192915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1069828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2262743                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135658167                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12705238                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2540318                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19792829                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19280346                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7087591                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738892                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134433750                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134375271                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87043759                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        247207788                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722447                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352108                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93210434                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114891607                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58105908                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1977906                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69489254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26511413     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19925167     28.67%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7536109     10.84%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4223599      6.08%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3560028      5.12%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1596059      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1523747      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1044520      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3568612      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69489254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93210434                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114891607                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17056187                       # Number of memory references committed
system.switch_cpus2.commit.loads             10429720                       # Number of loads committed
system.switch_cpus2.commit.membars              15900                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16663485                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103432510                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2373863                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3568612                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238918157                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354252509                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 272707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93210434                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114891607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93210434                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836968                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836968                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194789                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194789                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609312853                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186842589                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      175832675                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31800                       # number of misc regfile writes
system.l2.replacements                          21100                       # number of replacements
system.l2.tagsinuse                      32767.892716                       # Cycle average of tags in use
system.l2.total_refs                           786625                       # Total number of references to valid blocks.
system.l2.sampled_refs                          53868                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.602825                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           996.619786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.803295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5952.475025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.493730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2213.285531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     17.246770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2024.831641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10332.926667                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6345.977273                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4856.232998                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.181655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000412                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.067544                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000526                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.061793                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.315336                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.193664                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.148200                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37355                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26650                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95494                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27105                       # number of Writeback hits
system.l2.Writeback_hits::total                 27105                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26650                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95494                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37355                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31489                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26650                       # number of overall hits
system.l2.overall_hits::total                   95494                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12195                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4593                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4242                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21080                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4593                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21099                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12195                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4593                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4261                       # number of overall misses
system.l2.overall_misses::total                 21099                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       769803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    759458260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    295276900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1221640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    273052032                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1330537940                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1091122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1091122                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       769803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    759458260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    295276900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1221640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    274143154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1331629062                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       769803                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    759458260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    295276900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1221640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    274143154                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1331629062                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              116574                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27105                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27105                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               116593                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              116593                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.127293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.137317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180829                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.246115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.127293                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.137847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180963                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.246115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.127293                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.137847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180963                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62276.200082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64288.460701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58173.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64368.701556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 63118.498102                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 57427.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57427.473684                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62276.200082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64288.460701                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58173.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64337.750293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63113.373240                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62276.200082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64288.460701                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58173.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64337.750293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63113.373240                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8046                       # number of writebacks
system.l2.writebacks::total                      8046                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4593                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21080                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21099                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21099                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       685340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    688759115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       679112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    268786292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1100702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    248532512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1208543073                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       984228                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       984228                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       685340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    688759115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       679112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    268786292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1100702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    249516740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1209527301                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       685340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    688759115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       679112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    268786292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1100702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    249516740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1209527301                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.137317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180829                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.246115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.127293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.137847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.246115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.127293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.137847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180963                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56478.812218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58520.856085                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52414.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58588.522395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57331.265323                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 51801.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51801.473684                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56478.812218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58520.856085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 52414.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58558.258625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57326.285653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56478.812218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58520.856085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 52414.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58558.258625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57326.285653                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991746                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554694                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875562.166052                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991746                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522580                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522580                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522580                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       944854                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       944854                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       944854                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       944854                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       944854                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       944854                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522599                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522599                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522599                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522599                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522599                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522599                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49729.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49729.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49729.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       787760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       787760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       787760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       787760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       787760                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       787760                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52517.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49550                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457053                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49806                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4948.340622                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.109417                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.890583                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824646                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175354                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674291                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007783                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007783                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007783                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007783                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151189                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151189                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151189                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151189                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151189                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151189                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6473530254                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6473530254                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6473530254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6473530254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6473530254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6473530254                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25158972                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25158972                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25158972                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25158972                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007260                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006009                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42817.468559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42817.468559                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42817.468559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42817.468559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42817.468559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42817.468559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11684                       # number of writebacks
system.cpu0.dcache.writebacks::total            11684                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101639                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101639                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101639                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49550                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49550                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49550                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1050824665                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1050824665                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1050824665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1050824665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1050824665                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1050824665                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21207.359536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21207.359536                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21207.359536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21207.359536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21207.359536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21207.359536                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995772                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098896524                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373426.617711                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995772                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14256840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14256840                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14256840                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14256840                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14256840                       # number of overall hits
system.cpu1.icache.overall_hits::total       14256840                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       989892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       989892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       989892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       989892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       989892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       989892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14256856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14256856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14256856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14256856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14256856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14256856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61868.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       776962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       776962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       776962                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       776962                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55497.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36082                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180839229                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36338                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4976.587292                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.419790                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.580210                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9703694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9703694                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6547721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6547721                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15686                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16251415                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16251415                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16251415                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16251415                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93911                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93911                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93911                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93911                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93911                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3046885258                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3046885258                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3046885258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3046885258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3046885258                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3046885258                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9797605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9797605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6547721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6547721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16345326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16345326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16345326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16345326                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009585                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005745                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005745                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005745                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32444.391584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32444.391584                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32444.391584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32444.391584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32444.391584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32444.391584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8090                       # number of writebacks
system.cpu1.dcache.writebacks::total             8090                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57829                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57829                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57829                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36082                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36082                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36082                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    519501585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    519501585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    519501585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    519501585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    519501585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    519501585                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14397.804584                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14397.804584                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14397.804584                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14397.804584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14397.804584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14397.804584                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.062058                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102763776                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2361378.535332                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.062058                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028946                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743689                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14822489                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14822489                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14822489                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14822489                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14822489                       # number of overall hits
system.cpu2.icache.overall_hits::total       14822489                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1485981                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1485981                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1485981                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1485981                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1485981                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1485981                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14822513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14822513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14822513                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14822513                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14822513                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14822513                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61915.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61915.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61915.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61915.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61915.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61915.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1265202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1265202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1265202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1265202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1265202                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1265202                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 60247.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60247.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 60247.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60247.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 60247.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60247.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30911                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175886586                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31167                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5643.359515                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.881942                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.118058                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901883                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098117                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9674821                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9674821                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6594261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6594261                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15935                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15935                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15900                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15900                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16269082                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16269082                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16269082                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16269082                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        62816                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        62816                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          137                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        62953                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         62953                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        62953                       # number of overall misses
system.cpu2.dcache.overall_misses::total        62953                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1725367062                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1725367062                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9229469                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9229469                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1734596531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1734596531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1734596531                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1734596531                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9737637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9737637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6594398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6594398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15900                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15900                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16332035                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16332035                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16332035                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16332035                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006451                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003855                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003855                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003855                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003855                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27466.999841                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27466.999841                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 67368.386861                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67368.386861                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27553.834305                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27553.834305                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27553.834305                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27553.834305                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7331                       # number of writebacks
system.cpu2.dcache.writebacks::total             7331                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        31924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        31924                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          118                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32042                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32042                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30892                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30911                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    499015735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    499015735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1133771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1133771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    500149506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    500149506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    500149506                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    500149506                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16153.558688                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16153.558688                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 59672.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59672.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16180.308175                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16180.308175                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16180.308175                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16180.308175                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
