/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [10:0] _01_;
  wire [8:0] _02_;
  wire [16:0] _03_;
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire [32:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [44:0] celloutsig_0_15z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire [21:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = { in_data[79:77], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = in_data[76:72] + { celloutsig_0_7z[3], celloutsig_0_26z, celloutsig_0_31z };
  assign celloutsig_0_39z = { celloutsig_0_9z[4:1], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_31z } + { celloutsig_0_23z[0], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_40z = celloutsig_0_11z[27:6] + { celloutsig_0_39z[16:5], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_1z };
  assign celloutsig_0_42z = in_data[29:21] + celloutsig_0_40z[19:11];
  assign celloutsig_0_47z = celloutsig_0_39z[10:7] + { celloutsig_0_26z[2:1], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_53z = { celloutsig_0_38z, celloutsig_0_32z, celloutsig_0_43z, celloutsig_0_0z, celloutsig_0_18z } + { celloutsig_0_22z[2], celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_38z };
  assign celloutsig_0_54z = { celloutsig_0_42z[7], celloutsig_0_53z, celloutsig_0_12z } + { celloutsig_0_21z[8:3], celloutsig_0_0z, celloutsig_0_47z };
  assign celloutsig_0_6z = { celloutsig_0_3z[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } + { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_62z = celloutsig_0_15z[35:10] + { _01_[2:0], celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_52z, celloutsig_0_54z, _01_[2:0] };
  assign celloutsig_0_63z = celloutsig_0_54z[9:7] + { celloutsig_0_3z[2:1], celloutsig_0_46z };
  assign celloutsig_1_0z = in_data[147:142] + in_data[147:142];
  assign celloutsig_1_3z = in_data[181:178] + { celloutsig_1_0z[5:3], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z[2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } + { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_3z[3:0] + { celloutsig_0_3z[4:2], celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_5z[1], celloutsig_1_5z, celloutsig_1_3z } + { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[166:161] + { celloutsig_1_5z[3:2], celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[32:18], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } + { in_data[67:54], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_7z[6:3] + celloutsig_1_0z[4:1];
  assign celloutsig_0_9z = { in_data[43:42], celloutsig_0_1z } + { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[85:67], celloutsig_0_4z, celloutsig_0_3z } + { celloutsig_0_8z[26:5], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z } + { celloutsig_0_6z[16:10], celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[65:62] + in_data[60:57];
  assign celloutsig_0_15z = { in_data[62:23], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z } + { celloutsig_0_10z[22:5], celloutsig_0_8z };
  assign celloutsig_0_21z = { _02_[8], _00_, _02_[1:0] } + celloutsig_0_8z[23:15];
  assign celloutsig_0_22z = { _00_[0], celloutsig_0_14z, celloutsig_0_4z } + { celloutsig_0_11z[10:9], celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_11z[24:22] + celloutsig_0_6z[15:13];
  assign celloutsig_0_26z = celloutsig_0_8z[3:1] + { celloutsig_0_10z[17:16], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_17z[7:3], celloutsig_0_24z } + { celloutsig_0_11z[23:19], celloutsig_0_2z };
  reg [2:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _33_ <= 3'h0;
    else _33_ <= { celloutsig_0_22z[0], celloutsig_0_19z, celloutsig_0_20z };
  assign _01_[2:0] = _33_;
  reg [11:0] _34_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 12'h000;
    else _34_ <= { celloutsig_0_11z[28:18], celloutsig_0_14z };
  assign { _03_[11:10], _02_[8], _00_, _02_[1:0], _03_[0] } = _34_;
  assign celloutsig_0_0z = in_data[67] & ~(in_data[18]);
  assign celloutsig_0_38z = celloutsig_0_29z & ~(celloutsig_0_12z);
  assign celloutsig_0_4z = celloutsig_0_2z & ~(in_data[49]);
  assign celloutsig_0_43z = celloutsig_0_21z[6] & ~(celloutsig_0_4z);
  assign celloutsig_0_46z = celloutsig_0_15z[18] & ~(celloutsig_0_18z);
  assign celloutsig_0_5z = celloutsig_0_2z & ~(in_data[27]);
  assign celloutsig_0_52z = celloutsig_0_5z & ~(celloutsig_0_14z);
  assign celloutsig_1_1z = celloutsig_1_0z[2] & ~(in_data[123]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_3z[3] & ~(celloutsig_1_2z);
  assign celloutsig_1_9z = in_data[157] & ~(in_data[148]);
  assign celloutsig_1_18z = celloutsig_1_9z & ~(celloutsig_1_11z[3]);
  assign celloutsig_0_12z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_14z = celloutsig_0_8z[3] & ~(celloutsig_0_5z);
  assign celloutsig_0_18z = celloutsig_0_8z[10] & ~(celloutsig_0_4z);
  assign celloutsig_0_19z = celloutsig_0_18z & ~(celloutsig_0_14z);
  assign celloutsig_0_20z = celloutsig_0_8z[5] & ~(celloutsig_0_12z);
  assign celloutsig_0_2z = in_data[66] & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_24z = _00_[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_25z = celloutsig_0_6z[11] & ~(celloutsig_0_22z[2]);
  assign celloutsig_0_29z = celloutsig_0_1z[0] & ~(celloutsig_0_25z);
  assign celloutsig_0_31z = celloutsig_0_18z & ~(_00_[3]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_17z = 9'h000;
    else if (!clkin_data[96]) celloutsig_0_17z = { celloutsig_0_9z[4:3], celloutsig_0_3z, celloutsig_0_14z };
  assign _01_[10:3] = { celloutsig_0_39z[13:7], celloutsig_0_46z };
  assign _02_[7:2] = _00_;
  assign { _03_[16:12], _03_[9:1] } = { celloutsig_0_10z[13:10], celloutsig_0_24z, _02_[8], _00_, _02_[1:0] };
  assign { out_data[128], out_data[99:96], out_data[57:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
