<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v</a>
defines: 
time_elapsed: 0.816s
ram usage: 31456 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbn_hjy4r/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:103
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:104, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:105
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:106
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:107
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:108
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:109, file:<a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:40
    |vpiStmt:
    \_begin: , id:41, line:18
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:46, line:19
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:42, line:19
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:44, line:19
          |vpiOperand:
          \_ref_obj: (rl), id:43, line:19
            |vpiName:rl
            |vpiFullName:work@top.rl
          |vpiOperand:
          \_ref_obj: (rv), id:45, line:19
            |vpiName:rv
            |vpiFullName:work@top.rv
      |vpiStmt:
      \_assignment: , id:51, line:20
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:47, line:20
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:49, line:20
          |vpiOperand:
          \_ref_obj: (lv), id:48, line:20
            |vpiName:lv
            |vpiFullName:work@top.lv
          |vpiOperand:
          \_ref_obj: (rl), id:50, line:20
            |vpiName:rl
            |vpiFullName:work@top.rl
      |vpiStmt:
      \_assignment: , id:56, line:21
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:52, line:21
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:54, line:21
          |vpiOperand:
          \_ref_obj: (rl), id:53, line:21
            |vpiName:rl
            |vpiFullName:work@top.rl
          |vpiOperand:
          \_ref_obj: (rv), id:55, line:21
            |vpiName:rv
            |vpiFullName:work@top.rv
      |vpiStmt:
      \_assignment: , id:61, line:22
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:57, line:22
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:59, line:22
          |vpiOperand:
          \_ref_obj: (lv), id:58, line:22
            |vpiName:lv
            |vpiFullName:work@top.lv
          |vpiOperand:
          \_ref_obj: (rl), id:60, line:22
            |vpiName:rl
            |vpiFullName:work@top.rl
      |vpiStmt:
      \_assignment: , id:66, line:23
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:62, line:23
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:64, line:23
          |vpiOperand:
          \_ref_obj: (st), id:63, line:23
            |vpiName:st
            |vpiFullName:work@top.st
          |vpiOperand:
          \_ref_obj: (rv), id:65, line:23
            |vpiName:rv
            |vpiFullName:work@top.rv
      |vpiStmt:
      \_assignment: , id:71, line:24
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:67, line:24
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:69, line:24
          |vpiOperand:
          \_ref_obj: (lv), id:68, line:24
            |vpiName:lv
            |vpiFullName:work@top.lv
          |vpiOperand:
          \_ref_obj: (st), id:70, line:24
            |vpiName:st
            |vpiFullName:work@top.st
      |vpiStmt:
      \_assignment: , id:76, line:25
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:72, line:25
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:74, line:25
          |vpiOperand:
          \_ref_obj: (st), id:73, line:25
            |vpiName:st
            |vpiFullName:work@top.st
          |vpiOperand:
          \_ref_obj: (rv), id:75, line:25
            |vpiName:rv
            |vpiFullName:work@top.rv
      |vpiStmt:
      \_assignment: , id:81, line:26
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (res), id:77, line:26
          |vpiName:res
          |vpiFullName:work@top.res
        |vpiRhs:
        \_operation: , id:79, line:26
          |vpiOperand:
          \_ref_obj: (lv), id:78, line:26
            |vpiName:lv
            |vpiFullName:work@top.lv
          |vpiOperand:
          \_ref_obj: (st), id:80, line:26
            |vpiName:st
            |vpiFullName:work@top.st
      |vpiStmt:
      \_sys_func_call: ($display), id:82, line:27
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:83, line:27
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;FAILED&#34;
  |vpiContAssign:
  \_cont_assign: , id:4, line:9
    |vpiRhs:
    \_operation: , id:2, line:9
      |vpiOperand:
      \_ref_obj: (rl), id:1, line:9
        |vpiName:rl
        |vpiFullName:work@top.rl
      |vpiOperand:
      \_ref_obj: (rv), id:3, line:9
        |vpiName:rv
        |vpiFullName:work@top.rv
    |vpiLhs:
    \_ref_obj: (r1), id:0, line:9
      |vpiName:r1
      |vpiFullName:work@top.r1
      |vpiActual:
      \_logic_net: (r1), id:115, line:7
        |vpiName:r1
        |vpiFullName:work@top.r1
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:9, line:10
    |vpiRhs:
    \_operation: , id:7, line:10
      |vpiOperand:
      \_ref_obj: (lv), id:6, line:10
        |vpiName:lv
        |vpiFullName:work@top.lv
      |vpiOperand:
      \_ref_obj: (rl), id:8, line:10
        |vpiName:rl
        |vpiFullName:work@top.rl
    |vpiLhs:
    \_ref_obj: (r2), id:5, line:10
      |vpiName:r2
      |vpiFullName:work@top.r2
      |vpiActual:
      \_logic_net: (r2), id:116, line:7
        |vpiName:r2
        |vpiFullName:work@top.r2
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:14, line:11
    |vpiRhs:
    \_operation: , id:12, line:11
      |vpiOperand:
      \_ref_obj: (rl), id:11, line:11
        |vpiName:rl
        |vpiFullName:work@top.rl
      |vpiOperand:
      \_ref_obj: (rv), id:13, line:11
        |vpiName:rv
        |vpiFullName:work@top.rv
    |vpiLhs:
    \_ref_obj: (r3), id:10, line:11
      |vpiName:r3
      |vpiFullName:work@top.r3
      |vpiActual:
      \_logic_net: (r3), id:117, line:7
        |vpiName:r3
        |vpiFullName:work@top.r3
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:19, line:12
    |vpiRhs:
    \_operation: , id:17, line:12
      |vpiOperand:
      \_ref_obj: (lv), id:16, line:12
        |vpiName:lv
        |vpiFullName:work@top.lv
      |vpiOperand:
      \_ref_obj: (rl), id:18, line:12
        |vpiName:rl
        |vpiFullName:work@top.rl
    |vpiLhs:
    \_ref_obj: (r4), id:15, line:12
      |vpiName:r4
      |vpiFullName:work@top.r4
      |vpiActual:
      \_logic_net: (r4), id:118, line:7
        |vpiName:r4
        |vpiFullName:work@top.r4
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:24, line:13
    |vpiRhs:
    \_operation: , id:22, line:13
      |vpiOperand:
      \_ref_obj: (st), id:21, line:13
        |vpiName:st
        |vpiFullName:work@top.st
      |vpiOperand:
      \_ref_obj: (rv), id:23, line:13
        |vpiName:rv
        |vpiFullName:work@top.rv
    |vpiLhs:
    \_ref_obj: (r1), id:20, line:13
      |vpiName:r1
      |vpiFullName:work@top.r1
      |vpiActual:
      \_logic_net: (r1), id:115, line:7
  |vpiContAssign:
  \_cont_assign: , id:29, line:14
    |vpiRhs:
    \_operation: , id:27, line:14
      |vpiOperand:
      \_ref_obj: (lv), id:26, line:14
        |vpiName:lv
        |vpiFullName:work@top.lv
      |vpiOperand:
      \_ref_obj: (st), id:28, line:14
        |vpiName:st
        |vpiFullName:work@top.st
    |vpiLhs:
    \_ref_obj: (r2), id:25, line:14
      |vpiName:r2
      |vpiFullName:work@top.r2
      |vpiActual:
      \_logic_net: (r2), id:116, line:7
  |vpiContAssign:
  \_cont_assign: , id:34, line:15
    |vpiRhs:
    \_operation: , id:32, line:15
      |vpiOperand:
      \_ref_obj: (st), id:31, line:15
        |vpiName:st
        |vpiFullName:work@top.st
      |vpiOperand:
      \_ref_obj: (rv), id:33, line:15
        |vpiName:rv
        |vpiFullName:work@top.rv
    |vpiLhs:
    \_ref_obj: (r3), id:30, line:15
      |vpiName:r3
      |vpiFullName:work@top.r3
      |vpiActual:
      \_logic_net: (r3), id:117, line:7
  |vpiContAssign:
  \_cont_assign: , id:39, line:16
    |vpiRhs:
    \_operation: , id:37, line:16
      |vpiOperand:
      \_ref_obj: (lv), id:36, line:16
        |vpiName:lv
        |vpiFullName:work@top.lv
      |vpiOperand:
      \_ref_obj: (st), id:38, line:16
        |vpiName:st
        |vpiFullName:work@top.st
    |vpiLhs:
    \_ref_obj: (r4), id:35, line:16
      |vpiName:r4
      |vpiFullName:work@top.r4
      |vpiActual:
      \_logic_net: (r4), id:118, line:7
  |vpiNet:
  \_logic_net: (lv), id:110, line:2
    |vpiName:lv
    |vpiFullName:work@top.lv
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rv), id:111, line:2
    |vpiName:rv
    |vpiFullName:work@top.rv
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rl), id:112, line:3
    |vpiName:rl
    |vpiFullName:work@top.rl
  |vpiNet:
  \_logic_net: (res), id:113, line:4
    |vpiName:res
    |vpiFullName:work@top.res
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (st), id:114, line:5
    |vpiName:st
    |vpiFullName:work@top.st
  |vpiNet:
  \_logic_net: (r1), id:115, line:7
  |vpiNet:
  \_logic_net: (r2), id:116, line:7
  |vpiNet:
  \_logic_net: (r3), id:117, line:7
  |vpiNet:
  \_logic_net: (r4), id:118, line:7
  |vpiNet:
  \_logic_net: (r5), id:119, line:7
    |vpiName:r5
    |vpiFullName:work@top.r5
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r6), id:120, line:7
    |vpiName:r6
    |vpiFullName:work@top.r6
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r7), id:121, line:7
    |vpiName:r7
    |vpiFullName:work@top.r7
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r8), id:122, line:7
    |vpiName:r8
    |vpiFullName:work@top.r8
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:123, file:<a href="../../../../third_party/tests/ivtest/ivltests/wild_cmp_err2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wild_cmp_err2.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (lv), id:87, line:2, parent:work@top
    |vpiName:lv
    |vpiFullName:work@top.lv
    |vpiNetType:48
    |vpiRange:
    \_range: , id:86
      |vpiLeftRange:
      \_constant: , id:84
        |INT:1
      |vpiRightRange:
      \_constant: , id:85
        |INT:0
  |vpiNet:
  \_logic_net: (rv), id:91, line:2, parent:work@top
    |vpiName:rv
    |vpiFullName:work@top.rv
    |vpiNetType:48
    |vpiRange:
    \_range: , id:90
      |vpiLeftRange:
      \_constant: , id:88
        |INT:1
      |vpiRightRange:
      \_constant: , id:89
        |INT:0
  |vpiNet:
  \_logic_net: (rl), id:92, line:3, parent:work@top
    |vpiName:rl
    |vpiFullName:work@top.rl
  |vpiNet:
  \_logic_net: (res), id:93, line:4, parent:work@top
    |vpiName:res
    |vpiFullName:work@top.res
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (st), id:94, line:5, parent:work@top
    |vpiName:st
    |vpiFullName:work@top.st
  |vpiNet:
  \_logic_net: (r1), id:95, line:7, parent:work@top
    |vpiName:r1
    |vpiFullName:work@top.r1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r2), id:96, line:7, parent:work@top
    |vpiName:r2
    |vpiFullName:work@top.r2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r3), id:97, line:7, parent:work@top
    |vpiName:r3
    |vpiFullName:work@top.r3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r4), id:98, line:7, parent:work@top
    |vpiName:r4
    |vpiFullName:work@top.r4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r5), id:99, line:7, parent:work@top
    |vpiName:r5
    |vpiFullName:work@top.r5
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r6), id:100, line:7, parent:work@top
    |vpiName:r6
    |vpiFullName:work@top.r6
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r7), id:101, line:7, parent:work@top
    |vpiName:r7
    |vpiFullName:work@top.r7
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (r8), id:102, line:7, parent:work@top
    |vpiName:r8
    |vpiFullName:work@top.r8
    |vpiNetType:1

Object: work_top of type 32 @ 1
Object:  of type 8 @ 9
Object:  of type 39 @ 9
%Error: 	! Encountered unhandled operation: 0
Object: r1 of type 608 @ 9
Object:  of type 8 @ 10
Object:  of type 39 @ 10
Object: r2 of type 608 @ 10
Object:  of type 8 @ 11
Object:  of type 39 @ 11
Object: r3 of type 608 @ 11
Object:  of type 8 @ 12
Object:  of type 39 @ 12
Object: r4 of type 608 @ 12
Object:  of type 8 @ 13
Object:  of type 39 @ 13
Object: r1 of type 608 @ 13
Object:  of type 8 @ 14
Object:  of type 39 @ 14
Object: r2 of type 608 @ 14
Object:  of type 8 @ 15
Object:  of type 39 @ 15
Object: r3 of type 608 @ 15
Object:  of type 8 @ 16
Object:  of type 39 @ 16
Object: r4 of type 608 @ 16
Object:  of type 24 @ 0
Object: work_top of type 4 @ 18
Object:  of type 3 @ 19
Object:  of type 39 @ 19
Object: res of type 608 @ 19
Object:  of type 3 @ 20
Object:  of type 39 @ 20
Object: res of type 608 @ 20
Object:  of type 3 @ 21
Object:  of type 39 @ 21
Object: res of type 608 @ 21
Object:  of type 3 @ 22
Object:  of type 39 @ 22
Object: res of type 608 @ 22
Object:  of type 3 @ 23
Object:  of type 39 @ 23
Object: res of type 608 @ 23
Object:  of type 3 @ 24
Object:  of type 39 @ 24
Object: res of type 608 @ 24
Object:  of type 3 @ 25
Object:  of type 39 @ 25
Object: res of type 608 @ 25
Object:  of type 3 @ 26
Object:  of type 39 @ 26
Object: res of type 608 @ 26
Object: $display of type 56 @ 27
Object:  of type 7 @ 27
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: lv of type 36 @ 2
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: rv of type 36 @ 2
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: rl of type 36 @ 3
%Error: 	! Unhandled net type: 0
Object: res of type 36 @ 4
Object: st of type 36 @ 5
Object: r1 of type 36 @ 7
Object: r2 of type 36 @ 7
Object: r3 of type 36 @ 7
Object: r4 of type 36 @ 7
Object: r5 of type 36 @ 7
Object: r6 of type 36 @ 7
Object: r7 of type 36 @ 7
Object: r8 of type 36 @ 7
%Error: Exiting due to 3 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>