// Seed: 4199596130
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor void id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    output wire id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri0 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 void id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_7,
    input uwire id_5
);
  assign id_7 = id_5;
  integer id_8 (id_5), id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_1,
      id_0,
      id_5,
      id_7,
      id_7,
      id_1,
      id_3,
      id_2,
      id_7,
      id_7,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.type_20 = 0;
endmodule
