
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 342.605 ; gain = 102.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_25m' [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/realtime/clk_25m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_25m' (1#1) [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/realtime/clk_25m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'check' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/check.v:2]
INFO: [Synth 8-256] done synthesizing module 'check' (2#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/check.v:2]
INFO: [Synth 8-638] synthesizing module 'music_led_top' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music_led_top.v:2]
INFO: [Synth 8-638] synthesizing module 'led_music_control' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/led_music_ctrl.v:2]
INFO: [Synth 8-256] done synthesizing module 'led_music_control' (3#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/led_music_ctrl.v:2]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-638] synthesizing module 'flash_led' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/flash_led.v:2]
INFO: [Synth 8-256] done synthesizing module 'flash_led' (5#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/flash_led.v:2]
INFO: [Synth 8-638] synthesizing module 'Music' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:3]
	Parameter do_low bound to: 191110 - type: integer 
	Parameter re_low bound to: 170259 - type: integer 
	Parameter me_low bound to: 151685 - type: integer 
	Parameter fa_low bound to: 143172 - type: integer 
	Parameter so_low bound to: 127554 - type: integer 
	Parameter la_low bound to: 113636 - type: integer 
	Parameter si_low bound to: 101239 - type: integer 
	Parameter do bound to: 93941 - type: integer 
	Parameter re bound to: 85136 - type: integer 
	Parameter me bound to: 75838 - type: integer 
	Parameter fa bound to: 71582 - type: integer 
	Parameter so bound to: 63776 - type: integer 
	Parameter la bound to: 56818 - type: integer 
	Parameter si bound to: 50618 - type: integer 
	Parameter do_high bound to: 47778 - type: integer 
	Parameter re_high bound to: 42567 - type: integer 
	Parameter me_high bound to: 37921 - type: integer 
	Parameter fa_high bound to: 36498 - type: integer 
	Parameter so_high bound to: 31888 - type: integer 
	Parameter la_high bound to: 28409 - type: integer 
	Parameter si_high bound to: 25309 - type: integer 
	Parameter beat bound to: 20000000 - type: integer 
	Parameter gap bound to: 5000000 - type: integer 
	Parameter index_period bound to: 25000000 - type: integer 
	Parameter silence bound to: 1650065408 - type: integer 
	Parameter Star bound to: 420'b000000100000000010010000001001000000101000000010100000001011000000101100000011000000001101000000110100000011000000001100000000100000000010000000001001000000101000000010100000001011000000101100000011000000001100000000100100000010100000001010000000101100000010110000001100000000110000000010000000001001000000100100000010100000001010000000101100000010110000001100000000110100000011010000001100000000110000000010000000001000 
	Parameter Noise bound to: 210'b010000100101001010100101001011010110110001101011010110001100010000100001001010100101001011010110110001100010010101001010010110101101100011000100001001010010101001010010110101101100011010110101100011000100001000 
	Parameter MerryChristmas bound to: 335'b01111011110111101110100000110101100011001001101111100001000110000000000110001100011010111001111011100000001110011110111101111011000000001111011110111010000011010110001100000000110101111100001000110010100011000100000011000110000000011000111001111100001000110000100000000001101000000000001101011010111001111100000111101111000000110001100 
	Parameter ST_length bound to: 84 - type: integer 
	Parameter NO_length bound to: 42 - type: integer 
	Parameter MC_length bound to: 67 - type: integer 
WARNING: [Synth 8-151] case item 32'b01100010010110100000000000000000 is unreachable [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:149]
INFO: [Synth 8-256] done synthesizing module 'Music' (6#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:3]
INFO: [Synth 8-256] done synthesizing module 'music_led_top' (7#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music_led_top.v:2]
INFO: [Synth 8-638] synthesizing module 'second_counter' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:22]
	Parameter SEG_NUM0 bound to: 8'b11000000 
	Parameter SEG_NUM1 bound to: 8'b11111001 
	Parameter SEG_NUM2 bound to: 8'b10100100 
	Parameter SEG_NUM3 bound to: 8'b10110000 
	Parameter SEG_NUM4 bound to: 8'b10011001 
	Parameter SEG_NUM5 bound to: 8'b10010010 
	Parameter SEG_NUM6 bound to: 8'b10000010 
	Parameter SEG_NUM7 bound to: 8'b11111000 
	Parameter SEG_NUM8 bound to: 8'b10000000 
	Parameter SEG_NUM9 bound to: 8'b10010000 
	Parameter DUAN_3 bound to: 4'b0111 
	Parameter DUAN_2 bound to: 4'b1011 
	Parameter DUAN_1 bound to: 4'b1101 
	Parameter DUAN_0 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:246]
INFO: [Synth 8-256] done synthesizing module 'second_counter' (8#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:22]
INFO: [Synth 8-638] synthesizing module 'async_receiver' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:74]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:184]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 16 - type: integer 
	Parameter ShiftLimiter bound to: 5 - type: integer 
	Parameter Inc bound to: 2416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen' (9#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:184]
INFO: [Synth 8-256] done synthesizing module 'async_receiver' (10#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:74]
WARNING: [Synth 8-350] instance 'rx_inst' of module 'async_receiver' requires 6 connections, but only 5 given [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/top.v:118]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/vga.v:3]
	Parameter C_H_SYNC_PULSE bound to: 10'b0001100000 
	Parameter C_H_BACK_PORCH bound to: 10'b0000110000 
	Parameter C_H_ACTIVE_TIME bound to: 10'b1010000000 
	Parameter C_H_FRONT_PORCH bound to: 10'b0000010000 
	Parameter C_H_LINE_PERIOD bound to: 10'b1100100000 
	Parameter C_V_SYNC_PULSE bound to: 10'b0000000010 
	Parameter C_V_BACK_PORCH bound to: 10'b0000100001 
	Parameter C_V_ACTIVE_TIME bound to: 10'b0111100000 
	Parameter C_V_FRONT_PORCH bound to: 10'b0000001010 
	Parameter C_V_FRAME_PERIOD bound to: 10'b1000001101 
INFO: [Synth 8-256] done synthesizing module 'vga' (11#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'anti_shake_single' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:23]
INFO: [Synth 8-256] done synthesizing module 'anti_shake_single' (12#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:23]
INFO: [Synth 8-638] synthesizing module 'pixel_ctrl' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/pixel_ctrl.v:3]
	Parameter C_PIC_WIDTH bound to: 10'b0111100000 
	Parameter C_PIC_HEIGHT bound to: 10'b0111100000 
	Parameter C_PIC_WIDTH_HALF bound to: 10'b0011110000 
	Parameter C_PIC_HEIGHT_HALF bound to: 10'b0011110000 
	Parameter C_PIC_WIDTH_1_3 bound to: 10'b0010100000 
	Parameter C_PIC_WIDTH_2_3 bound to: 10'b0101000000 
	Parameter C_PIC_HEIGHT_1_3 bound to: 10'b0010100000 
	Parameter C_PIC_HEIGHT_2_3 bound to: 10'b0101000000 
INFO: [Synth 8-638] synthesizing module 'pixel_transformer' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/pixel_transformer.v:3]
	Parameter C_PIC_WIDTH bound to: 10'b0111100000 
	Parameter C_PIC_HEIGHT bound to: 10'b0111100000 
	Parameter C_PIC_WIDTH_HALF bound to: 10'b0011110000 
	Parameter C_PIC_HEIGHT_HALF bound to: 10'b0011110000 
	Parameter C_PIC_WIDTH_1_3 bound to: 10'b0010100000 
	Parameter C_PIC_WIDTH_2_3 bound to: 10'b0101000000 
	Parameter C_PIC_HEIGHT_1_3 bound to: 10'b0010100000 
	Parameter C_PIC_HEIGHT_2_3 bound to: 10'b0101000000 
INFO: [Synth 8-256] done synthesizing module 'pixel_transformer' (13#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/pixel_transformer.v:3]
INFO: [Synth 8-256] done synthesizing module 'pixel_ctrl' (14#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/pixel_ctrl.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:1]
INFO: [Synth 8-638] synthesizing module 'random_move' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/random_move.v:1]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/LFSR.v:18]
	Parameter NUM_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LFSR' (15#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/LFSR.v:18]
WARNING: [Synth 8-350] instance 'lfsr_inst' of module 'LFSR' requires 6 connections, but only 5 given [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/random_move.v:15]
INFO: [Synth 8-256] done synthesizing module 'random_move' (16#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/random_move.v:1]
INFO: [Synth 8-638] synthesizing module 'rand_pos' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/rand_pos.v:1]
	Parameter C_NUM_BITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LFSR__parameterized0' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/LFSR.v:18]
	Parameter NUM_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LFSR__parameterized0' (16#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/LFSR.v:18]
WARNING: [Synth 8-350] instance 'lfsr_inst' of module 'LFSR' requires 6 connections, but only 5 given [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/rand_pos.v:13]
INFO: [Synth 8-638] synthesizing module 'permutation' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:14]
INFO: [Synth 8-256] done synthesizing module 'permutation' (17#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:1]
WARNING: [Synth 8-350] instance 'perm_inst2' of module 'permutation' requires 6 connections, but only 5 given [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/rand_pos.v:23]
INFO: [Synth 8-256] done synthesizing module 'rand_pos' (18#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/rand_pos.v:1]
WARNING: [Synth 8-5788] Register O_pos_d_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
WARNING: [Synth 8-5788] Register O_pos_e_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
WARNING: [Synth 8-5788] Register O_pos_f_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
WARNING: [Synth 8-5788] Register O_pos_g_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
WARNING: [Synth 8-5788] Register O_pos_h_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
WARNING: [Synth 8-5788] Register O_pos_i_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:39]
INFO: [Synth 8-256] done synthesizing module 'game_control' (19#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/game_control.v:1]
INFO: [Synth 8-638] synthesizing module 'img_mem_ctrl' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/img_mem_ctrl.v:1]
	Parameter C_PIC_WIDTH bound to: 480 - type: integer 
	Parameter C_PIC_HEIGHT bound to: 480 - type: integer 
	Parameter C_PIC_DEPTH bound to: 230400 - type: integer 
INFO: [Synth 8-638] synthesizing module 'img_mem' [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/realtime/img_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'img_mem' (20#1) [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/realtime/img_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'img_mem_ctrl' (21#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/img_mem_ctrl.v:1]
WARNING: [Synth 8-3848] Net O_uart_tx in module/entity top does not have driver. [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/top.v:7]
WARNING: [Synth 8-3848] Net O_seg_en_step in module/entity top does not have driver. [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-256] done synthesizing module 'top' (22#1) [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design check has unconnected port IA[3]
WARNING: [Synth 8-3331] design check has unconnected port IA[2]
WARNING: [Synth 8-3331] design check has unconnected port IB[3]
WARNING: [Synth 8-3331] design check has unconnected port IB[2]
WARNING: [Synth 8-3331] design check has unconnected port IC[3]
WARNING: [Synth 8-3331] design check has unconnected port IC[2]
WARNING: [Synth 8-3331] design check has unconnected port ID[3]
WARNING: [Synth 8-3331] design check has unconnected port ID[2]
WARNING: [Synth 8-3331] design top has unconnected port O_uart_tx
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[3]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[2]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[1]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[0]
WARNING: [Synth 8-3331] design top has unconnected port I_unsolvable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 401.234 ; gain = 161.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 401.234 ; gain = 161.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp2/clk_25m_in_context.xdc] for cell 'clk_25m'
Finished Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp2/clk_25m_in_context.xdc] for cell 'clk_25m'
Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp3/img_mem_in_context.xdc] for cell 'imc_inst/img_mem'
Finished Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp3/img_mem_in_context.xdc] for cell 'imc_inst/img_mem'
Parsing XDC File [C:/Users/Arv/puzzle/puzzle.srcs/constrs_1/new/puzzle.xdc]
Finished Parsing XDC File [C:/Users/Arv/puzzle/puzzle.srcs/constrs_1/new/puzzle.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Arv/puzzle/puzzle.srcs/constrs_1/new/puzzle.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Arv/puzzle/puzzle.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 767.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 767.754 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 767.754 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for I_clk_100M. (constraint file  C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp2/clk_25m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for I_clk_100M. (constraint file  C:/Users/Arv/puzzle/puzzle.runs/synth_1/.Xil/Vivado-2412-DESKTOP-VV69JL5/dcp2/clk_25m_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_25m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imc_inst/img_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 767.754 ; gain = 527.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O_hasSolution" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_bps" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_second" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "O_led" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element frequency_count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:91]
INFO: [Synth 8-5545] ROM "fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cen" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ms10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:74]
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:169]
INFO: [Synth 8-5546] ROM "R_v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:43]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/pixel_transformer.v:53]
INFO: [Synth 8-5546] ROM "cnt2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_moving" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O_pos_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'async_receiver'
WARNING: [Synth 8-327] inferring latch for variable 'O_pos_a_reg' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'O_pos_b_reg' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'O_pos_c_reg' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'O_pos_d_reg' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/permutation.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 767.754 ; gain = 527.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register melody_reg [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:82]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 15    
	   3 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             2001 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input    414 Bit        Muxes := 1     
	   4 Input    414 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 65    
	   2 Input      8 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 49    
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 177   
	   4 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register melody_reg [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:82]
Hierarchical RTL Component report 
Module check 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module led_music_control 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module flash_led 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	             2001 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    414 Bit        Muxes := 1     
	   4 Input    414 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module second_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module anti_shake_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pixel_transformer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
Module pixel_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module random_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module LFSR__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module permutation 
Detailed RTL Component Info : 
+---Muxes : 
	  25 Input      1 Bit        Muxes := 1     
Module game_control 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 135   
Module img_mem_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'index_reg[31:0]' into 'index_reg[31:0]' [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:71]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:71]
INFO: [Synth 8-5546] ROM "O_led" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element frequency_count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/music.v:91]
INFO: [Synth 8-5546] ROM "counter/cnt_second" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter/clk_bps" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/second_counter.v:74]
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/async.v:169]
INFO: [Synth 8-5546] ROM "R_v_cnt" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP O_read_addr, operation Mode is: C+A*(B:0x1e0).
DSP Report: operator O_read_addr is absorbed into DSP O_read_addr.
DSP Report: operator O_read_addr0 is absorbed into DSP O_read_addr.
INFO: [Synth 8-5546] ROM "check_inst/O_hasSolution" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ass_left/t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ass_right/t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ass_up/t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ass_down/t2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ass_left/count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:43]
WARNING: [Synth 8-6014] Unused sequential element ass_right/count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:43]
WARNING: [Synth 8-6014] Unused sequential element ass_up/count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:43]
WARNING: [Synth 8-6014] Unused sequential element ass_down/count_reg was removed.  [C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/anti_shake_single.v:43]
WARNING: [Synth 8-3331] design top has unconnected port O_uart_tx
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[3]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[2]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[1]
WARNING: [Synth 8-3331] design top has unconnected port O_seg_en_step[0]
WARNING: [Synth 8-3331] design top has unconnected port I_unsolvable
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[30]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[31]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[29]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[28]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[27]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[26]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[25]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[24]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[23]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[22]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[21]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[20]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[19]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[18]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[17]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[16]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[15]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[14]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[13]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[12]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[11]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[10]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[9]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[8]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[7]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[6]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[5]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[4]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[3]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3886] merging instance 'step_cnt_inst/fsm_reg[2]' (FDCE) to 'step_cnt_inst/fsm_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\step_cnt_inst/fsm_reg[1] )
INFO: [Synth 8-3886] merging instance 'ml_top_inst/l/mode_reg[3]' (FDCE) to 'ml_top_inst/l/mode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ml_top_inst/l/mode_reg[2] )
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[384]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[320]' (FDE) to 'ml_top_inst/m/melody_reg[42]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[352]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[288]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[368]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[304]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[336]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[400]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[272]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[376]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[312]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[344]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[408]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[280]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[360]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[296]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[328]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[392]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[264]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[380]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[316]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[348]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[412]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[284]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[364]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[300]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[332]' (FDE) to 'ml_top_inst/m/melody_reg[42]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[396]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[268]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[372]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[308]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[340]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[404]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[276]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[356]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[292]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[324]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[388]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[260]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[382]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[318]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[350]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[286]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[366]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[302]' (FDE) to 'ml_top_inst/m/melody_reg[42]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[334]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[398]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[270]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[374]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[310]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[342]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[406]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[278]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[358]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[294]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[326]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[390]' (FDE) to 'ml_top_inst/m/melody_reg[50]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[262]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[378]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[314]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[346]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[410]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[282]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[362]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[298]' (FDE) to 'ml_top_inst/m/melody_reg[7]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[330]' (FDE) to 'ml_top_inst/m/melody_reg[42]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[394]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[266]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_top_inst/m/melody_reg[370]' (FDE) to 'ml_top_inst/m/melody_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ml_top_inst/m /\melody_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ml_top_inst/m /\last_mode_reg[2] )
WARNING: [Synth 8-3332] Sequential element (last_mode_reg[2]) is unused and will be removed from module Music.
WARNING: [Synth 8-3332] Sequential element (ml_top_inst/l/mode_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (step_cnt_inst/fsm_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (step_cnt_inst/count_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rx_inst/tickgen/Acc_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rx_inst/tickgen/Acc_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rx_inst/tickgen/Acc_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rx_inst/RxD_endofpacket_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/O_moving_reg) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\step_cnt_inst/num_reg[7] )
WARNING: [Synth 8-3332] Sequential element (step_cnt_inst/num_reg[7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 767.754 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+----------------------------------+---------------+----------------+
|Module Name  | RTL Object                       | Depth x Width | Implemented As | 
+-------------+----------------------------------+---------------+----------------+
|Music        | freq                             | 32x30         | LUT            | 
|permutation  | O_pos_a                          | 32x2          | LUT            | 
|permutation  | O_pos_b                          | 32x2          | LUT            | 
|permutation  | O_pos_c                          | 32x2          | LUT            | 
|permutation  | O_pos_d                          | 32x2          | LUT            | 
|Music        | freq                             | 32x30         | LUT            | 
|game_control | rand_pos_inst/perm_inst2/O_pos_a | 32x2          | LUT            | 
|game_control | rand_pos_inst/perm_inst2/O_pos_b | 32x2          | LUT            | 
|game_control | rand_pos_inst/perm_inst2/O_pos_c | 32x2          | LUT            | 
|game_control | rand_pos_inst/perm_inst2/O_pos_d | 32x2          | LUT            | 
|game_control | perm_inst/O_pos_a                | 32x2          | LUT            | 
|game_control | perm_inst/O_pos_b                | 32x2          | LUT            | 
|game_control | perm_inst/O_pos_c                | 32x2          | LUT            | 
|game_control | perm_inst/O_pos_d                | 32x2          | LUT            | 
+-------------+----------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pixel_ctrl  | C+A*(B:0x1e0) | 10     | 9      | 10     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_25m/clk_out1' to pin 'clk_25m/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 825.789 ; gain = 585.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 874.406 ; gain = 634.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_a_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_a_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_b_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_b_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_c_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_c_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_d_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (gamectrl_inst/rand_pos_inst/perm_inst2/O_pos_d_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[32] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_25m       |         1|
|2     |img_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_25m |     1|
|2     |img_mem |     1|
|3     |CARRY4  |   114|
|4     |DSP48E1 |     1|
|5     |LUT1    |    27|
|6     |LUT2    |   187|
|7     |LUT3    |   259|
|8     |LUT4    |   146|
|9     |LUT5    |   244|
|10    |LUT6    |   408|
|11    |MUXF7   |    21|
|12    |MUXF8   |     4|
|13    |SRL16E  |     1|
|14    |SRLC32E |     1|
|15    |FDCE    |   283|
|16    |FDPE    |    16|
|17    |FDRE    |   244|
|18    |LD      |     8|
|19    |LDC     |     2|
|20    |IBUF    |    17|
|21    |OBUF    |    45|
|22    |OBUFT   |     5|
+------+--------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |  2042|
|2     |  ass_down        |anti_shake_single    |    65|
|3     |  ass_left        |anti_shake_single_0  |    59|
|4     |  ass_right       |anti_shake_single_1  |    61|
|5     |  ass_up          |anti_shake_single_2  |    61|
|6     |  check_inst      |check                |     1|
|7     |  gamectrl_inst   |game_control         |   374|
|8     |    perm_inst     |permutation          |    29|
|9     |    rand_mv_inst  |random_move          |   104|
|10    |      lfsr_inst   |LFSR                 |    11|
|11    |    rand_pos_inst |rand_pos             |    14|
|12    |      lfsr_inst   |LFSR__parameterized0 |    14|
|13    |  imc_inst        |img_mem_ctrl         |    61|
|14    |  ml_top_inst     |music_led_top        |   759|
|15    |    counter       |counter              |    73|
|16    |    f             |flash_led            |    20|
|17    |    l             |led_music_control    |    26|
|18    |    m             |Music                |   639|
|19    |  pctrl_inst      |pixel_ctrl           |    18|
|20    |    ptran_inst    |pixel_transformer    |    14|
|21    |  rx_inst         |async_receiver       |    74|
|22    |    tickgen       |BaudTickGen          |    34|
|23    |  step_cnt_inst   |second_counter       |   183|
|24    |  vga_inst        |vga                  |   258|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 899.145 ; gain = 292.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 899.145 ; gain = 659.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 899.145 ; gain = 668.719
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arv/puzzle/puzzle.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 899.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 23 11:22:59 2021...
