v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 40100 50300 1 0 0 vcc-1.sym
N 40600 50100 40300 50100 4
N 40300 50100 40300 50300 4
C 42600 47800 1 0 0 rpack5-2.sym
{
T 42695 51300 5 10 0 0 0 0 1
device=rpack5-2
T 43495 50300 5 10 1 1 0 0 1
refdes=RP201
T 42695 50900 5 10 0 0 0 0 1
footprint=SIP10
}
N 42000 50100 42600 50100 4
N 42000 49700 42000 49800 4
N 42000 49800 42600 49800 4
N 42600 49500 42000 49500 4
N 42000 49500 42000 49300 4
N 42000 48900 42000 49200 4
N 42000 49200 42600 49200 4
N 42100 48200 42100 48900 4
N 42100 48900 42600 48900 4
C 43400 48000 1 0 0 resistor-1.sym
{
T 43700 48400 5 10 0 0 0 0 1
device=RESISTOR
T 43600 48200 5 10 1 1 0 0 1
refdes=R201
T 43400 48000 5 10 0 1 0 0 1
footprint=R025
}
C 43400 47600 1 0 0 resistor-1.sym
{
T 43700 48000 5 10 0 0 0 0 1
device=RESISTOR
T 43600 47800 5 10 1 1 0 0 1
refdes=R202
T 43400 47600 5 10 0 1 0 0 1
footprint=R025
}
C 43400 47200 1 0 0 resistor-1.sym
{
T 43700 47600 5 10 0 0 0 0 1
device=RESISTOR
T 43600 47400 5 10 1 1 0 0 1
refdes=R203
T 43400 47200 5 10 0 1 0 0 1
footprint=R025
}
N 40600 48500 40600 48200 4
N 40600 48200 42100 48200 4
N 43400 48100 40500 48100 4
N 40500 48100 40500 48900 4
N 40500 48900 40600 48900 4
N 40600 49300 40400 49300 4
N 40400 49300 40400 47700 4
N 40400 47700 43400 47700 4
N 43400 47300 40300 47300 4
N 40300 47300 40300 49700 4
N 40300 49700 40600 49700 4
U 44500 50800 44500 47500 10 0
C 44300 50100 1 0 0 busripper-1.sym
{
T 44300 50500 5 8 0 0 0 0 1
device=none
T 44300 50100 5 10 0 1 0 0 1
net=disp1-1:1
}
C 44300 49800 1 0 0 busripper-1.sym
{
T 44300 50200 5 8 0 0 0 0 1
device=none
T 44300 49800 5 10 0 1 0 0 1
net=disp1-2:1
}
C 44300 49500 1 0 0 busripper-1.sym
{
T 44300 49900 5 8 0 0 0 0 1
device=none
T 44300 49500 5 10 0 1 0 0 1
net=disp1-3:1
}
C 44300 49200 1 0 0 busripper-1.sym
{
T 44300 49600 5 8 0 0 0 0 1
device=none
T 44300 49200 5 10 0 1 0 0 1
net=disp1-4:1
}
C 44300 48900 1 0 0 busripper-1.sym
{
T 44300 49300 5 8 0 0 0 0 1
device=none
T 44300 48900 5 10 0 1 0 0 1
net=disp1-5:1
}
C 44300 48100 1 0 0 busripper-1.sym
{
T 44300 48500 5 8 0 0 0 0 1
device=none
T 44300 48100 5 10 0 1 0 0 1
net=disp1-6:1
}
C 44300 47700 1 0 0 busripper-1.sym
{
T 44300 48100 5 8 0 0 0 0 1
device=none
T 44300 47700 5 10 0 1 0 0 1
net=disp1-7:1
}
C 44300 47300 1 0 0 busripper-1.sym
{
T 44300 47700 5 8 0 0 0 0 1
device=none
T 44300 47300 5 10 0 1 0 0 1
net=disp1-8:1
}
C 40600 48300 1 0 0 header10-1.sym
{
T 40600 50300 5 10 0 1 0 0 1
device=HEADER10
T 41200 50400 5 10 1 1 0 0 1
refdes=J201
T 40600 48300 5 10 0 0 0 0 1
footprint=HEADER10_1
}
B 40000 47000 4700 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 44800 50300 1 0 0 vcc-1.sym
N 45300 50100 45000 50100 4
N 45000 50100 45000 50300 4
C 47300 47800 1 0 0 rpack5-2.sym
{
T 47395 51300 5 10 0 0 0 0 1
device=rpack5-2
T 47395 50900 5 10 0 0 0 0 1
footprint=SIP10
T 48195 50300 5 10 1 1 0 0 1
refdes=RP202
}
N 46700 50100 47300 50100 4
N 46700 49700 46700 49800 4
N 46700 49800 47300 49800 4
N 47300 49500 46700 49500 4
N 46700 49500 46700 49300 4
N 46700 48900 46700 49200 4
N 46700 49200 47300 49200 4
N 46800 48200 46800 48900 4
N 46800 48900 47300 48900 4
C 48100 48000 1 0 0 resistor-1.sym
{
T 48400 48400 5 10 0 0 0 0 1
device=RESISTOR
T 48100 48000 5 10 0 1 0 0 1
footprint=R025
T 48300 48200 5 10 1 1 0 0 1
refdes=R206
}
C 48100 47600 1 0 0 resistor-1.sym
{
T 48400 48000 5 10 0 0 0 0 1
device=RESISTOR
T 48100 47600 5 10 0 1 0 0 1
footprint=R025
T 48300 47800 5 10 1 1 0 0 1
refdes=R205
}
C 48100 47200 1 0 0 resistor-1.sym
{
T 48400 47600 5 10 0 0 0 0 1
device=RESISTOR
T 48100 47200 5 10 0 1 0 0 1
footprint=R025
T 48300 47400 5 10 1 1 0 0 1
refdes=R204
}
N 45300 48500 45300 48200 4
N 45300 48200 46800 48200 4
N 48100 48100 45200 48100 4
N 45200 48100 45200 48900 4
N 45200 48900 45300 48900 4
N 45300 49300 45100 49300 4
N 45100 49300 45100 47700 4
N 45100 47700 48100 47700 4
N 48100 47300 45000 47300 4
N 45000 47300 45000 49700 4
N 45000 49700 45300 49700 4
U 49200 50800 49200 47500 10 0
C 49000 50100 1 0 0 busripper-1.sym
{
T 49000 50500 5 8 0 0 0 0 1
device=none
T 49000 50100 5 10 0 1 0 0 1
net=disp2-1:1
}
C 49000 49800 1 0 0 busripper-1.sym
{
T 49000 50200 5 8 0 0 0 0 1
device=none
T 49000 49800 5 10 0 1 0 0 1
net=disp2-2:1
}
C 49000 49500 1 0 0 busripper-1.sym
{
T 49000 49900 5 8 0 0 0 0 1
device=none
T 49000 49500 5 10 0 1 0 0 1
net=disp2-3:1
}
C 49000 49200 1 0 0 busripper-1.sym
{
T 49000 49600 5 8 0 0 0 0 1
device=none
T 49000 49200 5 10 0 1 0 0 1
net=disp2-4:1
}
C 49000 48900 1 0 0 busripper-1.sym
{
T 49000 49300 5 8 0 0 0 0 1
device=none
T 49000 48900 5 10 0 1 0 0 1
net=disp2-5:1
}
C 49000 48100 1 0 0 busripper-1.sym
{
T 49000 48500 5 8 0 0 0 0 1
device=none
T 49000 48100 5 10 0 1 0 0 1
net=disp2-6:1
}
C 49000 47700 1 0 0 busripper-1.sym
{
T 49000 48100 5 8 0 0 0 0 1
device=none
T 49000 47700 5 10 0 1 0 0 1
net=disp2-7:1
}
C 49000 47300 1 0 0 busripper-1.sym
{
T 49000 47700 5 8 0 0 0 0 1
device=none
T 49000 47300 5 10 0 1 0 0 1
net=disp2-8:1
}
C 45300 48300 1 0 0 header10-1.sym
{
T 45300 50300 5 10 0 1 0 0 1
device=HEADER10
T 45300 48300 5 10 0 0 0 0 1
footprint=HEADER10_1
T 45900 50400 5 10 1 1 0 0 1
refdes=J202
}
B 44700 47000 4700 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
