Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "board"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/time_register.v" into library work
Parsing module <time_register>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v" into library work
Parsing module <led_display_driver>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v" Line 24. parameter declaration becomes local in led_display_driver with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/blinker.v" into library work
Parsing module <blinker>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v" into library work
Parsing module <adjust_inc_control>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v" Line 13. parameter declaration becomes local in adjust_inc_control with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/clock.v" into library work
Parsing module <wall_clock>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/mimas_v2/board.v" into library work
Parsing module <board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <board>.

Elaborating module <wall_clock(CLK_RATE_HZ=100000000)>.

Elaborating module <time_register(HOURS_STYLE_AMERICAN=0)>.

Elaborating module <blinker>.

Elaborating module <led_display_driver(CLK_RATE_HZ=100000000)>.

Elaborating module <adjust_inc_control(SINGLE_TO_CONTINUOUS_DELAY_TICKS=5)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <board>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/mimas_v2/board.v".
    Summary:
	no macro.
Unit <board> synthesized.

Synthesizing Unit <wall_clock>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/clock.v".
        CLK_RATE_HZ = 100000000
        HOURS_STYLE_AMERICAN = 0
WARNING:Xst:647 - Input <adjustment_next> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 72: Output port <will_wraparound_hours> of the instance <timer_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 85: Output port <will_wraparound_hours> of the instance <adjust_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 85: Output port <will_wraparound_minutes> of the instance <adjust_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 85: Output port <will_wraparound_seconds> of the instance <adjust_reg> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <wall_clock> synthesized.

Synthesizing Unit <time_register>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/time_register.v".
        HOURS_STYLE_AMERICAN = 0
    Found 8-bit register for signal <minutes>.
    Found 8-bit register for signal <hours>.
    Found 8-bit register for signal <seconds>.
    Found 4-bit adder for signal <hours[7]_GND_3_o_add_12_OUT> created at line 25.
    Found 8-bit adder for signal <hours[7]_GND_3_o_add_13_OUT> created at line 26.
    Found 4-bit adder for signal <minutes[7]_GND_3_o_add_18_OUT> created at line 25.
    Found 8-bit adder for signal <minutes[7]_GND_3_o_add_19_OUT> created at line 26.
    Found 4-bit adder for signal <seconds[7]_GND_3_o_add_24_OUT> created at line 25.
    Found 8-bit adder for signal <seconds[7]_GND_3_o_add_25_OUT> created at line 26.
    Found 4-bit comparator greater for signal <GND_3_o_hours[7]_LessThan_2_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0003> created at line 35
    Found 4-bit comparator greater for signal <GND_3_o_minutes[7]_LessThan_5_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0009> created at line 35
    Found 4-bit comparator greater for signal <GND_3_o_seconds[7]_LessThan_8_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0015> created at line 35
    Found 4-bit comparator lessequal for signal <n0019> created at line 24
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <time_register> synthesized.

Synthesizing Unit <blinker>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/blinker.v".
    Summary:
	no macro.
Unit <blinker> synthesized.

Synthesizing Unit <led_display_driver>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v".
        CLK_RATE_HZ = 100000000
    Found 6-bit register for signal <current_active>.
    Found 8-bit register for signal <display_led_segments>.
    Found 18-bit register for signal <div_stages>.
    Found 18-bit adder for signal <div_stages[17]_GND_5_o_mux_2_OUT> created at line 31.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <current_active> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <led_display_driver> synthesized.

Synthesizing Unit <adjust_inc_control>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v".
        SINGLE_TO_CONTINUOUS_DELAY_TICKS = 5
    Found 4-bit register for signal <ticks_to_cont>.
    Found 4-bit subtractor for signal <ticks_to_cont[3]_GND_6_o_sub_7_OUT> created at line 33.
    WARNING:Xst:2404 -  FFs/Latches <mode_latch<2:2>> (without init value) have a constant value of 0 in block <adjust_inc_control>.
    WARNING:Xst:2404 -  FFs/Latches <mode_latch<2:2>> (without init value) have a constant value of 1 in block <adjust_inc_control>.
    WARNING:Xst:2404 -  FFs/Latches <mode_latch<2:2>> (without init value) have a constant value of 0 in block <adjust_inc_control>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <adjust_inc_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 18-bit adder                                          : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 8-bit adder                                           : 6
# Registers                                            : 10
 18-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 14
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 13
 24-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <hours_7> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_6> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_5> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_4> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_3> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_2> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_1> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hours_0> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_7> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_6> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_5> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_4> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_3> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_2> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_1> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seconds_0> (without init value) has a constant value of 0 in block <adjust_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <display_led_segments_0> (without init value) has a constant value of 0 in block <leds>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <adjust_inc_control>.
The following registers are absorbed into counter <ticks_to_cont>: 1 register on signal <ticks_to_cont>.
Unit <adjust_inc_control> synthesized (advanced).

Synthesizing (advanced) Unit <led_display_driver>.
The following registers are absorbed into counter <div_stages>: 1 register on signal <div_stages>.
Unit <led_display_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 4-bit adder                                           : 6
 8-bit adder                                           : 6
# Counters                                             : 2
 18-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 14
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 13
 24-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_led_segments_0> (without init value) has a constant value of 0 in block <led_display_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <board> ...

Optimizing unit <led_display_driver> ...

Optimizing unit <time_register> ...
WARNING:Xst:1710 - FF/Latch <wc/adjust_reg/hours_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_6> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_5> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_4> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_3> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_2> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_1> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/hours_0> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_6> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_5> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_4> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_3> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_2> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_1> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/seconds_0> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wc/adjust_pulse_gen/ticks_to_cont_3> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/timer_reg/hours_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/timer_reg/hours_6> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/timer_reg/minutes_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/timer_reg/seconds_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_reg/minutes_7> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wc/leds/div_stages_0> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/timer_reg/seconds_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block board, actual ratio is 3.
FlipFlop wc/leds/current_active_0 has been replicated 1 time(s)
FlipFlop wc/leds/current_active_1 has been replicated 2 time(s)
FlipFlop wc/leds/current_active_2 has been replicated 2 time(s)
FlipFlop wc/leds/current_active_3 has been replicated 1 time(s)
FlipFlop wc/leds/current_active_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 215
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 17
#      LUT2                        : 18
#      LUT3                        : 23
#      LUT4                        : 25
#      LUT5                        : 25
#      LUT6                        : 66
#      MUXCY                       : 17
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 67
#      FD                          : 57
#      FDRE                        : 8
#      FDSE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  177  out of   5720     3%  
    Number used as Logic:               177  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    184
   Number with an unused Flip Flop:     117  out of    184    63%  
   Number with an unused LUT:             7  out of    184     3%  
   Number of fully used LUT-FF pairs:    60  out of    184    32%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  18  out of    200     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_100MHz                         | IBUF+BUFG              | 47    |
wc/leds/div_stages_17              | BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.296ns (Maximum Frequency: 188.822MHz)
   Minimum input arrival time before clock: 8.780ns
   Maximum output required time after clock: 5.762ns
   Maximum combinational path delay: 7.074ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHz'
  Clock period: 5.296ns (frequency: 188.822MHz)
  Total number of paths / destination ports: 692 / 64
-------------------------------------------------------------------------
Delay:               5.296ns (Levels of Logic = 3)
  Source:            wc/timer_reg/seconds_3 (FF)
  Destination:       wc/timer_reg/minutes_1 (FF)
  Source Clock:      CLK_100MHz rising
  Destination Clock: CLK_100MHz rising

  Data Path: wc/timer_reg/seconds_3 to wc/timer_reg/minutes_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.438  wc/timer_reg/seconds_3 (wc/timer_reg/seconds_3)
     LUT5:I0->O            8   0.254   0.944  wc/timer_reg/_n009241 (wc/timer_reg/_n0092_bdd4)
     LUT6:I5->O           13   0.254   1.553  wc/timer_will_wraparound_minutes_timer_will_wraparound_seconds_AND_4_o1 (wc/timer_will_wraparound_minutes_timer_will_wraparound_seconds_AND_4_o)
     LUT6:I0->O            1   0.254   0.000  wc/timer_reg/minutes_1_rstpot (wc/timer_reg/minutes_1_rstpot)
     FD:D                      0.074          wc/timer_reg/minutes_1
    ----------------------------------------
    Total                      5.296ns (1.361ns logic, 3.935ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wc/leds/div_stages_17'
  Clock period: 4.564ns (frequency: 219.106MHz)
  Total number of paths / destination ports: 350 / 20
-------------------------------------------------------------------------
Delay:               4.564ns (Levels of Logic = 3)
  Source:            wc/leds/current_active_1 (FF)
  Destination:       wc/leds/display_led_segments_2 (FF)
  Source Clock:      wc/leds/div_stages_17 rising
  Destination Clock: wc/leds/div_stages_17 rising

  Data Path: wc/leds/current_active_1 to wc/leds/display_led_segments_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.525   1.261  wc/leds/current_active_1 (wc/leds/current_active_1)
     LUT6:I5->O            2   0.254   0.834  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>121 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>12)
     LUT6:I4->O            1   0.250   1.112  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>3 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>3)
     LUT5:I0->O            1   0.254   0.000  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>6 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>)
     FD:D                      0.074          wc/leds/display_led_segments_2
    ----------------------------------------
    Total                      4.564ns (1.357ns logic, 3.207ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_100MHz'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.254ns (Levels of Logic = 3)
  Source:            Switch<0> (PAD)
  Destination:       wc/adjust_reg/minutes_6 (FF)
  Destination Clock: CLK_100MHz rising

  Data Path: Switch<0> to wc/adjust_reg/minutes_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  Switch_0_IBUF (Switch_0_IBUF)
     LUT4:I0->O            8   0.254   1.052  wc/adjust_pulse_gen/do_inc1 (wc/adjust_increment_minutes)
     LUT4:I2->O            7   0.250   0.909  wc/adjust_reg/_n008411 (wc/adjust_reg/_n0084)
     FDRE:R                    0.459          wc/adjust_reg/minutes_0
    ----------------------------------------
    Total                      5.254ns (2.291ns logic, 2.963ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wc/leds/div_stages_17'
  Total number of paths / destination ports: 146 / 7
-------------------------------------------------------------------------
Offset:              8.780ns (Levels of Logic = 6)
  Source:            CLK_100MHz (PAD)
  Destination:       wc/leds/display_led_segments_2 (FF)
  Destination Clock: wc/leds/div_stages_17 rising

  Data Path: CLK_100MHz to wc/leds/display_led_segments_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.328   2.127  CLK_100MHz_IBUF (CLK_100MHz_IBUF)
     LUT3:I0->O            5   0.235   1.069  wc/Mmux_timer_out[23]_adjust_out[23]_mux_0_OUT231 (wc/timer_out[23]_adjust_out[23]_mux_0_OUT<8>)
     LUT6:I3->O            1   0.235   1.112  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>113_SW1 (N16)
     LUT6:I1->O            2   0.254   0.726  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>113 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>11)
     LUT6:I5->O            1   0.254   1.112  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>3 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>3)
     LUT5:I0->O            1   0.254   0.000  wc/leds/current_active[5]_X_5_o_select_133_OUT<2>6 (wc/leds/current_active[5]_X_5_o_select_133_OUT<2>)
     FD:D                      0.074          wc/leds/display_led_segments_2
    ----------------------------------------
    Total                      8.780ns (2.634ns logic, 6.146ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wc/leds/div_stages_17'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              5.762ns (Levels of Logic = 2)
  Source:            wc/leds/current_active_3 (FF)
  Destination:       IO_P7<3> (PAD)
  Source Clock:      wc/leds/div_stages_17 rising

  Data Path: wc/leds/current_active_3 to IO_P7<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.525   1.394  wc/leds/current_active_3 (wc/leds/current_active_3)
     LUT2:I0->O            1   0.250   0.681  wc/leds/display_led_enable_mask<3>1 (IO_P7_3_OBUF)
     OBUF:I->O                 2.912          IO_P7_3_OBUF (IO_P7<3>)
    ----------------------------------------
    Total                      5.762ns (3.687ns logic, 2.075ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.074ns (Levels of Logic = 3)
  Source:            CLK_100MHz (PAD)
  Destination:       IO_P7<3> (PAD)

  Data Path: CLK_100MHz to IO_P7<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.328   1.899  CLK_100MHz_IBUF (CLK_100MHz_IBUF)
     LUT2:I1->O            1   0.254   0.681  wc/leds/display_led_enable_mask<2>1 (IO_P7_2_OBUF)
     OBUF:I->O                 2.912          IO_P7_2_OBUF (IO_P7<2>)
    ----------------------------------------
    Total                      7.074ns (4.494ns logic, 2.580ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    5.296|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wc/leds/div_stages_17
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK_100MHz           |    7.071|         |         |         |
wc/leds/div_stages_17|    4.564|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 12.55 secs
 
--> 


Total memory usage is 483196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    5 (   0 filtered)

