// Seed: 127902888
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    output logic id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  initial if ({1, -1, 1, 1} | 1 | 1) id_2 <= 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
