# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 339.5 6.4e-05 4096 0.0094 7510 102400 2805.44 706.298 3610.05 20563.4 27687.6 27689.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 339.5 6.4e-05 4096 0.0094 7510 101376 3248.32 816.29 4201.5 23741.1 32010 32012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 339.5 6.4e-05 4096 0.0094 7510 102400 3018.7 760.666 4432.04 22120.3 30334.4 30336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 339.5 6.4e-05 4096 0.0094 7510 101376 3676.58 923.808 4073.57 26895.7 35572.8 35575.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 339.5 6.4e-05 4096 0.0094 7510 102400 3463.6 871.28 4175.03 25311.3 33824.2 33826.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 339.5 6.4e-05 4096 0.0094 7510 100352 3019.83 761.108 4202.27 22087.7 30073.6 30075.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 339.5 6.4e-05 4096 0.0094 7510 99840 5605.62 1410.7 4170.11 40736.6 51927.8 51932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 339.5 6.4e-05 4096 0.0094 7510 102400 2805.21 706.183 4163.98 20560.9 28238.7 28240.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 339.5 6.4e-05 4096 0.0094 7510 98304 3466.25 869.621 4033.25 25360.3 33732.5 33735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 339.5 6.4e-05 4096 0.0094 7510 102400 3464.05 870.665 4466.23 25315.9 34119.8 34122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 339.5 6.4e-05 4096 0.0094 7510 98304 2590.04 652.368 4853.22 19027 27124.9 27126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 339.5 6.4e-05 4096 0.0094 7515 103424 2802.46 706.209 3659.62 20577.5 27748.2 27750.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 339.5 6.4e-05 4096 0.0094 7515 103680 3024.55 761.233 3710.2 22102.9 29601.4 29603.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 339.5 6.4e-05 4096 0.0094 7515 102912 3023.78 761.114 3664.84 22181.4 29633.8 29636.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 339.5 6.4e-05 4096 0.0094 7515 102144 3242.68 815.412 3725.77 23651 31437.6 31439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 339.5 6.4e-05 4096 0.0094 7515 102400 2805.82 706.263 3757.88 20560.4 27832.9 27835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 339.5 6.4e-05 4096 0.0094 7515 101376 3253.94 816.289 4291.61 23779.4 32144 32146.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 339.5 6.4e-05 4096 0.0094 7515 102400 3018.06 760.68 4240.91 22114.5 30136.8 30139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 339.5 6.4e-05 4096 0.0094 7515 101376 3676.17 923.631 4447.89 26913.7 35964.7 35967.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 339.5 6.4e-05 4096 0.0094 7515 102400 3463.03 871.223 4462.04 25308.1 34107.5 34110.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 339.5 6.4e-05 4096 0.0094 7515 100352 3019.62 761.144 4389.03 22110.8 30283.3 30285.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 339.5 6.4e-05 4096 0.0094 7515 99840 5605.21 1410.61 4267.51 40727.9 52016.1 52020
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 339.5 6.4e-05 4096 0.0094 7515 102400 2804.95 706.145 4255.93 20581.1 28350.5 28352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 339.5 6.4e-05 4096 0.0094 7515 102400 3463.99 870.628 4933.37 25301.9 34573 34575.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 339.5 6.4e-05 4096 0.0094 7520 103424 3231.11 814.542 3460.03 23638.1 31146.5 31148.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 339.5 6.4e-05 4096 0.0094 7520 103680 3024.15 761.191 3921.61 22116.8 29826.4 29828.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 339.5 6.4e-05 4096 0.0094 7520 102912 3665.93 923.933 3621.75 26776.3 34991.1 34993.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 339.5 6.4e-05 4096 0.0094 7520 102144 3241.83 815.438 3660.57 23659.7 31380.3 31382.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 339.5 6.4e-05 4096 0.0094 7520 102400 3661.96 922.861 3637.83 26727.1 34953 34955.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 339.5 6.4e-05 4096 0.0094 7520 101376 4751.46 1196.12 4515.59 34553.5 45020.7 45024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 339.5 6.4e-05 4096 0.0094 7520 102400 3017.45 760.748 4391.68 22104.6 30277.1 30279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 339.5 6.4e-05 4096 0.0094 7520 102400 4293.71 1084.2 3060.47 31374.2 39816.4 39819.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 339.5 6.4e-05 4096 0.0094 7520 101376 7097.56 1787.7 4056.15 51731.2 64678.7 64683.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 339.5 6.4e-05 4096 0.0094 7520 102400 3462.91 871.225 4292.9 25317.6 33949.6 33952.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 339.5 6.4e-05 4096 0.0094 7520 102400 3463.92 870.803 3040.43 25305.7 32683.8 32686.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 339.5 6.4e-05 4096 0.0094 7520 100352 3019.48 761.261 5351.77 22110.7 31245.9 31248.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 339.5 6.4e-05 4096 0.0094 7520 100352 3015.58 760.619 3465.63 22092.5 29336.9 29339.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 339.5 6.4e-05 4096 0.0094 7520 99840 5604.93 1410.61 5050.39 40770.1 52841 52845.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 339.5 6.4e-05 4096 0.0094 7520 102400 5364.88 1350.63 4986.6 39053.9 50760.8 50765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 339.5 6.4e-05 4096 0.0094 7520 102400 3463.81 870.67 4662.44 25300.5 34302.3 34304.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 339.5 6.4e-05 4096 0.0094 7512 103424 2801.74 706.356 3412.92 20579.1 27502.6 27504.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 339.5 6.4e-05 4096 0.0094 7512 103680 3024.14 761.319 3633.18 22107.6 29528.9 29531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 339.5 6.4e-05 4096 0.0094 7512 102912 3024.62 761.023 3571.9 22139.4 29499.6 29501.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 339.5 6.4e-05 4096 0.0094 7512 101376 3676.32 923.599 2277.03 26928 33808.1 33810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 339.5 6.4e-05 4096 0.0094 7512 102144 3241.35 815.496 4084.18 23626.5 31770.3 31772.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 339.5 6.4e-05 4096 0.0094 7512 100352 3019.5 761.284 2542.33 22111.6 28437.4 28439.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 339.5 6.4e-05 4096 0.0094 7512 102400 2804.81 706.288 3914.11 20579.2 28006.8 28008.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 339.5 6.4e-05 4096 0.0094 7512 102400 2804.83 706.264 2562.11 20577.5 26653.2 26655.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 339.5 6.4e-05 4096 0.0094 7512 101376 3248.3 816.299 4329.3 23763.8 32160.6 32163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 339.5 6.4e-05 4096 0.0094 7512 96768 4577.95 1142.14 2890.17 33286.6 41900.9 41904.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 339.5 6.4e-05 4096 0.0094 7512 102400 3018.14 760.691 4161.33 22098.2 30041.1 30043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 339.5 6.4e-05 4096 0.0094 7512 102400 4293.18 1084 2958.41 31367.3 39706.7 39710
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 339.5 6.4e-05 4096 0.0094 7512 101376 3675.7 923.692 5242.34 26897.1 36742 36744.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 339.5 6.4e-05 4096 0.0094 7512 98304 3467.26 869.668 3182.68 25365 32887.7 32890.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 339.5 6.4e-05 4096 0.0094 7512 102400 3474.61 871.282 5178.01 25339.8 34867.1 34869.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 339.5 6.4e-05 4096 0.0094 7512 102400 3463.68 870.628 3495.66 25315 33148 33150.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 339.5 6.4e-05 4096 0.0094 7512 100352 3019.45 761.249 4999.65 22093.8 30876.8 30879.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 339.5 6.4e-05 4096 0.0094 7512 100352 3015.24 760.748 3317.74 22115.8 29212.2 29214.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 339.5 6.4e-05 4096 0.0094 7512 99840 5604.96 1410.79 4842.5 40765 52628.1 52632.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 339.5 6.4e-05 4096 0.0094 7512 102400 2804.49 706.225 4744.41 20562.1 28819.6 28821.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 339.5 6.4e-05 4096 0.0094 7525 103424 3230.55 814.413 3883.87 23661.4 31593.1 31595.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 339.5 6.4e-05 4096 0.0094 7525 103680 3023.94 761.239 3499.79 22098 29385.7 29388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 339.5 6.4e-05 4096 0.0094 7525 102400 3017.95 760.728 2242.07 22117.5 28140.9 28143.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 339.5 6.4e-05 4096 0.0094 7525 102912 3665.94 923.758 3724.87 26763.3 35081.2 35084.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 339.5 6.4e-05 4096 0.0094 7525 101376 7097.53 1787.73 2357.54 51697 62946.2 62951.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 339.5 6.4e-05 4096 0.0094 7525 102144 3241.09 815.417 3930.3 23637.8 31627.4 31629.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 339.5 6.4e-05 4096 0.0094 7525 100352 3019.56 761.254 2445.1 22081.4 28310 28312.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 339.5 6.4e-05 4096 0.0094 7525 102400 3661.17 922.848 4067.43 26710.2 35364.8 35367.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 339.5 6.4e-05 4096 0.0094 7525 102400 5364.83 1350.54 2666.59 39048.8 48435.3 48439.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 339.5 6.4e-05 4096 0.0094 7525 101376 4751.02 1196.02 4339.48 34588.8 44879.5 44883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 339.5 6.4e-05 4096 0.0094 7525 102400 3017.46 760.465 4238.21 22103.8 30122.6 30124.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 339.5 6.4e-05 4096 0.0094 7525 102400 4293.2 1083.94 2993.79 31344.8 39719.4 39722.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 339.5 6.4e-05 4096 0.0094 7525 101376 7097.62 1788.01 5114.92 51690.1 65696.9 65702.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 339.5 6.4e-05 4096 0.0094 7525 102400 3462.57 871.252 5156.53 25301.8 34795.2 34797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 339.5 6.4e-05 4096 0.0094 7525 102400 3463.73 870.784 3436.3 25320 33093.8 33096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 339.5 6.4e-05 4096 0.0094 7525 100352 3019.59 761.174 4905.95 22092.8 30782.2 30784.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 339.5 6.4e-05 4096 0.0094 7525 100352 3015.33 760.576 3237.04 22115.3 29130.8 29132.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 339.5 6.4e-05 4096 0.0094 7525 99840 5604.82 1410.57 4742.55 40724.2 52487 52490.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 339.5 6.4e-05 4096 0.0094 7525 102400 5365.02 1350.7 4650.24 39034.1 50404.8 50408.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 339.5 6.4e-05 4096 0.0094 7520 101376 4320.02 1086.7 3339.16 31535.4 40285 40288.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 339.5 6.4e-05 4096 0.0094 7520 100352 5397.42 1357.45 2169.09 39286.9 48215.4 48219.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 339.5 6.4e-05 4096 0.0094 7520 102400 3463.04 870.374 3461.14 25281.9 33079.5 33082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 339.5 6.4e-05 4096 0.0094 7520 99840 4338.41 1087.35 2195.56 31620.8 39245.9 39248.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 339.5 6.4e-05 4096 0.0094 7520 101376 4754.93 1195.57 3728.52 34658.8 44341.8 44345.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 339.5 6.4e-05 4096 0.0094 7520 101376 7097.29 1787.72 2412.69 51737.6 63041.3 63046.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 339.5 6.4e-05 4096 0.0094 7520 100352 4115.98 1033.48 3613.67 29992.2 38758.8 38761.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 339.5 6.4e-05 4096 0.0094 7520 96768 5885.95 1468.02 2254.97 42617.5 52231.5 52235.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 339.5 6.4e-05 4096 0.0094 7520 100352 5396.42 1357.47 3630.47 39318.3 49707.4 49711.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 339.5 6.4e-05 4096 0.0094 7520 101376 4750.47 1195.96 5289.43 34584.5 45839.5 45843.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 339.5 6.4e-05 4096 0.0094 7520 99840 4337.6 1087.4 4858.07 31603.9 41890.7 41893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 339.5 6.4e-05 4096 0.0094 7520 101376 7106.87 1787.85 4691.92 51702 65294.8 65299.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 339.5 6.4e-05 4096 0.0094 7520 102400 3470.2 871.317 4663.09 25315.5 34330.9 34333.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 339.5 6.4e-05 4096 0.0094 7520 102400 3463.79 870.565 3193.52 25298 32828.8 32831.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 339.5 6.4e-05 4096 0.0094 7520 96768 5880.4 1468.13 4241.12 42590.8 54185.6 54189.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 339.5 6.4e-05 4096 0.0094 7520 99840 5604.46 1410.67 4332.46 40736.8 52089.2 52093.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 339.5 6.4e-05 4096 0.0094 7520 102400 3664.98 923.552 3423.37 26833.7 34848.7 34851.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 339.5 6.4e-05 4096 0.0094 7520 100352 5396.09 1357.5 2191.56 39312 48261.8 48265.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 339.5 6.4e-05 4096 0.0094 7520 102400 3462.8 870.385 3950.48 25285.2 33571.9 33574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 339.5 6.4e-05 4096 0.0094 7520 99840 4337.83 1087.33 2459.26 31620.7 39508.8 39512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 339.5 6.4e-05 4096 0.0094 7520 99840 5604.31 1410.59 2045.77 40726.3 49791.7 49795.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 339.5 6.4e-05 4096 0.0094 7520 101376 4754.71 1195.63 3587.33 34662.7 44204.7 44208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 339.5 6.4e-05 4096 0.0094 7520 101376 7097.88 1788.05 2383.87 51691.8 62967.8 62973.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 339.5 6.4e-05 4096 0.0094 7520 100352 4115.58 1033.84 5062.38 29961 40176.5 40179.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 339.5 6.4e-05 4096 0.0094 7520 96768 5879.84 1468.12 3112.52 42596.5 53062.1 53066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 339.5 6.4e-05 4096 0.0094 7520 100352 5395.8 1357.4 4719.83 39271.2 50748.8 50752.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 339.5 6.4e-05 4096 0.0094 7520 101376 4750.64 1196.03 4884.2 34555.3 45390.4 45393.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 339.5 6.4e-05 4096 0.0094 7520 99840 4337.5 1087.38 4536.3 31619.7 41584.6 41587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 339.5 6.4e-05 4096 0.0094 7520 101376 7096.96 1788.09 4380.37 51733.1 65004.9 65010.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 339.5 6.4e-05 4096 0.0094 7520 102400 3462.65 871.152 4537.13 25311.1 34191.3 34193.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 339.5 6.4e-05 4096 0.0094 7520 102400 3470.83 870.726 3124.37 25312.4 32781.3 32783.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 339.5 6.4e-05 4096 0.0094 7536 102400 3664.46 923.547 3724.21 26832.9 35148.2 35150.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 339.5 6.4e-05 4096 0.0094 7536 100352 5396.1 1357.31 2390.23 39296.8 48445.1 48449.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 339.5 6.4e-05 4096 0.0094 7536 101376 7097.11 1787.73 2022.66 51682.9 62596.5 62601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 339.5 6.4e-05 4096 0.0094 7536 102400 4322.23 1087.76 3634.2 31492.8 40540.7 40543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 339.5 6.4e-05 4096 0.0094 7536 99840 8413.98 2115.06 2369.13 61095 74000.4 74006.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 339.5 6.4e-05 4096 0.0094 7536 99840 5604.3 1410.6 1918.36 40738.6 49676.7 49680.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 339.5 6.4e-05 4096 0.0094 7536 101376 4755.07 1196.03 4986.93 34632.8 45575.1 45578.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 339.5 6.4e-05 4096 0.0094 7536 101376 7097.42 1787.65 3202.73 51735.3 63829.3 63834.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 339.5 6.4e-05 4096 0.0094 7536 100352 4115.49 1033.68 4561.31 29978.8 39692.9 39695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 339.5 6.4e-05 4096 0.0094 7536 96768 5880.18 1468.13 2837.91 42594.3 52785.6 52790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 339.5 6.4e-05 4096 0.0094 7536 100352 5395.51 1357.31 4399.52 39317.4 50474.4 50478.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 339.5 6.4e-05 4096 0.0094 7536 101376 4750.94 1195.87 4424.8 34561.5 44937.2 44940.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 339.5 6.4e-05 4096 0.0094 7536 99840 8414.14 2114.68 4369.51 61121.4 76027 76033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 339.5 6.4e-05 4096 0.0094 7550 102400 3664.69 923.543 3902.5 26803.3 35297.3 35299.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 339.5 6.4e-05 4096 0.0094 7550 100352 5395.74 1357.39 2487.12 39282.4 48527.3 48531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 339.5 6.4e-05 4096 0.0094 7550 101376 7097.61 1787.83 2129.43 51734.9 62755.8 62760.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 339.5 6.4e-05 4096 0.0094 7550 102400 4322.66 1087.75 3656.36 31492.3 40562.8 40565.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 339.5 6.4e-05 4096 0.0094 7550 99840 8414.63 2114.5 2383.78 61137.7 74057.7 74063.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 339.5 6.4e-05 4096 0.0094 7550 99840 5604.3 1410.87 1959.34 40729.2 49708.5 49712.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 339.5 6.4e-05 4096 0.0094 7550 101376 4754.54 1195.63 4942.67 34667.4 45564.3 45567.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 339.5 6.4e-05 4096 0.0094 7550 101376 7096.55 1787.82 3158.34 51737.3 63786.1 63791.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 339.5 6.4e-05 4096 0.0094 7550 100352 4115.12 1033.62 4488.74 29978.4 39619.4 39622.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 339.5 6.4e-05 4096 0.0094 7550 100352 5395.69 1357.45 4435.05 39284.9 50477.7 50481.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 339.5 6.4e-05 4096 0.0094 7550 101376 4750.84 1195.95 4612.52 34583.1 45146.5 45149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 339.5 6.4e-05 4096 0.0094 7550 99840 8414.68 2114.65 4492.79 61066.4 76095.8 76102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 339.5 6.4e-05 4096 0.0094 7560 101376 5388.47 1357.29 3591.38 39322.9 49664.7 49668.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 339.5 6.4e-05 4096 0.0094 7560 100352 5396.15 1357.36 2348.34 39317.4 48423.9 48427.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 339.5 6.4e-05 4096 0.0094 7560 101376 7097.21 1787.9 1950.78 51737.9 62579.8 62584.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 339.5 6.4e-05 4096 0.0094 7560 101120 5853.86 1468.2 4934.83 42493.8 54755.8 54760.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 339.5 6.4e-05 4096 0.0094 7560 99840 8414.46 2114.63 3083.31 61089.5 74709.1 74715.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 339.5 6.4e-05 4096 0.0094 7560 101376 4754.57 1195.79 4532.02 34667 45153.5 45156.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 339.5 6.4e-05 4096 0.0094 7560 101376 7097.06 1787.91 2895.85 51729.9 63516.8 63522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 339.5 6.4e-05 4096 0.0094 7560 100352 6041.96 1519.36 4315.38 43925 55806.9 55811.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 339.5 6.4e-05 4096 0.0094 7560 100352 5395.7 1357.49 4038.72 39313.8 50110.4 50114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 339.5 6.4e-05 4096 0.0094 7552 99328 10658.5 2660.59 3538.13 77068.8 93935.2 93943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 339.5 6.4e-05 4096 0.0094 7552 98304 10455.5 2606.84 2301.66 75499.5 90872.3 90879.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 339.5 6.4e-05 4096 0.0094 7552 99840 8504.2 2120.84 4778.03 61356.9 76767.2 76773.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 339.5 6.4e-05 4096 0.0094 7552 99840 7177.24 1793.74 4390.56 51985.1 65353 65358.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 339.5 6.4e-05 4096 0.0094 7552 98560 11943.5 2984.37 4142.49 86288.5 105369 105378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 339.5 6.4e-05 4096 0.0094 7552 98304 10456.3 2606.42 4007.68 75430.4 92509.5 92516.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 339.5 6.4e-05 4096 0.0094 7552 97792 14058.2 3479.78 3535.89 100995 122081 122091
