Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 27 17:13:15 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    221         
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (221)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (532)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (221)
--------------------------
 There are 221 register/latch pins with no clock driven by root clock pin: Clock_100MHz_to_25MHz_Instance/r_clk_25MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (532)
--------------------------------------------------
 There are 532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.895        0.000                      0                  336        0.143        0.000                      0                  336        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.895        0.000                      0                  336        0.143        0.000                      0                  336        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.439ns (31.159%)  route 3.179ns (68.841%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.577     9.945    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
                         clock pessimism              0.284    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    14.840    UART_RX_Instance/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.439ns (31.159%)  route 3.179ns (68.841%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.577     9.945    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.284    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    14.840    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.439ns (31.159%)  route 3.179ns (68.841%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.577     9.945    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.284    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    14.840    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.439ns (31.159%)  route 3.179ns (68.841%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.577     9.945    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism              0.284    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    14.840    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.439ns (31.188%)  route 3.175ns (68.812%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.573     9.940    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y111         FDRE (Setup_fdre_C_R)       -0.429    14.862    UART_RX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.439ns (31.188%)  route 3.175ns (68.812%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.573     9.940    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y111         FDRE (Setup_fdre_C_R)       -0.429    14.862    UART_RX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.439ns (31.188%)  route 3.175ns (68.812%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.859     8.327    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     8.477 r  UART_RX_Instance/r_Clock_Count[8]_i_4/O
                         net (fo=3, routed)           0.535     9.012    UART_RX_Instance/r_Clock_Count[8]_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.355     9.367 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.573     9.940    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y111         FDRE (Setup_fdre_C_R)       -0.429    14.862    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.208ns (29.182%)  route 2.931ns (70.818%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.568     8.036    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.124     8.160 f  UART_RX_Instance/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.678     8.838    UART_RX_Instance/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.150     8.988 r  UART_RX_Instance/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.478     9.466    UART_RX_Instance/r_RX_Byte[2]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.678    15.019    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C
                         clock pessimism              0.267    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y113         FDRE (Setup_fdre_C_CE)      -0.407    14.844    UART_RX_Instance/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.182ns (27.671%)  route 3.090ns (72.329%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.568     8.036    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.124     8.160 f  UART_RX_Instance/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.700     8.861    UART_RX_Instance/r_Bit_Index[2]_i_2_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124     8.985 r  UART_RX_Instance/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.613     9.598    UART_RX_Instance/r_RX_Byte[1]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.169    15.083    UART_RX_Instance/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.182ns (28.083%)  route 3.027ns (71.917%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.805     5.326    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.900     6.682    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.152     6.834 f  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.308     7.142    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.468 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.568     8.036    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.124     8.160 f  UART_RX_Instance/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.683     8.843    UART_RX_Instance/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.124     8.967 r  UART_RX_Instance/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.568     9.535    UART_RX_Instance/r_RX_Byte[3]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.679    15.020    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.047    UART_RX_Instance/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.145%)  route 0.325ns (60.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/Q
                         net (fo=7, routed)           0.325     1.937    Binary_To_7_Segment_Display_Instance/r_Digit[2]
    SLICE_X12Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.982 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.982    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.121     1.839    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.671     1.555    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  UART_RX_Instance/r_RX_Byte_reg[2]/Q
                         net (fo=1, routed)           0.107     1.802    UART_TX_Instance/D[2]
    SLICE_X0Y113         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.945     2.073    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[2]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.070     1.640    UART_TX_Instance/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.212ns (36.489%)  route 0.369ns (63.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/Q
                         net (fo=7, routed)           0.369     1.981    Binary_To_7_Segment_Display_Instance/r_Digit[0]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.048     2.029 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.029    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[3]
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.131     1.849    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.159%)  route 0.369ns (63.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/Q
                         net (fo=7, routed)           0.369     1.981    Binary_To_7_Segment_Display_Instance/r_Digit[0]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.026 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.026    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[2]
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.121     1.839    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.672     1.556    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           0.121     1.818    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  UART_RX_Instance/r_Clock_Count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.863    UART_RX_Instance/r_Clock_Count[8]_i_3_n_0
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092     1.661    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.672     1.556    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=9, routed)           0.120     1.817    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  UART_RX_Instance/r_Clock_Count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    UART_RX_Instance/r_Clock_Count[4]_i_1__0_n_0
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.091     1.660    UART_RX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.672     1.556    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=9, routed)           0.121     1.818    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  UART_RX_Instance/r_Clock_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    UART_RX_Instance/r_Clock_Count[5]_i_1__0_n_0
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092     1.661    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.672     1.556    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  UART_RX_Instance/r_RX_Byte_reg[3]/Q
                         net (fo=1, routed)           0.160     1.856    UART_TX_Instance/D[3]
    SLICE_X0Y112         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070     1.641    UART_TX_Instance/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.671     1.555    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  UART_TX_Instance/r_Clock_Count_reg[7]/Q
                         net (fo=4, routed)           0.122     1.818    UART_TX_Instance/r_Clock_Count_reg_n_0_[7]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  UART_TX_Instance/r_Clock_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.863    UART_TX_Instance/r_Clock_Count[9]_i_2__0_n_0
    SLICE_X1Y113         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.945     2.073    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.092     1.647    UART_TX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.784%)  route 0.167ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.673     1.557    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  UART_RX_Instance/r_RX_Byte_reg[6]/Q
                         net (fo=1, routed)           0.167     1.865    UART_TX_Instance/D[6]
    SLICE_X0Y112         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[6]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.075     1.646    UART_TX_Instance/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y46   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y48   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y48   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y49   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y49   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y46   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y46   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y46   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y46   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           482 Endpoints
Min Delay           482 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_HSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 4.146ns (68.653%)  route 1.893ns (31.347%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_HSync_reg/C
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_HSync_reg/Q
                         net (fo=1, routed)           1.893     2.371    o_VGA_HSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668     6.038 r  o_VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     6.038    o_VGA_HSync
    P19                                                               r  o_VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 1.204ns (20.364%)  route 4.708ns (79.636%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.257     5.912    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 1.204ns (20.364%)  route 4.708ns (79.636%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.257     5.912    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 1.204ns (20.364%)  route 4.708ns (79.636%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.257     5.912    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 1.204ns (20.364%)  route 4.708ns (79.636%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.257     5.912    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 1.204ns (20.431%)  route 4.689ns (79.569%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.238     5.893    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 1.204ns (20.431%)  route 4.689ns (79.569%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.238     5.893    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 1.204ns (20.431%)  route 4.689ns (79.569%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.238     5.893    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P1_Inst/r_Paddle_Count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 1.204ns (20.431%)  route 4.689ns (79.569%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Pong_Inst/P1_Inst/r_Paddle_Count_reg[11]/Q
                         net (fo=2, routed)           1.153     1.609    Pong_Inst/P1_Inst/r_Paddle_Count[11]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124     1.733 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10/O
                         net (fo=2, routed)           0.974     2.707    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_10_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.152     2.859 f  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6/O
                         net (fo=2, routed)           0.655     3.515    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_6_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.348     3.863 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3/O
                         net (fo=2, routed)           0.669     4.531    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_3_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.124     4.655 r  Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          1.238     5.893    Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  Pong_Inst/P1_Inst/r_Paddle_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_VSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.152ns (70.511%)  route 1.737ns (29.489%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_VSync_reg/C
    SLICE_X2Y25          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_VSync_reg/Q
                         net (fo=1, routed)           1.737     2.215    o_VGA_VSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.889 r  o_VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.889    o_VGA_VSync
    R19                                                               r  o_VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pong_Inst/r_Game_Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  Pong_Inst/r_Game_Active_reg/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/r_Game_Active_reg/Q
                         net (fo=24, routed)          0.132     0.273    Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[20]_0
    SLICE_X5Y48          FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/r_Game_Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  Pong_Inst/r_Game_Active_reg/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/r_Game_Active_reg/Q
                         net (fo=24, routed)          0.132     0.273    Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[20]_0
    SLICE_X5Y48          FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/r_Game_Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  Pong_Inst/r_Game_Active_reg/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/r_Game_Active_reg/Q
                         net (fo=24, routed)          0.132     0.273    Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[20]_0
    SLICE_X5Y48          FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/r_Game_Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  Pong_Inst/r_Game_Active_reg/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/r_Game_Active_reg/Q
                         net (fo=24, routed)          0.132     0.273    Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[20]_0
    SLICE_X5Y48          FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.719%)  route 0.143ns (50.281%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDSE                         0.000     0.000 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[4]/C
    SLICE_X3Y51          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[4]/Q
                         net (fo=9, routed)           0.143     0.284    Pong_Inst/Pong_Ball_Ctrl_Inst/w_Ball_X[4]
    SLICE_X0Y52          FDSE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/Q
                         net (fo=6, routed)           0.102     0.243    VGA_Sync_Pulses_Inst/r_Col_Count[5]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.288    VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__0_n_0
    SLICE_X0Y22          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Row_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[6]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[6]/Q
                         net (fo=7, routed)           0.109     0.250    VGA_Sync_Pulses_Inst/r_Row_Count[6]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  VGA_Sync_Pulses_Inst/r_Row_Count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    VGA_Sync_Pulses_Inst/r_Row_Count[8]_i_1__0_n_0
    SLICE_X1Y24          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/Q
                         net (fo=3, routed)           0.123     0.264    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg_n_0_[9]
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[9]_i_1__1_n_0
    SLICE_X3Y26          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/r_P2_Score_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/r_P2_Score_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE                         0.000     0.000 r  Pong_Inst/r_P2_Score_reg[4]/C
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Pong_Inst/r_P2_Score_reg[4]/Q
                         net (fo=10, routed)          0.083     0.211    Pong_Inst/r_P2_Score_reg_n_0_[4]
    SLICE_X11Y52         LUT6 (Prop_lut6_I2_O)        0.099     0.310 r  Pong_Inst/r_P2_Score[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Pong_Inst/r_P2_Score__0[5]
    SLICE_X11Y52         FDRE                                         r  Pong_Inst/r_P2_Score_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.419%)  route 0.132ns (41.581%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[1]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[1]/Q
                         net (fo=8, routed)           0.132     0.273    Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg_n_0_[1]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    Pong_Inst/Sync_To_Count_Inst/p_1_in[5]
    SLICE_X1Y52          FDRE                                         r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.153ns (51.792%)  route 3.866ns (48.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           3.866     9.432    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.675    13.108 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.108    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.049ns (50.974%)  route 3.895ns (49.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           3.895     9.501    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.032 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.032    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.179ns (53.432%)  route 3.642ns (46.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           3.642     9.208    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.701    12.910 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.910    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 4.148ns (52.998%)  route 3.679ns (47.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           3.679     9.236    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    12.906 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.906    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.038ns (52.164%)  route 3.703ns (47.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           3.703     9.309    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.829 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.829    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 4.041ns (52.350%)  route 3.678ns (47.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           3.678     9.275    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.798 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.798    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.053ns (52.635%)  route 3.647ns (47.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           3.647     9.254    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.789 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.789    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 3.966ns (51.572%)  route 3.724ns (48.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           3.724     9.259    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.770 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.770    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.021ns (52.390%)  route 3.654ns (47.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           3.654     9.251    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.754 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.754    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 4.191ns (56.129%)  route 3.275ns (43.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.567     5.088    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           3.275     8.842    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.713    12.554 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.554    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch_Start/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/FSM_onehot_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.121%)  route 0.177ns (45.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.475    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Switch_Start/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Switch_Start/r_State_reg/Q
                         net (fo=4, routed)           0.177     1.816    Pong_Inst/w_Switch_Start
    SLICE_X6Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  Pong_Inst/FSM_onehot_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    Pong_Inst/FSM_onehot_r_SM_Main[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  Pong_Inst/FSM_onehot_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_Start/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/r_Game_Active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.209ns (47.650%)  route 0.230ns (52.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.475    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Switch_Start/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Switch_Start/r_State_reg/Q
                         net (fo=4, routed)           0.230     1.869    Pong_Inst/w_Switch_Start
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.914 r  Pong_Inst/r_Game_Active_i_1/O
                         net (fo=1, routed)           0.000     1.914    Pong_Inst/r_Game_Active_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  Pong_Inst/r_Game_Active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_Start/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/FSM_onehot_r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.209ns (40.883%)  route 0.302ns (59.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.475    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Switch_Start/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Switch_Start/r_State_reg/Q
                         net (fo=4, routed)           0.302     1.941    Switch_Start/w_Switch_Start
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  Switch_Start/FSM_onehot_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.986    Pong_Inst/FSM_onehot_r_SM_Main_reg[1]_0[0]
    SLICE_X6Y50          FDRE                                         r  Pong_Inst/FSM_onehot_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P1_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/o_Paddle_Y_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.212ns (38.517%)  route 0.338ns (61.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Switch_P1_Dn/i_clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Switch_P1_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Switch_P1_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.223     1.835    Pong_Inst/P1_Inst/w_Switch_1
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.048     1.883 r  Pong_Inst/P1_Inst/o_Paddle_Y[5]_i_1/O
                         net (fo=6, routed)           0.116     1.999    Pong_Inst/P1_Inst/sel
    SLICE_X8Y45          FDRE                                         r  Pong_Inst/P1_Inst/o_Paddle_Y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P1_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/o_Paddle_Y_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.212ns (38.517%)  route 0.338ns (61.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Switch_P1_Dn/i_clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Switch_P1_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Switch_P1_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.223     1.835    Pong_Inst/P1_Inst/w_Switch_1
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.048     1.883 r  Pong_Inst/P1_Inst/o_Paddle_Y[5]_i_1/O
                         net (fo=6, routed)           0.116     1.999    Pong_Inst/P1_Inst/sel
    SLICE_X8Y45          FDRE                                         r  Pong_Inst/P1_Inst/o_Paddle_Y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.608%)  route 0.384ns (67.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.477    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.262     1.880    Switch_P2_Up/w_Switch_3
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.122     2.048    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.608%)  route 0.384ns (67.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.477    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.262     1.880    Switch_P2_Up/w_Switch_3
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.122     2.048    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.608%)  route 0.384ns (67.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.477    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.262     1.880    Switch_P2_Up/w_Switch_3
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.122     2.048    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.608%)  route 0.384ns (67.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.477    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.262     1.880    Switch_P2_Up/w_Switch_3
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.122     2.048    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P1_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/o_Paddle_Y_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.212ns (34.716%)  route 0.399ns (65.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.448    Switch_P1_Dn/i_clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Switch_P1_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Switch_P1_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.223     1.835    Pong_Inst/P1_Inst/w_Switch_1
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.048     1.883 r  Pong_Inst/P1_Inst/o_Paddle_Y[5]_i_1/O
                         net (fo=6, routed)           0.176     2.059    Pong_Inst/P1_Inst/sel
    SLICE_X9Y45          FDRE                                         r  Pong_Inst/P1_Inst/o_Paddle_Y_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.565ns (31.854%)  route 3.349ns (68.146%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.650     4.914    Switch_Start/p_0_in
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[10]/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.565ns (31.854%)  route 3.349ns (68.146%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.650     4.914    Switch_Start/p_0_in
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[11]/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.565ns (31.854%)  route 3.349ns (68.146%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.650     4.914    Switch_Start/p_0_in
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.565ns (31.854%)  route 3.349ns (68.146%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.650     4.914    Switch_Start/p_0_in
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Switch_Start/r_Count_reg[9]/C

Slack:                    inf
  Source:                 i_Switch[0]
                            (input port)
  Destination:            Switch_P1_Up/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.578ns (32.722%)  route 3.244ns (67.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_Switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_Switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.336     3.789    Switch_P1_Up/i_Switch_IBUF[0]
    SLICE_X8Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.913 r  Switch_P1_Up/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.908     4.822    Switch_P1_Up/p_0_in
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.789    Switch_P1_Up/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Switch[0]
                            (input port)
  Destination:            Switch_P1_Up/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.578ns (32.722%)  route 3.244ns (67.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_Switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_Switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.336     3.789    Switch_P1_Up/i_Switch_IBUF[0]
    SLICE_X8Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.913 r  Switch_P1_Up/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.908     4.822    Switch_P1_Up/p_0_in
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.789    Switch_P1_Up/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Switch[0]
                            (input port)
  Destination:            Switch_P1_Up/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.578ns (32.722%)  route 3.244ns (67.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_Switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_Switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.336     3.789    Switch_P1_Up/i_Switch_IBUF[0]
    SLICE_X8Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.913 r  Switch_P1_Up/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.908     4.822    Switch_P1_Up/p_0_in
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.789    Switch_P1_Up/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Switch[0]
                            (input port)
  Destination:            Switch_P1_Up/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.578ns (32.722%)  route 3.244ns (67.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_Switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_Switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.336     3.789    Switch_P1_Up/i_Switch_IBUF[0]
    SLICE_X8Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.913 r  Switch_P1_Up/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.908     4.822    Switch_P1_Up/p_0_in
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.789    Switch_P1_Up/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Switch_P1_Up/r_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.815ns  (logic 1.565ns (32.511%)  route 3.249ns (67.489%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.550     4.815    Switch_Start/p_0_in
    SLICE_X7Y50          FDRE                                         r  Switch_Start/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Switch_Start/r_Count_reg[0]/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.815ns  (logic 1.565ns (32.511%)  route 3.249ns (67.489%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           2.699     4.140    Switch_Start/i_Switch_Start_IBUF
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     4.264 r  Switch_Start/r_Count[0]_i_1__3/O
                         net (fo=20, routed)          0.550     4.815    Switch_Start/p_0_in
    SLICE_X7Y50          FDRE                                         r  Switch_Start/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Switch_Start/r_Count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pong_Inst/r_P1_Score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.716%)  route 0.195ns (48.284%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE                         0.000     0.000 r  Pong_Inst/r_P1_Score_reg[1]/C
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Pong_Inst/r_P1_Score_reg[1]/Q
                         net (fo=8, routed)           0.195     0.359    Pong_Inst/r_P1_Score_reg_n_0_[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I0_O)        0.045     0.404 r  Pong_Inst/r_Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    Binary_To_7_Segment_Display_Instance/D[1]
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.834     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/C

Slack:                    inf
  Source:                 Pong_Inst/r_P2_Score_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.885%)  route 0.202ns (49.115%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE                         0.000     0.000 r  Pong_Inst/r_P2_Score_reg[0]/C
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Pong_Inst/r_P2_Score_reg[0]/Q
                         net (fo=6, routed)           0.202     0.366    Pong_Inst/r_P2_Score_reg_n_0_[0]
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.411 r  Pong_Inst/r_Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    Binary_To_7_Segment_Display_Instance/D[0]
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.834     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[0]/C

Slack:                    inf
  Source:                 Pong_Inst/r_P2_Score_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Binary_To_7_Segment_Display_Instance/r_Digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.272ns (48.718%)  route 0.286ns (51.282%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE                         0.000     0.000 r  Pong_Inst/r_P2_Score_reg[4]/C
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Pong_Inst/r_P2_Score_reg[4]/Q
                         net (fo=10, routed)          0.197     0.325    Pong_Inst/r_P2_Score_reg_n_0_[4]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.099     0.424 f  Pong_Inst/r_Digit[3]_i_3/O
                         net (fo=1, routed)           0.089     0.513    Pong_Inst/r_Digit[3]_i_3_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.558 r  Pong_Inst/r_Digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.558    Binary_To_7_Segment_Display_Instance/D[3]
    SLICE_X10Y51         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.834     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.224ns (33.052%)  route 0.454ns (66.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.454     0.679    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X5Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.944     2.072    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 Pong_Inst/r_P2_Score_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.308ns (45.362%)  route 0.371ns (54.638%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE                         0.000     0.000 r  Pong_Inst/r_P2_Score_reg[3]/C
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/r_P2_Score_reg[3]/Q
                         net (fo=10, routed)          0.229     0.370    Pong_Inst/r_P2_Score_reg_n_0_[3]
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.048     0.418 r  Pong_Inst/r_Digit[2]_i_3/O
                         net (fo=1, routed)           0.142     0.560    Pong_Inst/r_Digit[2]_i_3_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I1_O)        0.119     0.679 r  Pong_Inst/r_Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    Binary_To_7_Segment_Display_Instance/D[2]
    SLICE_X10Y51         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.834     1.962    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.224ns (31.414%)  route 0.490ns (68.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.490     0.714    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X3Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.945     2.073    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.224ns (30.167%)  route 0.519ns (69.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.519     0.743    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X4Y110         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.224ns (28.969%)  route 0.550ns (71.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.550     0.774    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X2Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.945     2.073    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.224ns (28.476%)  route 0.563ns (71.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.563     0.788    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X2Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.224ns (26.099%)  route 0.635ns (73.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          0.635     0.859    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X3Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.946     2.074    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C





