// Seed: 4129665948
module module_0 ();
  id_1(
      .id_0(id_2),
      .id_1(id_2 && id_2),
      .id_2((1)),
      .id_3((1 == id_3 - id_2)),
      .id_4(1),
      .id_5((1)),
      .id_6(id_2),
      .id_7(1'b0 - id_3 + id_3 - 1'b0)
  );
endmodule
module module_1 (
    input logic id_0
);
  always @(id_0#(
      .id_0(1)
  ))
    id_2 <= {
      (1), 1'h0, id_2, id_0, !id_2, 1, 1 + id_0, id_0, 1 && id_0 + 1, 1
    };
  wire id_3;
  module_0();
endmodule
