#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr  1 11:09:43 2023
# Process ID: 3112
# Current directory: D:/Lab/Vivado/mianshi/mianshi/mianshi.runs/synth_1
# Command line: vivado.exe -log axi_stream_insert_header.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_insert_header.tcl
# Log file: D:/Lab/Vivado/mianshi/mianshi/mianshi.runs/synth_1/axi_stream_insert_header.vds
# Journal file: D:/Lab/Vivado/mianshi/mianshi/mianshi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_stream_insert_header.tcl -notrace
Command: synth_design -top axi_stream_insert_header -part xcku060-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19092
WARNING: [Synth 8-2611] redeclaration of ansi port valid_out is not allowed [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port data_out is not allowed [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:58]
WARNING: [Synth 8-1082] data_out was previously declared with a range [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port keep_out is not allowed [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:59]
WARNING: [Synth 8-1082] keep_out was previously declared with a range [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port last_out is not allowed [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:60]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream_insert_header' [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:3]
	Parameter DATA_WD bound to: 32 - type: integer 
	Parameter DATA_BYTE_WD bound to: 4 - type: integer 
	Parameter BYTE_CNT_WD bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DATA bound to: 2'b01 
	Parameter HEADER bound to: 2'b10 
	Parameter MIX bound to: 2'b11 
WARNING: [Synth 8-567] referenced signal 'last_buffer' should be on the sensitivity list [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:41]
WARNING: [Synth 8-567] referenced signal 'valid_out' should be on the sensitivity list [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:41]
WARNING: [Synth 8-567] referenced signal 'ready_out' should be on the sensitivity list [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:41]
WARNING: [Synth 8-567] referenced signal 'valid_in' should be on the sensitivity list [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:61]
WARNING: [Synth 8-567] referenced signal 'valid_insert' should be on the sensitivity list [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_insert_header' (1#1) [D:/Lab/Vivado/mianshi/mianshi/mianshi.srcs/sources_1/new/axi_stream_insert_header.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_stream_insert_header'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               11 |                               00
                  HEADER |                               01 |                               10
                     MIX |                               00 |                               11
                    DATA |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_stream_insert_header'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.637 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.035 ; gain = 300.398
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1417.039 ; gain = 306.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     4|
|6     |LUT5 |    12|
|7     |LUT6 |     3|
|8     |FDCE |    11|
|9     |FDPE |     2|
|10    |IBUF |    18|
|11    |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.191 ; gain = 306.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.848 ; gain = 375.211
INFO: [Common 17-1381] The checkpoint 'D:/Lab/Vivado/mianshi/mianshi/mianshi.runs/synth_1/axi_stream_insert_header.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_insert_header_utilization_synth.rpt -pb axi_stream_insert_header_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 11:10:09 2023...
