<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XINU: include/uart.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XINU
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d2/d86/uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* uart.h - definintions for the NS16550 uart serial hardware */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a1fac9153314479ad0ad495d752f0224a">    3</a></span>&#160;<span class="preprocessor">#define UART_BAUD   115200  </span><span class="comment">/* Default console baud rate.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00004"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a7ae3b2a4bc45dfaff50a2cc4719b8a27">    4</a></span>&#160;<span class="preprocessor">#define UART_OUT_IDLE   0x0016  </span><span class="comment">/* determine if transmit idle       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00005"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a3f4803a40e343548aa008ac082923900">    5</a></span>&#160;<span class="preprocessor">#define UART_FIFO_SIZE  64  </span><span class="comment">/* chars in UART onboard output FIFO    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;                <span class="comment">/* (16 for later UART chips)        */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Control and Status Register (CSR) definintions for the 16550 UART.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * The code maps the structure structure directly onto the base address</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * CSR address for the device.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html">   13</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="../../da/df8/structuart__csreg.html">uart_csreg</a></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;{</div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ae687ffe56bcc34b183407df19dd42198">   15</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ae687ffe56bcc34b183407df19dd42198">buffer</a>; <span class="comment">/* receive buffer (when read)       */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;                <span class="comment">/*   OR transmit hold (when written)    */</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a5b767f6bb280a7397b1324e85a9f5a60">   17</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a5b767f6bb280a7397b1324e85a9f5a60">ier</a>;    <span class="comment">/* interrupt enable         */</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#abde4e92fdc96db4a022ee30ae24ca365">   18</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#abde4e92fdc96db4a022ee30ae24ca365">iir</a>;    <span class="comment">/* interrupt identification (when read) */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;                <span class="comment">/*   OR FIFO control (when written) */</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ac848b573a13fa231d194af9721bff10f">   20</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ac848b573a13fa231d194af9721bff10f">lcr</a>;    <span class="comment">/* line control register        */</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ab4f799ce27c36d4bf269675b156f5c22">   21</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ab4f799ce27c36d4bf269675b156f5c22">mcr</a>;    <span class="comment">/* modem control register       */</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ae4ce52b7874ae27ee7b9853fe7eaba84">   22</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ae4ce52b7874ae27ee7b9853fe7eaba84">lsr</a>;    <span class="comment">/* line status register         */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#acebff5bca198599ee2d513369cedfb38">   23</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#acebff5bca198599ee2d513369cedfb38">msr</a>;    <span class="comment">/* modem status register        */</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a2cdd380a5e21c957625e6e478613d936">   24</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a2cdd380a5e21c957625e6e478613d936">spr</a>;    <span class="comment">/* scratch register         */</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#aa7ae04dccc2120519c0d9e818ce7a2be">   25</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#aa7ae04dccc2120519c0d9e818ce7a2be">mdr1</a>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a560d82c2ea67fb4b23348115f17838fe">   26</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a560d82c2ea67fb4b23348115f17838fe">res</a>[12];<span class="comment">/* unused UART registers        */</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a5b053bcff4c111f521f97b837aff6310">   27</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a5b053bcff4c111f521f97b837aff6310">sysc</a>;   <span class="comment">/* system configuration register    */</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a42348bf18a4a0a13c6e5e38d62ccecdf">   28</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a42348bf18a4a0a13c6e5e38d62ccecdf">syss</a>;   <span class="comment">/* system status register       */</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#afccf49a51a724030316995ce6ceedf38">   29</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#afccf49a51a724030316995ce6ceedf38">wer</a>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ab346a5078798f63c3204d0c3fe95d220">   30</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ab346a5078798f63c3204d0c3fe95d220">res4</a>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#aea32011a962ac90e80becc3ac8acd42d">   31</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#aea32011a962ac90e80becc3ac8acd42d">rxfifo_lvl</a>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a34ecf234893e43297a3edac53a3ce176">   32</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a34ecf234893e43297a3edac53a3ce176">txfifo_lvl</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a1166b167c91e0efd3815d965f717b8b8">   33</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a1166b167c91e0efd3815d965f717b8b8">ier2</a>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#aecce14361dc15ab6725b50845bfe9cbe">   34</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#aecce14361dc15ab6725b50845bfe9cbe">isr2</a>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#ae5bec700bf5db9f3dc6938824f9a631b">   35</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#ae5bec700bf5db9f3dc6938824f9a631b">freq_sel</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a9d54620764be4652d516c9bbd2b07c0c">   36</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a9d54620764be4652d516c9bbd2b07c0c">res5</a>[2];</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#aa1ca27269d3c96b52eac263f8ba0a13d">   37</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#aa1ca27269d3c96b52eac263f8ba0a13d">mdr3</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../da/df8/structuart__csreg.html#a0a3edae59e939ad78b54b5179839cbf5">   38</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a> <a class="code" href="../../da/df8/structuart__csreg.html#a0a3edae59e939ad78b54b5179839cbf5">tx_dma_thresh</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Alternative names for control and status registers */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#abbca37ae7185d87537aec6963550a14d">   43</a></span>&#160;<span class="preprocessor">#define rbr buffer      </span><span class="comment">/* receive buffer (when read)       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ac74d4ed5339c584e55670969c503bd99">   44</a></span>&#160;<span class="preprocessor">#define thr buffer      </span><span class="comment">/* transmit hold (when written)     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a33223337e3cbd689184b5b8040b172f2">   45</a></span>&#160;<span class="preprocessor">#define fcr iir     </span><span class="comment">/* FIFO control (when written)      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#aad9b18dabfc841d3265a4dcc533aba18">   46</a></span>&#160;<span class="preprocessor">#define dll buffer      </span><span class="comment">/* divisor latch (low byte)     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#af3a62171b0df32c4ef4be621011c47d1">   47</a></span>&#160;<span class="preprocessor">#define dlm ier     </span><span class="comment">/* divisor latch (high byte)        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Definintion of individual bits in control and status registers   */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Divisor values for baud rate */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a7ff21e0cfc73a2db80c3907c5cac5a61">   53</a></span>&#160;<span class="preprocessor">#define UART_DLL    26  </span><span class="comment">/* value for low byte of divisor latch  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                <span class="comment">/*  DLAB=0              */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a63f95172026aa533407e357e73b04551">   55</a></span>&#160;<span class="preprocessor">#define UART_DLM    0   </span><span class="comment">/* value for high byte of divisor latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                <span class="comment">/*  DLAB=1              */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Line control bits */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ac2e0b56a5909d564e6fea1aee2aa6dc4">   60</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB   0x80    </span><span class="comment">/* Divisor latch access bit     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a27aec5387f54adb3e65b05b1669e411c">   61</a></span>&#160;<span class="preprocessor">#define UART_LCR_8N1    0x03    </span><span class="comment">/* 8 bits, no parity, 1 stop        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Interrupt enable bits */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a0a782acf2ae4c3135e633d54a54a9294">   65</a></span>&#160;<span class="preprocessor">#define UART_IER_ERBFI  0x01    </span><span class="comment">/* Received data interrupt mask     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ab9695df2475681b192265a3ac7ee8606">   66</a></span>&#160;<span class="preprocessor">#define UART_IER_ETBEI  0x02    </span><span class="comment">/* Transmitter buffer empty interrupt   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#af8b69e1e968b57e5e8eab5466a232a1e">   67</a></span>&#160;<span class="preprocessor">#define UART_IER_ELSI   0x04    </span><span class="comment">/* Recv line status interrupt mask  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a5bd0a0e8220be6bf1dc67b5347028fb6">   68</a></span>&#160;<span class="preprocessor">#define UART_IER_EMSI   0x08    </span><span class="comment">/* Modem status interrupt mask      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Interrupt identification masks */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a8d84ebf7b5e67a863ef7148c989950cd">   72</a></span>&#160;<span class="preprocessor">#define UART_IIR_IRQ    0x01    </span><span class="comment">/* Interrupt pending bit        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a65894c11a902f320fc25d1394e800444">   73</a></span>&#160;<span class="preprocessor">#define UART_IIR_IDMASK 0x0E    </span><span class="comment">/* 3-bit field for interrupt ID     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a5c7ad0d3907b5f2f652ade4fd34dc49c">   74</a></span>&#160;<span class="preprocessor">#define UART_IIR_MSC    0x00    </span><span class="comment">/* Modem status change          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a5beef163e4470a45938764fbe1b2200b">   75</a></span>&#160;<span class="preprocessor">#define UART_IIR_THRE   0x02    </span><span class="comment">/* Transmitter holding register empty   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a9896460f43c49cd668cc37077fb3bb2f">   76</a></span>&#160;<span class="preprocessor">#define UART_IIR_RDA    0x04    </span><span class="comment">/* Receiver data available      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a3523ac3fe8438c6b92108953f97ce94a">   77</a></span>&#160;<span class="preprocessor">#define UART_IIR_RLSI   0x06    </span><span class="comment">/* Receiver line status interrupt   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a83a485887843d9c0b282f31ec894699d">   78</a></span>&#160;<span class="preprocessor">#define UART_IIR_RTO    0x0C    </span><span class="comment">/* Receiver timed out           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* FIFO control bits */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a3b77b272d32583246ab0c3e666e0ce04">   82</a></span>&#160;<span class="preprocessor">#define UART_FCR_EFIFO  0x01    </span><span class="comment">/* Enable in and out hardware FIFOs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a420f32b60cc9b7f34761233eba51f035">   83</a></span>&#160;<span class="preprocessor">#define UART_FCR_RRESET 0x02    </span><span class="comment">/* Reset receiver FIFO          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a69e11a0de850b49ed2287a35f6f9e1a4">   84</a></span>&#160;<span class="preprocessor">#define UART_FCR_TRESET 0x04    </span><span class="comment">/* Reset transmit FIFO          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a4268370c68d07c5b9367822e6bbc8fd5">   85</a></span>&#160;<span class="preprocessor">#define UART_FCR_TRIG0  0x00    </span><span class="comment">/* RCVR FIFO trigger level one char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a9c0c8e4d3aada4655d5dbf3956987ae2">   86</a></span>&#160;<span class="preprocessor">#define UART_FCR_TRIG1  0x40    </span><span class="comment">/* RCVR FIFO trigger level 1/4      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a6462f0db2ee4104a68bf9692bc7d6283">   87</a></span>&#160;<span class="preprocessor">#define UART_FCR_TRIG2  0x80    </span><span class="comment">/* RCVR FIFO trigger level 2/4      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#af07296f3aeab8b9fd70a260d8f249bef">   88</a></span>&#160;<span class="preprocessor">#define UART_FCR_TRIG3  0xC0    </span><span class="comment">/* RCVR FIFO trigger level 3/4      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Modem control bits */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a792e69385c822a6189b106e8d848c5c7">   92</a></span>&#160;<span class="preprocessor">#define UART_MCR_OUT2   0x08    </span><span class="comment">/* User-defined OUT2            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#af3d8e37fba0e8d8c33318645f2c7a1c5">   93</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS    0x02    </span><span class="comment">/* RTS complement           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ad764ad7ea455e53f28d2e0dcd93f7243">   94</a></span>&#160;<span class="preprocessor">#define UART_MCR_DTR    0x01    </span><span class="comment">/* DTR complement           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a3e3455fd892c4573cc327ae6656ae99c">   95</a></span>&#160;<span class="preprocessor">#define UART_MCR_LOOP   0x10    </span><span class="comment">/* Enable loopback test mode        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Line status bits */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a0f8ac527073d763bac90daba987361c6">   99</a></span>&#160;<span class="preprocessor">#define UART_LSR    5   </span><span class="comment">/* Input&quot; Line Status Register      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a8cc7d49fde8f2b393a398e6ebf1fbc00">  101</a></span>&#160;<span class="preprocessor">#define UART_LSR_DR 0x01    </span><span class="comment">/* Data ready               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#aaca4bb43e62c7085534b67576e1ddbeb">  102</a></span>&#160;<span class="preprocessor">#define UART_LSR_BI 0x10    </span><span class="comment">/* Break interrupt indicator        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ae05118527ef8873b9d7b1b0be0153019">  103</a></span>&#160;<span class="preprocessor">#define UART_LSR_THRE   0x20    </span><span class="comment">/* Transmit-hold-register empty     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#adb3f8bb82f0a253700fdb88d8c609710">  104</a></span>&#160;<span class="preprocessor">#define UART_LSR_TEMT   0x40    </span><span class="comment">/* Transmitter empty            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ac554053f778819e84a6234cbc100cd5d">  106</a></span>&#160;<span class="preprocessor">#define UART_TX     0   </span><span class="comment">/* offset of transmit buffer        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* MDR1 bits    */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a65997ae21ab1f36319c876188872230a">  109</a></span>&#160;<span class="preprocessor">#define UART_MDR1_16X   0x00000000</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#adaad5957fede6172041568780844d034">  110</a></span>&#160;<span class="preprocessor">#define UART_MDR1_16XAB 0x00000002</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#adbf316a84f45b6c2bc156f47d2a526ac">  111</a></span>&#160;<span class="preprocessor">#define UART_MDR1_13X   0x00000003</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* SYSC register bits */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a162abb908dbef52a961c656833eae12a">  115</a></span>&#160;<span class="preprocessor">#define UART_SYSC_SOFTRESET 0x00000002</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* SYSS register bits */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#ab6fdaa0ad3649e45c20ba4231d76ed9a">  119</a></span>&#160;<span class="preprocessor">#define UART_SYSS_RESETDONE 0x00000001</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* UART1 Clock control */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a348c212ba98bb7076e2d7c95899bfa28">  122</a></span>&#160;<span class="preprocessor">#define UART1_CLKCTRL_ADDR  0x44e0006c</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a3f68cf0cd0422a1f55d6e921a51fb1b8">  123</a></span>&#160;<span class="preprocessor">#define UART1_CLKCTRL_EN    0x00000002</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Pad control addresses and modes */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a1dfaa849bfef4478883e6717c65fc8a3">  126</a></span>&#160;<span class="preprocessor">#define UART0_PADRX_ADDR    0x44E10970</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a510e11ec3a9dcde5c3505cecc08abd4f">  127</a></span>&#160;<span class="preprocessor">#define UART0_PADTX_ADDR    0x44E10974</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a4d3e1a757e1c8e89ef670adf62d88530">  128</a></span>&#160;<span class="preprocessor">#define UART0_PADRX_MODE    0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a874476c5f1d0c774140fd97699110cf3">  129</a></span>&#160;<span class="preprocessor">#define UART0_PADTX_MODE    0</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a429bd8b16519a8e3c9cbed6b92a655f5">  130</a></span>&#160;<span class="preprocessor">#define UART1_PADRX_ADDR    0x44E10980</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#abf97b9e55003fab1fa30fae7a7232d5f">  131</a></span>&#160;<span class="preprocessor">#define UART1_PADTX_ADDR    0x44E10984</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a05ca53b0527e2e9e4afa660a33986443">  132</a></span>&#160;<span class="preprocessor">#define UART1_PADRX_MODE    0</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="../../d2/d86/uart_8h.html#a7ea9265510c5cee0a65a942088999420">  133</a></span>&#160;<span class="preprocessor">#define UART1_PADTX_MODE    0</span></div><div class="ttc" id="structuart__csreg_html_ae4ce52b7874ae27ee7b9853fe7eaba84"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ae4ce52b7874ae27ee7b9853fe7eaba84">uart_csreg::lsr</a></div><div class="ttdeci">volatile uint32 lsr</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00022">uart.h:22</a></div></div>
<div class="ttc" id="structuart__csreg_html_ae687ffe56bcc34b183407df19dd42198"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ae687ffe56bcc34b183407df19dd42198">uart_csreg::buffer</a></div><div class="ttdeci">volatile uint32 buffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00015">uart.h:15</a></div></div>
<div class="ttc" id="structuart__csreg_html_a560d82c2ea67fb4b23348115f17838fe"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a560d82c2ea67fb4b23348115f17838fe">uart_csreg::res</a></div><div class="ttdeci">volatile uint32 res[12]</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00026">uart.h:26</a></div></div>
<div class="ttc" id="structuart__csreg_html_a34ecf234893e43297a3edac53a3ce176"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a34ecf234893e43297a3edac53a3ce176">uart_csreg::txfifo_lvl</a></div><div class="ttdeci">volatile uint32 txfifo_lvl</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00032">uart.h:32</a></div></div>
<div class="ttc" id="structuart__csreg_html_aea32011a962ac90e80becc3ac8acd42d"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#aea32011a962ac90e80becc3ac8acd42d">uart_csreg::rxfifo_lvl</a></div><div class="ttdeci">volatile uint32 rxfifo_lvl</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00031">uart.h:31</a></div></div>
<div class="ttc" id="structuart__csreg_html_a5b767f6bb280a7397b1324e85a9f5a60"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a5b767f6bb280a7397b1324e85a9f5a60">uart_csreg::ier</a></div><div class="ttdeci">volatile uint32 ier</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00017">uart.h:17</a></div></div>
<div class="ttc" id="structuart__csreg_html_aa7ae04dccc2120519c0d9e818ce7a2be"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#aa7ae04dccc2120519c0d9e818ce7a2be">uart_csreg::mdr1</a></div><div class="ttdeci">volatile uint32 mdr1</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00025">uart.h:25</a></div></div>
<div class="ttc" id="structuart__csreg_html_aa1ca27269d3c96b52eac263f8ba0a13d"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#aa1ca27269d3c96b52eac263f8ba0a13d">uart_csreg::mdr3</a></div><div class="ttdeci">volatile uint32 mdr3</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00037">uart.h:37</a></div></div>
<div class="ttc" id="structuart__csreg_html_a9d54620764be4652d516c9bbd2b07c0c"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a9d54620764be4652d516c9bbd2b07c0c">uart_csreg::res5</a></div><div class="ttdeci">volatile uint32 res5[2]</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00036">uart.h:36</a></div></div>
<div class="ttc" id="structuart__csreg_html_acebff5bca198599ee2d513369cedfb38"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#acebff5bca198599ee2d513369cedfb38">uart_csreg::msr</a></div><div class="ttdeci">volatile uint32 msr</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00023">uart.h:23</a></div></div>
<div class="ttc" id="structuart__csreg_html_a42348bf18a4a0a13c6e5e38d62ccecdf"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a42348bf18a4a0a13c6e5e38d62ccecdf">uart_csreg::syss</a></div><div class="ttdeci">volatile uint32 syss</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00028">uart.h:28</a></div></div>
<div class="ttc" id="structuart__csreg_html_ab4f799ce27c36d4bf269675b156f5c22"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ab4f799ce27c36d4bf269675b156f5c22">uart_csreg::mcr</a></div><div class="ttdeci">volatile uint32 mcr</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00021">uart.h:21</a></div></div>
<div class="ttc" id="structuart__csreg_html_ac848b573a13fa231d194af9721bff10f"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ac848b573a13fa231d194af9721bff10f">uart_csreg::lcr</a></div><div class="ttdeci">volatile uint32 lcr</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00020">uart.h:20</a></div></div>
<div class="ttc" id="structuart__csreg_html_ae5bec700bf5db9f3dc6938824f9a631b"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ae5bec700bf5db9f3dc6938824f9a631b">uart_csreg::freq_sel</a></div><div class="ttdeci">volatile uint32 freq_sel</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00035">uart.h:35</a></div></div>
<div class="ttc" id="structuart__csreg_html_a2cdd380a5e21c957625e6e478613d936"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a2cdd380a5e21c957625e6e478613d936">uart_csreg::spr</a></div><div class="ttdeci">volatile uint32 spr</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00024">uart.h:24</a></div></div>
<div class="ttc" id="structuart__csreg_html_a1166b167c91e0efd3815d965f717b8b8"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a1166b167c91e0efd3815d965f717b8b8">uart_csreg::ier2</a></div><div class="ttdeci">volatile uint32 ier2</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00033">uart.h:33</a></div></div>
<div class="ttc" id="structuart__csreg_html_abde4e92fdc96db4a022ee30ae24ca365"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#abde4e92fdc96db4a022ee30ae24ca365">uart_csreg::iir</a></div><div class="ttdeci">volatile uint32 iir</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00018">uart.h:18</a></div></div>
<div class="ttc" id="structuart__csreg_html_a0a3edae59e939ad78b54b5179839cbf5"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a0a3edae59e939ad78b54b5179839cbf5">uart_csreg::tx_dma_thresh</a></div><div class="ttdeci">volatile uint32 tx_dma_thresh</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00038">uart.h:38</a></div></div>
<div class="ttc" id="structuart__csreg_html"><div class="ttname"><a href="../../da/df8/structuart__csreg.html">uart_csreg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00013">uart.h:13</a></div></div>
<div class="ttc" id="kernel_8h_html_a1134b580f8da4de94ca6b1de4d37975e"><div class="ttname"><a href="../../d0/daa/kernel_8h.html#a1134b580f8da4de94ca6b1de4d37975e">uint32</a></div><div class="ttdeci">unsigned int uint32</div><div class="ttdoc">符号なし32ビット整数（unsigned int） </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/daa/kernel_8h_source.html#l00015">kernel.h:15</a></div></div>
<div class="ttc" id="structuart__csreg_html_a5b053bcff4c111f521f97b837aff6310"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#a5b053bcff4c111f521f97b837aff6310">uart_csreg::sysc</a></div><div class="ttdeci">volatile uint32 sysc</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00027">uart.h:27</a></div></div>
<div class="ttc" id="structuart__csreg_html_ab346a5078798f63c3204d0c3fe95d220"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#ab346a5078798f63c3204d0c3fe95d220">uart_csreg::res4</a></div><div class="ttdeci">volatile uint32 res4</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00030">uart.h:30</a></div></div>
<div class="ttc" id="structuart__csreg_html_aecce14361dc15ab6725b50845bfe9cbe"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#aecce14361dc15ab6725b50845bfe9cbe">uart_csreg::isr2</a></div><div class="ttdeci">volatile uint32 isr2</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00034">uart.h:34</a></div></div>
<div class="ttc" id="structuart__csreg_html_afccf49a51a724030316995ce6ceedf38"><div class="ttname"><a href="../../da/df8/structuart__csreg.html#afccf49a51a724030316995ce6ceedf38">uart_csreg::wer</a></div><div class="ttdeci">volatile uint32 wer</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d86/uart_8h_source.html#l00029">uart.h:29</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
