
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Œ
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
™
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
;
No user repositories specified
1154*coregenZ19-1704
y
Loaded Vivado repository '%s'.
1332*coregen2<
(/opt/Xilinx/2013.3/Vivado/2013.3/data/ip2default:defaultZ19-2313
¢
Command: %s
53*	vivadotcl2z
fsynth_design -top vivado_activity_thread_ap_fexp_7_full_dsp -part xc7z020clg484-1 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
Ï
%IP '%s' is locked. Locked reason: %s
1260*coregen2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 762.301 ; gain = 158.984
2default:default
ï
synthesizing module '%s'638*oasys2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd2default:default2
702default:default8@Z8-638
Ã
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Ú
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd2default:default2
1912default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys2'
floating_point_v7_02default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ð
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Þ
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
Þ
synthesizing module '%s'638*oasys2+
floating_point_v7_0_viv2default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ï
synthesizing module '%s'638*oasys2&
xbip_pipe_v3_0_viv2default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Š
%done synthesizing module '%s' (%s#%s)256*oasys2&
xbip_pipe_v3_0_viv2default:default2
12default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2
flt_exp2default:default2Ø
Á/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-638
³
null assignment ignored3449*oasys2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd2default:default2
88752default:default8@Z8-3919
³
null assignment ignored3449*oasys2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd2default:default2
88752default:default8@Z8-3919
Þ
synthesizing module '%s'638*oasys2'
flt_exp_specialcase2default:default2ä
Í/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2"
special_detect2default:default2Þ
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Á
synthesizing module '%s'638*oasys2
delay2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ß
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
š
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
12default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
delay2default:default2
22default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized02default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized02default:default2
22default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2"
special_detect2default:default2
32default:default2
12default:default2Þ
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2

compare_gt2default:default2Ú
Ã/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Í
synthesizing module '%s'638*oasys2
carry_chain2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ß
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
š
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
32default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized12default:default2
32default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized22default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ß
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
š
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
32default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized22default:default2
32default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
42default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_gt2default:default2
52default:default2
12default:default2Ú
Ã/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized32default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ß
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
š
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
52default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized32default:default2
52default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized42default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ß
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
š
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
52default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized42default:default2
52default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2'
flt_exp_specialcase2default:default2
62default:default2
12default:default2ä
Í/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-256
Þ
synthesizing module '%s'638*oasys2#
flt_to_fix_conv2default:default2è
Ñ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized52default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
62default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized52default:default2
62default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized62default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
62default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized62default:default2
62default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
synthesizing module '%s'638*oasys22
special_detect__parameterized02default:default2Þ
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2!
compare_eq_im2default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ý
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
62default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_eq_im2default:default2
72default:default2
12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized72default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
72default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized72default:default2
72default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ž
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized02default:default2
72default:default2
12default:default2Þ
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
delay_s2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized82default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
72default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized82default:default2
72default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
þ
%done synthesizing module '%s' (%s#%s)256*oasys2
delay_s2default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2+
delay_s__parameterized02default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2)
delay__parameterized92default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
82default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized92default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2+
delay_s__parameterized02default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized102default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
82default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized102default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2 
zero_det_sel2default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-638
á
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized02default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ý
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized112default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
82default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized112default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
82default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized02default:default2
82default:default2
12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized122default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
82default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized122default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized132default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
82default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized132default:default2
82default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ö
,binding component instance '%s' to cell '%s'113*oasys2
MUX02default:default2
MUXF72default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4442default:default8@Z8-113
ö
,binding component instance '%s' to cell '%s'113*oasys2
MUX12default:default2
MUXF72default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4512default:default8@Z8-113
ö
,binding component instance '%s' to cell '%s'113*oasys2
MUX22default:default2
MUXF82default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4582default:default8@Z8-113
Š
%done synthesizing module '%s' (%s#%s)256*oasys2 
zero_det_sel2default:default2
92default:default2
12default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2#
shift_msb_first2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized142default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
92default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized142default:default2
92default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2#
shift_msb_first2default:default2
102default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-256
Ý
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ø
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized152default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
102default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized152default:default2
102default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized162default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized162default:default2
102default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized172default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
102default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized172default:default2
102default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
102default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized182default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
102default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized182default:default2
102default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized192default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
102default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized192default:default2
102default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_to_fix_conv2default:default2
112default:default2
12default:default2è
Ñ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2
flt_exp_ccm2default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized202default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized202default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2"
flt_log_addsub2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys2#
dsp48e1_wrapper2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized212default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized212default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized222default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized222default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized232default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized232default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized242default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized242default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized252default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized252default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized262default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
112default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized262default:default2
112default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ú
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
‘
%done synthesizing module '%s' (%s#%s)256*oasys2#
dsp48e1_wrapper2default:default2
122default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_log_addsub2default:default2
132default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
®
null assignment ignored3449*oasys2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ä
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized02default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
å
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized02default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
¡
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized02default:default2
132default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized02default:default2
132default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_ccm2default:default2
142default:default2
12default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
Þ
synthesizing module '%s'638*oasys2/
flt_exp_ccm__parameterized02default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
ä
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized12default:default2
142default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
®
null assignment ignored3449*oasys2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ä
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized22default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized22default:default2
142default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2/
flt_exp_ccm__parameterized02default:default2
142default:default2
12default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized272default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
142default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized272default:default2
142default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ª
null assignment ignored3449*oasys2Ø
Á/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
4702default:default8@Z8-3919
ä
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized32default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
å
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
¡
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized12default:default2
142default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized32default:default2
142default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2
flt_exp_e2A2default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-638
®
null assignment ignored3449*oasys2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
2502default:default8@Z8-3919
Š
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_e2A2default:default2
152default:default2
12default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2#
flt_exp_e2zmzm12default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-638
²
null assignment ignored3449*oasys2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
2422default:default8@Z8-3919
’
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_exp_e2zmzm12default:default2
162default:default2
12default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-256
å
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized22default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized282default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized282default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized292default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized292default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ú
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
¡
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized22default:default2
162default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized302default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized302default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized312default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized312default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
renorm_and_round_logic2default:default2æ
Ï/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized322default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized322default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized332default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized332default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
RTL assertion: "%s"63*oasys2ü
ç******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2æ
Ï/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized342default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized342default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized352default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized352default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized362default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2
162default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized362default:default2
162default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2!
flt_round_bit2default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2!
flt_round_bit2default:default2
172default:default2
12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized372default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2
172default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized372default:default2
172default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
å
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized32default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ú
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
¡
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized32default:default2
172default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2*
renorm_and_round_logic2default:default2
182default:default2
12default:default2æ
Ï/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
ä
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized42default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
÷
&Detected and applied attribute %s = %s3620*oasys2
	use_dsp482default:default2
no2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2122default:default8@Z8-4472
û
,binding component instance '%s' to cell '%s'113*oasys2
cymux02default:default2
MUXCY2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2442default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
prop_lut2default:default2
LUT42default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2602default:default8@Z8-113
û
,binding component instance '%s' to cell '%s'113*oasys2
gen_lut2default:default2
LUT42default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2692default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
cymux2default:default2
MUXCY2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2802default:default8@Z8-113
ú
,binding component instance '%s' to cell '%s'113*oasys2
cyxor2default:default2
XORCY2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2872default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
prop_lut2default:default2
LUT42default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2602default:default8@Z8-113
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized382default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2
182default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized382default:default2
182default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized42default:default2
182default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
á
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ý
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized392default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized392default:default2
182default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
182default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized12default:default2
182default:default2
12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2!
compare_ne_im2default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_ne_im2default:default2
192default:default2
12default:default2Ý
Æ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-256
Û
synthesizing module '%s'638*oasys2.
compare_gt__parameterized02default:default2Ú
Ã/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ý
synthesizing module '%s'638*oasys2/
carry_chain__parameterized42default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized402default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized402default:default2
192default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized42default:default2
192default:default2
12default:default2Û
Ä/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2.
compare_gt__parameterized02default:default2
192default:default2
12default:default2Ú
Ã/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2"
flt_exp_recomb2default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized412default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2
192default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized412default:default2
192default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized422default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized422default:default2
192default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_exp_recomb2default:default2
202default:default2
12default:default2ß
È/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp2default:default2
212default:default2
12default:default2Ø
Á/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-256
‡
RTL assertion: "%s"63*oasys2Ù
Ä****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         7Maximum latency of core = 29AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 72default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
Ò
synthesizing module '%s'638*oasys2*
delay__parameterized432default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
à
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2
212default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized432default:default2
212default:default2
12default:default2Õ
¾/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2+
floating_point_v7_0_viv2default:default2
222default:default2
12default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2'
floating_point_v7_02default:default2
232default:default2
12default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2
242default:default2
12default:default2à
É/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd2default:default2
702default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 840.117 ; gain = 236.801
2default:default
š
%s*synth2Š
vStart RTL Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 840.117 ; gain = 236.801
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys28
$\CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL 2default:default2
D[0]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2"
i_calculate_Xf2default:default2
b[33]2default:defaultZ8-3295
y
'tying undriven pin %s:%s to constant 0
3295*oasys2
	i_res_exp2default:default2
b[8]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
i_Xi_gt_bias_sub12default:default2
A[8]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[16]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[15]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[14]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[13]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[12]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[11]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[10]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[9]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[8]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[7]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
A_IN[6]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[15]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[14]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[13]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[12]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[11]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[10]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[9]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[8]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[7]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[6]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[5]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[4]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[3]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[2]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[1]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
C_IN[0]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys20
\g_Fr_sp_dsp.i_calculate_Fr 2default:default2
D_IN[16]2default:defaultZ8-3295
\
-Analyzing %s Unisim elements for replacement
17*netlist2
92default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ÿ
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
 
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
 
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ž
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
œ
Loading package from %s
16*device2k
W/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
“
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.3/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
¹
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ü
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
Â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ü
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
¶
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ü
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2á
Ì/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/.Xil/vivado_activity_thread_ap_fexp_7_full_dsp_propImpl.xdc2default:defaultZ1-236
ë
Parsing XDC File [%s]
179*designutils2´
Ÿ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-179
ô
Finished Parsing XDC File [%s]
178*designutils2´
Ÿ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-178
Ž
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2´
Ÿ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc2default:default2á
Ì/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/.Xil/vivado_activity_thread_ap_fexp_7_full_dsp_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
–
!Unisim Transformation Summary:
%s111*project2Z
F  A total of 2 instances were transformed.
  FDE => FDRE: 2 instances
2default:defaultZ1-111
›
%s*synth2‹
wStart RTL Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1059.008 ; gain = 455.691
2default:default
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.012 ; gain = 455.695
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.012 ; gain = 455.695
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
‹
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1133.035 ; gain = 529.719
2default:default
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1153.062 ; gain = 549.746
2default:default
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.086 ; gain = 569.770
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1199.086 ; gain = 595.770
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1200.086 ; gain = 596.770
2default:default
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |DSP48E1_1 |     3|
2default:default
>
%s*synth2/
|2     |DSP48E1_2 |     2|
2default:default
>
%s*synth2/
|3     |DSP48E1_3 |     1|
2default:default
>
%s*synth2/
|4     |DSP48E1_4 |     1|
2default:default
>
%s*synth2/
|5     |LUT1      |    37|
2default:default
>
%s*synth2/
|6     |LUT2      |    36|
2default:default
>
%s*synth2/
|7     |LUT3      |    30|
2default:default
>
%s*synth2/
|8     |LUT4      |    76|
2default:default
>
%s*synth2/
|9     |LUT5      |   104|
2default:default
>
%s*synth2/
|10    |LUT6      |   539|
2default:default
>
%s*synth2/
|11    |MUXCY     |    66|
2default:default
>
%s*synth2/
|12    |MUXF7     |   193|
2default:default
>
%s*synth2/
|13    |MUXF8     |     2|
2default:default
>
%s*synth2/
|14    |SRL16E    |    14|
2default:default
>
%s*synth2/
|15    |XORCY     |    44|
2default:default
>
%s*synth2/
|16    |FDE       |     2|
2default:default
>
%s*synth2/
|17    |FDRE      |   304|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.117 ; gain = 610.801
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
92default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
¹
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ü
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
Â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ü
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
À
!Unisim Transformation Summary:
%s111*project2ƒ
o  A total of 22 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 2 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
4782default:default2
12default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:432default:default2
00:00:442default:default2
1459.3362default:default2
745.0352default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
42default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1466.371 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Mar 12 08:24:28 20142default:defaultZ17-206