# Progress Log
## Day 1 (18 Nov 2025)
- Initial project definition, goal identification, short/long term plans laid
- Explored Github repo, file , folder features
- Learnt Half Adder, Full Adder , 3-bit Ripple Carry Adder Logic comfiguration

TASK TOMMOROW: Continue learning on Int ALU

## Day 2 (19 Nov 2025)
- Understanding Integer arithmetic in ALUs(ADD,SUB,AND,XOR,SLT)
- Parameterize the ALU to fit multiple bus widths
- Added Zero flag evaluation

TASK TOMMOROW: Learn more functions needed for complete ALU
