NDFramePage.OnPageTitleLoaded("File:ad9361x2_pl_wrapper.v","ad9361x2_pl_wrapper.v");NDSummary.OnSummaryLoaded("File:ad9361x2_pl_wrapper.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"]],[[89,0,2,"ad9361x2_pl_wrapper.v","ad9361x2_pl_wrapper.v"],[90,0,3,"Authors","Authors"],[91,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[92,0,3,"Dates","Dates"],[93,0,1,"2023/11/02","2023/11/02"],[94,0,3,"Information","Information"],[95,0,4,"Brief","Brief"],[96,0,4,"License MIT","License_MIT"],[97,0,5,"ad9361x2_pl_wrapper","ad9361x2_pl_wrapper"],[98,0,3,"Instantianted Modules","ad9361x2_pl_wrapper.Instantianted_Modules"],[99,0,5,"inst_axi_ad9361_0","inst_axi_ad9361_0"],[100,0,5,"inst_axi_ad9361_1","inst_axi_ad9361_1"],[101,0,5,"inst_adc_axi_dmac","inst_adc_axi_dmac"],[102,0,5,"inst_dac_axi_dmac","inst_dac_axi_dmac"],[103,0,5,"inst_adc_cpack","inst_adc_cpack"],[104,0,5,"inst_dac_cpack","inst_dac_cpack"],[105,0,5,"inst_dac_fifo","inst_dac_fifo"],[106,0,5,"inst_adc_fifo","inst_adc_fifo"],[107,0,5,"inst_clkdiv","inst_clkdiv"],[108,0,5,"isnt_util_tdd_sync_0","isnt_util_tdd_sync_0"],[109,0,5,"isnt_util_tdd_sync_1","isnt_util_tdd_sync_1"],[110,0,5,"inst_ad_reset","inst_ad_reset"],[111,0,5,"inst_axilxbar","inst_axilxbar"]]);