0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab4/lab4.srcs/sim_1/new/tb.vhd,1696718017,vhdl,,,,tb,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab4/lab4.srcs/sources_1/new/clock.vhd,1696717576,vhdl,,,,clock,,,,,,,,
