ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 06, 2015 at 17:09:18 PST
ncverilog
	alu.v
Recompiling... reason: file './alu.v' is newer than expected.
	expected: Fri Mar  6 17:03:56 2015
	actual:   Fri Mar  6 17:08:40 2015
file: alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x562192a3>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		            Instances  Unique
		Modules:            1       1
		Registers:          4       4
		Scalar wires:       1       -
		Vectored wires:     1       -
		Always blocks:      1       1
		Cont. assignments:  0       2
	Writing initial simulation snapshot: worklib.alu:v
Loading snapshot worklib.alu:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 06, 2015 at 17:09:25 PST  (total: 00:00:07)
