Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  8 20:37:20 2023
| Host         : DESKTOP-S74UNKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Slow_Clk0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.425        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
c      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c                   5.425        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c
  To Clock:  c

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.932ns (22.824%)  route 3.151ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.925     9.244    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.932ns (22.824%)  route 3.151ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.925     9.244    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.932ns (22.824%)  route 3.151ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.925     9.244    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Slow_Clk0/count_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.065%)  route 3.109ns (76.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.201    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    Slow_Clk0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.065%)  route 3.109ns (76.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.201    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    Slow_Clk0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.065%)  route 3.109ns (76.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.201    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    Slow_Clk0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.065%)  route 3.109ns (76.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.201    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    Slow_Clk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.932ns (23.094%)  route 3.104ns (76.906%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.877     9.196    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clk0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.932ns (23.094%)  route 3.104ns (76.906%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.877     9.196    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clk0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c rise@10.000ns - c rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.932ns (23.094%)  route 3.104ns (76.906%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.160    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           1.408     7.024    Slow_Clk0/count[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.150     7.174 f  Slow_Clk0/count[31]_i_3/O
                         net (fo=3, routed)           0.819     7.993    Slow_Clk0/count[31]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.319 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.877     9.196    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clk0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.739    Slow_Clk0/count[12]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Slow_Clk0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.847    Slow_Clk0/data0[12]
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.739    Slow_Clk0/count[16]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Slow_Clk0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.847    Slow_Clk0/data0[16]
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.739    Slow_Clk0/count[20]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Slow_Clk0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.847    Slow_Clk0/data0[20]
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Slow_Clk0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.739    Slow_Clk0/count[24]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Slow_Clk0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.847    Slow_Clk0/data0[24]
    SLICE_X1Y6           FDRE                                         r  Slow_Clk0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Slow_Clk0/count_reg[24]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.738    Slow_Clk0/count[28]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Slow_Clk0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.846    Slow_Clk0/data0[28]
    SLICE_X1Y7           FDRE                                         r  Slow_Clk0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  Slow_Clk0/count_reg[28]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.479    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Slow_Clk0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.740    Slow_Clk0/count[4]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  Slow_Clk0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.848    Slow_Clk0/data0[4]
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     1.994    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  Slow_Clk0/count_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    Slow_Clk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.479    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  Slow_Clk0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Slow_Clk0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.740    Slow_Clk0/count[8]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  Slow_Clk0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.848    Slow_Clk0/data0[8]
    SLICE_X1Y2           FDRE                                         r  Slow_Clk0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     1.994    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  Slow_Clk0/count_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    Slow_Clk0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.733    Slow_Clk0/count[9]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  Slow_Clk0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.848    Slow_Clk0/data0[9]
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  Slow_Clk0/count_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.735    Slow_Clk0/count[13]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  Slow_Clk0/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.850    Slow_Clk0/data0[13]
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  Slow_Clk0/count_reg[13]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clk0/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.735    Slow_Clk0/count[17]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  Slow_Clk0/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.850    Slow_Clk0/data0[17]
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  Slow_Clk0/count_reg[17]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clk0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     Slow_Clk0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     Slow_Clk0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     Slow_Clk0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     Slow_Clk0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     Slow_Clk0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     Slow_Clk0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Slow_Clk0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Slow_Clk0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Slow_Clk0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Slow_Clk0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Slow_Clk0/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Slow_Clk0/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Slow_Clk0/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Slow_Clk0/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Slow_Clk0/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Slow_Clk0/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     Slow_Clk0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     Slow_Clk0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     Slow_Clk0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     Slow_Clk0/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     Slow_Clk0/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     Slow_Clk0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Slow_Clk0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Slow_Clk0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Slow_Clk0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Slow_Clk0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Slow_Clk0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Slow_Clk0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Slow_Clk0/count_reg[16]/C



