$date
	Sun Nov 03 12:08:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seven_multiplexer $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1027 " in_2B [1026:0] $end
$var wire 1027 # in_2M [1026:0] $end
$var wire 1027 $ in_3B [1026:0] $end
$var wire 1027 % in_3M [1026:0] $end
$var wire 1027 & in_B [1026:0] $end
$var wire 1027 ' in_M [1026:0] $end
$var wire 1 ( resetn $end
$var wire 3 ) select [2:0] $end
$var reg 1027 * out [1026:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
0(
b1 '
b100 &
b11 %
b110 $
b10 #
b101 "
0!
$end
#5000
b0 *
1!
#10000
0!
1(
#15000
1!
#20000
0!
b1 )
#25000
b1 *
1!
#30000
0!
b10 )
#35000
b10 *
1!
#40000
0!
b11 )
#45000
b11 *
1!
#50000
0!
b100 )
#55000
b100 *
1!
#60000
0!
b101 )
#65000
b101 *
1!
#70000
0!
b110 )
#75000
b110 *
1!
#80000
0!
b0 )
#85000
b0 *
1!
#90000
0!
#95000
1!
#100000
0!
