
*** Running vivado
    with args -log cell0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cell0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cell0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 307.820 ; gain = 97.500
INFO: [Synth 8-638] synthesizing module 'cell0' [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cell0/synth/cell0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'cell0' (9#1) [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cell0/synth/cell0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 507.063 ; gain = 296.742
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 507.063 ; gain = 296.742
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 594.285 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 594.285 ; gain = 383.965
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 594.285 ; gain = 383.965
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 594.285 ; gain = 383.965
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 594.285 ; gain = 383.965
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 594.285 ; gain = 383.965
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 609.059 ; gain = 398.738
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 609.074 ; gain = 398.754
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 618.785 ; gain = 408.465
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 650.418 ; gain = 419.336
