<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_evb_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_evb_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_evb_ent')">kv_dcu_evb_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.56</td>
<td class="s6 cl rt"><a href="mod768.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod768.html#Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#Toggle" > 61.56</a></td>
<td class="s3 cl rt"><a href="mod768.html#FSM" > 36.36</a></td>
<td class="s6 cl rt"><a href="mod768.html#Branch" > 65.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod768.html#inst_tag_34512"  onclick="showContent('inst_tag_34512')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Line" > 60.26</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34512_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Toggle" > 60.39</a></td>
<td class="s1 cl rt"><a href="mod768.html#inst_tag_34512_FSM" > 18.18</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768.html#inst_tag_34511"  onclick="showContent('inst_tag_34511')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></td>
<td class="s5 cl rt"> 55.72</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Line" > 64.10</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34511_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Toggle" > 61.31</a></td>
<td class="s3 cl rt"><a href="mod768.html#inst_tag_34511_FSM" > 36.36</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Branch" > 63.89</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768.html#inst_tag_34510"  onclick="showContent('inst_tag_34510')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></td>
<td class="s5 cl rt"> 56.51</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34510_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Toggle" > 61.31</a></td>
<td class="s3 cl rt"><a href="mod768.html#inst_tag_34510_FSM" > 36.36</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Branch" > 65.28</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_34512'>
<hr>
<a name="inst_tag_34512"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Line" > 60.26</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34512_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Toggle" > 60.39</a></td>
<td class="s1 cl rt"><a href="mod768.html#inst_tag_34512_FSM" > 18.18</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34512_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s6 cl rt"> 60.26</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s5 cl rt"> 59.85</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1074.html#inst_tag_69725" >u_dcu_evb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235214" id="tag_urg_inst_235214">u_eccen</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235215" id="tag_urg_inst_235215">u_source</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34511'>
<hr>
<a name="inst_tag_34511"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.72</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Line" > 64.10</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34511_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Toggle" > 61.31</a></td>
<td class="s3 cl rt"><a href="mod768.html#inst_tag_34511_FSM" > 36.36</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34511_Branch" > 63.89</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.61</td>
<td class="s6 cl rt"> 64.10</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s6 cl rt"> 60.76</td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1074.html#inst_tag_69725" >u_dcu_evb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235212" id="tag_urg_inst_235212">u_eccen</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235213" id="tag_urg_inst_235213">u_source</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34510'>
<hr>
<a name="inst_tag_34510"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.51</td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod768.html#inst_tag_34510_Cond" > 52.94</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Toggle" > 61.31</a></td>
<td class="s3 cl rt"><a href="mod768.html#inst_tag_34510_FSM" > 36.36</a></td>
<td class="s6 cl rt"><a href="mod768.html#inst_tag_34510_Branch" > 65.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.40</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s6 cl rt"> 60.76</td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 65.28</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1074.html#inst_tag_69725" >u_dcu_evb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235210" id="tag_urg_inst_235210">u_eccen</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3062.html#inst_tag_235211" id="tag_urg_inst_235211">u_source</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_evb_ent'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod768.html" >kv_dcu_evb_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>78</td><td>52</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>49996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>50014</td><td>46</td><td>21</td><td>45.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50122</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50184</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50197</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50262</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
49995                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
49996      1/1              if (!dcu_reset_n) begin
49997      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
49998                       end
49999      1/1              else if (fsm_en) begin
50000      1/1                  fsm_cs &lt;= fsm_ns;
50001                       end
                        MISSING_ELSE
50002                   end
50003                   
50004                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50005      1/1              if (!dcu_reset_n) begin
50006      1/1                  wait_for_cmt &lt;= 1'b0;
50007                       end
50008      1/1              else if (wait_for_cmt_en) begin
50009      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
50010                       end
                        MISSING_ELSE
50011                   end
50012                   
50013                   always @* begin
50014      1/1              fsm_ns = {FSM_BITS{1'b0}};
50015      1/1              case (1'b1)
50016                           fsm_cs[INVALID]: begin
50017      1/1                      if (enq_spec) begin
50018      1/1                          if (~cmt_valid) begin
50019      1/1                              fsm_ns[SPECULATIVE] = 1'b1;
50020                                   end
50021      1/1                          else if (cmt_kill) begin
50022      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50023                                   end
50024                                   else begin
50025      1/1                              fsm_ns[COMMITTED] = 1'b1;
50026                                   end
50027                               end
50028                               else begin
50029      1/1                          fsm_ns[COMMITTED] = 1'b1;
50030                               end
50031      1/1                      fsm_en = enq_valid_select;
50032                           end
50033                           fsm_cs[SPECULATIVE]: begin
50034      <font color = "red">0/1     ==>              if (mrg_valid_select) begin</font>
50035      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
50036      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
50037                               end
50038                               else begin
50039      <font color = "red">0/1     ==>                  if (cmt_kill) begin</font>
50040      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50041                                   end
50042                                   else begin
50043      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = ~state[S_BIT];</font>
50044      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = state[S_BIT];</font>
50045                                   end
50046      <font color = "red">0/1     ==>                  fsm_en = cmt_valid;</font>
50047                               end
50048                           end
50049                           fsm_cs[COMMITTED]: begin
50050      1/1                      if (func_probe &amp; ~probefn_probeblock) begin
50051      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50052      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50053                               end
50054      1/1                      else if (func_probe &amp; probefn_probeblock &amp; ~state[M_BIT]) begin
50055      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50056      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50057                               end
50058      1/1                      else if (rv64) begin
50059      <font color = "red">0/1     ==>                  fsm_ns[WBF] = 1'b1;</font>
50060      <font color = "red">0/1     ==>                  fsm_en = req_ready &amp; req_last;</font>
50061                               end
50062                               else begin
50063      1/1                          fsm_ns[REL] = 1'b1;
50064      1/1                          fsm_en = req_ready &amp; req_last;
50065                               end
50066                           end
50067                           fsm_cs[WBF]: begin
50068      <font color = "red">0/1     ==>              fsm_ns[REL] = 1'b1;</font>
50069      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50070                           end
50071                           fsm_cs[REL]: begin
50072      1/1                      fsm_ns[INFLIGHT] = 1'b1;
50073      1/1                      fsm_en = c_grant &amp; c_last;
50074                           end
50075                           fsm_cs[INFLIGHT]: begin
50076      1/1                      if (func_probe) begin
50077      <font color = "red">0/1     ==>                  if (wait_for_cmt) begin</font>
50078      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_valid;</font>
50079      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = ~cmt_valid;</font>
50080      <font color = "red">0/1     ==>                      fsm_en = 1'b1;</font>
50081                                   end
50082                                   else begin
50083      <font color = "red">0/1     ==>                      fsm_ns[INVALID] = 1'b1;</font>
50084      <font color = "red">0/1     ==>                      fsm_en = ~delay_t2b;</font>
50085                                   end
50086                               end
50087                               else begin
50088      1/1                          fsm_ns[INVALID] = 1'b1;
50089      1/1                          fsm_en = d_grant;
50090                               end
50091                           end
50092                           fsm_cs[KILLED]: begin
50093      <font color = "red">0/1     ==>              fsm_ns[INVALID] = 1'b1;</font>
50094      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50095                           end
50096                           default: begin
50097      1/1                      fsm_ns = {FSM_BITS{1'b0}};
50098      1/1                      fsm_en = 1'b0;
50099                           end
50100                       endcase
50101                   end
50102                   
50103                   assign valid = ~fsm_invalid;
50104                   assign same_tag = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
50105                   assign same_index = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
50106                   assign cmp_hit = valid &amp; same_tag &amp; same_index;
50107                   assign cmp_cft = {4{valid &amp; same_index}} &amp; (way | {4{~state[S_BIT]}});
50108                   assign cmp_speculative = fsm_speculative;
50109                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
50110                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
50111                   assign wait_for_cmt_set = enq_valid_select &amp; enq_spec &amp; fsm_invalid &amp; ~cmt_valid;
50112                   assign wait_for_cmt_clr = cmt_valid;
50113                   always @(posedge dcu_clk) begin
50114      1/1              if (init_en) begin
50115      1/1                  addr &lt;= enq_addr;
50116      1/1                  way &lt;= enq_way;
50117      1/1                  wbf_index &lt;= enq_wbf;
50118                       end
                        MISSING_ELSE
50119                   end
50120                   
50121                   always @(posedge dcu_clk) begin
50122      1/1              if (state_en) begin
50123      1/1                  state &lt;= state_nx;
50124                       end
                        MISSING_ELSE
50125                   end
50126                   
50127                   always @(posedge dcu_clk) begin
50128      1/1              if (func_en) begin
50129      1/1                  func &lt;= enq_func;
50130      1/1                  probefn &lt;= probe_func;
50131                       end
                        MISSING_ELSE
50132                   end
50133                   
50134                   kv_dff_gen #(
50135                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
50136                       .W(2)
50137                   ) u_eccen (
50138                       .clk(dcu_clk),
50139                       .en(init_en),
50140                       .d(enq_eccen),
50141                       .q(eccen)
50142                   );
50143                   kv_dff_gen #(
50144                       .EXPRESSION(CM_SUPPORT_INT),
50145                       .W(SOURCE_WIDTH)
50146                   ) u_source (
50147                       .clk(dcu_clk),
50148                       .en(func_en),
50149                       .d(enq_source),
50150                       .q(source)
50151                   );
50152                   assign state_en = func_en | (fsm_release &amp; func_probe &amp; c_grant &amp; c_last);
50153                   assign state_nx = fsm_release ? cap_state : enq_state;
50154                   assign cap_state[M_BIT] = 1'b0;
50155                   assign cap_state[E_BIT] = (state[E_BIT] &amp; probefn_tot);
50156                   assign cap_state[S_BIT] = (state[S_BIT] &amp; probefn_tot) | (state[S_BIT] &amp; probefn_tob);
50157                   assign cap_state[L_BIT] = state[L_BIT];
50158                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50159      1/1              if (!dcu_reset_n) begin
50160      1/1                  evt_grain &lt;= 2'd0;
50161                       end
50162      1/1              else if (evt_grain_en) begin
50163      1/1                  evt_grain &lt;= evt_grain_nx;
50164                       end
                        MISSING_ELSE
50165                   end
50166                   
50167                   assign req_grant = req_valid &amp; req_ready;
50168                   assign evt_grain_en = req_grant | init_en;
50169                   assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
50170                   assign req_valid = fsm_committed;
50171                   assign req_addr = {addr[PALEN - 1:6],evt_grain[5:4],4'd0};
50172                   assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
50173                   assign req_mesi_rel[S_BIT] = (func_wb);
50174                   assign req_mesi_rel[E_BIT] = (func_wb);
50175                   assign req_mesi_rel[M_BIT] = 1'b0;
50176                   assign req_mesi_probe[S_BIT] = probefn_tob | probefn_tot;
50177                   assign req_mesi_probe[E_BIT] = (probefn_tot &amp; state[E_BIT]);
50178                   assign req_mesi_probe[M_BIT] = 1'b0;
50179                   assign req_way = way;
50180                   assign req_lock = func_probe ? state[L_BIT] &amp; (probefn_tob | probefn_tot) : state[L_BIT] &amp; func_wb;
50181                   assign req_last = (evt_grain[5] &amp; (rv64 | evt_grain[4])) | func_inval | ~state[M_BIT] | (func_probe &amp; ~probefn_probeblock);
50182                   assign req_data = ~func_inval &amp; state[M_BIT];
50183                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50184      1/1              if (!dcu_reset_n) begin
50185      1/1                  wbf_w_addr &lt;= 2'd0;
50186                       end
50187      1/1              else if (wbf_w_addr_en) begin
50188      1/1                  wbf_w_addr &lt;= wbf_w_addr_nx;
50189                       end
                        MISSING_ELSE
50190                   end
50191                   
50192                   assign wbf_w_addr_en = ack_valid | init_en;
50193                   assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
50194                   assign wbf_w_vaid = ack_valid &amp; (state[M_BIT] &amp; ~func_inval);
50195                   assign wbf_w_data = ack_rdata;
50196                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50197      1/1              if (!dcu_reset_n) begin
50198      1/1                  wbf_r_addr &lt;= 3'd0;
50199                       end
50200      1/1              else if (wbf_r_addr_en) begin
50201      1/1                  wbf_r_addr &lt;= wbf_r_addr_nx;
50202                       end
                        MISSING_ELSE
50203                   end
50204                   
50205                   assign wbf_r_addr_en = init_en | c_grant;
50206                   assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
50207                   assign deq_valid = (c_grant &amp; c_last) | fsm_killed;
50208                   assign wbf_d_valid = {WBF_DEPTH{deq_valid &amp; state[M_BIT]}} &amp; wbf_index;
50209                   generate
50210                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_ecc_fault
50211                           wire corr_error;
50212                           wire uncorr_error;
50213                           wire ecc_fault;
50214                           reg fault;
50215                           wire fault_nx;
50216                           wire fault_set;
50217                           wire fault_clr;
50218                           reg fault_uncorr;
50219                           wire fault_uncorr_nx;
50220                           wire fault_uncorr_set;
50221                           wire fault_uncorr_clr;
50222                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50223                               if (!dcu_reset_n) begin
50224                                   fault &lt;= 1'b0;
50225                               end
50226                               else begin
50227                                   fault &lt;= fault_nx;
50228                               end
50229                           end
50230                   
50231                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50232                               if (!dcu_reset_n) begin
50233                                   fault_uncorr &lt;= 1'b0;
50234                               end
50235                               else begin
50236                                   fault_uncorr &lt;= fault_uncorr_nx;
50237                               end
50238                           end
50239                   
50240                           assign corr_error = req_data &amp; ack_error1 | (req_data &amp; ack_error2 &amp; ~state[M_BIT]);
50241                           assign uncorr_error = (req_data &amp; ack_error2 &amp; state[M_BIT]);
50242                           assign fault_set = ack_valid &amp; ((eccen2 &amp; uncorr_error) | (eccen3 &amp; (uncorr_error | corr_error)));
50243                           assign fault_clr = init_en | deq_valid;
50244                           assign fault_nx = ~fault_clr &amp; (fault | fault_set);
50245                           assign fault_uncorr_nx = fault_uncorr_set | (fault_uncorr &amp; ~fault_uncorr_clr);
50246                           assign fault_uncorr_clr = init_en;
50247                           assign fault_uncorr_set = ack_valid &amp; uncorr_error;
50248                           assign ecc_fault = fault &amp; deq_valid;
50249                           assign ecc_fault_xcctl = ecc_fault &amp; func_cctl;
50250                           assign ecc_fault_acctl = ecc_fault &amp; func_acctl;
50251                           assign ecc_fault_async = ecc_fault &amp; ~func_cctl &amp; ~func_acctl;
50252                           assign ecc_uncorr = fault_uncorr;
50253                       end
50254                       else begin:gen_ecc_error_stub
50255                           assign ecc_fault_xcctl = 1'b0;
50256                           assign ecc_fault_async = 1'b0;
50257                           assign ecc_fault_acctl = 1'b0;
50258                           assign ecc_uncorr = 1'b0;
50259                       end
50260                   endgenerate
50261                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50262      1/1              if (!dcu_reset_n) begin
50263      1/1                  bus_fault &lt;= 1'b0;
50264                       end
50265                       else begin
50266      1/1                  bus_fault &lt;= bus_fault_nx;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod768.html" >kv_dcu_evb_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50153
 EXPRESSION (fsm_release ? cap_state : enq_state)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50169
 EXPRESSION (fsm_invalid ? 2'b0 : ((evt_grain + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50172
 EXPRESSION (func_probe ? req_mesi_probe : req_mesi_rel)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50180
 EXPRESSION (func_probe ? ((state[L_BIT] &amp; (probefn_tob | probefn_tot))) : ((state[L_BIT] &amp; func_wb)))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50193
 EXPRESSION (fsm_invalid ? 2'b0 : ((wbf_w_addr + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50206
 EXPRESSION (fsm_invalid ? 3'b0 : ((wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50272
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50273
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50274
 EXPRESSION (((probefn_probeblock &amp; state[M_BIT])) ? 3'd5 : 3'd4)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50275
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50277
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 EXPRESSION (state[E_BIT] ? 3'd3 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 EXPRESSION (state[E_BIT] ? 3'b0 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 EXPRESSION (state[E_BIT] ? 3'b1 : (state[S_BIT] ? 3'd2 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod768.html" >kv_dcu_evb_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1194</td>
<td class="rt">735</td>
<td class="rt">61.56 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">364</td>
<td class="rt">60.97 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">371</td>
<td class="rt">62.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1194</td>
<td class="rt">735</td>
<td class="rt">61.56 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">364</td>
<td class="rt">60.97 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">371</td>
<td class="rt">62.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_xcctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_acctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_uncorr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_wbf[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_vaid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_d_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>delay_t2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod768.html" >kv_dcu_evb_ent</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">50093</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL->INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">50035</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">50040</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF->REL</td>
<td class="rt">50068</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod768.html" >kv_dcu_evb_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">72</td>
<td class="rt">47</td>
<td class="rt">65.28 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50169</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50172</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50180</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50206</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50272</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50273</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50275</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50278</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50279</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50280</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">49996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">50015</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50122</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50184</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50197</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50153      assign state_nx = fsm_release ? cap_state : enq_state;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50169      assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50172      assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50180      assign req_lock = func_probe ? state[L_BIT] & (probefn_tob | probefn_tot) : state[L_BIT] & func_wb;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50193      assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50206      assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50272      assign c_opcode_wb = state[M_BIT] ? 3'd7 : 3'd6;
                                             <font color = "red">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50273      assign c_opcode_wbinval = state[M_BIT] ? 3'd7 : 3'd6;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50274      assign c_opcode_probe = (probefn_probeblock & state[M_BIT]) ? 3'd5 : 3'd4;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50275      assign c_param_inval = state[E_BIT] ? 3'd1 : 3'd2;
                                               <font color = "red">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50277      assign c_param_wbinval = state[E_BIT] ? 3'd1 : 3'd2;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50278      assign c_param_tot = state[E_BIT] ? 3'd3 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50279      assign c_param_tob = state[E_BIT] ? 3'd0 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50280      assign c_param_ton = state[E_BIT] ? 3'd1 : state[S_BIT] ? 3'd2 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49996          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
49997              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
49998          end
49999          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
50000              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
50001          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50005          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50006              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
50007          end
50008          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
50009              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
50010          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50015          case (1'b1)
               <font color = "red">-1-</font>  
50016              fsm_cs[INVALID]: begin
50017                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
50018                      if (~cmt_valid) begin
                           <font color = "green">-3-</font>  
50019                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                    ==></font>
50020                      end
50021                      else if (cmt_kill) begin
                                <font color = "red">-4-</font>  
50022                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50023                      end
50024                      else begin
50025                          fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                    ==></font>
50026                      end
50027                  end
50028                  else begin
50029                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
50030                  end
50031                  fsm_en = enq_valid_select;
50032              end
50033              fsm_cs[SPECULATIVE]: begin
50034                  if (mrg_valid_select) begin
                       <font color = "red">-5-</font>  
50035                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
50036                      fsm_en = 1'b1;
50037                  end
50038                  else begin
50039                      if (cmt_kill) begin
                           <font color = "red">-6-</font>  
50040                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50041                      end
50042                      else begin
50043                          fsm_ns[KILLED] = ~state[S_BIT];
           <font color = "red">                    ==></font>
50044                          fsm_ns[COMMITTED] = state[S_BIT];
50045                      end
50046                      fsm_en = cmt_valid;
50047                  end
50048              end
50049              fsm_cs[COMMITTED]: begin
50050                  if (func_probe & ~probefn_probeblock) begin
                       <font color = "red">-7-</font>  
50051                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50052                      fsm_en = req_ready;
50053                  end
50054                  else if (func_probe & probefn_probeblock & ~state[M_BIT]) begin
                            <font color = "red">-8-</font>  
50055                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50056                      fsm_en = req_ready;
50057                  end
50058                  else if (rv64) begin
                            <font color = "red">-9-</font>  
50059                      fsm_ns[WBF] = 1'b1;
           <font color = "red">                ==></font>
50060                      fsm_en = req_ready & req_last;
50061                  end
50062                  else begin
50063                      fsm_ns[REL] = 1'b1;
           <font color = "green">                ==></font>
50064                      fsm_en = req_ready & req_last;
50065                  end
50066              end
50067              fsm_cs[WBF]: begin
50068                  fsm_ns[REL] = 1'b1;
           <font color = "red">            ==></font>
50069                  fsm_en = 1'b1;
50070              end
50071              fsm_cs[REL]: begin
50072                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "green">            ==></font>
50073                  fsm_en = c_grant & c_last;
50074              end
50075              fsm_cs[INFLIGHT]: begin
50076                  if (func_probe) begin
                       <font color = "red">-10-</font>  
50077                      if (wait_for_cmt) begin
                           <font color = "red">-11-</font>  
50078                          fsm_ns[KILLED] = cmt_valid;
           <font color = "red">                    ==></font>
50079                          fsm_ns[SPECULATIVE] = ~cmt_valid;
50080                          fsm_en = 1'b1;
50081                      end
50082                      else begin
50083                          fsm_ns[INVALID] = 1'b1;
           <font color = "red">                    ==></font>
50084                          fsm_en = ~delay_t2b;
50085                      end
50086                  end
50087                  else begin
50088                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
50089                      fsm_en = d_grant;
50090                  end
50091              end
50092              fsm_cs[KILLED]: begin
50093                  fsm_ns[INVALID] = 1'b1;
           <font color = "red">            ==></font>
50094                  fsm_en = 1'b1;
50095              end
50096              default: begin
50097                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBF] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[REL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50114          if (init_en) begin
               <font color = "green">-1-</font>  
50115              addr <= enq_addr;
           <font color = "green">        ==></font>
50116              way <= enq_way;
50117              wbf_index <= enq_wbf;
50118          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50122          if (state_en) begin
               <font color = "green">-1-</font>  
50123              state <= state_nx;
           <font color = "green">        ==></font>
50124          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50128          if (func_en) begin
               <font color = "green">-1-</font>  
50129              func <= enq_func;
           <font color = "green">        ==></font>
50130              probefn <= probe_func;
50131          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50159          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50160              evt_grain <= 2'd0;
           <font color = "green">        ==></font>
50161          end
50162          else if (evt_grain_en) begin
                    <font color = "green">-2-</font>  
50163              evt_grain <= evt_grain_nx;
           <font color = "green">        ==></font>
50164          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50184          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50185              wbf_w_addr <= 2'd0;
           <font color = "green">        ==></font>
50186          end
50187          else if (wbf_w_addr_en) begin
                    <font color = "green">-2-</font>  
50188              wbf_w_addr <= wbf_w_addr_nx;
           <font color = "green">        ==></font>
50189          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50197          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50198              wbf_r_addr <= 3'd0;
           <font color = "green">        ==></font>
50199          end
50200          else if (wbf_r_addr_en) begin
                    <font color = "green">-2-</font>  
50201              wbf_r_addr <= wbf_r_addr_nx;
           <font color = "green">        ==></font>
50202          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50262          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50263              bus_fault <= 1'b0;
           <font color = "green">        ==></font>
50264          end
50265          else begin
50266              bus_fault <= bus_fault_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34512'>
<a name="inst_tag_34512_Line"></a>
<b>Line Coverage for Instance : <a href="mod768.html#inst_tag_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>78</td><td>47</td><td>60.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>49996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>50014</td><td>46</td><td>16</td><td>34.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50122</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50184</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50197</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50262</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
49995                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
49996      1/1              if (!dcu_reset_n) begin
49997      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
49998                       end
49999      1/1              else if (fsm_en) begin
50000      1/1                  fsm_cs &lt;= fsm_ns;
50001                       end
                        MISSING_ELSE
50002                   end
50003                   
50004                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50005      1/1              if (!dcu_reset_n) begin
50006      1/1                  wait_for_cmt &lt;= 1'b0;
50007                       end
50008      1/1              else if (wait_for_cmt_en) begin
50009      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
50010                       end
                        MISSING_ELSE
50011                   end
50012                   
50013                   always @* begin
50014      1/1              fsm_ns = {FSM_BITS{1'b0}};
50015      1/1              case (1'b1)
50016                           fsm_cs[INVALID]: begin
50017      1/1                      if (enq_spec) begin
50018      1/1                          if (~cmt_valid) begin
50019      1/1                              fsm_ns[SPECULATIVE] = 1'b1;
50020                                   end
50021      <font color = "red">0/1     ==>                  else if (cmt_kill) begin</font>
50022      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50023                                   end
50024                                   else begin
50025      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = 1'b1;</font>
50026                                   end
50027                               end
50028                               else begin
50029      1/1                          fsm_ns[COMMITTED] = 1'b1;
50030                               end
50031      1/1                      fsm_en = enq_valid_select;
50032                           end
50033                           fsm_cs[SPECULATIVE]: begin
50034      <font color = "red">0/1     ==>              if (mrg_valid_select) begin</font>
50035      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
50036      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
50037                               end
50038                               else begin
50039      <font color = "red">0/1     ==>                  if (cmt_kill) begin</font>
50040      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50041                                   end
50042                                   else begin
50043      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = ~state[S_BIT];</font>
50044      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = state[S_BIT];</font>
50045                                   end
50046      <font color = "red">0/1     ==>                  fsm_en = cmt_valid;</font>
50047                               end
50048                           end
50049                           fsm_cs[COMMITTED]: begin
50050      1/1                      if (func_probe &amp; ~probefn_probeblock) begin
50051      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50052      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50053                               end
50054      1/1                      else if (func_probe &amp; probefn_probeblock &amp; ~state[M_BIT]) begin
50055      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50056      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50057                               end
50058      1/1                      else if (rv64) begin
50059      <font color = "red">0/1     ==>                  fsm_ns[WBF] = 1'b1;</font>
50060      <font color = "red">0/1     ==>                  fsm_en = req_ready &amp; req_last;</font>
50061                               end
50062                               else begin
50063      1/1                          fsm_ns[REL] = 1'b1;
50064      1/1                          fsm_en = req_ready &amp; req_last;
50065                               end
50066                           end
50067                           fsm_cs[WBF]: begin
50068      <font color = "red">0/1     ==>              fsm_ns[REL] = 1'b1;</font>
50069      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50070                           end
50071                           fsm_cs[REL]: begin
50072      1/1                      fsm_ns[INFLIGHT] = 1'b1;
50073      1/1                      fsm_en = c_grant &amp; c_last;
50074                           end
50075                           fsm_cs[INFLIGHT]: begin
50076      <font color = "red">0/1     ==>              if (func_probe) begin</font>
50077      <font color = "red">0/1     ==>                  if (wait_for_cmt) begin</font>
50078      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_valid;</font>
50079      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = ~cmt_valid;</font>
50080      <font color = "red">0/1     ==>                      fsm_en = 1'b1;</font>
50081                                   end
50082                                   else begin
50083      <font color = "red">0/1     ==>                      fsm_ns[INVALID] = 1'b1;</font>
50084      <font color = "red">0/1     ==>                      fsm_en = ~delay_t2b;</font>
50085                                   end
50086                               end
50087                               else begin
50088      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
50089      <font color = "red">0/1     ==>                  fsm_en = d_grant;</font>
50090                               end
50091                           end
50092                           fsm_cs[KILLED]: begin
50093      <font color = "red">0/1     ==>              fsm_ns[INVALID] = 1'b1;</font>
50094      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50095                           end
50096                           default: begin
50097      1/1                      fsm_ns = {FSM_BITS{1'b0}};
50098      1/1                      fsm_en = 1'b0;
50099                           end
50100                       endcase
50101                   end
50102                   
50103                   assign valid = ~fsm_invalid;
50104                   assign same_tag = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
50105                   assign same_index = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
50106                   assign cmp_hit = valid &amp; same_tag &amp; same_index;
50107                   assign cmp_cft = {4{valid &amp; same_index}} &amp; (way | {4{~state[S_BIT]}});
50108                   assign cmp_speculative = fsm_speculative;
50109                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
50110                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
50111                   assign wait_for_cmt_set = enq_valid_select &amp; enq_spec &amp; fsm_invalid &amp; ~cmt_valid;
50112                   assign wait_for_cmt_clr = cmt_valid;
50113                   always @(posedge dcu_clk) begin
50114      1/1              if (init_en) begin
50115      1/1                  addr &lt;= enq_addr;
50116      1/1                  way &lt;= enq_way;
50117      1/1                  wbf_index &lt;= enq_wbf;
50118                       end
                        MISSING_ELSE
50119                   end
50120                   
50121                   always @(posedge dcu_clk) begin
50122      1/1              if (state_en) begin
50123      1/1                  state &lt;= state_nx;
50124                       end
                        MISSING_ELSE
50125                   end
50126                   
50127                   always @(posedge dcu_clk) begin
50128      1/1              if (func_en) begin
50129      1/1                  func &lt;= enq_func;
50130      1/1                  probefn &lt;= probe_func;
50131                       end
                        MISSING_ELSE
50132                   end
50133                   
50134                   kv_dff_gen #(
50135                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
50136                       .W(2)
50137                   ) u_eccen (
50138                       .clk(dcu_clk),
50139                       .en(init_en),
50140                       .d(enq_eccen),
50141                       .q(eccen)
50142                   );
50143                   kv_dff_gen #(
50144                       .EXPRESSION(CM_SUPPORT_INT),
50145                       .W(SOURCE_WIDTH)
50146                   ) u_source (
50147                       .clk(dcu_clk),
50148                       .en(func_en),
50149                       .d(enq_source),
50150                       .q(source)
50151                   );
50152                   assign state_en = func_en | (fsm_release &amp; func_probe &amp; c_grant &amp; c_last);
50153                   assign state_nx = fsm_release ? cap_state : enq_state;
50154                   assign cap_state[M_BIT] = 1'b0;
50155                   assign cap_state[E_BIT] = (state[E_BIT] &amp; probefn_tot);
50156                   assign cap_state[S_BIT] = (state[S_BIT] &amp; probefn_tot) | (state[S_BIT] &amp; probefn_tob);
50157                   assign cap_state[L_BIT] = state[L_BIT];
50158                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50159      1/1              if (!dcu_reset_n) begin
50160      1/1                  evt_grain &lt;= 2'd0;
50161                       end
50162      1/1              else if (evt_grain_en) begin
50163      1/1                  evt_grain &lt;= evt_grain_nx;
50164                       end
                        MISSING_ELSE
50165                   end
50166                   
50167                   assign req_grant = req_valid &amp; req_ready;
50168                   assign evt_grain_en = req_grant | init_en;
50169                   assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
50170                   assign req_valid = fsm_committed;
50171                   assign req_addr = {addr[PALEN - 1:6],evt_grain[5:4],4'd0};
50172                   assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
50173                   assign req_mesi_rel[S_BIT] = (func_wb);
50174                   assign req_mesi_rel[E_BIT] = (func_wb);
50175                   assign req_mesi_rel[M_BIT] = 1'b0;
50176                   assign req_mesi_probe[S_BIT] = probefn_tob | probefn_tot;
50177                   assign req_mesi_probe[E_BIT] = (probefn_tot &amp; state[E_BIT]);
50178                   assign req_mesi_probe[M_BIT] = 1'b0;
50179                   assign req_way = way;
50180                   assign req_lock = func_probe ? state[L_BIT] &amp; (probefn_tob | probefn_tot) : state[L_BIT] &amp; func_wb;
50181                   assign req_last = (evt_grain[5] &amp; (rv64 | evt_grain[4])) | func_inval | ~state[M_BIT] | (func_probe &amp; ~probefn_probeblock);
50182                   assign req_data = ~func_inval &amp; state[M_BIT];
50183                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50184      1/1              if (!dcu_reset_n) begin
50185      1/1                  wbf_w_addr &lt;= 2'd0;
50186                       end
50187      1/1              else if (wbf_w_addr_en) begin
50188      1/1                  wbf_w_addr &lt;= wbf_w_addr_nx;
50189                       end
                        MISSING_ELSE
50190                   end
50191                   
50192                   assign wbf_w_addr_en = ack_valid | init_en;
50193                   assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
50194                   assign wbf_w_vaid = ack_valid &amp; (state[M_BIT] &amp; ~func_inval);
50195                   assign wbf_w_data = ack_rdata;
50196                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50197      1/1              if (!dcu_reset_n) begin
50198      1/1                  wbf_r_addr &lt;= 3'd0;
50199                       end
50200      1/1              else if (wbf_r_addr_en) begin
50201      1/1                  wbf_r_addr &lt;= wbf_r_addr_nx;
50202                       end
                        MISSING_ELSE
50203                   end
50204                   
50205                   assign wbf_r_addr_en = init_en | c_grant;
50206                   assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
50207                   assign deq_valid = (c_grant &amp; c_last) | fsm_killed;
50208                   assign wbf_d_valid = {WBF_DEPTH{deq_valid &amp; state[M_BIT]}} &amp; wbf_index;
50209                   generate
50210                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_ecc_fault
50211                           wire corr_error;
50212                           wire uncorr_error;
50213                           wire ecc_fault;
50214                           reg fault;
50215                           wire fault_nx;
50216                           wire fault_set;
50217                           wire fault_clr;
50218                           reg fault_uncorr;
50219                           wire fault_uncorr_nx;
50220                           wire fault_uncorr_set;
50221                           wire fault_uncorr_clr;
50222                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50223                               if (!dcu_reset_n) begin
50224                                   fault &lt;= 1'b0;
50225                               end
50226                               else begin
50227                                   fault &lt;= fault_nx;
50228                               end
50229                           end
50230                   
50231                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50232                               if (!dcu_reset_n) begin
50233                                   fault_uncorr &lt;= 1'b0;
50234                               end
50235                               else begin
50236                                   fault_uncorr &lt;= fault_uncorr_nx;
50237                               end
50238                           end
50239                   
50240                           assign corr_error = req_data &amp; ack_error1 | (req_data &amp; ack_error2 &amp; ~state[M_BIT]);
50241                           assign uncorr_error = (req_data &amp; ack_error2 &amp; state[M_BIT]);
50242                           assign fault_set = ack_valid &amp; ((eccen2 &amp; uncorr_error) | (eccen3 &amp; (uncorr_error | corr_error)));
50243                           assign fault_clr = init_en | deq_valid;
50244                           assign fault_nx = ~fault_clr &amp; (fault | fault_set);
50245                           assign fault_uncorr_nx = fault_uncorr_set | (fault_uncorr &amp; ~fault_uncorr_clr);
50246                           assign fault_uncorr_clr = init_en;
50247                           assign fault_uncorr_set = ack_valid &amp; uncorr_error;
50248                           assign ecc_fault = fault &amp; deq_valid;
50249                           assign ecc_fault_xcctl = ecc_fault &amp; func_cctl;
50250                           assign ecc_fault_acctl = ecc_fault &amp; func_acctl;
50251                           assign ecc_fault_async = ecc_fault &amp; ~func_cctl &amp; ~func_acctl;
50252                           assign ecc_uncorr = fault_uncorr;
50253                       end
50254                       else begin:gen_ecc_error_stub
50255                           assign ecc_fault_xcctl = 1'b0;
50256                           assign ecc_fault_async = 1'b0;
50257                           assign ecc_fault_acctl = 1'b0;
50258                           assign ecc_uncorr = 1'b0;
50259                       end
50260                   endgenerate
50261                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50262      1/1              if (!dcu_reset_n) begin
50263      1/1                  bus_fault &lt;= 1'b0;
50264                       end
50265                       else begin
50266      1/1                  bus_fault &lt;= bus_fault_nx;
</pre>
<hr>
<a name="inst_tag_34512_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod768.html#inst_tag_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50153
 EXPRESSION (fsm_release ? cap_state : enq_state)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50169
 EXPRESSION (fsm_invalid ? 2'b0 : ((evt_grain + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50172
 EXPRESSION (func_probe ? req_mesi_probe : req_mesi_rel)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50180
 EXPRESSION (func_probe ? ((state[L_BIT] &amp; (probefn_tob | probefn_tot))) : ((state[L_BIT] &amp; func_wb)))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50193
 EXPRESSION (fsm_invalid ? 2'b0 : ((wbf_w_addr + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50206
 EXPRESSION (fsm_invalid ? 3'b0 : ((wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50272
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50273
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50274
 EXPRESSION (((probefn_probeblock &amp; state[M_BIT])) ? 3'd5 : 3'd4)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50275
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50277
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 EXPRESSION (state[E_BIT] ? 3'd3 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 EXPRESSION (state[E_BIT] ? 3'b0 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 EXPRESSION (state[E_BIT] ? 3'b1 : (state[S_BIT] ? 3'd2 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34512_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod768.html#inst_tag_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1194</td>
<td class="rt">721</td>
<td class="rt">60.39 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">359</td>
<td class="rt">60.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1194</td>
<td class="rt">721</td>
<td class="rt">60.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">359</td>
<td class="rt">60.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_xcctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_acctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_uncorr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_wbf[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_vaid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>delay_t2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34512_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod768.html#inst_tag_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
<td>(Not included in score)</td>
</tr><tr class="s1">
<td>Transitions</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT</td>
<td class="rt">50072</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT->INVALID</td>
<td class="rt">50083</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">50093</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>REL->INFLIGHT</td>
<td class="rt">50072</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">50035</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">50040</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF->REL</td>
<td class="rt">50068</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_34512_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod768.html#inst_tag_34512" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">72</td>
<td class="rt">45</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50169</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50172</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50180</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50206</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50272</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50273</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50275</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50278</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50279</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50280</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">49996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">50015</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50122</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50184</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50197</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50153      assign state_nx = fsm_release ? cap_state : enq_state;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50169      assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50172      assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50180      assign req_lock = func_probe ? state[L_BIT] & (probefn_tob | probefn_tot) : state[L_BIT] & func_wb;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50193      assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50206      assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50272      assign c_opcode_wb = state[M_BIT] ? 3'd7 : 3'd6;
                                             <font color = "red">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50273      assign c_opcode_wbinval = state[M_BIT] ? 3'd7 : 3'd6;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50274      assign c_opcode_probe = (probefn_probeblock & state[M_BIT]) ? 3'd5 : 3'd4;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50275      assign c_param_inval = state[E_BIT] ? 3'd1 : 3'd2;
                                               <font color = "red">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50277      assign c_param_wbinval = state[E_BIT] ? 3'd1 : 3'd2;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50278      assign c_param_tot = state[E_BIT] ? 3'd3 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50279      assign c_param_tob = state[E_BIT] ? 3'd0 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50280      assign c_param_ton = state[E_BIT] ? 3'd1 : state[S_BIT] ? 3'd2 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49996          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
49997              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
49998          end
49999          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
50000              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
50001          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50005          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50006              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
50007          end
50008          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
50009              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
50010          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50015          case (1'b1)
               <font color = "red">-1-</font>  
50016              fsm_cs[INVALID]: begin
50017                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
50018                      if (~cmt_valid) begin
                           <font color = "red">-3-</font>  
50019                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                    ==></font>
50020                      end
50021                      else if (cmt_kill) begin
                                <font color = "red">-4-</font>  
50022                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50023                      end
50024                      else begin
50025                          fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                    ==></font>
50026                      end
50027                  end
50028                  else begin
50029                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
50030                  end
50031                  fsm_en = enq_valid_select;
50032              end
50033              fsm_cs[SPECULATIVE]: begin
50034                  if (mrg_valid_select) begin
                       <font color = "red">-5-</font>  
50035                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
50036                      fsm_en = 1'b1;
50037                  end
50038                  else begin
50039                      if (cmt_kill) begin
                           <font color = "red">-6-</font>  
50040                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50041                      end
50042                      else begin
50043                          fsm_ns[KILLED] = ~state[S_BIT];
           <font color = "red">                    ==></font>
50044                          fsm_ns[COMMITTED] = state[S_BIT];
50045                      end
50046                      fsm_en = cmt_valid;
50047                  end
50048              end
50049              fsm_cs[COMMITTED]: begin
50050                  if (func_probe & ~probefn_probeblock) begin
                       <font color = "red">-7-</font>  
50051                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50052                      fsm_en = req_ready;
50053                  end
50054                  else if (func_probe & probefn_probeblock & ~state[M_BIT]) begin
                            <font color = "red">-8-</font>  
50055                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50056                      fsm_en = req_ready;
50057                  end
50058                  else if (rv64) begin
                            <font color = "red">-9-</font>  
50059                      fsm_ns[WBF] = 1'b1;
           <font color = "red">                ==></font>
50060                      fsm_en = req_ready & req_last;
50061                  end
50062                  else begin
50063                      fsm_ns[REL] = 1'b1;
           <font color = "green">                ==></font>
50064                      fsm_en = req_ready & req_last;
50065                  end
50066              end
50067              fsm_cs[WBF]: begin
50068                  fsm_ns[REL] = 1'b1;
           <font color = "red">            ==></font>
50069                  fsm_en = 1'b1;
50070              end
50071              fsm_cs[REL]: begin
50072                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "green">            ==></font>
50073                  fsm_en = c_grant & c_last;
50074              end
50075              fsm_cs[INFLIGHT]: begin
50076                  if (func_probe) begin
                       <font color = "red">-10-</font>  
50077                      if (wait_for_cmt) begin
                           <font color = "red">-11-</font>  
50078                          fsm_ns[KILLED] = cmt_valid;
           <font color = "red">                    ==></font>
50079                          fsm_ns[SPECULATIVE] = ~cmt_valid;
50080                          fsm_en = 1'b1;
50081                      end
50082                      else begin
50083                          fsm_ns[INVALID] = 1'b1;
           <font color = "red">                    ==></font>
50084                          fsm_en = ~delay_t2b;
50085                      end
50086                  end
50087                  else begin
50088                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
50089                      fsm_en = d_grant;
50090                  end
50091              end
50092              fsm_cs[KILLED]: begin
50093                  fsm_ns[INVALID] = 1'b1;
           <font color = "red">            ==></font>
50094                  fsm_en = 1'b1;
50095              end
50096              default: begin
50097                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBF] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[REL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50114          if (init_en) begin
               <font color = "green">-1-</font>  
50115              addr <= enq_addr;
           <font color = "green">        ==></font>
50116              way <= enq_way;
50117              wbf_index <= enq_wbf;
50118          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50122          if (state_en) begin
               <font color = "green">-1-</font>  
50123              state <= state_nx;
           <font color = "green">        ==></font>
50124          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50128          if (func_en) begin
               <font color = "green">-1-</font>  
50129              func <= enq_func;
           <font color = "green">        ==></font>
50130              probefn <= probe_func;
50131          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50159          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50160              evt_grain <= 2'd0;
           <font color = "green">        ==></font>
50161          end
50162          else if (evt_grain_en) begin
                    <font color = "green">-2-</font>  
50163              evt_grain <= evt_grain_nx;
           <font color = "green">        ==></font>
50164          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50184          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50185              wbf_w_addr <= 2'd0;
           <font color = "green">        ==></font>
50186          end
50187          else if (wbf_w_addr_en) begin
                    <font color = "green">-2-</font>  
50188              wbf_w_addr <= wbf_w_addr_nx;
           <font color = "green">        ==></font>
50189          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50197          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50198              wbf_r_addr <= 3'd0;
           <font color = "green">        ==></font>
50199          end
50200          else if (wbf_r_addr_en) begin
                    <font color = "green">-2-</font>  
50201              wbf_r_addr <= wbf_r_addr_nx;
           <font color = "green">        ==></font>
50202          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50262          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50263              bus_fault <= 1'b0;
           <font color = "green">        ==></font>
50264          end
50265          else begin
50266              bus_fault <= bus_fault_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34511'>
<a name="inst_tag_34511_Line"></a>
<b>Line Coverage for Instance : <a href="mod768.html#inst_tag_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>78</td><td>50</td><td>64.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>49996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>50014</td><td>46</td><td>19</td><td>41.30</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50122</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50184</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50197</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50262</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
49995                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
49996      1/1              if (!dcu_reset_n) begin
49997      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
49998                       end
49999      1/1              else if (fsm_en) begin
50000      1/1                  fsm_cs &lt;= fsm_ns;
50001                       end
                        MISSING_ELSE
50002                   end
50003                   
50004                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50005      1/1              if (!dcu_reset_n) begin
50006      1/1                  wait_for_cmt &lt;= 1'b0;
50007                       end
50008      1/1              else if (wait_for_cmt_en) begin
50009      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
50010                       end
                        MISSING_ELSE
50011                   end
50012                   
50013                   always @* begin
50014      1/1              fsm_ns = {FSM_BITS{1'b0}};
50015      1/1              case (1'b1)
50016                           fsm_cs[INVALID]: begin
50017      1/1                      if (enq_spec) begin
50018      1/1                          if (~cmt_valid) begin
50019      1/1                              fsm_ns[SPECULATIVE] = 1'b1;
50020                                   end
50021      <font color = "red">0/1     ==>                  else if (cmt_kill) begin</font>
50022      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50023                                   end
50024                                   else begin
50025      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = 1'b1;</font>
50026                                   end
50027                               end
50028                               else begin
50029      1/1                          fsm_ns[COMMITTED] = 1'b1;
50030                               end
50031      1/1                      fsm_en = enq_valid_select;
50032                           end
50033                           fsm_cs[SPECULATIVE]: begin
50034      <font color = "red">0/1     ==>              if (mrg_valid_select) begin</font>
50035      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
50036      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
50037                               end
50038                               else begin
50039      <font color = "red">0/1     ==>                  if (cmt_kill) begin</font>
50040      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50041                                   end
50042                                   else begin
50043      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = ~state[S_BIT];</font>
50044      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = state[S_BIT];</font>
50045                                   end
50046      <font color = "red">0/1     ==>                  fsm_en = cmt_valid;</font>
50047                               end
50048                           end
50049                           fsm_cs[COMMITTED]: begin
50050      1/1                      if (func_probe &amp; ~probefn_probeblock) begin
50051      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50052      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50053                               end
50054      1/1                      else if (func_probe &amp; probefn_probeblock &amp; ~state[M_BIT]) begin
50055      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50056      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50057                               end
50058      1/1                      else if (rv64) begin
50059      <font color = "red">0/1     ==>                  fsm_ns[WBF] = 1'b1;</font>
50060      <font color = "red">0/1     ==>                  fsm_en = req_ready &amp; req_last;</font>
50061                               end
50062                               else begin
50063      1/1                          fsm_ns[REL] = 1'b1;
50064      1/1                          fsm_en = req_ready &amp; req_last;
50065                               end
50066                           end
50067                           fsm_cs[WBF]: begin
50068      <font color = "red">0/1     ==>              fsm_ns[REL] = 1'b1;</font>
50069      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50070                           end
50071                           fsm_cs[REL]: begin
50072      1/1                      fsm_ns[INFLIGHT] = 1'b1;
50073      1/1                      fsm_en = c_grant &amp; c_last;
50074                           end
50075                           fsm_cs[INFLIGHT]: begin
50076      1/1                      if (func_probe) begin
50077      <font color = "red">0/1     ==>                  if (wait_for_cmt) begin</font>
50078      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_valid;</font>
50079      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = ~cmt_valid;</font>
50080      <font color = "red">0/1     ==>                      fsm_en = 1'b1;</font>
50081                                   end
50082                                   else begin
50083      <font color = "red">0/1     ==>                      fsm_ns[INVALID] = 1'b1;</font>
50084      <font color = "red">0/1     ==>                      fsm_en = ~delay_t2b;</font>
50085                                   end
50086                               end
50087                               else begin
50088      1/1                          fsm_ns[INVALID] = 1'b1;
50089      1/1                          fsm_en = d_grant;
50090                               end
50091                           end
50092                           fsm_cs[KILLED]: begin
50093      <font color = "red">0/1     ==>              fsm_ns[INVALID] = 1'b1;</font>
50094      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50095                           end
50096                           default: begin
50097      1/1                      fsm_ns = {FSM_BITS{1'b0}};
50098      1/1                      fsm_en = 1'b0;
50099                           end
50100                       endcase
50101                   end
50102                   
50103                   assign valid = ~fsm_invalid;
50104                   assign same_tag = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
50105                   assign same_index = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
50106                   assign cmp_hit = valid &amp; same_tag &amp; same_index;
50107                   assign cmp_cft = {4{valid &amp; same_index}} &amp; (way | {4{~state[S_BIT]}});
50108                   assign cmp_speculative = fsm_speculative;
50109                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
50110                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
50111                   assign wait_for_cmt_set = enq_valid_select &amp; enq_spec &amp; fsm_invalid &amp; ~cmt_valid;
50112                   assign wait_for_cmt_clr = cmt_valid;
50113                   always @(posedge dcu_clk) begin
50114      1/1              if (init_en) begin
50115      1/1                  addr &lt;= enq_addr;
50116      1/1                  way &lt;= enq_way;
50117      1/1                  wbf_index &lt;= enq_wbf;
50118                       end
                        MISSING_ELSE
50119                   end
50120                   
50121                   always @(posedge dcu_clk) begin
50122      1/1              if (state_en) begin
50123      1/1                  state &lt;= state_nx;
50124                       end
                        MISSING_ELSE
50125                   end
50126                   
50127                   always @(posedge dcu_clk) begin
50128      1/1              if (func_en) begin
50129      1/1                  func &lt;= enq_func;
50130      1/1                  probefn &lt;= probe_func;
50131                       end
                        MISSING_ELSE
50132                   end
50133                   
50134                   kv_dff_gen #(
50135                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
50136                       .W(2)
50137                   ) u_eccen (
50138                       .clk(dcu_clk),
50139                       .en(init_en),
50140                       .d(enq_eccen),
50141                       .q(eccen)
50142                   );
50143                   kv_dff_gen #(
50144                       .EXPRESSION(CM_SUPPORT_INT),
50145                       .W(SOURCE_WIDTH)
50146                   ) u_source (
50147                       .clk(dcu_clk),
50148                       .en(func_en),
50149                       .d(enq_source),
50150                       .q(source)
50151                   );
50152                   assign state_en = func_en | (fsm_release &amp; func_probe &amp; c_grant &amp; c_last);
50153                   assign state_nx = fsm_release ? cap_state : enq_state;
50154                   assign cap_state[M_BIT] = 1'b0;
50155                   assign cap_state[E_BIT] = (state[E_BIT] &amp; probefn_tot);
50156                   assign cap_state[S_BIT] = (state[S_BIT] &amp; probefn_tot) | (state[S_BIT] &amp; probefn_tob);
50157                   assign cap_state[L_BIT] = state[L_BIT];
50158                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50159      1/1              if (!dcu_reset_n) begin
50160      1/1                  evt_grain &lt;= 2'd0;
50161                       end
50162      1/1              else if (evt_grain_en) begin
50163      1/1                  evt_grain &lt;= evt_grain_nx;
50164                       end
                        MISSING_ELSE
50165                   end
50166                   
50167                   assign req_grant = req_valid &amp; req_ready;
50168                   assign evt_grain_en = req_grant | init_en;
50169                   assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
50170                   assign req_valid = fsm_committed;
50171                   assign req_addr = {addr[PALEN - 1:6],evt_grain[5:4],4'd0};
50172                   assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
50173                   assign req_mesi_rel[S_BIT] = (func_wb);
50174                   assign req_mesi_rel[E_BIT] = (func_wb);
50175                   assign req_mesi_rel[M_BIT] = 1'b0;
50176                   assign req_mesi_probe[S_BIT] = probefn_tob | probefn_tot;
50177                   assign req_mesi_probe[E_BIT] = (probefn_tot &amp; state[E_BIT]);
50178                   assign req_mesi_probe[M_BIT] = 1'b0;
50179                   assign req_way = way;
50180                   assign req_lock = func_probe ? state[L_BIT] &amp; (probefn_tob | probefn_tot) : state[L_BIT] &amp; func_wb;
50181                   assign req_last = (evt_grain[5] &amp; (rv64 | evt_grain[4])) | func_inval | ~state[M_BIT] | (func_probe &amp; ~probefn_probeblock);
50182                   assign req_data = ~func_inval &amp; state[M_BIT];
50183                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50184      1/1              if (!dcu_reset_n) begin
50185      1/1                  wbf_w_addr &lt;= 2'd0;
50186                       end
50187      1/1              else if (wbf_w_addr_en) begin
50188      1/1                  wbf_w_addr &lt;= wbf_w_addr_nx;
50189                       end
                        MISSING_ELSE
50190                   end
50191                   
50192                   assign wbf_w_addr_en = ack_valid | init_en;
50193                   assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
50194                   assign wbf_w_vaid = ack_valid &amp; (state[M_BIT] &amp; ~func_inval);
50195                   assign wbf_w_data = ack_rdata;
50196                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50197      1/1              if (!dcu_reset_n) begin
50198      1/1                  wbf_r_addr &lt;= 3'd0;
50199                       end
50200      1/1              else if (wbf_r_addr_en) begin
50201      1/1                  wbf_r_addr &lt;= wbf_r_addr_nx;
50202                       end
                        MISSING_ELSE
50203                   end
50204                   
50205                   assign wbf_r_addr_en = init_en | c_grant;
50206                   assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
50207                   assign deq_valid = (c_grant &amp; c_last) | fsm_killed;
50208                   assign wbf_d_valid = {WBF_DEPTH{deq_valid &amp; state[M_BIT]}} &amp; wbf_index;
50209                   generate
50210                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_ecc_fault
50211                           wire corr_error;
50212                           wire uncorr_error;
50213                           wire ecc_fault;
50214                           reg fault;
50215                           wire fault_nx;
50216                           wire fault_set;
50217                           wire fault_clr;
50218                           reg fault_uncorr;
50219                           wire fault_uncorr_nx;
50220                           wire fault_uncorr_set;
50221                           wire fault_uncorr_clr;
50222                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50223                               if (!dcu_reset_n) begin
50224                                   fault &lt;= 1'b0;
50225                               end
50226                               else begin
50227                                   fault &lt;= fault_nx;
50228                               end
50229                           end
50230                   
50231                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50232                               if (!dcu_reset_n) begin
50233                                   fault_uncorr &lt;= 1'b0;
50234                               end
50235                               else begin
50236                                   fault_uncorr &lt;= fault_uncorr_nx;
50237                               end
50238                           end
50239                   
50240                           assign corr_error = req_data &amp; ack_error1 | (req_data &amp; ack_error2 &amp; ~state[M_BIT]);
50241                           assign uncorr_error = (req_data &amp; ack_error2 &amp; state[M_BIT]);
50242                           assign fault_set = ack_valid &amp; ((eccen2 &amp; uncorr_error) | (eccen3 &amp; (uncorr_error | corr_error)));
50243                           assign fault_clr = init_en | deq_valid;
50244                           assign fault_nx = ~fault_clr &amp; (fault | fault_set);
50245                           assign fault_uncorr_nx = fault_uncorr_set | (fault_uncorr &amp; ~fault_uncorr_clr);
50246                           assign fault_uncorr_clr = init_en;
50247                           assign fault_uncorr_set = ack_valid &amp; uncorr_error;
50248                           assign ecc_fault = fault &amp; deq_valid;
50249                           assign ecc_fault_xcctl = ecc_fault &amp; func_cctl;
50250                           assign ecc_fault_acctl = ecc_fault &amp; func_acctl;
50251                           assign ecc_fault_async = ecc_fault &amp; ~func_cctl &amp; ~func_acctl;
50252                           assign ecc_uncorr = fault_uncorr;
50253                       end
50254                       else begin:gen_ecc_error_stub
50255                           assign ecc_fault_xcctl = 1'b0;
50256                           assign ecc_fault_async = 1'b0;
50257                           assign ecc_fault_acctl = 1'b0;
50258                           assign ecc_uncorr = 1'b0;
50259                       end
50260                   endgenerate
50261                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50262      1/1              if (!dcu_reset_n) begin
50263      1/1                  bus_fault &lt;= 1'b0;
50264                       end
50265                       else begin
50266      1/1                  bus_fault &lt;= bus_fault_nx;
</pre>
<hr>
<a name="inst_tag_34511_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod768.html#inst_tag_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50153
 EXPRESSION (fsm_release ? cap_state : enq_state)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50169
 EXPRESSION (fsm_invalid ? 2'b0 : ((evt_grain + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50172
 EXPRESSION (func_probe ? req_mesi_probe : req_mesi_rel)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50180
 EXPRESSION (func_probe ? ((state[L_BIT] &amp; (probefn_tob | probefn_tot))) : ((state[L_BIT] &amp; func_wb)))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50193
 EXPRESSION (fsm_invalid ? 2'b0 : ((wbf_w_addr + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50206
 EXPRESSION (fsm_invalid ? 3'b0 : ((wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50272
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50273
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50274
 EXPRESSION (((probefn_probeblock &amp; state[M_BIT])) ? 3'd5 : 3'd4)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50275
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50277
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 EXPRESSION (state[E_BIT] ? 3'd3 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 EXPRESSION (state[E_BIT] ? 3'b0 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 EXPRESSION (state[E_BIT] ? 3'b1 : (state[S_BIT] ? 3'd2 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34511_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod768.html#inst_tag_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1194</td>
<td class="rt">732</td>
<td class="rt">61.31 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">370</td>
<td class="rt">61.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1194</td>
<td class="rt">732</td>
<td class="rt">61.31 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">370</td>
<td class="rt">61.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_xcctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_acctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_uncorr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_wbf[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_vaid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_d_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>delay_t2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34511_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod768.html#inst_tag_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">50093</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL->INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">50035</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">50040</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF->REL</td>
<td class="rt">50068</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_34511_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod768.html#inst_tag_34511" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">72</td>
<td class="rt">46</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50169</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50172</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50180</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50206</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50272</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50273</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50275</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50278</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50279</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50280</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">49996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">50015</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50122</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50184</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50197</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50153      assign state_nx = fsm_release ? cap_state : enq_state;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50169      assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50172      assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50180      assign req_lock = func_probe ? state[L_BIT] & (probefn_tob | probefn_tot) : state[L_BIT] & func_wb;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50193      assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50206      assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50272      assign c_opcode_wb = state[M_BIT] ? 3'd7 : 3'd6;
                                             <font color = "red">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50273      assign c_opcode_wbinval = state[M_BIT] ? 3'd7 : 3'd6;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50274      assign c_opcode_probe = (probefn_probeblock & state[M_BIT]) ? 3'd5 : 3'd4;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50275      assign c_param_inval = state[E_BIT] ? 3'd1 : 3'd2;
                                               <font color = "red">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50277      assign c_param_wbinval = state[E_BIT] ? 3'd1 : 3'd2;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50278      assign c_param_tot = state[E_BIT] ? 3'd3 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50279      assign c_param_tob = state[E_BIT] ? 3'd0 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50280      assign c_param_ton = state[E_BIT] ? 3'd1 : state[S_BIT] ? 3'd2 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49996          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
49997              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
49998          end
49999          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
50000              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
50001          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50005          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50006              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
50007          end
50008          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
50009              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
50010          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50015          case (1'b1)
               <font color = "red">-1-</font>  
50016              fsm_cs[INVALID]: begin
50017                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
50018                      if (~cmt_valid) begin
                           <font color = "red">-3-</font>  
50019                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                    ==></font>
50020                      end
50021                      else if (cmt_kill) begin
                                <font color = "red">-4-</font>  
50022                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50023                      end
50024                      else begin
50025                          fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                    ==></font>
50026                      end
50027                  end
50028                  else begin
50029                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
50030                  end
50031                  fsm_en = enq_valid_select;
50032              end
50033              fsm_cs[SPECULATIVE]: begin
50034                  if (mrg_valid_select) begin
                       <font color = "red">-5-</font>  
50035                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
50036                      fsm_en = 1'b1;
50037                  end
50038                  else begin
50039                      if (cmt_kill) begin
                           <font color = "red">-6-</font>  
50040                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50041                      end
50042                      else begin
50043                          fsm_ns[KILLED] = ~state[S_BIT];
           <font color = "red">                    ==></font>
50044                          fsm_ns[COMMITTED] = state[S_BIT];
50045                      end
50046                      fsm_en = cmt_valid;
50047                  end
50048              end
50049              fsm_cs[COMMITTED]: begin
50050                  if (func_probe & ~probefn_probeblock) begin
                       <font color = "red">-7-</font>  
50051                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50052                      fsm_en = req_ready;
50053                  end
50054                  else if (func_probe & probefn_probeblock & ~state[M_BIT]) begin
                            <font color = "red">-8-</font>  
50055                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50056                      fsm_en = req_ready;
50057                  end
50058                  else if (rv64) begin
                            <font color = "red">-9-</font>  
50059                      fsm_ns[WBF] = 1'b1;
           <font color = "red">                ==></font>
50060                      fsm_en = req_ready & req_last;
50061                  end
50062                  else begin
50063                      fsm_ns[REL] = 1'b1;
           <font color = "green">                ==></font>
50064                      fsm_en = req_ready & req_last;
50065                  end
50066              end
50067              fsm_cs[WBF]: begin
50068                  fsm_ns[REL] = 1'b1;
           <font color = "red">            ==></font>
50069                  fsm_en = 1'b1;
50070              end
50071              fsm_cs[REL]: begin
50072                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "green">            ==></font>
50073                  fsm_en = c_grant & c_last;
50074              end
50075              fsm_cs[INFLIGHT]: begin
50076                  if (func_probe) begin
                       <font color = "red">-10-</font>  
50077                      if (wait_for_cmt) begin
                           <font color = "red">-11-</font>  
50078                          fsm_ns[KILLED] = cmt_valid;
           <font color = "red">                    ==></font>
50079                          fsm_ns[SPECULATIVE] = ~cmt_valid;
50080                          fsm_en = 1'b1;
50081                      end
50082                      else begin
50083                          fsm_ns[INVALID] = 1'b1;
           <font color = "red">                    ==></font>
50084                          fsm_en = ~delay_t2b;
50085                      end
50086                  end
50087                  else begin
50088                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
50089                      fsm_en = d_grant;
50090                  end
50091              end
50092              fsm_cs[KILLED]: begin
50093                  fsm_ns[INVALID] = 1'b1;
           <font color = "red">            ==></font>
50094                  fsm_en = 1'b1;
50095              end
50096              default: begin
50097                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBF] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[REL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50114          if (init_en) begin
               <font color = "green">-1-</font>  
50115              addr <= enq_addr;
           <font color = "green">        ==></font>
50116              way <= enq_way;
50117              wbf_index <= enq_wbf;
50118          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50122          if (state_en) begin
               <font color = "green">-1-</font>  
50123              state <= state_nx;
           <font color = "green">        ==></font>
50124          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50128          if (func_en) begin
               <font color = "green">-1-</font>  
50129              func <= enq_func;
           <font color = "green">        ==></font>
50130              probefn <= probe_func;
50131          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50159          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50160              evt_grain <= 2'd0;
           <font color = "green">        ==></font>
50161          end
50162          else if (evt_grain_en) begin
                    <font color = "green">-2-</font>  
50163              evt_grain <= evt_grain_nx;
           <font color = "green">        ==></font>
50164          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50184          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50185              wbf_w_addr <= 2'd0;
           <font color = "green">        ==></font>
50186          end
50187          else if (wbf_w_addr_en) begin
                    <font color = "green">-2-</font>  
50188              wbf_w_addr <= wbf_w_addr_nx;
           <font color = "green">        ==></font>
50189          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50197          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50198              wbf_r_addr <= 3'd0;
           <font color = "green">        ==></font>
50199          end
50200          else if (wbf_r_addr_en) begin
                    <font color = "green">-2-</font>  
50201              wbf_r_addr <= wbf_r_addr_nx;
           <font color = "green">        ==></font>
50202          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50262          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50263              bus_fault <= 1'b0;
           <font color = "green">        ==></font>
50264          end
50265          else begin
50266              bus_fault <= bus_fault_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34510'>
<a name="inst_tag_34510_Line"></a>
<b>Line Coverage for Instance : <a href="mod768.html#inst_tag_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>78</td><td>52</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>49996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>50014</td><td>46</td><td>21</td><td>45.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50122</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50184</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50197</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>50262</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
49995                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
49996      1/1              if (!dcu_reset_n) begin
49997      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
49998                       end
49999      1/1              else if (fsm_en) begin
50000      1/1                  fsm_cs &lt;= fsm_ns;
50001                       end
                        MISSING_ELSE
50002                   end
50003                   
50004                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50005      1/1              if (!dcu_reset_n) begin
50006      1/1                  wait_for_cmt &lt;= 1'b0;
50007                       end
50008      1/1              else if (wait_for_cmt_en) begin
50009      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
50010                       end
                        MISSING_ELSE
50011                   end
50012                   
50013                   always @* begin
50014      1/1              fsm_ns = {FSM_BITS{1'b0}};
50015      1/1              case (1'b1)
50016                           fsm_cs[INVALID]: begin
50017      1/1                      if (enq_spec) begin
50018      1/1                          if (~cmt_valid) begin
50019      1/1                              fsm_ns[SPECULATIVE] = 1'b1;
50020                                   end
50021      1/1                          else if (cmt_kill) begin
50022      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50023                                   end
50024                                   else begin
50025      1/1                              fsm_ns[COMMITTED] = 1'b1;
50026                                   end
50027                               end
50028                               else begin
50029      1/1                          fsm_ns[COMMITTED] = 1'b1;
50030                               end
50031      1/1                      fsm_en = enq_valid_select;
50032                           end
50033                           fsm_cs[SPECULATIVE]: begin
50034      <font color = "red">0/1     ==>              if (mrg_valid_select) begin</font>
50035      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
50036      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
50037                               end
50038                               else begin
50039      <font color = "red">0/1     ==>                  if (cmt_kill) begin</font>
50040      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = 1'b1;</font>
50041                                   end
50042                                   else begin
50043      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = ~state[S_BIT];</font>
50044      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = state[S_BIT];</font>
50045                                   end
50046      <font color = "red">0/1     ==>                  fsm_en = cmt_valid;</font>
50047                               end
50048                           end
50049                           fsm_cs[COMMITTED]: begin
50050      1/1                      if (func_probe &amp; ~probefn_probeblock) begin
50051      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50052      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50053                               end
50054      1/1                      else if (func_probe &amp; probefn_probeblock &amp; ~state[M_BIT]) begin
50055      <font color = "red">0/1     ==>                  fsm_ns[REL] = 1'b1;</font>
50056      <font color = "red">0/1     ==>                  fsm_en = req_ready;</font>
50057                               end
50058      1/1                      else if (rv64) begin
50059      <font color = "red">0/1     ==>                  fsm_ns[WBF] = 1'b1;</font>
50060      <font color = "red">0/1     ==>                  fsm_en = req_ready &amp; req_last;</font>
50061                               end
50062                               else begin
50063      1/1                          fsm_ns[REL] = 1'b1;
50064      1/1                          fsm_en = req_ready &amp; req_last;
50065                               end
50066                           end
50067                           fsm_cs[WBF]: begin
50068      <font color = "red">0/1     ==>              fsm_ns[REL] = 1'b1;</font>
50069      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50070                           end
50071                           fsm_cs[REL]: begin
50072      1/1                      fsm_ns[INFLIGHT] = 1'b1;
50073      1/1                      fsm_en = c_grant &amp; c_last;
50074                           end
50075                           fsm_cs[INFLIGHT]: begin
50076      1/1                      if (func_probe) begin
50077      <font color = "red">0/1     ==>                  if (wait_for_cmt) begin</font>
50078      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_valid;</font>
50079      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = ~cmt_valid;</font>
50080      <font color = "red">0/1     ==>                      fsm_en = 1'b1;</font>
50081                                   end
50082                                   else begin
50083      <font color = "red">0/1     ==>                      fsm_ns[INVALID] = 1'b1;</font>
50084      <font color = "red">0/1     ==>                      fsm_en = ~delay_t2b;</font>
50085                                   end
50086                               end
50087                               else begin
50088      1/1                          fsm_ns[INVALID] = 1'b1;
50089      1/1                          fsm_en = d_grant;
50090                               end
50091                           end
50092                           fsm_cs[KILLED]: begin
50093      <font color = "red">0/1     ==>              fsm_ns[INVALID] = 1'b1;</font>
50094      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
50095                           end
50096                           default: begin
50097      1/1                      fsm_ns = {FSM_BITS{1'b0}};
50098      1/1                      fsm_en = 1'b0;
50099                           end
50100                       endcase
50101                   end
50102                   
50103                   assign valid = ~fsm_invalid;
50104                   assign same_tag = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
50105                   assign same_index = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
50106                   assign cmp_hit = valid &amp; same_tag &amp; same_index;
50107                   assign cmp_cft = {4{valid &amp; same_index}} &amp; (way | {4{~state[S_BIT]}});
50108                   assign cmp_speculative = fsm_speculative;
50109                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
50110                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
50111                   assign wait_for_cmt_set = enq_valid_select &amp; enq_spec &amp; fsm_invalid &amp; ~cmt_valid;
50112                   assign wait_for_cmt_clr = cmt_valid;
50113                   always @(posedge dcu_clk) begin
50114      1/1              if (init_en) begin
50115      1/1                  addr &lt;= enq_addr;
50116      1/1                  way &lt;= enq_way;
50117      1/1                  wbf_index &lt;= enq_wbf;
50118                       end
                        MISSING_ELSE
50119                   end
50120                   
50121                   always @(posedge dcu_clk) begin
50122      1/1              if (state_en) begin
50123      1/1                  state &lt;= state_nx;
50124                       end
                        MISSING_ELSE
50125                   end
50126                   
50127                   always @(posedge dcu_clk) begin
50128      1/1              if (func_en) begin
50129      1/1                  func &lt;= enq_func;
50130      1/1                  probefn &lt;= probe_func;
50131                       end
                        MISSING_ELSE
50132                   end
50133                   
50134                   kv_dff_gen #(
50135                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
50136                       .W(2)
50137                   ) u_eccen (
50138                       .clk(dcu_clk),
50139                       .en(init_en),
50140                       .d(enq_eccen),
50141                       .q(eccen)
50142                   );
50143                   kv_dff_gen #(
50144                       .EXPRESSION(CM_SUPPORT_INT),
50145                       .W(SOURCE_WIDTH)
50146                   ) u_source (
50147                       .clk(dcu_clk),
50148                       .en(func_en),
50149                       .d(enq_source),
50150                       .q(source)
50151                   );
50152                   assign state_en = func_en | (fsm_release &amp; func_probe &amp; c_grant &amp; c_last);
50153                   assign state_nx = fsm_release ? cap_state : enq_state;
50154                   assign cap_state[M_BIT] = 1'b0;
50155                   assign cap_state[E_BIT] = (state[E_BIT] &amp; probefn_tot);
50156                   assign cap_state[S_BIT] = (state[S_BIT] &amp; probefn_tot) | (state[S_BIT] &amp; probefn_tob);
50157                   assign cap_state[L_BIT] = state[L_BIT];
50158                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50159      1/1              if (!dcu_reset_n) begin
50160      1/1                  evt_grain &lt;= 2'd0;
50161                       end
50162      1/1              else if (evt_grain_en) begin
50163      1/1                  evt_grain &lt;= evt_grain_nx;
50164                       end
                        MISSING_ELSE
50165                   end
50166                   
50167                   assign req_grant = req_valid &amp; req_ready;
50168                   assign evt_grain_en = req_grant | init_en;
50169                   assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
50170                   assign req_valid = fsm_committed;
50171                   assign req_addr = {addr[PALEN - 1:6],evt_grain[5:4],4'd0};
50172                   assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
50173                   assign req_mesi_rel[S_BIT] = (func_wb);
50174                   assign req_mesi_rel[E_BIT] = (func_wb);
50175                   assign req_mesi_rel[M_BIT] = 1'b0;
50176                   assign req_mesi_probe[S_BIT] = probefn_tob | probefn_tot;
50177                   assign req_mesi_probe[E_BIT] = (probefn_tot &amp; state[E_BIT]);
50178                   assign req_mesi_probe[M_BIT] = 1'b0;
50179                   assign req_way = way;
50180                   assign req_lock = func_probe ? state[L_BIT] &amp; (probefn_tob | probefn_tot) : state[L_BIT] &amp; func_wb;
50181                   assign req_last = (evt_grain[5] &amp; (rv64 | evt_grain[4])) | func_inval | ~state[M_BIT] | (func_probe &amp; ~probefn_probeblock);
50182                   assign req_data = ~func_inval &amp; state[M_BIT];
50183                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50184      1/1              if (!dcu_reset_n) begin
50185      1/1                  wbf_w_addr &lt;= 2'd0;
50186                       end
50187      1/1              else if (wbf_w_addr_en) begin
50188      1/1                  wbf_w_addr &lt;= wbf_w_addr_nx;
50189                       end
                        MISSING_ELSE
50190                   end
50191                   
50192                   assign wbf_w_addr_en = ack_valid | init_en;
50193                   assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
50194                   assign wbf_w_vaid = ack_valid &amp; (state[M_BIT] &amp; ~func_inval);
50195                   assign wbf_w_data = ack_rdata;
50196                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50197      1/1              if (!dcu_reset_n) begin
50198      1/1                  wbf_r_addr &lt;= 3'd0;
50199                       end
50200      1/1              else if (wbf_r_addr_en) begin
50201      1/1                  wbf_r_addr &lt;= wbf_r_addr_nx;
50202                       end
                        MISSING_ELSE
50203                   end
50204                   
50205                   assign wbf_r_addr_en = init_en | c_grant;
50206                   assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
50207                   assign deq_valid = (c_grant &amp; c_last) | fsm_killed;
50208                   assign wbf_d_valid = {WBF_DEPTH{deq_valid &amp; state[M_BIT]}} &amp; wbf_index;
50209                   generate
50210                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_ecc_fault
50211                           wire corr_error;
50212                           wire uncorr_error;
50213                           wire ecc_fault;
50214                           reg fault;
50215                           wire fault_nx;
50216                           wire fault_set;
50217                           wire fault_clr;
50218                           reg fault_uncorr;
50219                           wire fault_uncorr_nx;
50220                           wire fault_uncorr_set;
50221                           wire fault_uncorr_clr;
50222                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50223                               if (!dcu_reset_n) begin
50224                                   fault &lt;= 1'b0;
50225                               end
50226                               else begin
50227                                   fault &lt;= fault_nx;
50228                               end
50229                           end
50230                   
50231                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
50232                               if (!dcu_reset_n) begin
50233                                   fault_uncorr &lt;= 1'b0;
50234                               end
50235                               else begin
50236                                   fault_uncorr &lt;= fault_uncorr_nx;
50237                               end
50238                           end
50239                   
50240                           assign corr_error = req_data &amp; ack_error1 | (req_data &amp; ack_error2 &amp; ~state[M_BIT]);
50241                           assign uncorr_error = (req_data &amp; ack_error2 &amp; state[M_BIT]);
50242                           assign fault_set = ack_valid &amp; ((eccen2 &amp; uncorr_error) | (eccen3 &amp; (uncorr_error | corr_error)));
50243                           assign fault_clr = init_en | deq_valid;
50244                           assign fault_nx = ~fault_clr &amp; (fault | fault_set);
50245                           assign fault_uncorr_nx = fault_uncorr_set | (fault_uncorr &amp; ~fault_uncorr_clr);
50246                           assign fault_uncorr_clr = init_en;
50247                           assign fault_uncorr_set = ack_valid &amp; uncorr_error;
50248                           assign ecc_fault = fault &amp; deq_valid;
50249                           assign ecc_fault_xcctl = ecc_fault &amp; func_cctl;
50250                           assign ecc_fault_acctl = ecc_fault &amp; func_acctl;
50251                           assign ecc_fault_async = ecc_fault &amp; ~func_cctl &amp; ~func_acctl;
50252                           assign ecc_uncorr = fault_uncorr;
50253                       end
50254                       else begin:gen_ecc_error_stub
50255                           assign ecc_fault_xcctl = 1'b0;
50256                           assign ecc_fault_async = 1'b0;
50257                           assign ecc_fault_acctl = 1'b0;
50258                           assign ecc_uncorr = 1'b0;
50259                       end
50260                   endgenerate
50261                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
50262      1/1              if (!dcu_reset_n) begin
50263      1/1                  bus_fault &lt;= 1'b0;
50264                       end
50265                       else begin
50266      1/1                  bus_fault &lt;= bus_fault_nx;
</pre>
<hr>
<a name="inst_tag_34510_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod768.html#inst_tag_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50153
 EXPRESSION (fsm_release ? cap_state : enq_state)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50169
 EXPRESSION (fsm_invalid ? 2'b0 : ((evt_grain + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50172
 EXPRESSION (func_probe ? req_mesi_probe : req_mesi_rel)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50180
 EXPRESSION (func_probe ? ((state[L_BIT] &amp; (probefn_tob | probefn_tot))) : ((state[L_BIT] &amp; func_wb)))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50193
 EXPRESSION (fsm_invalid ? 2'b0 : ((wbf_w_addr + {rv64, (~rv64)})))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50206
 EXPRESSION (fsm_invalid ? 3'b0 : ((wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50272
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50273
 EXPRESSION (state[M_BIT] ? 3'd7 : 3'd6)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50274
 EXPRESSION (((probefn_probeblock &amp; state[M_BIT])) ? 3'd5 : 3'd4)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50275
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50277
 EXPRESSION (state[E_BIT] ? 3'b1 : 3'd2)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 EXPRESSION (state[E_BIT] ? 3'd3 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50278
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 EXPRESSION (state[E_BIT] ? 3'b0 : (state[S_BIT] ? 3'd4 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50279
 SUB-EXPRESSION (state[S_BIT] ? 3'd4 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 EXPRESSION (state[E_BIT] ? 3'b1 : (state[S_BIT] ? 3'd2 : 3'd5))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50280
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'd5)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34510_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod768.html#inst_tag_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1194</td>
<td class="rt">732</td>
<td class="rt">61.31 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">370</td>
<td class="rt">61.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1194</td>
<td class="rt">732</td>
<td class="rt">61.31 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">597</td>
<td class="rt">362</td>
<td class="rt">60.64 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">597</td>
<td class="rt">370</td>
<td class="rt">61.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_xcctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_acctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_fault_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ecc_uncorr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_cft[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_wbf[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mrg_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_rdata[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ack_error2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_vaid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_d_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[35:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[51:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[59:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_data[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>delay_t2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34510_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod768.html#inst_tag_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->REL</td>
<td class="rt">50051</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBF</td>
<td class="rt">50059</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->INVALID</td>
<td class="rt">50083</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">50025</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">50022</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">50019</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">50093</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>REL->INFLIGHT</td>
<td class="rt">50072</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">50035</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">50040</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBF->REL</td>
<td class="rt">50068</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_34510_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod768.html#inst_tag_34510" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">72</td>
<td class="rt">47</td>
<td class="rt">65.28 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50169</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50172</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50180</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">50206</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50272</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50273</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50275</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">50277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50278</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50279</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">50280</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">49996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">50015</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50122</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50184</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50197</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">50262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50153      assign state_nx = fsm_release ? cap_state : enq_state;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50169      assign evt_grain_nx = fsm_invalid ? 2'd0 : evt_grain + {rv64,~rv64};
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50172      assign req_mesi = func_probe ? req_mesi_probe : req_mesi_rel;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50180      assign req_lock = func_probe ? state[L_BIT] & (probefn_tob | probefn_tot) : state[L_BIT] & func_wb;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50193      assign wbf_w_addr_nx = fsm_invalid ? 2'd0 : wbf_w_addr + {rv64,~rv64};
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50206      assign wbf_r_addr_nx = fsm_invalid ? 3'd0 : wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50272      assign c_opcode_wb = state[M_BIT] ? 3'd7 : 3'd6;
                                             <font color = "red">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50273      assign c_opcode_wbinval = state[M_BIT] ? 3'd7 : 3'd6;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50274      assign c_opcode_probe = (probefn_probeblock & state[M_BIT]) ? 3'd5 : 3'd4;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50275      assign c_param_inval = state[E_BIT] ? 3'd1 : 3'd2;
                                               <font color = "red">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50277      assign c_param_wbinval = state[E_BIT] ? 3'd1 : 3'd2;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50278      assign c_param_tot = state[E_BIT] ? 3'd3 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50279      assign c_param_tob = state[E_BIT] ? 3'd0 : state[S_BIT] ? 3'd4 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50280      assign c_param_ton = state[E_BIT] ? 3'd1 : state[S_BIT] ? 3'd2 : 3'd5;
                                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                             <font color = "green">==></font>                   <font color = "red">==></font>   
                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49996          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
49997              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
49998          end
49999          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
50000              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
50001          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50005          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50006              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
50007          end
50008          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
50009              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
50010          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50015          case (1'b1)
               <font color = "red">-1-</font>  
50016              fsm_cs[INVALID]: begin
50017                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
50018                      if (~cmt_valid) begin
                           <font color = "green">-3-</font>  
50019                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                    ==></font>
50020                      end
50021                      else if (cmt_kill) begin
                                <font color = "red">-4-</font>  
50022                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50023                      end
50024                      else begin
50025                          fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                    ==></font>
50026                      end
50027                  end
50028                  else begin
50029                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
50030                  end
50031                  fsm_en = enq_valid_select;
50032              end
50033              fsm_cs[SPECULATIVE]: begin
50034                  if (mrg_valid_select) begin
                       <font color = "red">-5-</font>  
50035                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
50036                      fsm_en = 1'b1;
50037                  end
50038                  else begin
50039                      if (cmt_kill) begin
                           <font color = "red">-6-</font>  
50040                          fsm_ns[KILLED] = 1'b1;
           <font color = "red">                    ==></font>
50041                      end
50042                      else begin
50043                          fsm_ns[KILLED] = ~state[S_BIT];
           <font color = "red">                    ==></font>
50044                          fsm_ns[COMMITTED] = state[S_BIT];
50045                      end
50046                      fsm_en = cmt_valid;
50047                  end
50048              end
50049              fsm_cs[COMMITTED]: begin
50050                  if (func_probe & ~probefn_probeblock) begin
                       <font color = "red">-7-</font>  
50051                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50052                      fsm_en = req_ready;
50053                  end
50054                  else if (func_probe & probefn_probeblock & ~state[M_BIT]) begin
                            <font color = "red">-8-</font>  
50055                      fsm_ns[REL] = 1'b1;
           <font color = "red">                ==></font>
50056                      fsm_en = req_ready;
50057                  end
50058                  else if (rv64) begin
                            <font color = "red">-9-</font>  
50059                      fsm_ns[WBF] = 1'b1;
           <font color = "red">                ==></font>
50060                      fsm_en = req_ready & req_last;
50061                  end
50062                  else begin
50063                      fsm_ns[REL] = 1'b1;
           <font color = "green">                ==></font>
50064                      fsm_en = req_ready & req_last;
50065                  end
50066              end
50067              fsm_cs[WBF]: begin
50068                  fsm_ns[REL] = 1'b1;
           <font color = "red">            ==></font>
50069                  fsm_en = 1'b1;
50070              end
50071              fsm_cs[REL]: begin
50072                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "green">            ==></font>
50073                  fsm_en = c_grant & c_last;
50074              end
50075              fsm_cs[INFLIGHT]: begin
50076                  if (func_probe) begin
                       <font color = "red">-10-</font>  
50077                      if (wait_for_cmt) begin
                           <font color = "red">-11-</font>  
50078                          fsm_ns[KILLED] = cmt_valid;
           <font color = "red">                    ==></font>
50079                          fsm_ns[SPECULATIVE] = ~cmt_valid;
50080                          fsm_en = 1'b1;
50081                      end
50082                      else begin
50083                          fsm_ns[INVALID] = 1'b1;
           <font color = "red">                    ==></font>
50084                          fsm_en = ~delay_t2b;
50085                      end
50086                  end
50087                  else begin
50088                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
50089                      fsm_en = d_grant;
50090                  end
50091              end
50092              fsm_cs[KILLED]: begin
50093                  fsm_ns[INVALID] = 1'b1;
           <font color = "red">            ==></font>
50094                  fsm_en = 1'b1;
50095              end
50096              default: begin
50097                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBF] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[REL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50114          if (init_en) begin
               <font color = "green">-1-</font>  
50115              addr <= enq_addr;
           <font color = "green">        ==></font>
50116              way <= enq_way;
50117              wbf_index <= enq_wbf;
50118          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50122          if (state_en) begin
               <font color = "green">-1-</font>  
50123              state <= state_nx;
           <font color = "green">        ==></font>
50124          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50128          if (func_en) begin
               <font color = "green">-1-</font>  
50129              func <= enq_func;
           <font color = "green">        ==></font>
50130              probefn <= probe_func;
50131          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50159          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50160              evt_grain <= 2'd0;
           <font color = "green">        ==></font>
50161          end
50162          else if (evt_grain_en) begin
                    <font color = "green">-2-</font>  
50163              evt_grain <= evt_grain_nx;
           <font color = "green">        ==></font>
50164          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50184          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50185              wbf_w_addr <= 2'd0;
           <font color = "green">        ==></font>
50186          end
50187          else if (wbf_w_addr_en) begin
                    <font color = "green">-2-</font>  
50188              wbf_w_addr <= wbf_w_addr_nx;
           <font color = "green">        ==></font>
50189          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50197          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50198              wbf_r_addr <= 3'd0;
           <font color = "green">        ==></font>
50199          end
50200          else if (wbf_r_addr_en) begin
                    <font color = "green">-2-</font>  
50201              wbf_r_addr <= wbf_r_addr_nx;
           <font color = "green">        ==></font>
50202          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50262          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
50263              bus_fault <= 1'b0;
           <font color = "green">        ==></font>
50264          end
50265          else begin
50266              bus_fault <= bus_fault_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_34510">
    <li>
      <a href="#inst_tag_34510_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34510_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34510_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34510_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_34510_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34511">
    <li>
      <a href="#inst_tag_34511_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34511_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34511_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34511_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_34511_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34512">
    <li>
      <a href="#inst_tag_34512_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34512_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34512_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34512_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_34512_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_evb_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
