{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596470091038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596470091044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 23:54:50 2020 " "Processing started: Mon Aug 03 23:54:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596470091044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470091044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off first -c first " "Command: quartus_map --read_settings_files=on --write_settings_files=off first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470091044 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470091606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596470091634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596470091635 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470102615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:07 Progress: Loading 2020-07-31_first_qsys/qsys.qsys " "2020.08.03.23:55:07 Progress: Loading 2020-07-31_first_qsys/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470107442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:08 Progress: Reading input file " "2020.08.03.23:55:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470108000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:08 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.08.03.23:55:08 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470108101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:08 Progress: Parameterizing module clk_0 " "2020.08.03.23:55:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470108966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:08 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\] " "2020.08.03.23:55:08 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470108968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module epcs_flash_controller_0 " "2020.08.03.23:55:09 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.08.03.23:55:09 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module jtag_uart_0 " "2020.08.03.23:55:09 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding nios2 \[altera_nios2_gen2 18.1\] " "2020.08.03.23:55:09 Progress: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module nios2 " "2020.08.03.23:55:09 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.08.03.23:55:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module pio_0 " "2020.08.03.23:55:09 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2020.08.03.23:55:09 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module ram " "2020.08.03.23:55:09 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.08.03.23:55:09 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module sdram_0 " "2020.08.03.23:55:09 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding sdram_1 \[altera_avalon_new_sdram_controller 18.1\] " "2020.08.03.23:55:09 Progress: Adding sdram_1 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module sdram_1 " "2020.08.03.23:55:09 Progress: Parameterizing module sdram_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.08.03.23:55:09 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module sysid_qsys_0 " "2020.08.03.23:55:09 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2020.08.03.23:55:09 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing module uart_0 " "2020.08.03.23:55:09 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Building connections " "2020.08.03.23:55:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Parameterizing connections " "2020.08.03.23:55:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:09 Progress: Validating " "2020.08.03.23:55:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470109980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:55:10 Progress: Done reading input file " "2020.08.03.23:55:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470110704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design. " "Qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111436 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax " "Qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111438 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit. " "Qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470111441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470112154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"qsys\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"qsys\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470117890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"qsys\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"qsys\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'qsys_pio_0' " "Pio_0: Starting RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'qsys_pio_0' " "Pio_0: Done RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'qsys_ram' " "Ram: Starting RTL generation for module 'qsys_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'qsys_ram' " "Ram: Done RTL generation for module 'qsys_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Starting RTL generation for module 'qsys_sdram_0' " "Sdram_0: Starting RTL generation for module 'qsys_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470118796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Done RTL generation for module 'qsys_sdram_0' " "Sdram_0: Done RTL generation for module 'qsys_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_0\" " "Sdram_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: Starting RTL generation for module 'qsys_sdram_1' " "Sdram_1: Starting RTL generation for module 'qsys_sdram_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  \] " "Sdram_1:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: Done RTL generation for module 'qsys_sdram_1' " "Sdram_1: Done RTL generation for module 'qsys_sdram_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_1\" " "Sdram_1: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'qsys_uart_0' " "Uart_0: Starting RTL generation for module 'qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen//qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen//qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470119758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'qsys_uart_0' " "Uart_0: Done RTL generation for module 'qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470120245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470120249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470122915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470123110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470123292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470123487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470123675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470123895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470124093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470124280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470124471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470126530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470126537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470126542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_nios2_cpu' " "Cpu: Starting RTL generation for module 'qsys_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470126558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470126558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:27 (*) Starting Nios II generation " "Cpu: # 2020.08.03 23:55:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:27 (*)   Checking for plaintext license. " "Cpu: # 2020.08.03 23:55:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:27 (*)   Plaintext license not found. " "Cpu: # 2020.08.03 23:55:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:27 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.08.03 23:55:27 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.08.03 23:55:28 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.08.03 23:55:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)   Creating all objects for CPU " "Cpu: # 2020.08.03 23:55:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)     Testbench " "Cpu: # 2020.08.03 23:55:28 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)     Instruction decoding " "Cpu: # 2020.08.03 23:55:28 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)       Instruction fields " "Cpu: # 2020.08.03 23:55:28 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:28 (*)       Instruction decodes " "Cpu: # 2020.08.03 23:55:28 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:29 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.08.03 23:55:29 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:29 (*)       Instruction controls " "Cpu: # 2020.08.03 23:55:29 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:29 (*)     Pipeline frontend " "Cpu: # 2020.08.03 23:55:29 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:29 (*)     Pipeline backend " "Cpu: # 2020.08.03 23:55:29 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:32 (*)   Generating RTL from CPU objects " "Cpu: # 2020.08.03 23:55:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:34 (*)   Creating encrypted RTL " "Cpu: # 2020.08.03 23:55:34 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:55:35 (*) Done Nios II generation " "Cpu: # 2020.08.03 23:55:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_nios2_cpu' " "Cpu: Done RTL generation for module 'qsys_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\" " "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470135855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470136163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470136170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 34 modules, 55 files " "Qsys: Done \"qsys\" with 34 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470136171 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470137297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.v 1 1 " "Found 1 design units, including 1 entities, in source file first.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_hello_world " "Found entity 1: qsys_hello_world" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppl0.v 1 1 " "Found 1 design units, including 1 entities, in source file ppl0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppl0 " "Found entity 1: ppl0" {  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137467 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137478 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_epcs_flash_controller_0_sub " "Found entity 1: qsys_epcs_flash_controller_0_sub" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137496 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_epcs_flash_controller_0 " "Found entity 2: qsys_epcs_flash_controller_0" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137503 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_uart_0_scfifo_w " "Found entity 2: qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137503 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137503 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_uart_0_scfifo_r " "Found entity 4: qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137503 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag_uart_0 " "Found entity 5: qsys_jtag_uart_0" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137531 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137538 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596470137540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137542 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_004 " "Found entity 2: qsys_mm_interconnect_0_router_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2 " "Found entity 1: qsys_nios2" {  } { { "db/ip/qsys/submodules/qsys_nios2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470137555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470137555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_ic_data_module " "Found entity 1: qsys_nios2_cpu_ic_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_cpu_ic_tag_module " "Found entity 2: qsys_nios2_cpu_ic_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_cpu_bht_module " "Found entity 3: qsys_nios2_cpu_bht_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_cpu_register_bank_a_module " "Found entity 4: qsys_nios2_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_cpu_register_bank_b_module " "Found entity 5: qsys_nios2_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_cpu_dc_tag_module " "Found entity 6: qsys_nios2_cpu_dc_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_cpu_dc_data_module " "Found entity 7: qsys_nios2_cpu_dc_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_cpu_dc_victim_module " "Found entity 8: qsys_nios2_cpu_dc_victim_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_cpu_nios2_oci_debug " "Found entity 9: qsys_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_cpu_nios2_oci_break " "Found entity 10: qsys_nios2_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_cpu_nios2_oci_xbrk " "Found entity 11: qsys_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_cpu_nios2_oci_dbrk " "Found entity 12: qsys_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_cpu_nios2_oci_itrace " "Found entity 13: qsys_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_cpu_nios2_oci_td_mode " "Found entity 14: qsys_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_cpu_nios2_oci_dtrace " "Found entity 15: qsys_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_cpu_nios2_oci_fifo " "Found entity 19: qsys_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_cpu_nios2_oci_pib " "Found entity 20: qsys_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_cpu_nios2_oci_im " "Found entity 21: qsys_nios2_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_nios2_cpu_nios2_performance_monitors " "Found entity 22: qsys_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_nios2_cpu_nios2_avalon_reg " "Found entity 23: qsys_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_nios2_cpu_ociram_sp_ram_module " "Found entity 24: qsys_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_nios2_cpu_nios2_ocimem " "Found entity 25: qsys_nios2_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_nios2_cpu_nios2_oci " "Found entity 26: qsys_nios2_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_nios2_cpu " "Found entity 27: qsys_nios2_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_sysclk " "Found entity 1: qsys_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_tck " "Found entity 1: qsys_nios2_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_wrapper " "Found entity 1: qsys_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_mult_cell " "Found entity 1: qsys_nios2_cpu_mult_cell" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_test_bench " "Found entity 1: qsys_nios2_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_0 " "Found entity 1: qsys_pio_0" {  } { { "db/ip/qsys/submodules/qsys_pio_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_ram " "Found entity 1: qsys_ram" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_0_input_efifo_module " "Found entity 1: qsys_sdram_0_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138507 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_0 " "Found entity 2: qsys_sdram_0" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_1.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_1_input_efifo_module " "Found entity 1: qsys_sdram_1_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138512 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_1 " "Found entity 2: qsys_sdram_1" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sysid_qsys_0 " "Found entity 1: qsys_sysid_qsys_0" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_uart_0_tx " "Found entity 1: qsys_uart_0_tx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138522 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_uart_0_rx_stimulus_source " "Found entity 2: qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138522 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_uart_0_rx " "Found entity 3: qsys_uart_0_rx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138522 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_uart_0_regs " "Found entity 4: qsys_uart_0_regs" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138522 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_uart_0 " "Found entity 5: qsys_uart_0" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138522 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at qsys_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138524 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(318) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138560 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(328) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138560 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(338) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138560 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(682) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138562 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(318) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(328) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(338) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(682) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596470138565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_hello_world " "Elaborating entity \"qsys_hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596470138730 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst_n first.v(32) " "Verilog HDL or VHDL warning at first.v(32): object \"sys_rst_n\" assigned a value but never read" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596470138730 "|qsys_hello_world"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppl0 ppl0:comb_5 " "Elaborating entity \"ppl0\" for hierarchy \"ppl0:comb_5\"" {  } { { "first.v" "comb_5" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470138760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ppl0:comb_5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ppl0:comb_5\|altpll:altpll_component\"" {  } { { "ppl0.v" "altpll_component" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470138882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ppl0:comb_5\|altpll:altpll_component " "Elaborated megafunction instantiation \"ppl0:comb_5\|altpll:altpll_component\"" {  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470138897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppl0:comb_5\|altpll:altpll_component " "Instantiated megafunction \"ppl0:comb_5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1563 " "Parameter \"clk1_phase_shift\" = \"-1563\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 12500 " "Parameter \"inclk0_input_frequency\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ppl0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ppl0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470138898 ""}  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470138898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ppl0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ppl0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppl0_altpll " "Found entity 1: ppl0_altpll" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470138958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470138958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppl0_altpll ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated " "Elaborating entity \"ppl0_altpll\" for hierarchy \"ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470138959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:u0 " "Elaborating entity \"qsys\" for hierarchy \"qsys:u0\"" {  } { { "first.v" "u0" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470138974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_epcs_flash_controller_0 qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"qsys_epcs_flash_controller_0\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "db/ip/qsys/qsys.v" "epcs_flash_controller_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_epcs_flash_controller_0_sub qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub " "Elaborating entity \"qsys_epcs_flash_controller_0_sub\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "the_qsys_epcs_flash_controller_0_sub" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"qsys_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139116 ""}  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470139116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4061 " "Found entity 1: altsyncram_4061" {  } { { "db/altsyncram_4061.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_4061.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4061 qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4061:auto_generated " "Elaborating entity \"altsyncram_4061\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4061:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_jtag_uart_0\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_w qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_jtag_uart_0_scfifo_w\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_w" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "wfifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470139564 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470139564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470139853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470139853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_r qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_jtag_uart_0_scfifo_r\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_r" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470139877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "qsys_jtag_uart_0_alt_jtag_atlantic" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470140224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470140251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470140251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470140251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470140251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470140251 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470140251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470140891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2 qsys:u0\|qsys_nios2:nios2 " "Elaborating entity \"qsys_nios2\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\"" {  } { { "db/ip/qsys/qsys.v" "nios2" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu " "Elaborating entity \"qsys_nios2_cpu\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_nios2.v" "cpu" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_test_bench qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_test_bench:the_qsys_nios2_cpu_test_bench " "Elaborating entity \"qsys_nios2_cpu_test_bench\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_test_bench:the_qsys_nios2_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_test_bench" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 6031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ic_data_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data " "Elaborating entity \"qsys_nios2_cpu_ic_data_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ic_data" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141739 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470141739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470141801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470141801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ic_tag_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag " "Elaborating entity \"qsys_nios2_cpu_ic_tag_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ic_tag" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470141894 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470141894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fad1 " "Found entity 1: altsyncram_fad1" {  } { { "db/altsyncram_fad1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470141955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470141955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fad1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated " "Elaborating entity \"altsyncram_fad1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470141957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_bht_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht " "Elaborating entity \"qsys_nios2_cpu_bht_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_bht" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142044 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470142044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470142101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470142101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_register_bank_a_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a " "Elaborating entity \"qsys_nios2_cpu_register_bank_a_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_register_bank_a" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142189 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470142189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470142257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470142257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_register_bank_b_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b " "Elaborating entity \"qsys_nios2_cpu_register_bank_b_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_register_bank_b" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_mult_cell qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell " "Elaborating entity \"qsys_nios2_cpu_mult_cell\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_mult_cell" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "the_altmult_add" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142393 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470142393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2i2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2i2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2i2 " "Found entity 1: altera_mult_add_t2i2" {  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470142451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470142451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2i2 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated " "Elaborating entity \"altera_mult_add_t2i2\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2i2.v" "altera_mult_add_rtl1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470142623 ""}  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470142622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_1" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470142916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_tag_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag " "Elaborating entity \"qsys_nios2_cpu_dc_tag_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_tag" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143775 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470143775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nic1 " "Found entity 1: altsyncram_nic1" {  } { { "db/altsyncram_nic1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470143834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470143834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nic1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated " "Elaborating entity \"altsyncram_nic1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_data_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data " "Elaborating entity \"qsys_nios2_cpu_dc_data_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_data" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470143923 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470143923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470143985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470143985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470143987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_victim_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim " "Elaborating entity \"qsys_nios2_cpu_dc_victim_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_victim" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144080 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470144080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470144141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470144141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci " "Elaborating entity \"qsys_nios2_cpu_nios2_oci\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 10423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_debug qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_debug\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_debug" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470144307 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470144307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_break qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_break\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_break" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_xbrk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_xbrk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_dbrk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_dbrk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_itrace qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_itrace\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_itrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_dtrace qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_dtrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_td_mode qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo_cnt_inc qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_pib qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_pib\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_pib" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_im qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_im\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_im" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_avalon_reg qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2_cpu_nios2_avalon_reg\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_avalon_reg" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470144964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_ocimem qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2_cpu_nios2_ocimem\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_ocimem" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ociram_sp_ram_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ociram_sp_ram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145118 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470145118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470145180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470145180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_wrapper qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_nios2_cpu_debug_slave_wrapper\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_debug_slave_wrapper" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_tck qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck " "Elaborating entity \"qsys_nios2_cpu_debug_slave_tck\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "the_qsys_nios2_cpu_debug_slave_tck" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_sysclk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_nios2_cpu_debug_slave_sysclk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "the_qsys_nios2_cpu_debug_slave_sysclk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "qsys_nios2_cpu_debug_slave_phy" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145341 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470145341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pio_0 qsys:u0\|qsys_pio_0:pio_0 " "Elaborating entity \"qsys_pio_0\" for hierarchy \"qsys:u0\|qsys_pio_0:pio_0\"" {  } { { "db/ip/qsys/qsys.v" "pio_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_ram qsys:u0\|qsys_ram:ram " "Elaborating entity \"qsys_ram\" for hierarchy \"qsys:u0\|qsys_ram:ram\"" {  } { { "db/ip/qsys/qsys.v" "ram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_ram.hex " "Parameter \"init_file\" = \"qsys_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470145432 ""}  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470145432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kf1 " "Found entity 1: altsyncram_1kf1" {  } { { "db/altsyncram_1kf1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_1kf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470145492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470145492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kf1 qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1kf1:auto_generated " "Elaborating entity \"altsyncram_1kf1\" for hierarchy \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_0 qsys:u0\|qsys_sdram_0:sdram_0 " "Elaborating entity \"qsys_sdram_0\" for hierarchy \"qsys:u0\|qsys_sdram_0:sdram_0\"" {  } { { "db/ip/qsys/qsys.v" "sdram_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_0_input_efifo_module qsys:u0\|qsys_sdram_0:sdram_0\|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module " "Elaborating entity \"qsys_sdram_0_input_efifo_module\" for hierarchy \"qsys:u0\|qsys_sdram_0:sdram_0\|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "the_qsys_sdram_0_input_efifo_module" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_1 qsys:u0\|qsys_sdram_1:sdram_1 " "Elaborating entity \"qsys_sdram_1\" for hierarchy \"qsys:u0\|qsys_sdram_1:sdram_1\"" {  } { { "db/ip/qsys/qsys.v" "sdram_1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_1_input_efifo_module qsys:u0\|qsys_sdram_1:sdram_1\|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module " "Elaborating entity \"qsys_sdram_1_input_efifo_module\" for hierarchy \"qsys:u0\|qsys_sdram_1:sdram_1\|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "the_qsys_sdram_1_input_efifo_module" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sysid_qsys_0 qsys:u0\|qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"qsys_sysid_qsys_0\" for hierarchy \"qsys:u0\|qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/qsys/qsys.v" "sysid_qsys_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0 qsys:u0\|qsys_uart_0:uart_0 " "Elaborating entity \"qsys_uart_0\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\"" {  } { { "db/ip/qsys/qsys.v" "uart_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470145996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_tx qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_tx:the_qsys_uart_0_tx " "Elaborating entity \"qsys_uart_0_tx\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_tx:the_qsys_uart_0_tx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_tx" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_rx qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx " "Elaborating entity \"qsys_uart_0_rx\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_rx" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_rx_stimulus_source qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\|qsys_uart_0_rx_stimulus_source:the_qsys_uart_0_rx_stimulus_source " "Elaborating entity \"qsys_uart_0_rx_stimulus_source\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\|qsys_uart_0_rx_stimulus_source:the_qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_rx_stimulus_source" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_regs qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_regs:the_qsys_uart_0_regs " "Elaborating entity \"qsys_uart_0_regs\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_regs:the_qsys_uart_0_regs\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_regs" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_mm_interconnect_0_router_004\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_004" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470146989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:u0\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:u0\|qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470147458 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_itrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1596470149178 "|qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596470149686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.03.23:55:54 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl " "2020.08.03.23:55:54 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470154277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470156972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470157170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470159645 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596470160325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld72322c81/alt_sld_fab.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470160977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470160977 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470169257 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596470169257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470169385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596470169385 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596470169385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kp01 " "Found entity 1: mult_kp01" {  } { { "db/mult_kp01.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/mult_kp01.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596470169451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470169451 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596470170453 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1596470170609 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1596470170609 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 442 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 356 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 352 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7703 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 398 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 4061 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 43 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 42 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 5954 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7712 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 243 -1 0 } } { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 253 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596470170684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596470170684 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram0_cke VCC " "Pin \"sram0_cke\" is stuck at VCC" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596470174620 "|qsys_hello_world|sram0_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram1_cke VCC " "Pin \"sram1_cke\" is stuck at VCC" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596470174620 "|qsys_hello_world|sram1_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596470174620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470175077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596470179778 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470180083 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1596470180982 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1596470180982 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500          clk " "  12.500          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.500 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   7.500 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.500 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   7.500 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.u0_jtag_uart_0_qsys_jtag_uart_0_alt_jtag_atlantic_raw_tck " "   1.000 jtag.bp.u0_jtag_uart_0_qsys_jtag_uart_0_alt_jtag_atlantic_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.u0_nios2_cpu_the_qsys_nios2_cpu_nios2_oci_the_qsys_nios2_cpu_debug_slave_wrapper_qsys_nios2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck " "   1.000 jtag.bp.u0_nios2_cpu_the_qsys_nios2_cpu_nios2_oci_the_qsys_nios2_cpu_debug_slave_wrapper_qsys_nios2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596470180983 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470180983 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470181440 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3915 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3915 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596470185794 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470185802 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 769 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 769 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596470189229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470189243 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596470189448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596470189448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470189614 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470190186 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470190401 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596470190581 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470190583 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 4 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596470190808 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470190809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg " "Generated suppressed messages file D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470191397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596470193087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596470193087 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "127 " "Optimize away 127 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[2\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[2\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[3\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[3\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[4\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[4\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[5\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[5\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[6\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[6\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[7\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[7\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[8\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[8\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[9\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[9\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[10\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[10\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[11\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[11\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[12\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[12\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[13\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[13\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[14\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[14\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[15\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[15\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[16\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[16\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[17\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[17\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[18\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[18\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[19\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[19\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[20\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[20\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[21\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[21\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[22\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[22\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[23\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[23\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[24\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[24\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[25\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[25\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[26\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[26\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[27\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[27\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[28\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[28\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[29\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[29\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signb_reg_block\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signb_reg_block\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596470193383 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1596470193383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6887 " "Implemented 6887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6439 " "Implemented 6439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Implemented 321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1596470193794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596470193794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596470193794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596470193897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 23:56:33 2020 " "Processing ended: Mon Aug 03 23:56:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596470193897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596470193897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596470193897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596470193897 ""}
