<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_b0f1ad2db40117979aa0dc775463a1e9.html">avr</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_42e6833dcb69f3de75c6e85ab40d9c56.html">dev</a>
  </div>
<div class="contents">
<h1>lanc111.c</h1><a href="lanc111_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2003-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00006"></a>00006 <span class="comment"> * are met:</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00014"></a>00014 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00015"></a>00015 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00020"></a>00020 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00021"></a>00021 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00022"></a>00022 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00023"></a>00023 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00024"></a>00024 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00025"></a>00025 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00026"></a>00026 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00027"></a>00027 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00028"></a>00028 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment"> * $Log$</span>
<a name="l00036"></a>00036 <span class="comment"> * Revision 1.9  2009/02/06 15:37:39  haraldkipp</span>
<a name="l00037"></a>00037 <span class="comment"> * Added stack space multiplier and addend. Adjusted stack space.</span>
<a name="l00038"></a>00038 <span class="comment"> *</span>
<a name="l00039"></a>00039 <span class="comment"> * Revision 1.8  2008/08/28 11:12:15  haraldkipp</span>
<a name="l00040"></a>00040 <span class="comment"> * Added interface flags, which will be required to implement Ethernet ioctl</span>
<a name="l00041"></a>00041 <span class="comment"> * functions.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Revision 1.7  2008/08/11 06:59:17  haraldkipp</span>
<a name="l00044"></a>00044 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * Revision 1.6  2007/05/02 11:22:51  haraldkipp</span>
<a name="l00047"></a>00047 <span class="comment"> * Added multicast table entry.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * Revision 1.5  2006/10/08 16:48:08  haraldkipp</span>
<a name="l00050"></a>00050 <span class="comment"> * Documentation fixed</span>
<a name="l00051"></a>00051 <span class="comment"> *</span>
<a name="l00052"></a>00052 <span class="comment"> * Revision 1.4  2006/06/28 14:30:19  haraldkipp</span>
<a name="l00053"></a>00053 <span class="comment"> * Post to the event queue on overflow interrupts.</span>
<a name="l00054"></a>00054 <span class="comment"> * Transmit event queue removed, because no one is listening.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * Revision 1.3  2005/10/24 18:02:34  haraldkipp</span>
<a name="l00057"></a>00057 <span class="comment"> * Fixes for ATmega103.</span>
<a name="l00058"></a>00058 <span class="comment"> *</span>
<a name="l00059"></a>00059 <span class="comment"> * Revision 1.2  2005/08/02 17:46:45  haraldkipp</span>
<a name="l00060"></a>00060 <span class="comment"> * Major API documentation update.</span>
<a name="l00061"></a>00061 <span class="comment"> *</span>
<a name="l00062"></a>00062 <span class="comment"> * Revision 1.1  2005/07/26 18:02:40  haraldkipp</span>
<a name="l00063"></a>00063 <span class="comment"> * Moved from dev.</span>
<a name="l00064"></a>00064 <span class="comment"> *</span>
<a name="l00065"></a>00065 <span class="comment"> * Revision 1.13  2005/04/30 16:42:41  chaac</span>
<a name="l00066"></a>00066 <span class="comment"> * Fixed bug in handling of NUTDEBUG. Added include for cfg/os.h. If NUTDEBUG</span>
<a name="l00067"></a>00067 <span class="comment"> * is defined in NutConf, it will make effect where it is used.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * Revision 1.12  2005/02/02 19:55:34  haraldkipp</span>
<a name="l00070"></a>00070 <span class="comment"> * If no Ethernet link was available on the LAN91C111, each outgoing packet</span>
<a name="l00071"></a>00071 <span class="comment"> * took 15 seconds and, even worse, the ouput routine doesn't return an error.</span>
<a name="l00072"></a>00072 <span class="comment"> * Now the first attempt to send a packet without Ethernet link will wait for</span>
<a name="l00073"></a>00073 <span class="comment"> * 5 seconds and subsequent attempts take 0.5 seconds only, always returning</span>
<a name="l00074"></a>00074 <span class="comment"> * an error.</span>
<a name="l00075"></a>00075 <span class="comment"> *</span>
<a name="l00076"></a>00076 <span class="comment"> * Revision 1.11  2005/01/24 21:11:49  freckle</span>
<a name="l00077"></a>00077 <span class="comment"> * renamed NutEventPostFromIRQ into NutEventPostFromIrq</span>
<a name="l00078"></a>00078 <span class="comment"> *</span>
<a name="l00079"></a>00079 <span class="comment"> * Revision 1.10  2005/01/22 19:24:11  haraldkipp</span>
<a name="l00080"></a>00080 <span class="comment"> * Changed AVR port configuration names from PORTx to AVRPORTx.</span>
<a name="l00081"></a>00081 <span class="comment"> *</span>
<a name="l00082"></a>00082 <span class="comment"> * Revision 1.9  2005/01/21 16:49:45  freckle</span>
<a name="l00083"></a>00083 <span class="comment"> * Seperated calls to NutEventPostAsync between Threads and IRQs</span>
<a name="l00084"></a>00084 <span class="comment"> *</span>
<a name="l00085"></a>00085 <span class="comment"> * Revision 1.8  2004/09/22 08:14:48  haraldkipp</span>
<a name="l00086"></a>00086 <span class="comment"> * Made configurable</span>
<a name="l00087"></a>00087 <span class="comment"> *</span>
<a name="l00088"></a>00088 <span class="comment"> * Revision 1.7  2004/03/08 11:14:17  haraldkipp</span>
<a name="l00089"></a>00089 <span class="comment"> * Added quick hack for fixed mode.</span>
<a name="l00090"></a>00090 <span class="comment"> *</span>
<a name="l00091"></a>00091 <span class="comment"> * Revision 1.6  2004/02/25 16:22:33  haraldkipp</span>
<a name="l00092"></a>00092 <span class="comment"> * Do not initialize MAC with all zeros</span>
<a name="l00093"></a>00093 <span class="comment"> *</span>
<a name="l00094"></a>00094 <span class="comment"> * Revision 1.5  2004/01/14 19:31:43  drsung</span>
<a name="l00095"></a>00095 <span class="comment"> * Speed improvement to NicWrite applied. Thanks to Kolja Waschk</span>
<a name="l00096"></a>00096 <span class="comment"> *</span>
<a name="l00097"></a>00097 <span class="comment"> * Revision 1.4  2003/11/06 09:26:50  haraldkipp</span>
<a name="l00098"></a>00098 <span class="comment"> * Removed silly line with hardcoded MAC, left over from testing</span>
<a name="l00099"></a>00099 <span class="comment"> *</span>
<a name="l00100"></a>00100 <span class="comment"> * Revision 1.3  2003/11/04 17:54:47  haraldkipp</span>
<a name="l00101"></a>00101 <span class="comment"> * PHY configuration timing changed again for reliable linking</span>
<a name="l00102"></a>00102 <span class="comment"> *</span>
<a name="l00103"></a>00103 <span class="comment"> * Revision 1.2  2003/11/03 17:12:53  haraldkipp</span>
<a name="l00104"></a>00104 <span class="comment"> * Allow linking with RTL8019 driver.</span>
<a name="l00105"></a>00105 <span class="comment"> * Links more reliable to 10 MBit networks now.</span>
<a name="l00106"></a>00106 <span class="comment"> * Reset MMU on allocation failures.</span>
<a name="l00107"></a>00107 <span class="comment"> * Some optimizations.</span>
<a name="l00108"></a>00108 <span class="comment"> *</span>
<a name="l00109"></a>00109 <span class="comment"> * Revision 1.1  2003/10/13 10:13:49  haraldkipp</span>
<a name="l00110"></a>00110 <span class="comment"> * First release</span>
<a name="l00111"></a>00111 <span class="comment"> *</span>
<a name="l00112"></a>00112 <span class="comment"> */</span>
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="preprocessor">#include &lt;<a class="code" href="os_8h.html">cfg/os.h</a>&gt;</span>
<a name="l00115"></a>00115 <span class="preprocessor">#include &lt;<a class="code" href="cfg_2arch_2avr_8h.html" title="AVR hardware configuration.">cfg/arch/avr.h</a>&gt;</span>
<a name="l00116"></a>00116 
<a name="l00117"></a>00117 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="preprocessor">#include &lt;<a class="code" href="include_2sys_2atom_8h.html">sys/atom.h</a>&gt;</span>
<a name="l00120"></a>00120 <span class="preprocessor">#include &lt;<a class="code" href="heap_8h.html" title="Heap management definitions.">sys/heap.h</a>&gt;</span>
<a name="l00121"></a>00121 <span class="preprocessor">#include &lt;<a class="code" href="thread_8h.html" title="Thread management definitions.">sys/thread.h</a>&gt;</span>
<a name="l00122"></a>00122 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00123"></a>00123 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00124"></a>00124 <span class="preprocessor">#include &lt;<a class="code" href="confnet_8h.html" title="Header file for network configuration.">sys/confnet.h</a>&gt;</span>
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <span class="preprocessor">#include &lt;<a class="code" href="if__ether_8h.html" title="Ethernet interface definitions.">netinet/if_ether.h</a>&gt;</span>
<a name="l00127"></a>00127 <span class="preprocessor">#include &lt;<a class="code" href="ether_8h.html" title="Ethernet protocol definitions.">net/ether.h</a>&gt;</span>
<a name="l00128"></a>00128 <span class="preprocessor">#include &lt;<a class="code" href="if__var_8h.html" title="Network interface structure.">net/if_var.h</a>&gt;</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00131"></a>00131 <span class="preprocessor">#include &lt;<a class="code" href="lanc111_8h.html" title="Network interface controller definitions.">dev/lanc111.h</a>&gt;</span>
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="preprocessor">#ifdef NUTDEBUG</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#include &lt;<a class="code" href="stdio_8h.html" title="C Standard I/O.">stdio.h</a>&gt;</span>
<a name="l00135"></a>00135 <span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#ifndef NUT_THREAD_LANCRXSTACK</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#if defined(__GNUC__)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment">/* avr-gcc size optimized code used 76 bytes. */</span>
<a name="l00140"></a><a class="code" href="lanc111_8c.html#5fad43059659291cc164d3c15dda026a">00140</a> <span class="preprocessor">#define NUT_THREAD_LANCRXSTACK  128</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="comment">/* icc-avr v7.19 used 200 bytes. */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define NUT_THREAD_LANCRXSTACK  384</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="comment">/*</span>
<a name="l00148"></a>00148 <span class="comment"> * Determine ports, which had not been explicitely configured.</span>
<a name="l00149"></a>00149 <span class="comment"> */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#ifndef LANC111_BASE_ADDR</span>
<a name="l00151"></a><a class="code" href="lanc111_8c.html#055c6524bf0788c13a846139db3bf5f4">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define LANC111_BASE_ADDR   0xC000</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">#ifndef LANC111_SIGNAL_IRQ</span>
<a name="l00155"></a><a class="code" href="lanc111_8c.html#09cf911e8510280be3f43b802187f6ba">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_IRQ  INT5</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a>00158 <span class="preprocessor">#ifdef LANC111_RESET_BIT</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#if (LANC111_RESET_AVRPORT == AVRPORTB)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTB</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRB</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTD)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTD</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRD</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTE)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTE</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRE</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTF)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTF</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRF</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 <span class="preprocessor">#endif </span><span class="comment">/* LANC111_RESET_AVRPORT */</span>
<a name="l00177"></a>00177 
<a name="l00178"></a>00178 <span class="preprocessor">#endif </span><span class="comment">/* LANC111_RESET_BIT */</span>
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 <span class="comment">/*</span>
<a name="l00181"></a>00181 <span class="comment"> * Determine interrupt settings.</span>
<a name="l00182"></a>00182 <span class="comment"> */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#if (LANC111_SIGNAL_IRQ == INT0)</span>
<a name="l00184"></a><a class="code" href="lanc111_8c.html#d50448686eba08c01b34d6defb2d7c53">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT0</span>
<a name="l00185"></a><a class="code" href="lanc111_8c.html#8656ff16c67e71122411502fe414bbbd">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC00); sbi(EICRA, ISC01)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT1)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT1</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC10); sbi(EICRA, ISC11)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT2)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT2</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC20); sbi(EICRA, ISC21)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>
<a name="l00195"></a>00195 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT3)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT3</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC30); sbi(EICRA, ISC31)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a>00199 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT4)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT4</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICR, ISC40); sbi(EICR, ISC41)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a>00203 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT6)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT6</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICR, ISC60); sbi(EICR, ISC61)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT7)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT7</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICR, ISC70); sbi(EICR, ISC71)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 <span class="preprocessor">#else</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT5</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICR, ISC50); sbi(EICR, ISC51)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="preprocessor">#endif</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>
<a name="l00221"></a>00221 
<a name="l00225"></a><a class="code" href="group__xg_smsc_regs.html#g8135de81634bb00d6e0a46508c5e869b">00225</a> <span class="preprocessor">#define NIC_BSR         (LANC111_BASE_ADDR + 0x0E)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00230"></a><a class="code" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">00230</a> <span class="preprocessor">#define NIC_TCR         (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a><a class="code" href="group__xg_smsc_regs.html#gd98d4800549ae386c83c3dbd184c1d87">00232</a> <span class="preprocessor">#define TCR_SWFDUP      0x8000  </span>
<a name="l00233"></a><a class="code" href="group__xg_smsc_regs.html#gb7f29a063a80d1d605cc99e1bf447733">00233</a> <span class="preprocessor">#define TCR_EPH_LOOP    0x2000  </span>
<a name="l00234"></a><a class="code" href="group__xg_smsc_regs.html#g04fc038813dba6218c3c5c2621240aca">00234</a> <span class="preprocessor">#define TCR_STP_SQET    0x1000  </span>
<a name="l00235"></a><a class="code" href="group__xg_smsc_regs.html#ga4cb5e890f38e345e5b8a5f3203b59a2">00235</a> <span class="preprocessor">#define TCR_FDUPLX      0x0800  </span>
<a name="l00236"></a><a class="code" href="group__xg_smsc_regs.html#gc896de7e5759d9338cbf5bf91072e447">00236</a> <span class="preprocessor">#define TCR_MON_CSN     0x0400  </span>
<a name="l00237"></a><a class="code" href="group__xg_smsc_regs.html#g457efb83f6d31ef287c266dd471c319f">00237</a> <span class="preprocessor">#define TCR_NOCRC       0x0100  </span>
<a name="l00238"></a><a class="code" href="group__xg_smsc_regs.html#g6574dc67437c4d998cc53d20fb7aa610">00238</a> <span class="preprocessor">#define TCR_PAD_EN      0x0080  </span>
<a name="l00239"></a><a class="code" href="group__xg_smsc_regs.html#gac3a3f01eba958eb02111056171c5450">00239</a> <span class="preprocessor">#define TCR_FORCOL      0x0004  </span>
<a name="l00240"></a><a class="code" href="group__xg_smsc_regs.html#g1fd87fc34f735108b13c567ddd4969f9">00240</a> <span class="preprocessor">#define TCR_LOOP        0x0002  </span>
<a name="l00241"></a><a class="code" href="group__xg_smsc_regs.html#g70cbe788dc6cdec70f11aecb39299f05">00241</a> <span class="preprocessor">#define TCR_TXENA       0x0001  </span>
<a name="l00247"></a><a class="code" href="group__xg_smsc_regs.html#g2755754af23960784053117f8f63d7aa">00247</a> <span class="preprocessor">#define NIC_EPHSR       (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00252"></a><a class="code" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">00252</a> <span class="preprocessor">#define NIC_RCR         (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>
<a name="l00254"></a><a class="code" href="group__xg_smsc_regs.html#g5b7615518c6a0e104734d0dd37e83695">00254</a> <span class="preprocessor">#define RCR_SOFT_RST    0x8000  </span>
<a name="l00255"></a><a class="code" href="group__xg_smsc_regs.html#gacacd6a7ccc08eee439bd2d6dd8cfd53">00255</a> <span class="preprocessor">#define RCR_FILT_CAR    0x4000  </span>
<a name="l00256"></a><a class="code" href="group__xg_smsc_regs.html#g2681c3c9817cc3bb7d4b50333df3cef6">00256</a> <span class="preprocessor">#define RCR_ABORT_ENB   0x2000  </span>
<a name="l00257"></a><a class="code" href="group__xg_smsc_regs.html#g0d4854c4af8dd791ee56c5423687efa5">00257</a> <span class="preprocessor">#define RCR_STRIP_CRC   0x0200  </span>
<a name="l00258"></a><a class="code" href="group__xg_smsc_regs.html#gbee844d20800e872c0dfa9711f862584">00258</a> <span class="preprocessor">#define RCR_RXEN        0x0100  </span>
<a name="l00259"></a><a class="code" href="group__xg_smsc_regs.html#g0e2d0c841bc74ea3276219f5849ac826">00259</a> <span class="preprocessor">#define RCR_ALMUL       0x0004  </span>
<a name="l00260"></a><a class="code" href="group__xg_smsc_regs.html#g5d43411caaad62a9ed1efb13662ba6ce">00260</a> <span class="preprocessor">#define RCR_PRMS        0x0002  </span>
<a name="l00261"></a><a class="code" href="group__xg_smsc_regs.html#gd3c5c9321be2d9145a8b5c9bb5eea0ef">00261</a> <span class="preprocessor">#define RCR_RX_ABORT    0x0001  </span>
<a name="l00266"></a><a class="code" href="group__xg_smsc_regs.html#g7fd0f3a04213e35becf86575393c00c1">00266</a> <span class="preprocessor">#define NIC_ECR         (LANC111_BASE_ADDR + 0x06)</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00271"></a><a class="code" href="group__xg_smsc_regs.html#gb5bb3cd862c59f37e1c6190968fefb8d">00271</a> <span class="preprocessor">#define NIC_MIR         (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00276"></a><a class="code" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">00276</a> <span class="preprocessor">#define NIC_RPCR        (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00278"></a><a class="code" href="group__xg_smsc_regs.html#gf71c398b0a6c86c106189e55daadb062">00278</a> <span class="preprocessor">#define RPCR_SPEED      0x2000  </span>
<a name="l00279"></a><a class="code" href="group__xg_smsc_regs.html#g0722f753ddbec20ca99a92724b2b9fa7">00279</a> <span class="preprocessor">#define RPCR_DPLX       0x1000  </span>
<a name="l00280"></a><a class="code" href="group__xg_smsc_regs.html#gc0ea63143075f4d522b84aaf9cb67dc3">00280</a> <span class="preprocessor">#define RPCR_ANEG       0x0800  </span>
<a name="l00281"></a><a class="code" href="group__xg_smsc_regs.html#g3d0cf2af5eb92d0253c87a30bbb2a2d3">00281</a> <span class="preprocessor">#define RPCR_LEDA_PAT   0x0000  </span>
<a name="l00282"></a><a class="code" href="group__xg_smsc_regs.html#g4d4498f598fcf2ecc7e0108da4a118ab">00282</a> <span class="preprocessor">#define RPCR_LEDB_PAT   0x0010  </span>
<a name="l00287"></a><a class="code" href="group__xg_smsc_regs.html#g129bb85bb8ee50f0e9e2c302a2219eb5">00287</a> <span class="preprocessor">#define NIC_CR          (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span>
<a name="l00289"></a><a class="code" href="group__xg_smsc_regs.html#g1b22dd51c705b8edd39cfdfe22be1123">00289</a> <span class="preprocessor">#define CR_EPH_EN       0x8000  </span>
<a name="l00294"></a><a class="code" href="group__xg_smsc_regs.html#g15d73743b53a0018a1290dc7eb7c1873">00294</a> <span class="preprocessor">#define NIC_BAR         (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00299"></a><a class="code" href="group__xg_smsc_regs.html#g408a68732b34c97ec940a86b5c67f949">00299</a> <span class="preprocessor">#define NIC_IAR         (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00304"></a><a class="code" href="group__xg_smsc_regs.html#geffec84b4e5a61338170fa71d0dc626b">00304</a> <span class="preprocessor">#define NIC_GPR         (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00309"></a><a class="code" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15">00309</a> <span class="preprocessor">#define NIC_CTR         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a><a class="code" href="group__xg_smsc_regs.html#ge9120857423f059672591d9a7624dc0b">00311</a> <span class="preprocessor">#define CTR_RCV_BAD     0x4000  </span>
<a name="l00312"></a><a class="code" href="group__xg_smsc_regs.html#ga19d7fa501b8009cef51f0f0d1b77fce">00312</a> <span class="preprocessor">#define CTR_AUTO_RELEASE 0x0800 </span>
<a name="l00317"></a><a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3">00317</a> <span class="preprocessor">#define NIC_MMUCR       (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00319"></a><a class="code" href="group__xg_smsc_regs.html#g20ad44cd0d41ad15ec68aa42a91841b2">00319</a> <span class="preprocessor">#define MMUCR_BUSY      0x0001</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>
<a name="l00321"></a><a class="code" href="group__xg_smsc_regs.html#gdad749e4ba46ab4490d31a339d704895">00321</a> <span class="preprocessor">#define MMU_NOP         0</span>
<a name="l00322"></a><a class="code" href="group__xg_smsc_regs.html#g447db863e2f474e3bec48e300adf698e">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_ALO         (1&lt;&lt;5)</span>
<a name="l00323"></a><a class="code" href="group__xg_smsc_regs.html#g4750b0d2b33760d293bba796f238acf4">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_RST         (2&lt;&lt;5)</span>
<a name="l00324"></a><a class="code" href="group__xg_smsc_regs.html#g70452f7352f57568f869fb7ab21ccbfc">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_REM         (3&lt;&lt;5)</span>
<a name="l00325"></a><a class="code" href="group__xg_smsc_regs.html#gd1db49ed94952ad58a750a6641ccd63f">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_TOP         (4&lt;&lt;5)</span>
<a name="l00326"></a><a class="code" href="group__xg_smsc_regs.html#ga55c453b393c1f8f075d8baa47303d67">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_PKT         (5&lt;&lt;5)</span>
<a name="l00327"></a><a class="code" href="group__xg_smsc_regs.html#g0f21c64b2fc9cf2c06e4bf813e5cc32a">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_ENQ         (6&lt;&lt;5)</span>
<a name="l00328"></a><a class="code" href="group__xg_smsc_regs.html#gf653574609cb927af1a38019f023c4db">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define MMU_RTX         (7&lt;&lt;5)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00335"></a><a class="code" href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef">00335</a> <span class="preprocessor">#define NIC_PNR         (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00342"></a><a class="code" href="group__xg_smsc_regs.html#g005f70c46238a75fb4497d1532903fb6">00342</a> <span class="preprocessor">#define NIC_ARR         (LANC111_BASE_ADDR + 0x03)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span>
<a name="l00344"></a><a class="code" href="group__xg_smsc_regs.html#gd8dbb36447743e99ab144212d69368b8">00344</a> <span class="preprocessor">#define ARR_FAILED      0x80</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>
<a name="l00349"></a><a class="code" href="group__xg_smsc_regs.html#g7775df5add4c9ca1caba74d66c64b304">00349</a> <span class="preprocessor">#define NIC_FIFO        (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00354"></a><a class="code" href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2">00354</a> <span class="preprocessor">#define NIC_PTR         (LANC111_BASE_ADDR + 0x06)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>
<a name="l00356"></a><a class="code" href="group__xg_smsc_regs.html#g9ccdcc31339585554187d4c1c36bc237">00356</a> <span class="preprocessor">#define PTR_RCV         0x8000  </span>
<a name="l00357"></a><a class="code" href="group__xg_smsc_regs.html#g2e834dc07f2ee52ab0a8a778857663cf">00357</a> <span class="preprocessor">#define PTR_AUTO_INCR   0x4000  </span>
<a name="l00358"></a><a class="code" href="group__xg_smsc_regs.html#g67bce26de52dc3af0eef0ef34be31106">00358</a> <span class="preprocessor">#define PTR_READ        0x2000  </span>
<a name="l00359"></a><a class="code" href="group__xg_smsc_regs.html#g18b28aba4ad5fe1c5a00e1e48e3576d2">00359</a> <span class="preprocessor">#define PTR_ETEN        0x1000  </span>
<a name="l00360"></a><a class="code" href="group__xg_smsc_regs.html#gab0506cb20f571f3649eb07bfa17e6b4">00360</a> <span class="preprocessor">#define PTR_NOT_EMPTY   0x0800  </span>
<a name="l00365"></a><a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6">00365</a> <span class="preprocessor">#define NIC_DATA        (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00370"></a><a class="code" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd">00370</a> <span class="preprocessor">#define NIC_IST         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>
<a name="l00375"></a><a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c">00375</a> <span class="preprocessor">#define NIC_ACK         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>
<a name="l00380"></a><a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee">00380</a> <span class="preprocessor">#define NIC_MSK         (LANC111_BASE_ADDR + 0x0D)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>
<a name="l00382"></a><a class="code" href="group__xg_smsc_regs.html#gfed78059c6e39a007cf4940696e9cd7b">00382</a> <span class="preprocessor">#define INT_MD          0x80    </span>
<a name="l00383"></a><a class="code" href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4">00383</a> <span class="preprocessor">#define INT_ERCV        0x40    </span>
<a name="l00384"></a><a class="code" href="group__xg_smsc_regs.html#g5609a349fbbf3035048dd649fd336e81">00384</a> <span class="preprocessor">#define INT_EPH         0x20    </span>
<a name="l00385"></a><a class="code" href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e">00385</a> <span class="preprocessor">#define INT_RX_OVRN     0x10    </span>
<a name="l00386"></a><a class="code" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3">00386</a> <span class="preprocessor">#define INT_ALLOC       0x08    </span>
<a name="l00387"></a><a class="code" href="group__xg_smsc_regs.html#g2dcfc8f35d610b530622a55fa8ce61b3">00387</a> <span class="preprocessor">#define INT_TX_EMPTY    0x04    </span>
<a name="l00388"></a><a class="code" href="group__xg_smsc_regs.html#ge4b980b956c3a627cbc50deaa33efb0d">00388</a> <span class="preprocessor">#define INT_TX          0x02    </span>
<a name="l00389"></a><a class="code" href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339">00389</a> <span class="preprocessor">#define INT_RCV         0x01    </span>
<a name="l00394"></a><a class="code" href="group__xg_smsc_regs.html#g49a6ee2376a1db33c93bdbcd7f7e01b5">00394</a> <span class="preprocessor">#define NIC_MT          (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>
<a name="l00399"></a><a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">00399</a> <span class="preprocessor">#define NIC_MGMT        (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>
<a name="l00401"></a><a class="code" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">00401</a> <span class="preprocessor">#define MGMT_MDOE       0x08    </span>
<a name="l00402"></a><a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">00402</a> <span class="preprocessor">#define MGMT_MCLK       0x04    </span>
<a name="l00403"></a><a class="code" href="group__xg_smsc_regs.html#g04cdfae01489969eb9b60c79dd79fec0">00403</a> <span class="preprocessor">#define MGMT_MDI        0x02    </span>
<a name="l00404"></a><a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">00404</a> <span class="preprocessor">#define MGMT_MDO        0x01    </span>
<a name="l00409"></a><a class="code" href="group__xg_smsc_regs.html#gdf9342af59df5b2931daf925430cba4b">00409</a> <span class="preprocessor">#define NIC_REV         (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>
<a name="l00414"></a><a class="code" href="group__xg_smsc_regs.html#gf651b09fdffad406e5ee700f984b658b">00414</a> <span class="preprocessor">#define NIC_ERCV        (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00419"></a><a class="code" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">00419</a> <span class="preprocessor">#define NIC_PHYCR       0</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00421"></a><a class="code" href="group__xg_smsc_regs.html#g713a44f91049947e287ebffab15ce6ea">00421</a> <span class="preprocessor">#define PHYCR_RST       0x8000  </span>
<a name="l00422"></a><a class="code" href="group__xg_smsc_regs.html#g7750be08aa05029b4f18f2c073c4ce49">00422</a> <span class="preprocessor">#define PHYCR_LPBK      0x4000  </span>
<a name="l00423"></a><a class="code" href="group__xg_smsc_regs.html#g62c0ca710691ae862993e9a889b5b38d">00423</a> <span class="preprocessor">#define PHYCR_SPEED     0x2000  </span>
<a name="l00424"></a><a class="code" href="group__xg_smsc_regs.html#g48e70a5eda5ae872513c95c000b1cf6f">00424</a> <span class="preprocessor">#define PHYCR_ANEG_EN   0x1000  </span>
<a name="l00425"></a><a class="code" href="group__xg_smsc_regs.html#gfee141243e28bbed8220d2255ab2ed2c">00425</a> <span class="preprocessor">#define PHYCR_PDN       0x0800  </span>
<a name="l00426"></a><a class="code" href="group__xg_smsc_regs.html#gabb47a174cca60f20cb65c659c8cb253">00426</a> <span class="preprocessor">#define PHYCR_MII_DIS   0x0400  </span>
<a name="l00427"></a><a class="code" href="group__xg_smsc_regs.html#g1fc39d0ac23f1ee5e80ee31b2ba51451">00427</a> <span class="preprocessor">#define PHYCR_ANEG_RST  0x0200  </span>
<a name="l00428"></a><a class="code" href="group__xg_smsc_regs.html#g5a8696371cf1548b8ad33947d5b507b5">00428</a> <span class="preprocessor">#define PHYCR_DPLX      0x0100  </span>
<a name="l00429"></a><a class="code" href="group__xg_smsc_regs.html#g8cedf47054f36c30138106162b244507">00429</a> <span class="preprocessor">#define PHYCR_COLST     0x0080  </span>
<a name="l00435"></a><a class="code" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">00435</a> <span class="preprocessor">#define NIC_PHYSR       1</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>
<a name="l00437"></a><a class="code" href="group__xg_smsc_regs.html#g0d898b82e58499a5617cfb40f6434e68">00437</a> <span class="preprocessor">#define PHYSR_CAP_T4    0x8000  </span>
<a name="l00438"></a><a class="code" href="group__xg_smsc_regs.html#g162d4ef8651ae7b998af716946891a10">00438</a> <span class="preprocessor">#define PHYSR_CAP_TXF   0x4000  </span>
<a name="l00439"></a><a class="code" href="group__xg_smsc_regs.html#gfa519a840cac7411c45b82715855deab">00439</a> <span class="preprocessor">#define PHYSR_CAP_TXH   0x2000  </span>
<a name="l00440"></a><a class="code" href="group__xg_smsc_regs.html#g4607f3c8eda8ccc4f6ca29970ca9071c">00440</a> <span class="preprocessor">#define PHYSR_CAP_TF    0x1000  </span>
<a name="l00441"></a><a class="code" href="group__xg_smsc_regs.html#gd93a192293cbfedd3f6ad08bc7cc87e3">00441</a> <span class="preprocessor">#define PHYSR_CAP_TH    0x0800  </span>
<a name="l00442"></a><a class="code" href="group__xg_smsc_regs.html#gb2b4183de906fb85e1952498a04b73ae">00442</a> <span class="preprocessor">#define PHYSR_CAP_SUPR  0x0040  </span>
<a name="l00443"></a><a class="code" href="group__xg_smsc_regs.html#g4dbd0d4820c2e33b078ac042a16386bd">00443</a> <span class="preprocessor">#define PHYSR_ANEG_ACK  0x0020  </span>
<a name="l00444"></a><a class="code" href="group__xg_smsc_regs.html#g4d151bf73827c45e0edd1c67d2f8457e">00444</a> <span class="preprocessor">#define PHYSR_REM_FLT   0x0010  </span>
<a name="l00445"></a><a class="code" href="group__xg_smsc_regs.html#geb190ad756001fa6186f95900d4b9c6e">00445</a> <span class="preprocessor">#define PHYSR_CAP_ANEG  0x0008  </span>
<a name="l00446"></a><a class="code" href="group__xg_smsc_regs.html#gfb681d9222c90cb468f9317ac2315ce3">00446</a> <span class="preprocessor">#define PHYSR_LINK      0x0004  </span>
<a name="l00447"></a><a class="code" href="group__xg_smsc_regs.html#gdf264e5480c2d09b4a928b14078c2ce9">00447</a> <span class="preprocessor">#define PHYSR_JAB       0x0002  </span>
<a name="l00448"></a><a class="code" href="group__xg_smsc_regs.html#g869918c57188e6b029daa2077485c869">00448</a> <span class="preprocessor">#define PHYSR_EXREG     0x0001  </span>
<a name="l00454"></a><a class="code" href="group__xg_smsc_regs.html#g40133b9f2c61490c7673f5004f119226">00454</a> <span class="preprocessor">#define NIC_PHYID1      2</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>
<a name="l00459"></a><a class="code" href="group__xg_smsc_regs.html#g5519be6a902fd2de6fb8845ecef5379f">00459</a> <span class="preprocessor">#define NIC_PHYID2      3</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span>
<a name="l00464"></a><a class="code" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">00464</a> <span class="preprocessor">#define NIC_PHYANAD     4</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>
<a name="l00466"></a><a class="code" href="group__xg_smsc_regs.html#g8980cb38c298678e12bbd3d92548b312">00466</a> <span class="preprocessor">#define PHYANAD_NP      0x8000  </span>
<a name="l00467"></a><a class="code" href="group__xg_smsc_regs.html#ga0e8a2bfc72a9ed4cd88fa2822dcd6c1">00467</a> <span class="preprocessor">#define PHYANAD_ACK     0x4000  </span>
<a name="l00468"></a><a class="code" href="group__xg_smsc_regs.html#g98901ca0258f5309f941902c8b94bb07">00468</a> <span class="preprocessor">#define PHYANAD_RF      0x2000  </span>
<a name="l00469"></a><a class="code" href="group__xg_smsc_regs.html#g6792568c31027d7eec52c7f98ab5fd90">00469</a> <span class="preprocessor">#define PHYANAD_T4      0x0200  </span>
<a name="l00470"></a><a class="code" href="group__xg_smsc_regs.html#gd7f6da725b9304a6e2e34f01437cdb19">00470</a> <span class="preprocessor">#define PHYANAD_TX_FDX  0x0100  </span>
<a name="l00471"></a><a class="code" href="group__xg_smsc_regs.html#gcd257a4f5db610284162ef9471105e9e">00471</a> <span class="preprocessor">#define PHYANAD_TX_HDX  0x0080  </span>
<a name="l00472"></a><a class="code" href="group__xg_smsc_regs.html#g2925eb0f6d2845a8597d76a946faa08e">00472</a> <span class="preprocessor">#define PHYANAD_10FDX   0x0040  </span>
<a name="l00473"></a><a class="code" href="group__xg_smsc_regs.html#gc987aa73deede581d8602663f038686b">00473</a> <span class="preprocessor">#define PHYANAD_10_HDX  0x0020  </span>
<a name="l00474"></a><a class="code" href="group__xg_smsc_regs.html#g705982b5572eea018821b75c4e81e70e">00474</a> <span class="preprocessor">#define PHYANAD_CSMA    0x0001  </span>
<a name="l00479"></a><a class="code" href="group__xg_smsc_regs.html#gf2335a7215b7909ed282d1a38c89b3b6">00479</a> <span class="preprocessor">#define NIC_PHYANRC     5</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span>
<a name="l00484"></a><a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103">00484</a> <span class="preprocessor">#define NIC_PHYCFR1     16</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span>
<a name="l00489"></a><a class="code" href="group__xg_smsc_regs.html#g5b5a9dc4d54337d977e2d99393ac9f38">00489</a> <span class="preprocessor">#define NIC_PHYCFR2     17</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span>
<a name="l00494"></a><a class="code" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">00494</a> <span class="preprocessor">#define NIC_PHYSOR      18</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span>
<a name="l00496"></a><a class="code" href="group__xg_smsc_regs.html#g9fe41768b9393a0531c780689cf2ed8a">00496</a> <span class="preprocessor">#define PHYSOR_INT      0x8000  </span>
<a name="l00497"></a><a class="code" href="group__xg_smsc_regs.html#g5dcfa30dacab67b0664bd7af28c09c9f">00497</a> <span class="preprocessor">#define PHYSOR_LNKFAIL  0x4000  </span>
<a name="l00498"></a><a class="code" href="group__xg_smsc_regs.html#g6de59f0df7e09f55f70523f5365567c6">00498</a> <span class="preprocessor">#define PHYSOR_LOSSSYNC 0x2000  </span>
<a name="l00499"></a><a class="code" href="group__xg_smsc_regs.html#g4a4594bd8924ae10ae16cbd042235075">00499</a> <span class="preprocessor">#define PHYSOR_CWRD     0x1000  </span>
<a name="l00500"></a><a class="code" href="group__xg_smsc_regs.html#g5898072d970a00924411494ecd32d203">00500</a> <span class="preprocessor">#define PHYSOR_SSD      0x0800  </span>
<a name="l00501"></a><a class="code" href="group__xg_smsc_regs.html#g22bfca789b3da40a164d73fbdaa35fc5">00501</a> <span class="preprocessor">#define PHYSOR_ESD      0x0400  </span>
<a name="l00502"></a><a class="code" href="group__xg_smsc_regs.html#gb2dee1993f85528779f1befcb84fc8b5">00502</a> <span class="preprocessor">#define PHYSOR_RPOL     0x0200  </span>
<a name="l00503"></a><a class="code" href="group__xg_smsc_regs.html#gafe340a410a70cd12b44779e9e6ab4ab">00503</a> <span class="preprocessor">#define PHYSOR_JAB      0x0100  </span>
<a name="l00504"></a><a class="code" href="group__xg_smsc_regs.html#gfcbbd19dd44dcfc8dac4f9424cf02f17">00504</a> <span class="preprocessor">#define PHYSOR_SPDDET   0x0080  </span>
<a name="l00505"></a><a class="code" href="group__xg_smsc_regs.html#ga4fdf64703693c8a37cd57a0dc99fe18">00505</a> <span class="preprocessor">#define PHYSOR_DPLXDET  0x0040  </span>
<a name="l00510"></a><a class="code" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">00510</a> <span class="preprocessor">#define NIC_PHYMSK      19</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span>
<a name="l00512"></a><a class="code" href="group__xg_smsc_regs.html#gcc6833bf30f3dc2fff7c727b34ca9944">00512</a> <span class="preprocessor">#define PHYMSK_MINT     0x8000  </span>
<a name="l00513"></a><a class="code" href="group__xg_smsc_regs.html#gfadc2d878d418d9f83de10611dac414f">00513</a> <span class="preprocessor">#define PHYMSK_MLNKFAIL 0x4000  </span>
<a name="l00514"></a><a class="code" href="group__xg_smsc_regs.html#g323362724c91613604dff50ee88f2c01">00514</a> <span class="preprocessor">#define PHYMSK_MLOSSSYN 0x2000  </span>
<a name="l00515"></a><a class="code" href="group__xg_smsc_regs.html#g28da20eecd91ef4b591930b748f09fc1">00515</a> <span class="preprocessor">#define PHYMSK_MCWRD    0x1000  </span>
<a name="l00516"></a><a class="code" href="group__xg_smsc_regs.html#g8c26a1d2acb3ef5181713d53e2c7872e">00516</a> <span class="preprocessor">#define PHYMSK_MSSD     0x0800  </span>
<a name="l00517"></a><a class="code" href="group__xg_smsc_regs.html#g85c941970088757c06911ffa9f9777de">00517</a> <span class="preprocessor">#define PHYMSK_MESD     0x0400  </span>
<a name="l00518"></a><a class="code" href="group__xg_smsc_regs.html#gcd9b798788f08b6433dd0c1ef71e011d">00518</a> <span class="preprocessor">#define PHYMSK_MRPOL    0x0200  </span>
<a name="l00519"></a><a class="code" href="group__xg_smsc_regs.html#g8018e9c36c55373835d942ec9590ac5a">00519</a> <span class="preprocessor">#define PHYMSK_MJAB     0x0100  </span>
<a name="l00520"></a><a class="code" href="group__xg_smsc_regs.html#gb6a301a7a7cb0fa3b40d437caf893560">00520</a> <span class="preprocessor">#define PHYMSK_MSPDDT   0x0080  </span>
<a name="l00521"></a><a class="code" href="group__xg_smsc_regs.html#gbc0f6a565dfcb77c14fd753385568c8a">00521</a> <span class="preprocessor">#define PHYMSK_MDPLDT   0x0040  </span>
<a name="l00525"></a><a class="code" href="group__xg_smsc_regs.html#g38739b9c7b479d14f6efe9ddaac9ef54">00525</a> <span class="preprocessor">#define MSBV(bit)       (1 &lt;&lt; ((bit) - 8))</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>
<a name="l00527"></a><a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">00527</a> <span class="preprocessor">#define nic_outlb(addr, val) (*(volatile uint8_t *)(addr) = (val))</span>
<a name="l00528"></a><a class="code" href="group__xg_smsc_regs.html#g86c9bb36994f7db997ec7e42f8b78486">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define nic_outhb(addr, val) (*(volatile uint8_t *)((addr) + 1) = (val))</span>
<a name="l00529"></a><a class="code" href="group__xg_smsc_regs.html#g5dc37af297b808530394316f39861e67">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define nic_outwx(addr, val) (*(volatile uint16_t *)(addr) = (val))</span>
<a name="l00530"></a><a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define nic_outw(addr, val) { \</span>
<a name="l00531"></a>00531 <span class="preprocessor">    *(volatile uint8_t *)(addr) = (uint8_t)(val); \</span>
<a name="l00532"></a>00532 <span class="preprocessor">    *((volatile uint8_t *)(addr) + 1) = (uint8_t)((val) &gt;&gt; 8); \</span>
<a name="l00533"></a>00533 <span class="preprocessor">}</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>
<a name="l00535"></a><a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">00535</a> <span class="preprocessor">#define nic_inlb(addr) (*(volatile uint8_t *)(addr))</span>
<a name="l00536"></a><a class="code" href="group__xg_smsc_regs.html#g18ed6304cfef871057f6bbfe72353b27">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define nic_inhb(addr) (*(volatile uint8_t *)((addr) + 1))</span>
<a name="l00537"></a><a class="code" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define nic_inw(addr) (*(volatile uint16_t *)(addr))</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span>
<a name="l00539"></a><a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">00539</a> <span class="preprocessor">#define nic_bs(bank)    nic_outlb(NIC_BSR, bank)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span>
<a name="l00545"></a>00545 <span class="keyword">struct </span><a class="code" href="struct___n_i_c_i_n_f_o.html" title="Network interface controller information structure.">_NICINFO</a> {
<a name="l00546"></a>00546     <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> <span class="keyword">volatile</span> <a class="code" href="struct___n_i_c_i_n_f_o.html#feab7f79c7a470880c6414ca9da06951">ni_rx_rdy</a>;  
<a name="l00547"></a><a class="code" href="struct___n_i_c_i_n_f_o.html#253e20d5d4e36c77dfaf71afa7191943">00547</a>     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#253e20d5d4e36c77dfaf71afa7191943">ni_tx_cnt</a>;          
<a name="l00548"></a>00548     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#c858ef9d5b524dc537c29e0526c59bd7">ni_rx_packets</a>;       
<a name="l00549"></a>00549     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#4fb3fe93bc81f71cf13b9747851de06a">ni_tx_packets</a>;       
<a name="l00550"></a>00550     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#22d11af4d47b099e6e0e0b9f886c6cf4">ni_interrupts</a>;       
<a name="l00551"></a><a class="code" href="struct___n_i_c_i_n_f_o.html#60181fe0c50bd2c06d09ecdd4aba7292">00551</a>     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#60181fe0c50bd2c06d09ecdd4aba7292">ni_overruns</a>;         
<a name="l00552"></a>00552     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#f522df3c363490bd3db41f9bf3854cb3">ni_rx_frame_errors</a>;  
<a name="l00553"></a>00553     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#bef05894ceb07d8b408b57207952b806">ni_rx_crc_errors</a>;    
<a name="l00554"></a>00554     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="struct___n_i_c_i_n_f_o.html#5b3222fd2d5aa1af84803f85a8e444fb">ni_rx_missed_errors</a>; 
<a name="l00555"></a>00555 };
<a name="l00556"></a>00556 
<a name="l00560"></a>00560 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___n_i_c_i_n_f_o.html" title="Network interface controller information structure.">_NICINFO</a> <a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a>;
<a name="l00561"></a>00561 
<a name="l00568"></a>00568 
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="keyword">static</span> <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> mutex;
<a name="l00571"></a>00571 <span class="keyword">static</span> <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> maq;
<a name="l00572"></a>00572 
<a name="l00583"></a>00583 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> NicPhyRegSelect(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> we)
<a name="l00584"></a>00584 {
<a name="l00585"></a>00585     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rs;
<a name="l00586"></a>00586     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> msk;
<a name="l00587"></a>00587     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> i;
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(3);
<a name="l00590"></a>00590     rs = (<a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>) &amp; ~(<a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a> | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>)) | <a class="code" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>;
<a name="l00591"></a>00591 
<a name="l00592"></a>00592     <span class="comment">/* Send idle pattern. */</span>
<a name="l00593"></a>00593     <span class="keywordflow">for</span> (i = 0; i &lt; 33; i++) {
<a name="l00594"></a>00594         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00595"></a>00595         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00596"></a>00596     }
<a name="l00597"></a>00597 
<a name="l00598"></a>00598     <span class="comment">/* Send start sequence. */</span>
<a name="l00599"></a>00599     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00600"></a>00600     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00601"></a>00601     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00602"></a>00602     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00603"></a>00603 
<a name="l00604"></a>00604     <span class="comment">/* Write or read mode. */</span>
<a name="l00605"></a>00605     <span class="keywordflow">if</span> (we) {
<a name="l00606"></a>00606         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00607"></a>00607         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00608"></a>00608         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00609"></a>00609         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00610"></a>00610     } <span class="keywordflow">else</span> {
<a name="l00611"></a>00611         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00612"></a>00612         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00613"></a>00613         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00614"></a>00614         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00615"></a>00615     }
<a name="l00616"></a>00616 
<a name="l00617"></a>00617     <span class="comment">/* Send PHY address. Zero is used for the internal PHY. */</span>
<a name="l00618"></a>00618     <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00619"></a>00619         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00620"></a>00620         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00621"></a>00621     }
<a name="l00622"></a>00622 
<a name="l00623"></a>00623     <span class="comment">/* Send PHY register number. */</span>
<a name="l00624"></a>00624     <span class="keywordflow">for</span> (msk = 0x10; msk; msk &gt;&gt;= 1) {
<a name="l00625"></a>00625         <span class="keywordflow">if</span> (reg &amp; msk) {
<a name="l00626"></a>00626             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00627"></a>00627             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00628"></a>00628         } <span class="keywordflow">else</span> {
<a name="l00629"></a>00629             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00630"></a>00630             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00631"></a>00631         }
<a name="l00632"></a>00632     }
<a name="l00633"></a>00633     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00634"></a>00634 
<a name="l00635"></a>00635     <span class="keywordflow">return</span> rs;
<a name="l00636"></a>00636 }
<a name="l00637"></a>00637 
<a name="l00647"></a>00647 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg)
<a name="l00648"></a>00648 {
<a name="l00649"></a>00649     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> rc = 0;
<a name="l00650"></a>00650     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rs;
<a name="l00651"></a>00651     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> i;
<a name="l00652"></a>00652 
<a name="l00653"></a>00653     <span class="comment">/* Select register for reading. */</span>
<a name="l00654"></a>00654     rs = NicPhyRegSelect(reg, 0);
<a name="l00655"></a>00655 
<a name="l00656"></a>00656     <span class="comment">/* Switch data direction. */</span>
<a name="l00657"></a>00657     rs &amp;= ~<a class="code" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>;
<a name="l00658"></a>00658     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00659"></a>00659     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00660"></a>00660 
<a name="l00661"></a>00661     <span class="comment">/* Clock data in. */</span>
<a name="l00662"></a>00662     <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++) {
<a name="l00663"></a>00663         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00664"></a>00664         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00665"></a>00665         rc &lt;&lt;= 1;
<a name="l00666"></a>00666         rc |= (<a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>) &amp; <a class="code" href="group__xg_smsc_regs.html#g04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>) != 0;
<a name="l00667"></a>00667     }
<a name="l00668"></a>00668 
<a name="l00669"></a>00669     <span class="comment">/* This will set the clock line to low. */</span>
<a name="l00670"></a>00670     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00671"></a>00671 
<a name="l00672"></a>00672     <span class="keywordflow">return</span> rc;
<a name="l00673"></a>00673 }
<a name="l00674"></a>00674 
<a name="l00683"></a>00683 <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> val)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> msk;
<a name="l00686"></a>00686     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rs;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688     <span class="comment">/* Select register for writing. */</span>
<a name="l00689"></a>00689     rs = NicPhyRegSelect(reg, 1);
<a name="l00690"></a>00690 
<a name="l00691"></a>00691     <span class="comment">/* Switch data direction dummy. */</span>
<a name="l00692"></a>00692     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00693"></a>00693     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00694"></a>00694     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00695"></a>00695     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00696"></a>00696 
<a name="l00697"></a>00697     <span class="comment">/* Clock data out. */</span>
<a name="l00698"></a>00698     <span class="keywordflow">for</span> (msk = 0x8000; msk; msk &gt;&gt;= 1) {
<a name="l00699"></a>00699         <span class="keywordflow">if</span> (val &amp; msk) {
<a name="l00700"></a>00700             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00701"></a>00701             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00702"></a>00702         } <span class="keywordflow">else</span> {
<a name="l00703"></a>00703             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00704"></a>00704             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00705"></a>00705         }
<a name="l00706"></a>00706     }
<a name="l00707"></a>00707 
<a name="l00708"></a>00708     <span class="comment">/* Set clock line low and output line int z-state. */</span>
<a name="l00709"></a>00709     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs &amp; ~<a class="code" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>);
<a name="l00710"></a>00710 }
<a name="l00711"></a>00711 
<a name="l00717"></a>00717 <span class="keyword">static</span> <span class="keywordtype">int</span> NicPhyConfig(<span class="keywordtype">void</span>)
<a name="l00718"></a>00718 {
<a name="l00719"></a>00719     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> phy_sor;
<a name="l00720"></a>00720     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> phy_sr;
<a name="l00721"></a>00721     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> phy_to;
<a name="l00722"></a>00722     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> mode;
<a name="l00723"></a>00723 
<a name="l00724"></a>00724     <span class="comment">/* </span>
<a name="l00725"></a>00725 <span class="comment">     * Reset the PHY and wait until this self clearing bit</span>
<a name="l00726"></a>00726 <span class="comment">     * becomes zero. We sleep 63 ms before each poll and</span>
<a name="l00727"></a>00727 <span class="comment">     * give up after 3 retries. </span>
<a name="l00728"></a>00728 <span class="comment">     */</span>
<a name="l00729"></a>00729     <span class="comment">//printf("Reset PHY..");</span>
<a name="l00730"></a>00730     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, <a class="code" href="group__xg_smsc_regs.html#g713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>);
<a name="l00731"></a>00731     <span class="keywordflow">for</span> (phy_to = 0;; phy_to++) {
<a name="l00732"></a>00732         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00733"></a>00733         <span class="keywordflow">if</span> ((<a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>) &amp; <a class="code" href="group__xg_smsc_regs.html#g713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>) == 0)
<a name="l00734"></a>00734             <span class="keywordflow">break</span>;
<a name="l00735"></a>00735         <span class="keywordflow">if</span> (phy_to &gt; 3)
<a name="l00736"></a>00736             <span class="keywordflow">return</span> -1;
<a name="l00737"></a>00737     }
<a name="l00738"></a>00738     <span class="comment">//printf("OK\n");</span>
<a name="l00739"></a>00739 
<a name="l00740"></a>00740     <span class="comment">/* Store PHY status output. */</span>
<a name="l00741"></a>00741     phy_sor = <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590" title="PHY status output register.">NIC_PHYSOR</a>);
<a name="l00742"></a>00742 
<a name="l00743"></a>00743     <span class="comment">/* Enable PHY interrupts. */</span>
<a name="l00744"></a>00744     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4" title="PHY mask register.">NIC_PHYMSK</a>, <a class="code" href="group__xg_smsc_regs.html#g323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a> | <a class="code" href="group__xg_smsc_regs.html#g28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a> | <a class="code" href="group__xg_smsc_regs.html#g8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a> |
<a name="l00745"></a>00745                 <a class="code" href="group__xg_smsc_regs.html#g85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a> | <a class="code" href="group__xg_smsc_regs.html#gcd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a> | <a class="code" href="group__xg_smsc_regs.html#g8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a> | <a class="code" href="group__xg_smsc_regs.html#gb6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a> | <a class="code" href="group__xg_smsc_regs.html#gbc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>);
<a name="l00746"></a>00746 
<a name="l00747"></a>00747     <span class="comment">/* Set RPC register. */</span>
<a name="l00748"></a>00748     mode = <a class="code" href="group__xg_smsc_regs.html#gc0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a> | <a class="code" href="group__xg_smsc_regs.html#g3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a> | <a class="code" href="group__xg_smsc_regs.html#g4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>;
<a name="l00749"></a>00749     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00750"></a>00750     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34" title="Bank 0 - Receive / PHY control register.">NIC_RPCR</a>, mode);
<a name="l00751"></a>00751 
<a name="l00752"></a>00752 <span class="preprocessor">#ifdef NIC_FIXED</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span>    <span class="comment">/* Disable link. */</span>
<a name="l00754"></a>00754     phy_sr = <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00755"></a>00755     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>, phy_sr | 0x8000);
<a name="l00756"></a>00756     <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00757"></a>00757 
<a name="l00758"></a>00758     <span class="comment">/* Set fixed capabilities. */</span>
<a name="l00759"></a>00759     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, NIC_FIXED);
<a name="l00760"></a>00760     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00761"></a>00761     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34" title="Bank 0 - Receive / PHY control register.">NIC_RPCR</a>, mode);
<a name="l00762"></a>00762 
<a name="l00763"></a>00763     <span class="comment">/* Enable link. */</span>
<a name="l00764"></a>00764     phy_sr = <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00765"></a>00765     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>, phy_sr &amp; ~0x8000);
<a name="l00766"></a>00766     phy_sr = <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00767"></a>00767 
<a name="l00768"></a>00768 <span class="preprocessor">#else</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span>    <span class="comment">/*</span>
<a name="l00770"></a>00770 <span class="comment">     * Advertise our capabilities, initiate auto negotiation</span>
<a name="l00771"></a>00771 <span class="comment">     * and wait until this has been completed.</span>
<a name="l00772"></a>00772 <span class="comment">     */</span>
<a name="l00773"></a>00773     <span class="comment">//printf("Negotiate..");</span>
<a name="l00774"></a>00774     <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e" title="PHY auto-negotiation advertisement register.">NIC_PHYANAD</a>, <a class="code" href="group__xg_smsc_regs.html#gd7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a> | <a class="code" href="group__xg_smsc_regs.html#gcd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a> | <a class="code" href="group__xg_smsc_regs.html#g2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a> | <a class="code" href="group__xg_smsc_regs.html#gc987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a> | <a class="code" href="group__xg_smsc_regs.html#g705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>);
<a name="l00775"></a>00775     <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00776"></a>00776     <span class="keywordflow">for</span> (phy_to = 0, phy_sr = 0;; phy_to++) {
<a name="l00777"></a>00777         <span class="comment">/* Give up after 10 seconds. */</span>
<a name="l00778"></a>00778         <span class="keywordflow">if</span> (phy_to &gt;= 1024)
<a name="l00779"></a>00779             <span class="keywordflow">return</span> -1;
<a name="l00780"></a>00780         <span class="comment">/* Restart auto negotiation every 4 seconds or on failures. */</span>
<a name="l00781"></a>00781         <span class="keywordflow">if</span> ((phy_to &amp; 127) == 0 <span class="comment">/* || (phy_sr &amp; PHYSR_REM_FLT) != 0 */</span> ) {
<a name="l00782"></a>00782             <a class="code" href="group__xg_nic_asix.html#gea734133b886d979f8f8a153560bf945" title="Write value to PHY register.">NicPhyWrite</a>(<a class="code" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, <a class="code" href="group__xg_smsc_regs.html#g48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a> | <a class="code" href="group__xg_smsc_regs.html#g1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>);
<a name="l00783"></a>00783             <span class="comment">//printf("Restart..");</span>
<a name="l00784"></a>00784             <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00785"></a>00785         }
<a name="l00786"></a>00786         <span class="comment">/* Check if we are done. */</span>
<a name="l00787"></a>00787         phy_sr = <a class="code" href="group__xg_nic_asix.html#g17ca59ae690cd4431ef86afbcb4b1da2" title="Read contents of internel PHY register on 0x10 adress.">NicPhyRead</a>(<a class="code" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0" title="PHY status register.">NIC_PHYSR</a>);
<a name="l00788"></a>00788         <span class="comment">//printf("[SR %04X]", phy_sr);</span>
<a name="l00789"></a>00789         <span class="keywordflow">if</span> (phy_sr &amp; <a class="code" href="group__xg_smsc_regs.html#g4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>)
<a name="l00790"></a>00790             <span class="keywordflow">break</span>;
<a name="l00791"></a>00791         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00792"></a>00792     }
<a name="l00793"></a>00793     <span class="comment">//printf("OK\n");</span>
<a name="l00794"></a>00794 <span class="preprocessor">#endif</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span>
<a name="l00796"></a>00796     <span class="keywordflow">return</span> 0;
<a name="l00797"></a>00797 }
<a name="l00798"></a>00798 
<a name="l00809"></a>00809 <span class="keyword">static</span> <a class="code" href="arm_8h.html#2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <span class="keywordtype">int</span> NicMmuWait(<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmo)
<a name="l00810"></a>00810 {
<a name="l00811"></a>00811     <span class="keywordflow">while</span> (tmo--) {
<a name="l00812"></a>00812         <span class="keywordflow">if</span> ((<a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>) &amp; <a class="code" href="group__xg_smsc_regs.html#g20ad44cd0d41ad15ec68aa42a91841b2">MMUCR_BUSY</a>) == 0)
<a name="l00813"></a>00813             <span class="keywordflow">break</span>;
<a name="l00814"></a>00814         <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(1);
<a name="l00815"></a>00815     }
<a name="l00816"></a>00816     <span class="keywordflow">return</span> tmo ? 0 : -1;
<a name="l00817"></a>00817 }
<a name="l00818"></a>00818 
<a name="l00824"></a>00824 <span class="keyword">static</span> <span class="keywordtype">int</span> NicReset(<span class="keywordtype">void</span>)
<a name="l00825"></a>00825 {
<a name="l00826"></a>00826 <span class="preprocessor">#ifdef LANC111_RESET_BIT</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span>    <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(LANC111_RESET_DDR, LANC111_RESET_BIT);
<a name="l00828"></a>00828     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(LANC111_RESET_PORT, LANC111_RESET_BIT);
<a name="l00829"></a>00829     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(<a class="code" href="device_8h.html#59c2d56d017858c688d0c6b17da240f8">WAIT100</a>);
<a name="l00830"></a>00830     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(LANC111_RESET_PORT, LANC111_RESET_BIT);
<a name="l00831"></a>00831     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(<a class="code" href="device_8h.html#c822a195199b101129ad8d3b81fc5cc1">WAIT250</a>);
<a name="l00832"></a>00832     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(<a class="code" href="device_8h.html#c822a195199b101129ad8d3b81fc5cc1">WAIT250</a>);
<a name="l00833"></a>00833 <span class="preprocessor">#endif</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>
<a name="l00835"></a>00835     <span class="comment">/* Disable all interrupts. */</span>
<a name="l00836"></a>00836     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l00837"></a>00837 
<a name="l00838"></a>00838     <span class="comment">/* MAC and PHY software reset. */</span>
<a name="l00839"></a>00839     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00840"></a>00840     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, <a class="code" href="group__xg_smsc_regs.html#g5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>);
<a name="l00841"></a>00841 
<a name="l00842"></a>00842     <span class="comment">/* Enable Ethernet protocol handler. */</span>
<a name="l00843"></a>00843     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(1);
<a name="l00844"></a>00844     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g129bb85bb8ee50f0e9e2c302a2219eb5" title="Bank 1 - Configuration register.">NIC_CR</a>, <a class="code" href="group__xg_smsc_regs.html#g1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>);
<a name="l00845"></a>00845 
<a name="l00846"></a>00846     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(10);
<a name="l00847"></a>00847 
<a name="l00848"></a>00848     <span class="comment">/* Disable transmit and receive. */</span>
<a name="l00849"></a>00849     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00850"></a>00850     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, 0);
<a name="l00851"></a>00851     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, 0);
<a name="l00852"></a>00852 
<a name="l00853"></a>00853     <span class="comment">/* Enable auto release. */</span>
<a name="l00854"></a>00854     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(1);
<a name="l00855"></a>00855     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15" title="Bank 1 - Control register.">NIC_CTR</a>, <a class="code" href="group__xg_smsc_regs.html#ga19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>);
<a name="l00856"></a>00856 
<a name="l00857"></a>00857     <span class="comment">/* Reset MMU. */</span>
<a name="l00858"></a>00858     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l00859"></a>00859     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#g4750b0d2b33760d293bba796f238acf4">MMU_RST</a>);
<a name="l00860"></a>00860     <span class="keywordflow">if</span> (NicMmuWait(1000))
<a name="l00861"></a>00861         <span class="keywordflow">return</span> -1;
<a name="l00862"></a>00862 
<a name="l00863"></a>00863     <span class="keywordflow">return</span> 0;
<a name="l00864"></a>00864 }
<a name="l00865"></a>00865 
<a name="l00866"></a>00866 <span class="comment">/*</span>
<a name="l00867"></a>00867 <span class="comment"> * Fires up the network interface. NIC interrupts</span>
<a name="l00868"></a>00868 <span class="comment"> * should have been disabled when calling this</span>
<a name="l00869"></a>00869 <span class="comment"> * function.</span>
<a name="l00870"></a>00870 <span class="comment"> *</span>
<a name="l00871"></a>00871 <span class="comment"> * \param mac Six byte unique MAC address.</span>
<a name="l00872"></a>00872 <span class="comment"> */</span>
<a name="l00873"></a>00873 <span class="keyword">static</span> <span class="keywordtype">int</span> NicStart(<a class="code" href="arm_8h.html#0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> * mac)
<a name="l00874"></a>00874 {
<a name="l00875"></a>00875     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> i;
<a name="l00876"></a>00876 
<a name="l00877"></a>00877     <span class="keywordflow">if</span> (NicReset())
<a name="l00878"></a>00878         <span class="keywordflow">return</span> -1;
<a name="l00879"></a>00879 
<a name="l00880"></a>00880     <span class="comment">/* Enable receiver. */</span>
<a name="l00881"></a>00881     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(3);
<a name="l00882"></a>00882     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gf651b09fdffad406e5ee700f984b658b" title="Bank 3 - Early RCV register.">NIC_ERCV</a>, 7);
<a name="l00883"></a>00883     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00884"></a>00884     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, <a class="code" href="group__xg_smsc_regs.html#gbee844d20800e872c0dfa9711f862584">RCR_RXEN</a>);
<a name="l00885"></a>00885 
<a name="l00886"></a>00886     <span class="comment">/* Enable transmitter and padding. */</span>
<a name="l00887"></a>00887     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, <a class="code" href="group__xg_smsc_regs.html#g6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a> | <a class="code" href="group__xg_smsc_regs.html#g70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>);
<a name="l00888"></a>00888 
<a name="l00889"></a>00889     <span class="comment">/* Configure the PHY. */</span>
<a name="l00890"></a>00890     <span class="keywordflow">if</span> (NicPhyConfig())
<a name="l00891"></a>00891         <span class="keywordflow">return</span> -1;
<a name="l00892"></a>00892 
<a name="l00893"></a>00893     <span class="comment">/* Set MAC address. */</span>
<a name="l00894"></a>00894     <span class="comment">//printf("Set MAC %02X%02X%02X%02X%02X%02X", mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);</span>
<a name="l00895"></a>00895     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(1);
<a name="l00896"></a>00896     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++)
<a name="l00897"></a>00897         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g408a68732b34c97ec940a86b5c67f949" title="Bank 1 - Individual address register.">NIC_IAR</a> + i, mac[i]);
<a name="l00898"></a>00898     <span class="comment">//printf("OK\n");</span>
<a name="l00899"></a>00899 
<a name="l00900"></a>00900     <span class="comment">/* Enable interrupts. */</span>
<a name="l00901"></a>00901     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l00902"></a>00902     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, <a class="code" href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4" title="Early receive interrupt bit mask.">INT_ERCV</a> | <a class="code" href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339" title="Receive interrupt bit mask.">INT_RCV</a> | <a class="code" href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e" title="Receive overrun interrupt bit mask.">INT_RX_OVRN</a>);
<a name="l00903"></a>00903 
<a name="l00904"></a>00904     <span class="keywordflow">return</span> 0;
<a name="l00905"></a>00905 }
<a name="l00906"></a>00906 
<a name="l00907"></a>00907 <span class="comment">/*</span>
<a name="l00908"></a>00908 <span class="comment"> * NIC interrupt entry.</span>
<a name="l00909"></a>00909 <span class="comment"> */</span>
<a name="l00910"></a>00910 <span class="keyword">static</span> <span class="keywordtype">void</span> NicInterrupt(<span class="keywordtype">void</span> *arg)
<a name="l00911"></a>00911 {
<a name="l00912"></a>00912     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> isr;
<a name="l00913"></a>00913     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> imr;
<a name="l00914"></a>00914     <a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *ni = (<a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *) ((NUTDEVICE *) arg)-&gt;dev_dcb;
<a name="l00915"></a>00915 
<a name="l00916"></a>00916     ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#22d11af4d47b099e6e0e0b9f886c6cf4">ni_interrupts</a>++;
<a name="l00917"></a>00917 
<a name="l00918"></a>00918     <span class="comment">/* Read the interrupt mask and disable all interrupts. */</span>
<a name="l00919"></a>00919     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l00920"></a>00920     imr = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l00921"></a>00921     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l00922"></a>00922 
<a name="l00923"></a>00923     <span class="comment">/* Read the interrupt status and acknowledge all interrupts. */</span>
<a name="l00924"></a>00924     isr = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>);
<a name="l00925"></a>00925     <span class="comment">//printf("\n!%02X-%02X ", isr, imr);</span>
<a name="l00926"></a>00926     isr &amp;= imr;
<a name="l00927"></a>00927 
<a name="l00928"></a>00928     <span class="comment">/*</span>
<a name="l00929"></a>00929 <span class="comment">     * If this is a transmit interrupt, then a packet has been sent. </span>
<a name="l00930"></a>00930 <span class="comment">     * So we can clear the transmitter busy flag and wake up the </span>
<a name="l00931"></a>00931 <span class="comment">     * transmitter thread.</span>
<a name="l00932"></a>00932 <span class="comment">     */</span>
<a name="l00933"></a>00933     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#g2dcfc8f35d610b530622a55fa8ce61b3" title="Transmitter empty interrupt bit mask.">INT_TX_EMPTY</a>) {
<a name="l00934"></a>00934         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_TX_EMPTY);
<a name="l00935"></a>00935         imr &amp;= ~INT_TX_EMPTY;
<a name="l00936"></a>00936     }
<a name="l00937"></a>00937     <span class="comment">/* Transmit error. */</span>
<a name="l00938"></a>00938     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#ge4b980b956c3a627cbc50deaa33efb0d" title="Transmit complete interrupt bit mask.">INT_TX</a>) {
<a name="l00939"></a>00939         <span class="comment">/* re-enable transmit */</span>
<a name="l00940"></a>00940         <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(0);
<a name="l00941"></a>00941         <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>) | <a class="code" href="group__xg_smsc_regs.html#g70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>);
<a name="l00942"></a>00942         <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l00943"></a>00943         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_TX);
<a name="l00944"></a>00944         <span class="comment">/* kill the packet */</span>
<a name="l00945"></a>00945         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#ga55c453b393c1f8f075d8baa47303d67">MMU_PKT</a>);
<a name="l00946"></a>00946     }
<a name="l00947"></a>00947 
<a name="l00948"></a>00948 
<a name="l00949"></a>00949     <span class="comment">/*</span>
<a name="l00950"></a>00950 <span class="comment">     * If this is a receive interrupt, then wake up the receiver </span>
<a name="l00951"></a>00951 <span class="comment">     * thread.</span>
<a name="l00952"></a>00952 <span class="comment">     */</span>
<a name="l00953"></a>00953     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e" title="Receive overrun interrupt bit mask.">INT_RX_OVRN</a>) {
<a name="l00954"></a>00954         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_RX_OVRN);
<a name="l00955"></a>00955         <span class="comment">//nic_outlb(NIC_MMUCR, MMU_TOP);</span>
<a name="l00956"></a>00956         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#feab7f79c7a470880c6414ca9da06951">ni_rx_rdy</a>);
<a name="l00957"></a>00957     }
<a name="l00958"></a>00958     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4" title="Early receive interrupt bit mask.">INT_ERCV</a>) {
<a name="l00959"></a>00959         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_ERCV);
<a name="l00960"></a>00960         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#feab7f79c7a470880c6414ca9da06951">ni_rx_rdy</a>);
<a name="l00961"></a>00961     }
<a name="l00962"></a>00962     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339" title="Receive interrupt bit mask.">INT_RCV</a>) {
<a name="l00963"></a>00963         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_RCV);
<a name="l00964"></a>00964         imr &amp;= ~INT_RCV;
<a name="l00965"></a>00965         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#feab7f79c7a470880c6414ca9da06951">ni_rx_rdy</a>);
<a name="l00966"></a>00966     }
<a name="l00967"></a>00967 
<a name="l00968"></a>00968     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3" title="Transmit allocation interrupt bit mask.">INT_ALLOC</a>) {
<a name="l00969"></a>00969         imr &amp;= ~INT_ALLOC;
<a name="l00970"></a>00970         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;maq);
<a name="l00971"></a>00971     }
<a name="l00972"></a>00972     <span class="comment">//printf(" -%02X-%02X- ", nic_inlb(NIC_IST), inb(PINE) &amp; 0x20);</span>
<a name="l00973"></a>00973     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imr);
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 
<a name="l00976"></a>00976 <span class="comment">/*</span>
<a name="l00977"></a>00977 <span class="comment"> * Write data block to the NIC.</span>
<a name="l00978"></a>00978 <span class="comment"> */</span>
<a name="l00979"></a>00979 <span class="keyword">static</span> <span class="keywordtype">void</span> NicWrite(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> * buf, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> len)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> l = len - 1;
<a name="l00982"></a>00982     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ih = (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) l &gt;&gt; 8;
<a name="l00983"></a>00983     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> il = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>) l;
<a name="l00984"></a>00984 
<a name="l00985"></a>00985     <span class="keywordflow">if</span> (!len)
<a name="l00986"></a>00986         <span class="keywordflow">return</span>;
<a name="l00987"></a>00987 
<a name="l00988"></a>00988     <span class="keywordflow">do</span> {
<a name="l00989"></a>00989         <span class="keywordflow">do</span> {
<a name="l00990"></a>00990             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, *buf++);
<a name="l00991"></a>00991         } <span class="keywordflow">while</span> (il-- != 0);
<a name="l00992"></a>00992     } <span class="keywordflow">while</span> (ih-- != 0);
<a name="l00993"></a>00993 }
<a name="l00994"></a>00994 
<a name="l00995"></a>00995 <span class="comment">/*</span>
<a name="l00996"></a>00996 <span class="comment"> * Read data block from the NIC.</span>
<a name="l00997"></a>00997 <span class="comment"> */</span>
<a name="l00998"></a>00998 <span class="keyword">static</span> <span class="keywordtype">void</span> NicRead(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> * buf, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> len)
<a name="l00999"></a>00999 {
<a name="l01000"></a>01000     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> l = len - 1;
<a name="l01001"></a>01001     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ih = (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) l &gt;&gt; 8;
<a name="l01002"></a>01002     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> il = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>) l;
<a name="l01003"></a>01003 
<a name="l01004"></a>01004     <span class="keywordflow">if</span> (!len)
<a name="l01005"></a>01005         <span class="keywordflow">return</span>;
<a name="l01006"></a>01006 
<a name="l01007"></a>01007     <span class="keywordflow">do</span> {
<a name="l01008"></a>01008         <span class="keywordflow">do</span> {
<a name="l01009"></a>01009             *buf++ = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l01010"></a>01010         } <span class="keywordflow">while</span> (il-- != 0);
<a name="l01011"></a>01011     } <span class="keywordflow">while</span> (ih-- != 0);
<a name="l01012"></a>01012 }
<a name="l01013"></a>01013 
<a name="l01024"></a>01024 <span class="keyword">static</span> NETBUF *NicGetPacket(<span class="keywordtype">void</span>)
<a name="l01025"></a>01025 {
<a name="l01026"></a>01026     NETBUF *nb = 0;
<a name="l01027"></a>01027     <span class="comment">//uint8_t *buf;</span>
<a name="l01028"></a>01028     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> fsw;
<a name="l01029"></a>01029     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> fbc;
<a name="l01030"></a>01030 
<a name="l01031"></a>01031     <span class="comment">/* Check the fifo empty bit. If it is set, then there is </span>
<a name="l01032"></a>01032 <span class="comment">       nothing in the receiver fifo. */</span>
<a name="l01033"></a>01033     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l01034"></a>01034     <span class="keywordflow">if</span> (<a class="code" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(<a class="code" href="group__xg_smsc_regs.html#g7775df5add4c9ca1caba74d66c64b304" title="Bank 2 - FIFO ports register.">NIC_FIFO</a>) &amp; 0x8000) {
<a name="l01035"></a>01035         <span class="keywordflow">return</span> 0;
<a name="l01036"></a>01036     }
<a name="l01037"></a>01037 
<a name="l01038"></a>01038     <span class="comment">/* Inialize pointer register. */</span>
<a name="l01039"></a>01039     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2" title="Bank 2 - Pointer register.">NIC_PTR</a>, <a class="code" href="group__xg_smsc_regs.html#g67bce26de52dc3af0eef0ef34be31106">PTR_READ</a> | <a class="code" href="group__xg_smsc_regs.html#g9ccdcc31339585554187d4c1c36bc237">PTR_RCV</a> | <a class="code" href="group__xg_smsc_regs.html#g2e834dc07f2ee52ab0a8a778857663cf">PTR_AUTO_INCR</a>);
<a name="l01040"></a>01040     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l01041"></a>01041     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l01042"></a>01042     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l01043"></a>01043     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     <span class="comment">/* Read status word and byte count. */</span>
<a name="l01046"></a>01046     fsw = <a class="code" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l01047"></a>01047     fbc = <a class="code" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l01048"></a>01048     <span class="comment">//printf("[SW=%04X,BC=%04X]", fsw, fbc);</span>
<a name="l01049"></a>01049 
<a name="l01050"></a>01050     <span class="comment">/* Check for frame errors. */</span>
<a name="l01051"></a>01051     <span class="keywordflow">if</span> (fsw &amp; 0xAC00) {
<a name="l01052"></a>01052         nb = (NETBUF *) 0xFFFF;
<a name="l01053"></a>01053     }
<a name="l01054"></a>01054     <span class="comment">/* Check the byte count. */</span>
<a name="l01055"></a>01055     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fbc &lt; 66 || fbc &gt; 1524) {
<a name="l01056"></a>01056         nb = (NETBUF *) 0xFFFF;
<a name="l01057"></a>01057     }
<a name="l01058"></a>01058 
<a name="l01059"></a>01059     <span class="keywordflow">else</span> {
<a name="l01060"></a>01060         <span class="comment">/* </span>
<a name="l01061"></a>01061 <span class="comment">         * Allocate a NETBUF. </span>
<a name="l01062"></a>01062 <span class="comment">         * Hack alert: Rev A chips never set the odd frame indicator.</span>
<a name="l01063"></a>01063 <span class="comment">         */</span>
<a name="l01064"></a>01064         fbc -= 3;
<a name="l01065"></a>01065         nb = <a class="code" href="group__xgnetbuf.html#g7a733aed1e6c15aaabb6657abe5f4e39" title="Allocate or re-allocate a network buffer part.">NutNetBufAlloc</a>(0, <a class="code" href="group__xgnetbuf.html#g76d35e2032a765ab5bd310cf47841d18" title="Datalink buffer allocated flag.">NBAF_DATALINK</a>, fbc);
<a name="l01066"></a>01066 
<a name="l01067"></a>01067         <span class="comment">/* Perform the read. */</span>
<a name="l01068"></a>01068         <span class="keywordflow">if</span> (nb)
<a name="l01069"></a>01069             NicRead(nb-&gt;nb_dl.vp, fbc);
<a name="l01070"></a>01070     }
<a name="l01071"></a>01071 
<a name="l01072"></a>01072     <span class="comment">/* Release the packet. */</span>
<a name="l01073"></a>01073     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#gd1db49ed94952ad58a750a6641ccd63f">MMU_TOP</a>);
<a name="l01074"></a>01074 
<a name="l01075"></a>01075     <span class="keywordflow">return</span> nb;
<a name="l01076"></a>01076 }
<a name="l01077"></a>01077 
<a name="l01092"></a>01092 <span class="keyword">static</span> <span class="keywordtype">int</span> NicPutPacket(NETBUF * nb)
<a name="l01093"></a>01093 {
<a name="l01094"></a>01094     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> sz;
<a name="l01095"></a>01095     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> odd = 0;
<a name="l01096"></a>01096     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> imsk;
<a name="l01097"></a>01097 
<a name="l01098"></a>01098     <span class="comment">//printf("[P]");</span>
<a name="l01099"></a>01099     <span class="comment">/*</span>
<a name="l01100"></a>01100 <span class="comment">     * Calculate the number of bytes to be send. Do not send packets </span>
<a name="l01101"></a>01101 <span class="comment">     * larger than the Ethernet maximum transfer unit. The MTU</span>
<a name="l01102"></a>01102 <span class="comment">     * consist of 1500 data bytes plus the 14 byte Ethernet header</span>
<a name="l01103"></a>01103 <span class="comment">     * plus 4 bytes CRC. We check the data bytes only.</span>
<a name="l01104"></a>01104 <span class="comment">     */</span>
<a name="l01105"></a>01105     <span class="keywordflow">if</span> ((sz = nb-&gt;nb_nw.sz + nb-&gt;nb_tp.sz + nb-&gt;nb_ap.sz) &gt; <a class="code" href="if__ether_8h.html#4baa77b0245fb4398faaecfc9b803649" title="Ethernet maximum transfer unit.">ETHERMTU</a>)
<a name="l01106"></a>01106         <span class="keywordflow">return</span> -1;
<a name="l01107"></a>01107 
<a name="l01108"></a>01108     <span class="comment">/* Disable all interrupts. */</span>
<a name="l01109"></a>01109     imsk = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01110"></a>01110     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01111"></a>01111 
<a name="l01112"></a>01112     <span class="comment">/* Allocate packet buffer space. */</span>
<a name="l01113"></a>01113     <a class="code" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(2);
<a name="l01114"></a>01114     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#g447db863e2f474e3bec48e300adf698e">MMU_ALO</a>);
<a name="l01115"></a>01115     <span class="keywordflow">if</span> (NicMmuWait(100))
<a name="l01116"></a>01116         <span class="keywordflow">return</span> -1;
<a name="l01117"></a>01117 
<a name="l01118"></a>01118     <span class="comment">/* Enable interrupts including allocation success. */</span>
<a name="l01119"></a>01119     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk | <a class="code" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3" title="Transmit allocation interrupt bit mask.">INT_ALLOC</a>);
<a name="l01120"></a>01120 
<a name="l01121"></a>01121     <span class="comment">/* The MMU needs some time. Use it to calculate the byte count. */</span>
<a name="l01122"></a>01122     sz += nb-&gt;nb_dl.sz;
<a name="l01123"></a>01123     sz += 6;
<a name="l01124"></a>01124     <span class="keywordflow">if</span> (sz &amp; 1) {
<a name="l01125"></a>01125         sz++;
<a name="l01126"></a>01126         odd++;
<a name="l01127"></a>01127     }
<a name="l01128"></a>01128 
<a name="l01129"></a>01129     <span class="comment">/* Wait for allocation success. */</span>
<a name="l01130"></a>01130     <span class="keywordflow">while</span> ((<a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>) &amp; <a class="code" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3" title="Transmit allocation interrupt bit mask.">INT_ALLOC</a>) == 0) {
<a name="l01131"></a>01131         <span class="keywordflow">if</span> (<a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;maq, 125)) {
<a name="l01132"></a>01132             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#g4750b0d2b33760d293bba796f238acf4">MMU_RST</a>);
<a name="l01133"></a>01133             NicMmuWait(1000);
<a name="l01134"></a>01134             <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#g447db863e2f474e3bec48e300adf698e">MMU_ALO</a>);
<a name="l01135"></a>01135             <span class="keywordflow">if</span> (NicMmuWait(100) || (<a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>) &amp; INT_ALLOC) == 0) {
<a name="l01136"></a>01136                 <span class="keywordflow">if</span> (<a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;maq, 125)) {
<a name="l01137"></a>01137                     <span class="keywordflow">return</span> -1;
<a name="l01138"></a>01138                 }
<a name="l01139"></a>01139             }
<a name="l01140"></a>01140         }
<a name="l01141"></a>01141     }
<a name="l01142"></a>01142 
<a name="l01143"></a>01143     <span class="comment">/* Disable interrupts. */</span>
<a name="l01144"></a>01144     imsk = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01145"></a>01145     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01146"></a>01146 
<a name="l01147"></a>01147 
<a name="l01148"></a>01148     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef" title="Bank 2 - Packet number register.">NIC_PNR</a>, <a class="code" href="group__xg_smsc_regs.html#g18ed6304cfef871057f6bbfe72353b27">nic_inhb</a>(<a class="code" href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef" title="Bank 2 - Packet number register.">NIC_PNR</a>));
<a name="l01149"></a>01149 
<a name="l01150"></a>01150     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2" title="Bank 2 - Pointer register.">NIC_PTR</a>, 0x4000);
<a name="l01151"></a>01151 
<a name="l01152"></a>01152     <span class="comment">/* Transfer control word. */</span>
<a name="l01153"></a>01153     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01154"></a>01154     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01155"></a>01155 
<a name="l01156"></a>01156     <span class="comment">/* Transfer the byte count. */</span>
<a name="l01157"></a>01157     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, sz);
<a name="l01158"></a>01158 
<a name="l01159"></a>01159     <span class="comment">/* Transfer the Ethernet frame. */</span>
<a name="l01160"></a>01160     NicWrite(nb-&gt;nb_dl.vp, nb-&gt;nb_dl.sz);
<a name="l01161"></a>01161     NicWrite(nb-&gt;nb_nw.vp, nb-&gt;nb_nw.sz);
<a name="l01162"></a>01162     NicWrite(nb-&gt;nb_tp.vp, nb-&gt;nb_tp.sz);
<a name="l01163"></a>01163     NicWrite(nb-&gt;nb_ap.vp, nb-&gt;nb_ap.sz);
<a name="l01164"></a>01164 
<a name="l01165"></a>01165     <span class="keywordflow">if</span> (odd)
<a name="l01166"></a>01166         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01167"></a>01167 
<a name="l01168"></a>01168     <span class="comment">/* Transfer the control word. */</span>
<a name="l01169"></a>01169     <a class="code" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(<a class="code" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01170"></a>01170 
<a name="l01171"></a>01171     <span class="comment">/* Enqueue packet. */</span>
<a name="l01172"></a>01172     <span class="keywordflow">if</span> (NicMmuWait(100))
<a name="l01173"></a>01173         <span class="keywordflow">return</span> -1;
<a name="l01174"></a>01174     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, <a class="code" href="group__xg_smsc_regs.html#g0f21c64b2fc9cf2c06e4bf813e5cc32a">MMU_ENQ</a>);
<a name="l01175"></a>01175 
<a name="l01176"></a>01176     <span class="comment">/* Enable interrupts. */</span>
<a name="l01177"></a>01177     imsk |= INT_TX | INT_TX_EMPTY;
<a name="l01178"></a>01178     <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk);
<a name="l01179"></a>01179 
<a name="l01180"></a>01180     <span class="keywordflow">return</span> 0;
<a name="l01181"></a>01181 }
<a name="l01182"></a>01182 
<a name="l01183"></a>01183 
<a name="l01188"></a><a class="code" href="group__xg_nic_lanc111.html#gf4399dc11d6969cc10000141f3e7d0ad">01188</a> <a class="code" href="thread_8h.html#9e196c330bbf6578b06f412df8d19f4c" title="Macro for thread entry definitions.">THREAD</a>(<a class="code" href="group__xg_nic_lanc111.html#gf4399dc11d6969cc10000141f3e7d0ad" title="NIC receiver thread.">NicRxLanc</a>, arg)
<a name="l01189"></a>01189 {
<a name="l01190"></a>01190     NUTDEVICE *dev;
<a name="l01191"></a>01191     IFNET *ifn;
<a name="l01192"></a>01192     <a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *ni;
<a name="l01193"></a>01193     NETBUF *nb;
<a name="l01194"></a>01194     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> imsk;
<a name="l01195"></a>01195 
<a name="l01196"></a>01196     dev = arg;
<a name="l01197"></a>01197     ifn = (IFNET *) dev-&gt;dev_icb;
<a name="l01198"></a>01198     ni = (<a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *) dev-&gt;dev_dcb;
<a name="l01199"></a>01199 
<a name="l01200"></a>01200     <span class="comment">/*</span>
<a name="l01201"></a>01201 <span class="comment">     * This is a temporary hack. Due to a change in initialization,</span>
<a name="l01202"></a>01202 <span class="comment">     * we may not have got a MAC address yet. Wait until one has been</span>
<a name="l01203"></a>01203 <span class="comment">     * set.</span>
<a name="l01204"></a>01204 <span class="comment">     */</span>
<a name="l01205"></a>01205     <span class="keywordflow">for</span> (;;) {
<a name="l01206"></a>01206         <span class="keywordflow">if</span> (*((<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> *) (ifn-&gt;if_mac)) &amp;&amp; *((<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> *) (ifn-&gt;if_mac)) != 0xFFFFFFFFUL) {
<a name="l01207"></a>01207             <span class="keywordflow">break</span>;
<a name="l01208"></a>01208         }
<a name="l01209"></a>01209         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l01210"></a>01210     }
<a name="l01211"></a>01211 
<a name="l01212"></a>01212     <span class="comment">/*</span>
<a name="l01213"></a>01213 <span class="comment">     * Do not continue unless we managed to start the NIC. We are</span>
<a name="l01214"></a>01214 <span class="comment">     * trapped here if the Ethernet link cannot be established.</span>
<a name="l01215"></a>01215 <span class="comment">     * This happens, for example, if no Ethernet cable is plugged</span>
<a name="l01216"></a>01216 <span class="comment">     * in.</span>
<a name="l01217"></a>01217 <span class="comment">     */</span>
<a name="l01218"></a>01218     <span class="keywordflow">while</span>(NicStart(ifn-&gt;if_mac)) {
<a name="l01219"></a>01219         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(1000);
<a name="l01220"></a>01220     }
<a name="l01221"></a>01221 
<a name="l01222"></a>01222     <a class="code" href="lanc111_8c.html#8656ff16c67e71122411502fe414bbbd">LANC111_SIGNAL_MODE</a>();
<a name="l01223"></a>01223     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(EIMSK, <a class="code" href="lanc111_8c.html#09cf911e8510280be3f43b802187f6ba">LANC111_SIGNAL_IRQ</a>);
<a name="l01224"></a>01224 
<a name="l01225"></a>01225     <a class="code" href="group__xg_event.html#gd519c6b1469621d2b3909fe58d1ac40b" title="Post an event to a specified queue.">NutEventPost</a>(&amp;mutex);
<a name="l01226"></a>01226 
<a name="l01227"></a>01227     <span class="comment">/* Run at high priority. */</span>
<a name="l01228"></a>01228     <a class="code" href="group__xg_thread.html#g8ebe134e9c404072584e80fb8d7e8985" title="Set the current thread&amp;#39;s priority.">NutThreadSetPriority</a>(9);
<a name="l01229"></a>01229 
<a name="l01230"></a>01230     <span class="keywordflow">for</span> (;;) {
<a name="l01231"></a>01231 
<a name="l01232"></a>01232         <span class="comment">/*</span>
<a name="l01233"></a>01233 <span class="comment">         * Wait for the arrival of new packets or</span>
<a name="l01234"></a>01234 <span class="comment">         * check the receiver every two second.</span>
<a name="l01235"></a>01235 <span class="comment">         */</span>
<a name="l01236"></a>01236         <a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#feab7f79c7a470880c6414ca9da06951">ni_rx_rdy</a>, 2000);
<a name="l01237"></a>01237 
<a name="l01238"></a>01238         <span class="comment">/*</span>
<a name="l01239"></a>01239 <span class="comment">         * Fetch all packets from the NIC's internal</span>
<a name="l01240"></a>01240 <span class="comment">         * buffer and pass them to the registered handler.</span>
<a name="l01241"></a>01241 <span class="comment">         */</span>
<a name="l01242"></a>01242         imsk = <a class="code" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01243"></a>01243         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01244"></a>01244         <span class="keywordflow">while</span> ((nb = NicGetPacket()) != 0) {
<a name="l01245"></a>01245             <span class="keywordflow">if</span> (nb != (NETBUF *) 0xFFFF) {
<a name="l01246"></a>01246                 ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#c858ef9d5b524dc537c29e0526c59bd7">ni_rx_packets</a>++;
<a name="l01247"></a>01247                 (*ifn-&gt;if_recv) (dev, nb);
<a name="l01248"></a>01248             }
<a name="l01249"></a>01249         }
<a name="l01250"></a>01250         <a class="code" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(<a class="code" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk | INT_RCV | INT_ERCV);
<a name="l01251"></a>01251     }
<a name="l01252"></a>01252 }
<a name="l01253"></a>01253 
<a name="l01264"></a><a class="code" href="group__xg_nic_lanc111.html#g49a3d55cee2199b246ea8a5fe44c1d75">01264</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_nic_lanc111.html#g49a3d55cee2199b246ea8a5fe44c1d75" title="Send Ethernet packet.">LancOutput</a>(NUTDEVICE * dev, NETBUF * nb)
<a name="l01265"></a>01265 {
<a name="l01266"></a>01266     <span class="keyword">static</span> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> mx_wait = 5000;
<a name="l01267"></a>01267     <span class="keywordtype">int</span> rc = -1;
<a name="l01268"></a>01268     <a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *ni;
<a name="l01269"></a>01269 
<a name="l01270"></a>01270     <span class="comment">/*</span>
<a name="l01271"></a>01271 <span class="comment">     * After initialization we are waiting for a long time to give</span>
<a name="l01272"></a>01272 <span class="comment">     * the PHY a chance to establish an Ethernet link.</span>
<a name="l01273"></a>01273 <span class="comment">     */</span>
<a name="l01274"></a>01274     <span class="keywordflow">if</span> (<a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;mutex, mx_wait) == 0) {
<a name="l01275"></a>01275         ni = (<a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> *) dev-&gt;dev_dcb;
<a name="l01276"></a>01276 
<a name="l01277"></a>01277         if (NicPutPacket(nb) == 0) {
<a name="l01278"></a>01278             ni-&gt;<a class="code" href="struct_n_i_c_i_n_f_o.html#4fb3fe93bc81f71cf13b9747851de06a">ni_tx_packets</a>++;
<a name="l01279"></a>01279             rc = 0;
<a name="l01280"></a>01280             <span class="comment">/* Ethernet works. Set a long waiting time in case we</span>
<a name="l01281"></a>01281 <span class="comment">               temporarly lose the link next time. */</span>
<a name="l01282"></a>01282             mx_wait = 5000;
<a name="l01283"></a>01283         }
<a name="l01284"></a>01284         <a class="code" href="group__xg_event.html#gd519c6b1469621d2b3909fe58d1ac40b" title="Post an event to a specified queue.">NutEventPost</a>(&amp;mutex);
<a name="l01285"></a>01285     }
<a name="l01286"></a>01286     <span class="comment">/*</span>
<a name="l01287"></a>01287 <span class="comment">     * Probably no Ethernet link. Significantly reduce the waiting</span>
<a name="l01288"></a>01288 <span class="comment">     * time, so following transmission will soon return an error.</span>
<a name="l01289"></a>01289 <span class="comment">     */</span>
<a name="l01290"></a>01290     <span class="keywordflow">else</span> {
<a name="l01291"></a>01291         mx_wait = 500;
<a name="l01292"></a>01292     }
<a name="l01293"></a>01293     <span class="keywordflow">return</span> rc;
<a name="l01294"></a>01294 }
<a name="l01295"></a>01295 
<a name="l01313"></a><a class="code" href="group__xg_nic_lanc111.html#gddaf973346d3271313272e8a83b7abe0">01313</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_nic_lanc111.html#gddaf973346d3271313272e8a83b7abe0" title="Initialize Ethernet hardware.">LancInit</a>(NUTDEVICE * dev)
<a name="l01314"></a>01314 {
<a name="l01315"></a>01315     <span class="comment">/* Disable NIC interrupt and clear NICINFO structure. */</span>
<a name="l01316"></a>01316     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(EIMSK, <a class="code" href="lanc111_8c.html#09cf911e8510280be3f43b802187f6ba">LANC111_SIGNAL_IRQ</a>);
<a name="l01317"></a>01317     <a class="code" href="group__xg_crt_string.html#ga4075a014de11292d9105188ddbeb216" title="Fill memory region with a specific byte value.">memset</a>(dev-&gt;dev_dcb, 0, <span class="keyword">sizeof</span>(<a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a>));
<a name="l01318"></a>01318 
<a name="l01319"></a>01319     <span class="comment">/* Register interrupt handler and enable interrupts. */</span>
<a name="l01320"></a>01320     <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="lanc111_8c.html#d50448686eba08c01b34d6defb2d7c53">LANC111_SIGNAL</a>, NicInterrupt, dev))
<a name="l01321"></a>01321         <span class="keywordflow">return</span> -1;
<a name="l01322"></a>01322 
<a name="l01323"></a>01323     <span class="comment">/*</span>
<a name="l01324"></a>01324 <span class="comment">     * Start the receiver thread.</span>
<a name="l01325"></a>01325 <span class="comment">     *</span>
<a name="l01326"></a>01326 <span class="comment">     * avr-gcc size optimized code used 76 bytes.</span>
<a name="l01327"></a>01327 <span class="comment">     */</span>
<a name="l01328"></a>01328     <a class="code" href="group__xg_nut_arch_avr_os_context_gcc.html#g8357f2631f0c0a9444844e5ea64be50d" title="Create a new thread.">NutThreadCreate</a>(<span class="stringliteral">"rxi5"</span>, <a class="code" href="group__xg_nic_lanc111.html#gf4399dc11d6969cc10000141f3e7d0ad" title="NIC receiver thread.">NicRxLanc</a>, dev, (<a class="code" href="lanc111_8c.html#5fad43059659291cc164d3c15dda026a">NUT_THREAD_LANCRXSTACK</a> * <a class="code" href="thread_8h.html#829893ef9f0c6a5efc2559ed359c8592" title="Stack size factor.">NUT_THREAD_STACK_MULT</a>) + <a class="code" href="thread_8h.html#61adeb6c97cb1f740e729fbf33e9a15c" title="Stack size summand.">NUT_THREAD_STACK_ADD</a>);
<a name="l01329"></a>01329 
<a name="l01330"></a>01330     <span class="comment">//NutSleep(500);</span>
<a name="l01331"></a>01331 
<a name="l01332"></a>01332     <span class="keywordflow">return</span> 0;
<a name="l01333"></a>01333 }
<a name="l01334"></a>01334 
<a name="l01335"></a>01335 <span class="keyword">static</span> <a class="code" href="struct_n_i_c_i_n_f_o.html">NICINFO</a> dcb_eth0;
<a name="l01336"></a>01336 
<a name="l01342"></a>01342 <span class="keyword">static</span> IFNET ifn_eth0 = {
<a name="l01343"></a>01343     <a class="code" href="if__types_8h.html#e4eb2208d7f67fefe11586dd32cb1bcc" title="Ethernet interface.">IFT_ETHER</a>,                  
<a name="l01344"></a>01344     0,                          
<a name="l01345"></a>01345     {0, 0, 0, 0, 0, 0},         
<a name="l01346"></a>01346     0,                          
<a name="l01347"></a>01347     0,                          
<a name="l01348"></a>01348     0,                          
<a name="l01349"></a>01349     <a class="code" href="if__ether_8h.html#4baa77b0245fb4398faaecfc9b803649" title="Ethernet maximum transfer unit.">ETHERMTU</a>,                   
<a name="l01350"></a>01350     0,                          
<a name="l01351"></a>01351     0,                          
<a name="l01352"></a>01352     0,                          
<a name="l01353"></a>01353     <a class="code" href="group__xg_ethernet.html#g99fa1136157a0400962096b3e426ee2f" title="Handle incoming Ethernet frames.">NutEtherInput</a>,              
<a name="l01354"></a>01354     <a class="code" href="group__xg_nic_lanc111.html#g49a3d55cee2199b246ea8a5fe44c1d75" title="Send Ethernet packet.">LancOutput</a>,                 
<a name="l01355"></a>01355     <a class="code" href="group__xg_ethernet.html#g5342e8b68b9af648aa943a9a9166099b" title="Send Ethernet frame.">NutEtherOutput</a>              
<a name="l01356"></a>01356 };
<a name="l01357"></a>01357 
<a name="l01367"></a><a class="code" href="group__xg_nic_lanc111.html#g5052f45b247c37dffa9361c521b4e534">01367</a> NUTDEVICE <a class="code" href="group__xg_nic_lanc111.html#g5052f45b247c37dffa9361c521b4e534" title="Device information structure.">devSmsc111</a> = {
<a name="l01368"></a>01368     0,                          <span class="comment">/* Pointer to next device. */</span>
<a name="l01369"></a>01369     {<span class="charliteral">'e'</span>, <span class="charliteral">'t'</span>, <span class="charliteral">'h'</span>, <span class="charliteral">'0'</span>, 0, 0, 0, 0, 0},        <span class="comment">/* Unique device name. */</span>
<a name="l01370"></a>01370     <a class="code" href="group__xg_device.html#ga3f88c08759f21a3a876721fd184d0ba" title="Net device.">IFTYP_NET</a>,                  <span class="comment">/* Type of device. */</span>
<a name="l01371"></a>01371     0,                          <span class="comment">/* Base address. */</span>
<a name="l01372"></a>01372     0,                          <span class="comment">/* First interrupt number. */</span>
<a name="l01373"></a>01373     &amp;ifn_eth0,                  <span class="comment">/* Interface control block. */</span>
<a name="l01374"></a>01374     &amp;dcb_eth0,                  <span class="comment">/* Driver control block. */</span>
<a name="l01375"></a>01375     <a class="code" href="group__xg_nic_lanc111.html#gddaf973346d3271313272e8a83b7abe0" title="Initialize Ethernet hardware.">LancInit</a>,                   <span class="comment">/* Driver initialization routine. */</span>
<a name="l01376"></a>01376     0,                          <span class="comment">/* Driver specific control function. */</span>
<a name="l01377"></a>01377     0,                          <span class="comment">/* Read from device. */</span>
<a name="l01378"></a>01378     0,                          <span class="comment">/* Write to device. */</span>
<a name="l01379"></a>01379     0,                          <span class="comment">/* Write from program space data to device. */</span>
<a name="l01380"></a>01380     0,                          <span class="comment">/* Open a device or file. */</span>
<a name="l01381"></a>01381     0,                          <span class="comment">/* Close a device or file. */</span>
<a name="l01382"></a>01382     0                           <span class="comment">/* Request file size. */</span>
<a name="l01383"></a>01383 };
<a name="l01384"></a>01384 
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
