<profile>

<section name = "Vivado HLS Report for 'matrixMul'" level="0">
<item name = "Date">Sun Dec 10 22:51:06 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">matmul</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_matrixMul_matrixMul_SNC_7_fu_239">matrixMul_matrixMul_SNC_7, ?, ?, ?, ?, none</column>
<column name="grp_matrixMul_matrixMul_TRN_6_fu_249">matrixMul_matrixMul_TRN_6, ?, ?, ?, ?, none</column>
<column name="grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268">matrixMul_matrixMul_TRN_10_wrapper, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, 1, -, -, ?, no</column>
<column name="  ++ Loop 1.1.2">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 428</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 1498, 1763</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 354</column>
<column name="Register">-, -, 708, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 2, 2, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_matrixMul_matrixMul_SNC_7_fu_239">matrixMul_matrixMul_SNC_7, 0, 5, 685, 989</column>
<column name="grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268">matrixMul_matrixMul_TRN_10_wrapper, 0, 0, 336, 344</column>
<column name="grp_matrixMul_matrixMul_TRN_6_fu_249">matrixMul_matrixMul_TRN_6, 0, 0, 477, 430</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Csub_block_block0_U">matrixMul_Csub_block_block0, 1, 0, 0, 256, 32, 1, 8192</column>
<column name="As_U">matrixMul_Csub_block_block0, 1, 0, 0, 256, 32, 1, 8192</column>
<column name="Bs_U">matrixMul_Csub_block_block0, 1, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="aEnd_block0_fu_319_p2">+, 0, 0, 16, 32, 32</column>
<column name="a_block0_fu_405_p2">+, 0, 0, 32, 32, 5</column>
<column name="b_block0_fu_411_p2">+, 0, 0, 32, 32, 32</column>
<column name="blockIdx_loop_y_fu_301_p2">+, 0, 0, 32, 32, 1</column>
<column name="next_mul2_fu_286_p2">+, 0, 0, 32, 32, 32</column>
<column name="next_mul_fu_291_p2">+, 0, 0, 32, 32, 32</column>
<column name="threadIdx_x_fu_380_p2">+, 0, 0, 32, 32, 1</column>
<column name="threadIdx_z_fu_346_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp1_fu_313_p2">+, 0, 0, 16, 2, 32</column>
<column name="tmp_17_fu_329_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_19_fu_390_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp_23_i_fu_357_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_fu_416_p2">+, 0, 0, 32, 32, 32</column>
<column name="exitcond1_i_fu_352_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="exitcond2_i_fu_341_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="exitcond_i_fu_375_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_16_fu_324_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_18_fu_400_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_s_fu_296_p2">icmp, 0, 0, 11, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="As_address0">8, 3, 8, 24</column>
<column name="As_ce0">1, 3, 1, 3</column>
<column name="Bs_address0">8, 3, 8, 24</column>
<column name="Bs_ce0">1, 3, 1, 3</column>
<column name="Csub_block_block0_address0">8, 4, 8, 32</column>
<column name="Csub_block_block0_ce0">1, 4, 1, 4</column>
<column name="Csub_block_block0_d0">32, 3, 32, 96</column>
<column name="Csub_block_block0_we0">1, 3, 1, 3</column>
<column name="a_block_reg_219">32, 2, 32, 64</column>
<column name="ap_NS_fsm">6, 12, 1, 12</column>
<column name="b_block_reg_229">32, 2, 32, 64</column>
<column name="blockIdx_block0_y_reg_140">32, 2, 32, 64</column>
<column name="blockIdx_loop_x_reg_174">32, 2, 32, 64</column>
<column name="phi_mul1_reg_162">32, 2, 32, 64</column>
<column name="phi_mul_reg_151">32, 2, 32, 64</column>
<column name="threadIdx_2_i_reg_186">32, 2, 32, 64</column>
<column name="threadIdx_i_reg_208">32, 2, 32, 64</column>
<column name="threadIdx_y_reg_197">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="aEnd_block0_reg_505">32, 0, 32, 0</column>
<column name="a_block0_2_reg_500">28, 0, 32, 4</column>
<column name="a_block0_reg_555">32, 0, 32, 0</column>
<column name="a_block_reg_219">32, 0, 32, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_reg_grp_matrixMul_matrixMul_SNC_7_fu_239_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_matrixMul_matrixMul_TRN_6_fu_249_ap_start">1, 0, 1, 0</column>
<column name="bStep_block0_reg_477">28, 0, 32, 4</column>
<column name="b_block0_2_reg_518">28, 0, 32, 4</column>
<column name="b_block0_reg_560">32, 0, 32, 0</column>
<column name="b_block_reg_229">32, 0, 32, 0</column>
<column name="blockIdx_block0_y_reg_140">32, 0, 32, 0</column>
<column name="blockIdx_loop_x_reg_174">32, 0, 32, 0</column>
<column name="blockIdx_loop_y_reg_495">32, 0, 32, 0</column>
<column name="c_block0_reg_565">28, 0, 32, 4</column>
<column name="next_mul2_reg_482">32, 0, 32, 0</column>
<column name="next_mul_reg_487">32, 0, 32, 0</column>
<column name="phi_mul1_reg_162">32, 0, 32, 0</column>
<column name="phi_mul_reg_151">32, 0, 32, 0</column>
<column name="threadIdx_2_i_reg_186">32, 0, 32, 0</column>
<column name="threadIdx_i_reg_208">32, 0, 32, 0</column>
<column name="threadIdx_y_reg_197">32, 0, 32, 0</column>
<column name="threadIdx_z_reg_526">32, 0, 32, 0</column>
<column name="tmp_17_reg_513">32, 0, 32, 0</column>
<column name="tmp_23_i_reg_534">32, 0, 32, 0</column>
<column name="tmp_34_cast_reg_539">6, 0, 10, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixMul, return value</column>
<column name="C_req_din">out, 1, ap_bus, C, pointer</column>
<column name="C_req_full_n">in, 1, ap_bus, C, pointer</column>
<column name="C_req_write">out, 1, ap_bus, C, pointer</column>
<column name="C_rsp_empty_n">in, 1, ap_bus, C, pointer</column>
<column name="C_rsp_read">out, 1, ap_bus, C, pointer</column>
<column name="C_address">out, 32, ap_bus, C, pointer</column>
<column name="C_datain">in, 32, ap_bus, C, pointer</column>
<column name="C_dataout">out, 32, ap_bus, C, pointer</column>
<column name="C_size">out, 32, ap_bus, C, pointer</column>
<column name="A_req_din">out, 1, ap_bus, A, pointer</column>
<column name="A_req_full_n">in, 1, ap_bus, A, pointer</column>
<column name="A_req_write">out, 1, ap_bus, A, pointer</column>
<column name="A_rsp_empty_n">in, 1, ap_bus, A, pointer</column>
<column name="A_rsp_read">out, 1, ap_bus, A, pointer</column>
<column name="A_address">out, 32, ap_bus, A, pointer</column>
<column name="A_datain">in, 32, ap_bus, A, pointer</column>
<column name="A_dataout">out, 32, ap_bus, A, pointer</column>
<column name="A_size">out, 32, ap_bus, A, pointer</column>
<column name="B_req_din">out, 1, ap_bus, B, pointer</column>
<column name="B_req_full_n">in, 1, ap_bus, B, pointer</column>
<column name="B_req_write">out, 1, ap_bus, B, pointer</column>
<column name="B_rsp_empty_n">in, 1, ap_bus, B, pointer</column>
<column name="B_rsp_read">out, 1, ap_bus, B, pointer</column>
<column name="B_address">out, 32, ap_bus, B, pointer</column>
<column name="B_datain">in, 32, ap_bus, B, pointer</column>
<column name="B_dataout">out, 32, ap_bus, B, pointer</column>
<column name="B_size">out, 32, ap_bus, B, pointer</column>
<column name="wA">in, 32, ap_none, wA, scalar</column>
<column name="wB">in, 32, ap_none, wB, scalar</column>
<column name="gridDim_x">in, 32, ap_none, gridDim_x, scalar</column>
<column name="gridDim_y">in, 32, ap_none, gridDim_y, scalar</column>
<column name="gridDim_z">in, 32, ap_none, gridDim_z, scalar</column>
<column name="blockDim_x">in, 32, ap_none, blockDim_x, scalar</column>
<column name="blockDim_y">in, 32, ap_none, blockDim_y, scalar</column>
<column name="blockDim_z">in, 32, ap_none, blockDim_z, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.55</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'threadIdx.x'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;threadIdx.x&apos;, fcuda_gen/fcuda_gen_matmul.cpp:14-&gt;fcuda_gen/fcuda_gen_matmul.cpp:142</column>
<column name="'tmp_13', fcuda_gen/fcuda_gen_matmul.cpp:17->fcuda_gen/fcuda_gen_matmul.cpp:142">trunc, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_19', fcuda_gen/fcuda_gen_matmul.cpp:17->fcuda_gen/fcuda_gen_matmul.cpp:142">add, 1.84, 1.84, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_35_cast', fcuda_gen/fcuda_gen_matmul.cpp:17->fcuda_gen/fcuda_gen_matmul.cpp:142">zext, 0.00, 1.84, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'Csub_block_block0_addr', fcuda_gen/fcuda_gen_matmul.cpp:17->fcuda_gen/fcuda_gen_matmul.cpp:142">getelementptr, 0.00, 1.84, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="fcuda_gen/fcuda_gen_matmul.cpp:17->fcuda_gen/fcuda_gen_matmul.cpp:142">store, 2.71, 4.55, , -, -, -, -, -, &apos;Csub_block_block0&apos;, fcuda_gen/fcuda_gen_matmul.cpp:111, -, -, -, -</column>
</table>
</item>
</section>
</profile>
