<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7A">
  <name>Cortex-A8</name>
  <internal_name>Cortex-A8</internal_name>
  <series>A</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7_tz.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="MON" xml:base="Registers/tz_registers.xml">
      <gui_name language="en">MON</gui_name>
      <description language="en">Banked Core Registers In MON mode</description>
      <register name="R13_MON" size="4" access="RW">
        <gui_name language="en">SP_MON</gui_name>
        <device_name type="alternative">SP_MON</device_name>
        <description language="en">Stack Pointer in MON mode</description>
      </register>
      <register name="R14_MON" size="4" access="RW">
        <gui_name language="en">LR_MON</gui_name>
        <device_name type="alternative">LR_MON</device_name>
        <description language="en">Link Register in MON mode</description>
      </register>
      <register name="SPSR_MON" size="4" access="RW">
        <gui_name language="en">SPSR_MON</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,MON=0x16,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7_tz.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="System" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">System</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_CONTROL</alias_name>
        <device_name type="rvi">CP15_CONTROL</device_name>
        <device_name type="cadi">CP15_CONTROL</device_name>
        <description language="en">Provides control and configuration of:
-memory alignment, endianness, protection, and fault behavior
-MMU, cache enables, and cache replacement strategy
-interrupts and behavior of interrupt latency
-location for exception vectors
-program flow prediction</description>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable bit (banked).</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">This is the Access Flag Enable bit (banked).</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">This bit controls the TEX remap functionality in the MMU (banked).</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_MASKABLE_NOT_MASKABLE" name="NMFI" access="RO">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">This is the Non-Maskable Fast Interrupt enable bit.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the CPSR E bit on an exception (banked).</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_CONTROL_VECTORS" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors (banked).</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level (banked).</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction (banked).</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level (banked).</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses (banked).</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">Main ID</gui_name>
        <alias_name>CP15_ID</alias_name>
        <device_name type="rvi">CP15_ID</device_name>
        <device_name type="cadi">CP15_ID</device_name>
        <description language="en">Return the device ID code that contains information about the processor</description>
        <bitField conditional="false" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number, or major revision, of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates whether the architecture is given in the feature registers</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary_part_number">
          <gui_name language="en">Primary part number</gui_name>
          <description language="en">Indicates the part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the revision number, or minor revision, of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">Multiprocessor ID</gui_name>
        <alias_name>CP15_MULTIPROCESSOR_ID</alias_name>
        <device_name type="rvi">CP15_MULTIPROCESSOR_ID</device_name>
        <device_name type="cadi">CP15_MULTIPROCESSOR_ID</device_name>
        <description language="en">Indicates that the processor is a uniprocessor</description>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">Processor Feature Register 0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">CP15_ID_PFR0</device_name>
        <description language="en">Provide information about the execution state support and programmer's model for the processor</description>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE3" name="State3">
          <gui_name language="en">State3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment (ThumbEE).</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE2" name="State2">
          <gui_name language="en">State2</gui_name>
          <description language="en">Indicates support for Jazelle extension interface.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE1" name="State1">
          <gui_name language="en">State1</gui_name>
          <description language="en">Indicates the type of Thumb encoding that the processor supports.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE0" name="State0">
          <gui_name language="en">State0</gui_name>
          <description language="en">Indicates support for ARM instruction set.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">Processor Feature Register 1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">CP15_ID_PFR1</device_name>
        <description language="en">Provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Microcontroller_programmers_model">
          <gui_name language="en">Microcontroller programmer's model</gui_name>
          <description language="en">Indicates support for microcontroller programmer's model.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Security_extensions">
          <gui_name language="en">Security Extensions</gui_name>
          <description language="en">Indicates support for Security Extensions Architecture v1.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Programmers_Model">
          <gui_name language="en">Programmer's Model</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer's model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">Debug Feature Register 0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">CP15_ID_DFR0</device_name>
        <description language="en">Provides information about the debug system for the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Microcontroller_debug_model_memory_mapped">
          <gui_name language="en">Microcontroller debug model - memory mapped</gui_name>
          <description language="en">Indicates support for the microcontroller debug model - memory-mapped.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Trace_debug_model_memory_mapped">
          <gui_name language="en">Trace debug model - memory-mapped</gui_name>
          <description language="en">Indicates support for the trace debug model - memory-mapped.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Trace_debug_model_coprocessor_based">
          <gui_name language="en">Trace debug model - coprocessor based</gui_name>
          <description language="en">Indicates support for the coprocessor-based trace debug model - coprocessor.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Core_debug_model_memory_mapped">
          <gui_name language="en">Core debug model - memory-mapped</gui_name>
          <description language="en">Indicates support for the memory-mapped debug model.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Secure_debug_model_coprocessor_based">
          <gui_name language="en">Secure debug model - coprocessor-based</gui_name>
          <description language="en">Indicates support for the secure debug model - coprocessor.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Core_debug_model_coprocessor_based">
          <gui_name language="en">Core debug model - coprocessor-based</gui_name>
          <description language="en">Indicates support for the coprocessor debug model.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">Auxiliary Feature Register 0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">CP15_ID_AFR0</device_name>
        <description language="en">Provides additional information about the features of the processor</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">CP15_ID_MMFR0</device_name>
        <description language="en">Provide information about the memory model, memory management, cache support, and TLB operations</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="FCSE">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">Indicates support for fast context switch memory mappings.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Auxiliary_Control">
          <gui_name language="en">Auxiliary Control Register</gui_name>
          <description language="en">Indicates support for Auxiliary Control Register.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM">
          <gui_name language="en">TCM</gui_name>
          <description language="en">Indicates support for TCM and associated DMA.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Outer_shareable">
          <gui_name language="en">Outer shareable</gui_name>
          <description language="en">Indicates support for outer shareable attribute.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Cache_coherence">
          <gui_name language="en">Cache coherence</gui_name>
          <description language="en">Indicates support for cache coherency maintenance.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for Protected Memory System Architecture (PMSA).</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture (VMSA).</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">CP15_ID_MMFR1</device_name>
        <description language="en">Provide information about the memory model, memory management, cache support, and TLB operations</description>
        <bitField conditional="false" name="BTB">
          <gui_name language="en">BTB</gui_name>
          <description language="en">Indicates support for branch target buffer.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_test_clean_operations">
          <gui_name language="en">L1 test clean operations</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_maintenance_operations">
          <gui_name language="en">L1 unified cache maintenance operations</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, unified architecture.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_maintenance_operations">
          <gui_name language="en">L1 Harvard cache maintenance operations</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, Harvard architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_operations_by_set_and_way">
          <gui_name language="en">L1 unified cache line maintenance operations by set and way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, unified architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_operations_by_set_and_way">
          <gui_name language="en">L1 Harvard cache line maintenance operations by set and way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_operations_by_MVA">
          <gui_name language="en">L1 unified cache line maintenance operations by MVA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, unified architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_operations_by_MVA">
          <gui_name language="en">L1 Harvard cache line maintenance operations by MVA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">CP15_ID_MMFR2</device_name>
        <description language="en">Provide information about the memory model, memory management, cache support, and TLB operations</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hardware_access_flag">
          <gui_name language="en">Hardware access flag</gui_name>
          <description language="en">Indicates support for hardware access flag.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="WFI">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for wait-for-interrupt stalling.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="Memory_barrier_features">
          <gui_name language="en">Memory barrier features</gui_name>
          <description language="en">Indicates support for memory barrier operations.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Unified_TLB_maintenance_operations">
          <gui_name language="en">Unified TLB maintenance operations</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Harvard_TLB_maintenance_operations">
          <gui_name language="en">Harvard TLB maintenance operations</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_cache_maintenance_range_operations">
          <gui_name language="en">Harvard L1 cache maintenance range operations</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_background_prefetch_cache_range_operations">
          <gui_name language="en">Harvard L1 background prefetch cache range operations</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_foreground_prefetch_cache_range_operations">
          <gui_name language="en">Harvard L1 foreground prefetch cache range operations</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">CP15_ID_MMFR3</device_name>
        <description language="en">Provide information about the memory model, memory management, cache support, and TLB operations</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates support for supersections.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Branch_predictor_maintenance">
          <gui_name language="en">Branch predictor maintenance</gui_name>
          <description language="en">Indicates support for branch predictor maintenance operations.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_operations_by_set_and_way">
          <gui_name language="en">Hierarchical cache maintenance operations by set and way</gui_name>
          <description language="en">Indicates support for invalidate cache by set and way, clean by set and way, and invalidate and clean by set and way.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_operations_by_MVA">
          <gui_name language="en">Hierarchical cache maintenance operations by MVA</gui_name>
          <description language="en">Indicates support for invalidate cache by MVA, clean by MVA, invalidate and clean by MVA, and invalidate all.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">CP15_ID_ISAR0</device_name>
        <description language="en">Provide information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Divide_instructions">
          <gui_name language="en">Divide instructions</gui_name>
          <description language="en">Indicates support for divide instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Debug_instructions">
          <gui_name language="en">Debug instructions</gui_name>
          <description language="en">Indicates support for debug instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Coprocessor_instructions">
          <gui_name language="en">Coprocessor instructions</gui_name>
          <description language="en">Indicates support for coprocessor instructions. This field reads as zero (RAZ).</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Compare_and_branch_instructions">
          <gui_name language="en">Compare and branch instructions</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bitfield_instructions">
          <gui_name language="en">Bitfield instructions</gui_name>
          <description language="en">Indicates support for bitfield instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bit_count_instructions">
          <gui_name language="en">Bit count instructions</gui_name>
          <description language="en">Indicates support for bit counting instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Atomic_instructions">
          <gui_name language="en">Atomic instructions</gui_name>
          <description language="en">Indicates support for atomic load and store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">CP15_ID_ISAR1</device_name>
        <description language="en">Provide information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Jazelle_instructions">
          <gui_name language="en">Jazelle instructions</gui_name>
          <description language="en">Indicates support for Jazelle instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Interworking_instructions">
          <gui_name language="en">Interworking instructions</gui_name>
          <description language="en">Indicates support for instructions that branch between ARM and Thumb code.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Immediate_instructions">
          <gui_name language="en">Immediate instructions</gui_name>
          <description language="en">Indicates support for immediate instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="ITE_instructions">
          <gui_name language="en">ITE instructions</gui_name>
          <description language="en">Indicates support for If-Then instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Extend_instructions">
          <gui_name language="en">Extend instructions</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exception_2_instructions">
          <gui_name language="en">Exception 2 instructions</gui_name>
          <description language="en">Indicates support for exception 2 instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exception_1_instructions">
          <gui_name language="en">Exception 1 instructions</gui_name>
          <description language="en">Indicates support for exception 1 instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Endian_instructions">
          <gui_name language="en">Endian instructions</gui_name>
          <description language="en">Indicates support for endianness control instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">CP15_ID_ISAR2</device_name>
        <description language="en">Provide information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="Reversal_instructions">
          <gui_name language="en">Reversal instructions</gui_name>
          <description language="en">Indicates support for reversal instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PSR_instructions">
          <gui_name language="en">PSR instructions</gui_name>
          <description language="en">Indicates support for PSR instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="Unsigned_multiply_instructions">
          <gui_name language="en">Unsigned multiply instructions</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Signed_multiply_instructions">
          <gui_name language="en">Signed multiply instructions</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Multiply_instructions">
          <gui_name language="en">Multiply instructions</gui_name>
          <description language="en">Indicates support for multiply instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Interruptible_instructions">
          <gui_name language="en">Interruptible instructions</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Memory_hint_instructions">
          <gui_name language="en">Memory hint instructions</gui_name>
          <description language="en">Indicates support for memory hint instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Load_and_store_instructions">
          <gui_name language="en">Load and store instructions</gui_name>
          <description language="en">Indicates support for load and store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">CP15_ID_ISAR3</device_name>
        <description language="en">Provide information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Thumb2_executable_environment_extension_instructions">
          <gui_name language="en">Thumb2 executable environment extension instructions</gui_name>
          <description language="en">Indicates support for Thumb2 Executable Environment Extension instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="NOP_instructions">
          <gui_name language="en">NOP instructions</gui_name>
          <description language="en">Indicates support for true NOP instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Thumb_copy_instructions">
          <gui_name language="en">Thumb copy instructions</gui_name>
          <description language="en">Indicates support for Thumb copy instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Table_branch_instructions">
          <gui_name language="en">Table branch instructions</gui_name>
          <description language="en">Indicates support for table branch instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Synchronization_primitive_instructions">
          <gui_name language="en">Synchronization primitive instructions</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SVC_instructions">
          <gui_name language="en">SVC instructions</gui_name>
          <description language="en">Indicates support for SVC instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD_instructions">
          <gui_name language="en">SIMD instructions</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Saturate_instructions">
          <gui_name language="en">Saturate instructions</gui_name>
          <description language="en">Indicates support for saturate instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">CP15_ID_ISAR4</device_name>
        <description language="en">Provide information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exclusive_instructions">
          <gui_name language="en">Exclusive instructions</gui_name>
          <description language="en">Indicates support for exclusive instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Barrier_instructions">
          <gui_name language="en">Barrier instructions</gui_name>
          <description language="en">Indicates support for barrier instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SMC_instructions">
          <gui_name language="en">SMC instructions</gui_name>
          <description language="en">Indicates support for SMC instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Write_back_instructions">
          <gui_name language="en">Write back instructions</gui_name>
          <description language="en">Indicates support for write-back instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="With_shift_instructions">
          <gui_name language="en">With shift instructions</gui_name>
          <description language="en">Indicates support for with-shift instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Unprivileged_instructions">
          <gui_name language="en">Unprivileged instructions</gui_name>
          <description language="en">Indicates support for Unprivileged instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">CP15_ID_ISAR5</device_name>
        <description language="en">Implementation specific</description>
      </register>
      <register access="RO" name="SILICON_ID" size="4">
        <gui_name language="en">Silicon ID</gui_name>
        <alias_name>CP15_SILICON_ID</alias_name>
        <device_name type="rvi">CP15_SILICON_ID</device_name>
        <device_name type="cadi">CP15_SILICON_ID</device_name>
        <description language="en">Identifies the silicon manufacturer and revision</description>
        <bitField conditional="false" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">This field contains a code that identifies the silicon manufacturer. ARM assigns this code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Feature">
          <gui_name language="en">Feature</gui_name>
          <description language="en">This field is implementation-defined.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="Major_revision">
          <gui_name language="en">Major revision</gui_name>
          <description language="en">This field is implementation-defined.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Minor_revision">
          <gui_name language="en">Minor revision</gui_name>
          <description language="en">This field is implementation-defined.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_AUXILIARY_CONTROL</device_name>
        <description language="en">Auxiliary control processor-specific features that are not architecturally described</description>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L2_hardware_reset_disable" access="RO">
          <gui_name language="en">L2 hardware reset disable</gui_name>
          <description language="en">Monitors the L2 hardware reset disable bit, L2RSTDISABLE</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L1_hardware_reset_disable" access="RO">
          <gui_name language="en">L1 hardware reset disable</gui_name>
          <description language="en">Monitors the L1 hardware reset disable bit, L1RSTDISABLE</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_CMP" name="Cache_maintenance_pipeline">
          <gui_name language="en">Cache maintenance pipeline</gui_name>
          <description language="en">Specify pipelining of CP15 data cache maintenance operations</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Clock_stop_request_disable">
          <gui_name language="en">Clock stop request disable</gui_name>
          <description language="en">Disables Clock stop request</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_instruction_serialization">
          <gui_name language="en">CP14/CP15 instruction serialization</gui_name>
          <description language="en">Imposes serialization on those CP14 and CP15 instructions that are not natively serialized</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_wait_on_idle">
          <gui_name language="en">CP14/CP15 wait on idle</gui_name>
          <description language="en">Imposes wait on idle protocol of CP14 and CP15 serialized instructions that do not natively wait on idle</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_pipeline_flush">
          <gui_name language="en">CP14/CP15 pipeline flush</gui_name>
          <description language="en">Imposes a pipeline flush on CP14 and CP15 instructions that do not natively include one</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_ETM_clock">
          <gui_name language="en">Force ETM clock</gui_name>
          <description language="en">Forces ETM clock enable active</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_clock">
          <gui_name language="en">Force NEON clock</gui_name>
          <description language="en">Forces NEON clock enable active</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_main_clock">
          <gui_name language="en">Force main clock</gui_name>
          <description language="en">Forces the main processor clock enable active</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_single_issue">
          <gui_name language="en">Force NEON single issue</gui_name>
          <description language="en">Forces single issue of Advanced SIMD instructions.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_load_store_single_issue">
          <gui_name language="en">Force load store single issue</gui_name>
          <description language="en">Forces single issue of load/store instructions</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_single_issue">
          <gui_name language="en">Force single issue</gui_name>
          <description language="en">Forces single issue of all instructions</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_PLDNOP" name="PLDNOP">
          <gui_name language="en">PLDNOP</gui_name>
          <description language="en">Executes PLD instructions as a NOP instruction</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_WFINOP" name="WFINOP">
          <gui_name language="en">WFINOP</gui_name>
          <description language="en">Executes WFI instructions as a NOP instruction</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Disable_branch_size_mispredicts">
          <gui_name language="en">Disable branch size mispredicts</gui_name>
          <description language="en">Prevents BTB branch size mispredicts</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_IBE" name="IBE">
          <gui_name language="en">IBE</gui_name>
          <description language="en">Invalidates BTB enable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1NEON">
          <gui_name language="en">L1NEON</gui_name>
          <description language="en">Enables caching NEON data within the L1 data cache</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="ASA">
          <gui_name language="en">ASA</gui_name>
          <description language="en">Enables speculative accesses on AXI</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1PE">
          <gui_name language="en">L1PE</gui_name>
          <description language="en">Enables L1 cache parity detection</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L2EN_B">
          <gui_name language="en">L2EN_B</gui_name>
          <description language="en">B Enables L2 cache</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="L1ALIAS">
          <gui_name language="en">L1ALIAS</gui_name>
          <description language="en">Enables L1 data cache hardware alias checks</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPACR" size="4">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <alias_name>CP15_COPROCESSOR_ACCESS_CONTROL</alias_name>
        <device_name type="rvi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <device_name type="cadi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <description language="en">Sets access rights for the coprocessors CP0 through CP13</description>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp13">
          <gui_name language="en">cp13</gui_name>
          <description language="en">Defines access permissions for the CP13 coprocessor.</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp12">
          <gui_name language="en">cp12</gui_name>
          <description language="en">Defines access permissions for the CP12 coprocessor.</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp11">
          <gui_name language="en">cp11</gui_name>
          <description language="en">Defines access permissions for the CP11 coprocessor.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp10">
          <gui_name language="en">cp10</gui_name>
          <description language="en">Defines access permissions for the CP10 coprocessor.</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp9">
          <gui_name language="en">cp9</gui_name>
          <description language="en">Defines access permissions for the CP9 coprocessor.</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp8">
          <gui_name language="en">cp8</gui_name>
          <description language="en">Defines access permissions for the CP8 coprocessor.</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp7">
          <gui_name language="en">cp7</gui_name>
          <description language="en">Defines access permissions for the CP7 coprocessor.</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp6">
          <gui_name language="en">cp6</gui_name>
          <description language="en">Defines access permissions for the CP6 coprocessor.</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp5">
          <gui_name language="en">cp5</gui_name>
          <description language="en">Defines access permissions for the CP5 coprocessor.</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp4">
          <gui_name language="en">cp4</gui_name>
          <description language="en">Defines access permissions for the CP4 coprocessor.</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp3">
          <gui_name language="en">cp3</gui_name>
          <description language="en">Defines access permissions for the CP3 coprocessor.</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp2">
          <gui_name language="en">cp2</gui_name>
          <description language="en">Defines access permissions for the CP2 coprocessor.</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp1">
          <gui_name language="en">cp1</gui_name>
          <description language="en">Defines access permissions for the CP1 coprocessor.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp0">
          <gui_name language="en">cp0</gui_name>
          <description language="en">Defines access permissions for the CP0 coprocessor.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SCR" size="4">
        <gui_name language="en">Secure Configuration</gui_name>
        <alias_name>CP15_SECURE_CONFIGURATION</alias_name>
        <device_name type="rvi">CP15_SECURE_CONFIGURATION</device_name>
        <device_name type="cadi">CP15_SECURE_CONFIGURATION</device_name>
        <description language="en">Defines:
-the current state of the processor as Secure or Non-secure states
-in which state the core executes exceptions
-the ability to modify the A and I bits in the CPSR in the Non-secure state</description>
        <bitField conditional="false" name="AW">
          <gui_name language="en">AW</gui_name>
          <description language="en">Determines if the A bit in the CPSR can be modified when in the Non-secure state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="FW">
          <gui_name language="en">FW</gui_name>
          <description language="en">Determines if the F bit in the CPSR can be modified when in the Non-secure state</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">Determines External Abort behavior for Secure and Non-secure states</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FIQ">
          <gui_name language="en">FIQ</gui_name>
          <description language="en">Determines FIQ behavior for Secure and Non-secure states</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IRQ">
          <gui_name language="en">IRQ</gui_name>
          <description language="en">Determines IRQ behavior for Secure and Non-secure states</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Defines the operation of the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SDER" size="4">
        <gui_name language="en">Secure Debug Enable</gui_name>
        <alias_name>CP15_SECURE_DEBUG_ENABLE</alias_name>
        <device_name type="rvi">CP15_SECURE_DEBUG_ENABLE</device_name>
        <device_name type="cadi">CP15_SECURE_DEBUG_ENABLE</device_name>
        <description language="en">Provide control of permissions for debug in secure User mode</description>
        <bitField conditional="false" name="SUNIDEN">
          <gui_name language="en">SUNIDEN</gui_name>
          <description language="en">Enables secure User non-invasive debug</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SUIDEN">
          <gui_name language="en">SUIDEN</gui_name>
          <description language="en">Enables secure User invasive debug</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NSACR" size="4">
        <gui_name language="en">Non-secure Access Control</gui_name>
        <alias_name>CP15_NS_ACCESS_CONTROL</alias_name>
        <device_name type="rvi">CP15_NS_ACCESS_CONTROL</device_name>
        <device_name type="cadi">CP15_NS_ACCESS_CONTROL</device_name>
        <description language="en">Defines the non-secure access permission for:
-coprocessors
-internal PLE</description>
        <bitField conditional="false" name="PLE">
          <gui_name language="en">PLE</gui_name>
          <description language="en">Determines if an access to PLE registers is permitted in Non-secure state.</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TL">
          <gui_name language="en">TL</gui_name>
          <description language="en">Determines if lockable translation table entries can be allocated in Non-secure state.</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="CL">
          <gui_name language="en">CL</gui_name>
          <description language="en">Determines if lockdown entries can be allocated within the L2 cache in Non-secure state.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="CP13">
          <gui_name language="en">CP13</gui_name>
          <description language="en">Determines permission to access the CP13 in the Non-secure state.</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="CP12">
          <gui_name language="en">CP12</gui_name>
          <description language="en">Determines permission to access the CP12 in the Non-secure state.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="CP11">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Determines permission to access the CP11 in the Non-secure state.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="CP10">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Determines permission to access the CP10 in the Non-secure state.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="CP9">
          <gui_name language="en">CP9</gui_name>
          <description language="en">Determines permission to access the CP9 in the Non-secure state.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="CP8">
          <gui_name language="en">CP8</gui_name>
          <description language="en">Determines permission to access the CP8 in the Non-secure state.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="CP7">
          <gui_name language="en">CP7</gui_name>
          <description language="en">Determines permission to access the CP7 in the Non-secure state.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="CP6">
          <gui_name language="en">CP6</gui_name>
          <description language="en">Determines permission to access the CP6 in the Non-secure state.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="CP5">
          <gui_name language="en">CP5</gui_name>
          <description language="en">Determines permission to access the CP5 in the Non-secure state.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="CP4">
          <gui_name language="en">CP4</gui_name>
          <description language="en">Determines permission to access the CP4 in the Non-secure state.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="CP3">
          <gui_name language="en">CP3</gui_name>
          <description language="en">Determines permission to access the CP3 in the Non-secure state.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="CP2">
          <gui_name language="en">CP2</gui_name>
          <description language="en">Determines permission to access the CP2 in the Non-secure state.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="CP1">
          <gui_name language="en">CP1</gui_name>
          <description language="en">Determines permission to access the CP1 in the Non-secure state.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="CP_0">
          <gui_name language="en">CP0</gui_name>
          <description language="en">Determines permission to access the CP0 in the Non-secure state.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="VBAR" size="4">
        <gui_name language="en">Vector Base Address</gui_name>
        <alias_name>CP15_VECTOR_BASE</alias_name>
        <device_name type="rvi">CP15_VECTOR_BASE</device_name>
        <device_name type="cadi">CP15_VECTOR_BASE</device_name>
        <description language="en">Holds the base address for exception vectors in the Secure and Non-secure states</description>
      </register>
      <register access="RW" name="ISR" size="4">
        <gui_name language="en">Interrupt Status</gui_name>
        <alias_name>CP15_INTERRUPT_STATUS</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_STATUS</device_name>
        <device_name type="cadi">CP15_INTERRUPT_STATUS</device_name>
        <description language="en">Reflects the state of the nFIQ and nIRQ pins and the state of external aborts</description>
        <bitField conditional="false" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Indicates when an external abort is pending: 0 = no abort, reset value 1 = abort pending.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Indicates when an IRQ is pending: 0 = no IRQ, reset value 1 = IRQ pending.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates when an FIQ is pending: 0 = no FIQ, reset value 1 = FIQ pending.</description>
          <definition>[6]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="MMU_Control_Config" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">MMU</gui_name>
      <description language="en">MMU Control and Configuration</description>
      <register access="RO" name="TLBTR" size="4">
        <gui_name language="en">TLB Type</gui_name>
        <alias_name>CP15_TLB_TYPE</alias_name>
        <device_name type="rvi">CP15_TLB_TYPE</device_name>
        <device_name type="cadi">CP15_TLB_TYPE</device_name>
        <description language="en">Returns the number of lockable entries for both the instruction and data TLBs</description>
        <bitField conditional="false" name="ILsize">
          <gui_name language="en">ILsize</gui_name>
          <description language="en">Instruction lockable size specifies the number of instruction TLB lockable entries.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="DLsize">
          <gui_name language="en">DLsize</gui_name>
          <description language="en">Data lockable size specifies the number of unified or data TLB lockable entries.</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">Unified specifies if the TLB is unified or if there are separate instruction and data TLBs.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0" size="4">
        <gui_name language="en">Translation table base register 0</gui_name>
        <alias_name>CP15_TTBR0</alias_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">CP15_TTBR0</device_name>
        <description language="en">Holds the physical address of the first level translation table</description>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR1" size="4">
        <gui_name language="en">Translation Table Base Register 1</gui_name>
        <alias_name>CP15_TTBR1</alias_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">CP15_TTBR1</device_name>
        <description language="en">Holds the physical address of the first level table</description>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBCR" size="4">
        <gui_name language="en">Translation Table Base Control</gui_name>
        <alias_name>CP15_TTBCR</alias_name>
        <device_name type="rvi">CP15_TTBC</device_name>
        <device_name type="cadi">CP15_TTBCR</device_name>
        <description language="en">Determines if a translation table miss for a specific VA uses, for its translation table walk, TTBR0 or TTBR1</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TBR_PAGE_SIZE" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">Domain Access Control</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">CP15_DACR</device_name>
        <description language="en">Holds the access permissions for a maximum of 16 domains</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">CP15_DFSR</device_name>
        <description language="en">Holds the source of the last data fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="RW" enumerationId="E_DFSR_RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs. This field takes values 0-15.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">Instruction fault status</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">CP15_IFSR</device_name>
        <description language="en">Holds the source of the last instruction fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="ADFSR" size="4">
        <gui_name language="en">Data auxiliary fault status</gui_name>
        <alias_name>CP15_DATA_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_DATA_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_DATA_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="AIFSR" size="4">
        <gui_name language="en">Instruction auxiliary fault status</gui_name>
        <alias_name>CP15_INSTR_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_INSTR_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_INSTR_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">CP15_DFAR</device_name>
        <description language="en">Holds the Modified Virtual Address of the fault when a precise abort occurs</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">Instruction fault address</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">CP15_IFAR</device_name>
        <description language="en">Holds the address of instructions that cause a prefetch abort</description>
      </register>
      <register access="WO" name="ITLBIALL" size="4">
        <gui_name language="en">Invalidate Inst-TLB</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_ALL</device_name>
        <description language="en">Invalidate Inst-TLB</description>
      </register>
      <register access="WO" name="ITLBIMVA" size="4">
        <gui_name language="en">Invalidate Inst-TLB entry (MVA)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate Inst-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="ITLBIASID" size="4">
        <gui_name language="en">Invalidate Inst-TLB (ASID)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_ASID</device_name>
        <description language="en">Invalidate Inst-TLB (ASID)</description>
      </register>
      <register access="WO" name="DTLBIALL" size="4">
        <gui_name language="en">Invalidate Data-TLB</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_ALL</device_name>
        <description language="en">Invalidate Data-TLB</description>
      </register>
      <register access="WO" name="DTLBIMVA" size="4">
        <gui_name language="en">Invalidate Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="DTLBIASID" size="4">
        <gui_name language="en">Invalidate Data-TLB (ASID)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_ASID</device_name>
        <description language="en">Invalidate Data-TLB (ASID)</description>
      </register>
      <register access="WO" name="TLBIALL" size="4">
        <gui_name language="en">Invalidate Inst-TLB and Data-TLB</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_ALL</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB</description>
      </register>
      <register access="WO" name="TLBIMVA" size="4">
        <gui_name language="en">Invalidate Inst-TLB and Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_MVA</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="TLBIASID" size="4">
        <gui_name language="en">Invalidate Inst-TLB and Data-TLB (ASID)</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_ASID</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB (ASID)</description>
      </register>
      <register access="RW" name="PRRR" size="4">
        <gui_name language="en">Primary region remap register</gui_name>
        <alias_name>CP15_PRIM_REGION_REMAP</alias_name>
        <device_name type="rvi">CP15_PRIM_REGION_REMAP</device_name>
        <device_name type="cadi">CP15_PRIM_REGION_REMAP</device_name>
        <description language="en">Primary region remap register</description>
      </register>
      <register access="RW" name="NMRR" size="4">
        <gui_name language="en">Normal memory remap</gui_name>
        <alias_name>CP15_NORM_MEM_REMAP</alias_name>
        <device_name type="rvi">CP15_NORM_MEM_REMAP</device_name>
        <device_name type="cadi">CP15_NORM_MEM_REMAP</device_name>
        <description language="en">Normal memory remap</description>
      </register>
      <register access="RW" name="DTLBLK" size="4">
        <gui_name language="en">Data TLB lockdown</gui_name>
        <alias_name>CP15_DATA_TLB_LCK</alias_name>
        <device_name type="rvi">CP15_DATA_TLB_LCK</device_name>
        <device_name type="cadi">CP15_DATA_TLB_LCK</device_name>
        <description language="en">Data TLB lockdown</description>
        <bitField conditional="false" name="Base">
          <gui_name language="en">Base</gui_name>
          <description language="en">Defines the offset from TLB entry 0 for which entries 0 to base - 1 are locked assuming P equals 1 during a hardware translation table walk.</description>
          <definition>[31:27]</definition>
        </bitField>
        <bitField conditional="false" name="Victim">
          <gui_name language="en">Victim</gui_name>
          <description language="en">Specifies the entry where the next hardware translation table walk can place a TLB entry. The reset value is 0. Each hardware translation table walk increments the value of the Victim field.</description>
          <definition>[26:22]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Determines if TLB entries allocated by subsequent translation table walks are not invalidated by the Invalidate TLB unlocked entries operation.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ITLBLK" size="4">
        <gui_name language="en">Instruction TLB lockdown</gui_name>
        <alias_name>CP15_INSTR_TLB_LCK</alias_name>
        <device_name type="rvi">CP15_INSTR_TLB_LCK</device_name>
        <device_name type="cadi">CP15_INSTR_TLB_LCK</device_name>
        <description language="en">Instruction TLB lockdown</description>
        <bitField conditional="false" name="Base">
          <gui_name language="en">Base</gui_name>
          <description language="en">Defines the offset from TLB entry 0 for which entries 0 to base - 1 are locked assuming P equals 1 during a hardware translation table walk.</description>
          <definition>[31:27]</definition>
        </bitField>
        <bitField conditional="false" name="Victim">
          <gui_name language="en">Victim</gui_name>
          <description language="en">Specifies the entry where the next hardware translation table walk can place a TLB entry. The reset value is 0. Each hardware translation table walk increments the value of the Victim field.</description>
          <definition>[26:22]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Determines if TLB entries allocated by subsequent translation table walks are not invalidated by the Invalidate TLB unlocked entries operation.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="DTLBPRL" size="4">
        <gui_name language="en">Data TLB preload operation</gui_name>
        <alias_name>CP15_TLB_PRELOAD_D</alias_name>
        <device_name type="rvi">CP15_TLB_PRELOAD_D</device_name>
        <device_name type="cadi">CP15_TLB_PRELOAD_D</device_name>
        <description language="en">Data TLB preload operation</description>
      </register>
      <register access="WO" name="ITLBPRL" size="4">
        <gui_name language="en">Instruction TLB preload operation</gui_name>
        <alias_name>CP15_TLB_PRELOAD_I</alias_name>
        <device_name type="rvi">CP15_TLB_PRELOAD_I</device_name>
        <device_name type="cadi">CP15_TLB_PRELOAD_I</device_name>
        <description language="en">Instruction TLB preload operation</description>
      </register>
      <register access="RW" name="PID" size="4">
        <gui_name language="en">FCSE PID</gui_name>
        <alias_name>CP15_PID</alias_name>
        <device_name type="rvi">CP15_PID</device_name>
        <device_name type="cadi">CP15_PID</device_name>
        <description language="en">FCSE PID (deprecated)</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="CID" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_CID</alias_name>
        <device_name type="rvi">CP15_CID</device_name>
        <device_name type="cadi">CP15_CID</device_name>
        <description language="en">Provides information on the current ASID and process ID, for example for the ETM and debug logic</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">user read/write Thread and Process ID</gui_name>
        <alias_name>CP15_USER_RW_ID</alias_name>
        <device_name type="rvi">CP15_USER_RW_ID</device_name>
        <device_name type="cadi">CP15_USER_RW_ID</device_name>
        <description language="en">User read/write thread and process ID</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">User read-only thread and process ID register</gui_name>
        <alias_name>CP15_USER_RO_ID</alias_name>
        <device_name type="rvi">CP15_USER_RO_ID</device_name>
        <device_name type="cadi">CP15_USER_RO_ID</device_name>
        <description language="en">User read-only thread and process ID register</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">User privileged only thread and process ID</gui_name>
        <alias_name>CP15_PRIVILEGED_ID</alias_name>
        <device_name type="rvi">CP15_PRIVILEGED_ID</device_name>
        <device_name type="cadi">CP15_PRIVILEGED_ID</device_name>
        <description language="en">User privileged only thread and process ID</description>
      </register>
      <register access="RW" name="L2LK" size="4">
        <gui_name language="en">L2 cache lockdown</gui_name>
        <alias_name>CP15_L2_CACHE_LCK</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_LCK</device_name>
        <device_name type="cadi">CP15_L2_CACHE_LCK</device_name>
        <description language="en">L2 cache lockdown</description>
        <bitField conditional="false" name="LOCK_way_7">
          <gui_name language="en">LOCK_way_7</gui_name>
          <description language="en">Lockdown bit for way 7 of the L2 cache.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_6">
          <gui_name language="en">LOCK_way_6</gui_name>
          <description language="en">Lockdown bit for way 6 of the L2 cache.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_5">
          <gui_name language="en">LOCK_way_5</gui_name>
          <description language="en">Lockdown bit for way 5 of the L2 cache.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_4">
          <gui_name language="en">LOCK_way_4</gui_name>
          <description language="en">Lockdown bit for way 4 of the L2 cache.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_3">
          <gui_name language="en">LOCK_way_3</gui_name>
          <description language="en">Lockdown bit for way 3 of the L2 cache.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_2">
          <gui_name language="en">LOCK_way_2</gui_name>
          <description language="en">Lockdown bit for way 2 of the L2 cache.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_1">
          <gui_name language="en">LOCK_way_1</gui_name>
          <description language="en">Lockdown bit for way 1 of the L2 cache.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_way_0">
          <gui_name language="en">LOCK_way_0</gui_name>
          <description language="en">Lockdown bit for way 0 of the L2 cache.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2ACTLR" size="4">
        <gui_name language="en">L2 cache auxiliary control</gui_name>
        <alias_name>CP15_L2_CACHE_AUX_CTRL</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_AUX_CTRL</device_name>
        <device_name type="cadi">CP15_L2_CACHE_AUX_CTRL</device_name>
        <description language="en">L2 cache auxiliary control</description>
        <bitField conditional="false" name="L2_data_RAM_read_multiplexer_select">
          <gui_name language="en">L2 data RAM read multiplexer select</gui_name>
          <description language="en">Configures the timing of the read data multiplexer select between one or two cycles for all L2 data RAM read operations.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="ECC_or_Parity">
          <gui_name language="en">ECC_or_Parity</gui_name>
          <description language="en">Selects ECC or parity.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="Load_data_forwarding_disable">
          <gui_name language="en">Load_data_forwarding_disable</gui_name>
          <description language="en">Enables or disables load data forwarding to any LS or NEON request.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="Write_combining_disable">
          <gui_name language="en">Write_combining_disable</gui_name>
          <description language="en">Enables or disables write combining.</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="Write_allocate_delay_disable">
          <gui_name language="en">Write_allocate_delay_disable</gui_name>
          <description language="en">Enables or disables external line-fill when storing an entire line with write allocate permission.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="Write_allocate_combine_disable">
          <gui_name language="en">Write_allocate_combine_disable</gui_name>
          <description language="en">Enables or disables combining of data in the L2 write combining buffers.</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="Write_allocate_disable">
          <gui_name language="en">Write_allocate_disable</gui_name>
          <description language="en">Enables or disables allocate on write miss in L2. </description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="Parity_or_ECC_enable">
          <gui_name language="en">Parity_or_ECC_enable</gui_name>
          <description language="en">Parity or ECC enable: 0 = disables parity or ECC, default 1 = enables parity or ECC.</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="L2_inner">
          <gui_name language="en">L2_inner</gui_name>
          <description language="en">Defines whether the L2 observes the inner or outer cacheability attributes.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="Tag_RAM_latency">
          <gui_name language="en">Tag_RAM_latency</gui_name>
          <description language="en">Program tag RAM latency.</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="Data_RAM_latency">
          <gui_name language="en">Data_RAM_latency</gui_name>
          <description language="en">Program data RAM latency.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Cache_Control_Config" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Cache Control and Configuration</description>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">Cache Type</gui_name>
        <alias_name>CP15_CACHE_TYPE</alias_name>
        <device_name type="rvi">CP15_CACHE_TYPE</device_name>
        <device_name type="cadi">CP15_CACHE_TYPE</device_name>
        <description language="en">Determines the instruction and data cache minimum line length in bytes to enable a range of addresses to be invalidated</description>
        <bitField conditional="false" name="Cache_writeback_granule">
          <gui_name language="en">Cache_writeback_granule</gui_name>
          <description language="en">Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has ad a memory location within it modified. </description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 data cache.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Ipolicy">
          <gui_name language="en">L1_Ipolicy</gui_name>
          <description language="en">VIPT instruction cache support.</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IMinLine">
          <gui_name language="en">IMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 instruction cache.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">Cache Size Identification</gui_name>
        <alias_name>CP15_CACHE_SIZE_ID</alias_name>
        <device_name type="rvi">CP15_CACHE_SIZE_ID</device_name>
        <device_name type="cadi">CP15_CACHE_SIZE_ID</device_name>
        <description language="en">Provides cache size information for up to eight levels of cache containing instruction, data, or unified caches</description>
        <bitField conditional="false" name="WT">
          <gui_name language="en">WT</gui_name>
          <description language="en">Indicates support available for write-through.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB">
          <gui_name language="en">WB</gui_name>
          <description language="en">Indicates support available for write-back.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA">
          <gui_name language="en">RA</gui_name>
          <description language="en">Indicates support available for read allocation.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA">
          <gui_name language="en">WA</gui_name>
          <description language="en">Indicates support available for write allocation.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NumSets">
          <gui_name language="en">NumSets</gui_name>
          <description language="en">Indicates number of sets - 1.</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="Associativity">
          <gui_name language="en">Associativity</gui_name>
          <description language="en">Indicates number of ways - 1.</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LineSize">
          <gui_name language="en">LineSize</gui_name>
          <description language="en">Indicates (log2(number of words in cache line)) - 2.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_CACHE_SIZE_SELECT</alias_name>
        <device_name type="rvi">CP15_CACHE_SIZE_SELECT</device_name>
        <device_name type="cadi">CP15_CACHE_SIZE_SELECT</device_name>
        <description language="en">Holds the value that the processor uses to select the Cache Size Identification Register to use</description>
        <bitField conditional="false" enumerationId="CP15_N_CACHE_SIZE_SELECT_LEVEL" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_N_CACHE_SIZE_SELECT_IND" name="IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">Cache Level ID</gui_name>
        <alias_name>CP15_CACHE_LEVEL_ID</alias_name>
        <device_name type="rvi">CP15_CACHE_LEVEL_ID</device_name>
        <device_name type="cadi">CP15_CACHE_LEVEL_ID</device_name>
        <description language="en">indicate the cache levels that are implemented</description>
        <bitField conditional="false" name="LoU">
          <gui_name language="en">LoU</gui_name>
          <description language="en">Level of unification</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LoC">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="CL_8">
          <gui_name language="en">CL_8</gui_name>
          <description language="en">Indicates cache at Cache Level (CL) 8</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL_7">
          <gui_name language="en">CL_7</gui_name>
          <description language="en">Indicates cache at CL 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL_6">
          <gui_name language="en">CL_6</gui_name>
          <description language="en">Indicates cache at CL 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL_5">
          <gui_name language="en">CL_5</gui_name>
          <description language="en">Indicates cache at CL 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL_4">
          <gui_name language="en">CL_4</gui_name>
          <description language="en">Indicates cache at CL 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL_3">
          <gui_name language="en">CL_3</gui_name>
          <description language="en">Indicates cache at CL 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL_2">
          <gui_name language="en">CL_2</gui_name>
          <description language="en">Indicates cache at CL 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL_1">
          <gui_name language="en">CL_1</gui_name>
          <description language="en">Indicates separate instruction and data cache at CL 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">Invalidate all instruction caches to PoU</gui_name>
        <alias_name>CP15_INV_INSTR_CACHE</alias_name>
        <device_name type="rvi">CP15_INV_INSTR_CACHE</device_name>
        <device_name type="cadi">CP15_INV_INSTR_CACHE</device_name>
        <description language="en">Invalidate all instruction caches to PoU</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">Invalidate instruction cache line by MVA to PoC</gui_name>
        <alias_name>CP15_INV_INSTR_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_INV_INSTR_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_INV_INSTR_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Invalidate instruction cache line by MVA to PoC</description>
        <bitField conditional="false" name="Modified_virtual_address">
          <gui_name language="en">Modified_virtual_address</gui_name>
          <description language="en">Specifies address to invalidate, clean, or prefetch </description>
          <definition>[31:6]</definition>
        </bitField>
      </register>
      <register access="WO" name="PBFLSH" size="4">
        <gui_name language="en">Prefetch buffer flush</gui_name>
        <alias_name>CP15_FLUSH_PREFETCH_BUFFER</alias_name>
        <device_name type="rvi">CP15_FLUSH_PREFETCH_BUFFER</device_name>
        <device_name type="cadi">CP15_FLUSH_PREFETCH_BUFFER</device_name>
        <description language="en">Prefetch buffer flush</description>
      </register>
      <register access="WO" name="BTCFLSH" size="4">
        <gui_name language="en">Invalidate entire branch predictor array</gui_name>
        <alias_name>CP15_FLUSH_BRANCH_TARGET_CACHE</alias_name>
        <device_name type="rvi">CP15_FLUSH_BRANCH_TARGET_CACHE</device_name>
        <device_name type="cadi">CP15_FLUSH_BRANCH_TARGET_CACHE</device_name>
        <description language="en">Invalidate entire branch predictor array</description>
      </register>
      <register access="WO" name="BTCMVAFLSH" size="4">
        <gui_name language="en">Invalidate MVA from branch predictor array</gui_name>
        <alias_name>CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</alias_name>
        <device_name type="rvi">CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</device_name>
        <device_name type="cadi">CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</device_name>
        <description language="en">Invalidate MVA from branch predictor array</description>
        <bitField conditional="false" name="Modified_virtual_address">
          <gui_name language="en">Modified_virtual_address</gui_name>
          <description language="en">Specifies address to invalidate, clean, or prefetch</description>
          <definition>[31:6]</definition>
        </bitField>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">Invalidate Data or Unified cache line by MVA to PoC</gui_name>
        <alias_name>CP15_INV_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Invalidate Data or Unified cache line by MVA to PoC</description>
        <bitField conditional="false" name="Modified_virtual_address">
          <gui_name language="en">Modified_virtual_address</gui_name>
          <description language="en">Specifies address to invalidate, clean, or prefetch </description>
          <definition>[31:6]</definition>
        </bitField>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">Invalidate Data or Unified cache line by Set/Way</gui_name>
        <alias_name>CP15_INV_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Invalidate Data or Unified cache line by Set/Way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">Clean Data or Unified cache line by MVA to PoC</gui_name>
        <alias_name>CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Clean Data or Unified cache line by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">Clean Data or Unified cache line by Set/Way</gui_name>
        <alias_name>CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Clean Data or Unified cache line by Set/Way</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">Clean Data or Unified cache line by MVA to PoU</gui_name>
        <alias_name>CP15_CLEAN_DCACHE_TO_UNI</alias_name>
        <device_name type="rvi">CP15_CLEAN_DCACHE_TO_UNI</device_name>
        <device_name type="cadi">CP15_CLEAN_DCACHE_TO_UNI</device_name>
        <description language="en">Clean Data or Unified cache line by MVA to PoU</description>
        <bitField conditional="false" name="Modified_virtual_address">
          <gui_name language="en">Modified_virtual_address</gui_name>
          <description language="en">Specifies address to invalidate, clean, or prefetch </description>
          <definition>[31:6]</definition>
        </bitField>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">Clean and Invalidate Data or Unified cache line by MVA to PoC</gui_name>
        <alias_name>CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Clean and Invalidate Data or Unified cache line by MVA to PoC</description>
        <bitField conditional="false" name="Modified_virtual_address">
          <gui_name language="en">Modified_virtual_address</gui_name>
          <description language="en">Specifies address to invalidate, clean, or prefetch </description>
          <definition>[31:6]</definition>
        </bitField>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">Clean and Invalidate Data or Unified cache line by Set/Way</gui_name>
        <alias_name>CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Clean and Invalidate Data or Unified cache line by Set/Way</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="L2_Cache_PLE_Control" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">L2 Cache PLE</gui_name>
      <description language="en">L2 Cache Preload Engine Control and Configuration</description>
      <register access="RO" name="CHANNELS_PRESENT" size="4">
        <gui_name language="en">PLE Identification and Status Register present</gui_name>
        <alias_name>CP15_CHANNELS_PRESENT</alias_name>
        <device_name type="rvi">CP15_CHANNELS_PRESENT</device_name>
        <device_name type="cadi">CP15_CHANNELS_PRESENT</device_name>
        <description language="en">PLE Identification and Status Register present</description>
        <bitField conditional="false" name="CH1">
          <gui_name language="en">CH1</gui_name>
          <description language="en">Provides information on PLE Channel 1 functions. </description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="CH0">
          <gui_name language="en">CH0</gui_name>
          <description language="en">Provides information on PLE Channel 0 functions:. </description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CHANNELS_RUNNING" size="4">
        <gui_name language="en">PLE Identification and Status Register running</gui_name>
        <alias_name>CP15_CHANNELS_RUNNING</alias_name>
        <device_name type="rvi">CP15_CHANNELS_RUNNING</device_name>
        <device_name type="cadi">CP15_CHANNELS_RUNNING</device_name>
        <description language="en">PLE Identification and Status Register running</description>
        <bitField conditional="false" name="CH1">
          <gui_name language="en">CH1</gui_name>
          <description language="en">Provides information on PLE Channel 1 functions. </description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="CH0">
          <gui_name language="en">CH0</gui_name>
          <description language="en">Provides information on PLE Channel 0 functions:. </description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CHANNELS_INTERRUPTING" size="4">
        <gui_name language="en">PLE Identification and Status Register interrupting</gui_name>
        <alias_name>CP15_CHANNELS_INTERRUPTING</alias_name>
        <device_name type="rvi">CP15_CHANNELS_INTERRUPTING</device_name>
        <device_name type="cadi">CP15_CHANNELS_INTERRUPTING</device_name>
        <description language="en">PLE Identification and Status Register interrupting</description>
        <bitField conditional="false" name="CH1">
          <gui_name language="en">CH1</gui_name>
          <description language="en">Provides information on PLE Channel 1 functions. </description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="CH0">
          <gui_name language="en">CH0</gui_name>
          <description language="en">Provides information on PLE Channel 0 functions. </description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CHANNELS_ACCESSIBILITY" size="4">
        <gui_name language="en">PLE User Accessibility</gui_name>
        <alias_name>CP15_CHANNELS_ACCESSIBILITY</alias_name>
        <device_name type="rvi">CP15_CHANNELS_ACCESSIBILITY</device_name>
        <device_name type="cadi">CP15_CHANNELS_ACCESSIBILITY</device_name>
        <description language="en">Determines if a User mode process can access the registers for each channel</description>
        <bitField conditional="false" name="U1">
          <gui_name language="en">U1</gui_name>
          <description language="en">Indicates if a User mode process can access the registers for channel 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="U0">
          <gui_name language="en">U0</gui_name>
          <description language="en">Indicates if a User mode process can access the registers for channel 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CHANNEL_NUMBER" size="4">
        <gui_name language="en">PLE Channel Number</gui_name>
        <alias_name>CP15_CHANNEL_NUMBER</alias_name>
        <device_name type="rvi">CP15_CHANNEL_NUMBER</device_name>
        <device_name type="cadi">CP15_CHANNEL_NUMBER</device_name>
        <description language="en">Selects a PLE channel</description>
        <bitField conditional="false" name="CN">
          <gui_name language="en">CN</gui_name>
          <description language="en">Indicates PLE channel selected.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="CHANNEL_STOP" size="4">
        <gui_name language="en">Stop PLE enable command</gui_name>
        <alias_name>CP15_CHANNEL_STOP</alias_name>
        <device_name type="rvi">CP15_CHANNEL_STOP</device_name>
        <device_name type="cadi">CP15_CHANNEL_STOP</device_name>
        <description language="en">Stop PLE enable command</description>
      </register>
      <register access="WO" name="CHANNEL_START" size="4">
        <gui_name language="en">Start PLE enable command</gui_name>
        <alias_name>CP15_CHANNEL_START</alias_name>
        <device_name type="rvi">CP15_CHANNEL_START</device_name>
        <device_name type="cadi">CP15_CHANNEL_START</device_name>
        <description language="en">Start PLE enable command</description>
      </register>
      <register access="WO" name="CHANNEL_CLEAR" size="4">
        <gui_name language="en">Clear PLE enable command</gui_name>
        <alias_name>CP15_CHANNEL_CLEAR</alias_name>
        <device_name type="rvi">CP15_CHANNEL_CLEAR</device_name>
        <device_name type="cadi">CP15_CHANNEL_CLEAR</device_name>
        <description language="en">Clear PLE enable command</description>
      </register>
      <register access="RW" name="CHANNEL_CONTROL" size="4">
        <gui_name language="en">PLE Control Register</gui_name>
        <alias_name>CP15_CHANNEL_CONTROL</alias_name>
        <device_name type="rvi">CP15_CHANNEL_CONTROL</device_name>
        <device_name type="cadi">CP15_CHANNEL_CONTROL</device_name>
        <description language="en">Controls the operations of the PLE channel</description>
        <bitField conditional="false" name="DT">
          <gui_name language="en">DT</gui_name>
          <description language="en">Indicates direction of transfer.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="IC">
          <gui_name language="en">IC</gui_name>
          <description language="en">Indicates whether the PLE channel must assert an interrupt on completion of the PLE transfer, or if the Stop command stops the PLE.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="IE">
          <gui_name language="en">IE</gui_name>
          <description language="en">Indicates that the PLE channel must assert an interrupt on an error. The interrupt is deasserted from this source, when the channel is set to idle with a clear operation.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="UM">
          <gui_name language="en">UM</gui_name>
          <description language="en">Indicates that the permission checks are based on the PLE in User or privileged mode. The UM bit is provided so that the privileged mode process can emulate a User mode.</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="WY">
          <gui_name language="en">WY</gui_name>
          <description language="en">Indicates the selected L2 cache way for filling data. This is used in conjunction with the L2 Cache Lockdown Register. </description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CHANNEL_INTERNALSTARTADDRESS" size="4">
        <gui_name language="en">PLE Internal Start Address</gui_name>
        <alias_name>CP15_CHANNEL_INTERNALSTARTADDRESS</alias_name>
        <device_name type="rvi">CP15_CHANNEL_INTERNALSTARTADDRESS</device_name>
        <device_name type="cadi">CP15_CHANNEL_INTERNALSTARTADDRESS</device_name>
        <description language="en">Defines the start address, that is, the first address that data transfers go to or from</description>
      </register>
      <register access="RW" name="CHANNEL_INTERNALENDADDRESS" size="4">
        <gui_name language="en">PLE internal end address</gui_name>
        <alias_name>CP15_CHANNEL_INTERNALENDADDRESS</alias_name>
        <device_name type="rvi">CP15_CHANNEL_INTERNALENDADDRESS</device_name>
        <device_name type="cadi">CP15_CHANNEL_INTERNALENDADDRESS</device_name>
        <description language="en">Defines the number of cache lines transferred</description>
      </register>
      <register access="RO" name="CHANNEL_STATUS" size="4">
        <gui_name language="en">PLE Channel Status</gui_name>
        <alias_name>CP15_CHANNEL_STATUS</alias_name>
        <device_name type="rvi">CP15_CHANNEL_STATUS</device_name>
        <device_name type="cadi">CP15_CHANNEL_STATUS</device_name>
        <description language="en">Defines the status of the most recently started PLE operation on that channel</description>
        <bitField conditional="false" name="Error_code">
          <gui_name language="en">Error_code</gui_name>
          <description language="en">Indicates the status of the external address error.</description>
          <definition>[8:2]</definition>
        </bitField>
        <bitField conditional="false" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the status of the PLE channel.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CHANNEL_CONTEXTID" size="4">
        <gui_name language="en">PLE context ID</gui_name>
        <alias_name>CP15_CHANNEL_CONTEXTID</alias_name>
        <device_name type="rvi">CP15_CHANNEL_CONTEXTID</device_name>
        <device_name type="cadi">CP15_CHANNEL_CONTEXTID</device_name>
        <description language="en">Contains the processor context ID of the process that uses the channel</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process and identifies the current ASID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Performance_monitor" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">PMNC</gui_name>
      <description language="en">System Performance Monitor</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">Performance monitor control</gui_name>
        <alias_name>CP15_PERF_MON_CTRL</alias_name>
        <device_name type="rvi">CP15_PERF_MON_CTRL</device_name>
        <device_name type="cadi">CP15_PERF_MON_CTRL</device_name>
        <description language="en">Controls the operation of the four Performance Monitor Count Registers, and the Cycle Counter Register</description>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Specifies the implementor code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Specifies the identification code.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented.</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="DP">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disables cycle counter, CCNT, when non-invasive debug is prohibited.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X">
          <gui_name language="en">X</gui_name>
          <description language="en">Enables export of the events from the event bus to an external monitoring block, such as the ETM to trace events. </description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle count divider: 0 = counts every processor clock cycle.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset: 0 = no action 1 = resets cycle counter, CCNT, to zero. This bit Read-As-Zero.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Performance counter reset: 0 = no action 1 = resets all performance counters to zero. This bit Read-As-Zero.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable bit: 0 = disables all counters, including CCNT 1 = enables all counters including CCNT.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">Count enable set</gui_name>
        <alias_name>CP15_COUNT_ENA_SET</alias_name>
        <device_name type="rvi">CP15_COUNT_ENA_SET</device_name>
        <device_name type="cadi">CP15_COUNT_ENA_SET</device_name>
        <description language="en">Enables or disables any of the Performance Monitor Count Registers</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Enable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Enable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Enable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Enable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Enable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">Count enable clear</gui_name>
        <alias_name>CP15_COUNT_ENA_CLR</alias_name>
        <device_name type="rvi">CP15_COUNT_ENA_CLR</device_name>
        <device_name type="cadi">CP15_COUNT_ENA_CLR</device_name>
        <description language="en">Enables or disables any of the Performance Monitor Count Registers</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Disable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Disable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Disable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Disable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Disable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">Overflow Flag Status</gui_name>
        <alias_name>CP15_OVERFLOW_STATUS</alias_name>
        <device_name type="rvi">CP15_OVERFLOW_STATUS</device_name>
        <device_name type="cadi">CP15_OVERFLOW_STATUS</device_name>
        <description language="en">Enables or disables any of the performance monitor counters producing an overflow flag</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter overflow flag.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3 overflow flag.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 overflow flag.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 overflow flag.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 overflow flag.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SW_INC" size="4">
        <gui_name language="en">Software increment</gui_name>
        <alias_name>CP15_SW_INC</alias_name>
        <device_name type="rvi">CP15_SW_INC</device_name>
        <device_name type="cadi">CP15_SW_INC</device_name>
        <description language="en">Increments the count of a performance monitor count register</description>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Increment Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Increment Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">Performance Counter Selection</gui_name>
        <alias_name>CP15_COUNTER_SELECT</alias_name>
        <device_name type="rvi">CP15_COUNTER_SELECT</device_name>
        <device_name type="cadi">CP15_COUNTER_SELECT</device_name>
        <description language="en">Selects a Performance Monitor Count Register</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Counter select.</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">Cycle count</gui_name>
        <alias_name>CP15_CYCLE_COUNT</alias_name>
        <device_name type="rvi">CP15_CYCLE_COUNT</device_name>
        <device_name type="cadi">CP15_CYCLE_COUNT</device_name>
        <description language="en">Counts the number of clock cycles since the register was reset</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">Event selection</gui_name>
        <alias_name>CP15_EVENT_SELECT</alias_name>
        <device_name type="rvi">CP15_EVENT_SELECT</device_name>
        <device_name type="cadi">CP15_EVENT_SELECT</device_name>
        <description language="en">Selects the events that you want a Performance Monitor Count Register to count</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Specifies the event selected.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">Performance monitor count</gui_name>
        <alias_name>CP15_PERF_MON_COUNT</alias_name>
        <device_name type="rvi">CP15_PERF_MON_COUNT</device_name>
        <device_name type="cadi">CP15_PERF_MON_COUNT</device_name>
        <description language="en">Counts instances of an event selected by the EVTSEL Register</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">User enable</gui_name>
        <alias_name>CP15_USER_ENABLE</alias_name>
        <device_name type="rvi">CP15_USER_ENABLE</device_name>
        <device_name type="cadi">CP15_USER_ENABLE</device_name>
        <description language="en">Enables User mode to have access to the Performance Monitor Registers</description>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="EN">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">Interrupt enable set</gui_name>
        <alias_name>CP15_INTERRUPT_ENABLE_SET</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_ENABLE_SET</device_name>
        <device_name type="cadi">CP15_INTERRUPT_ENABLE_SET</device_name>
        <description language="en">Determines if any of the Performance Monitor Count Registers generate an interrupt on overflow</description>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">Interrupt Enable Clear</gui_name>
        <alias_name>CP15_INTERRUPT_ENABLE_CLR</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_ENABLE_CLR</device_name>
        <device_name type="cadi">CP15_INTERRUPT_ENABLE_CLR</device_name>
        <description language="en">Determines if any of the Performance Monitor Count Registers generate an interrupt on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="VA_TO_PA" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">VA to PA Translation</gui_name>
      <description language="en">Virtual Address to Physical Address Translation</description>
      <register access="RW" name="PAR" size="4">
        <gui_name language="en">Physical Address</gui_name>
        <alias_name>CP15_PA</alias_name>
        <device_name type="rvi">CP15_PA</device_name>
        <device_name type="cadi">CP15_PA</device_name>
        <description language="en">Holds the Physical Address after a successful translation or the source of the abort for an unsuccessful translation</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Not used in the processor.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = non-shared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates if the result is a supersection.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FSR">
          <gui_name language="en">FSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
      </register>
      <register access="WO" name="ATS1CPR" size="4">
        <gui_name language="en">VA-to-PA translation in the Current World with privileged read permission</gui_name>
        <alias_name>CP15_VA_CW_PRIV_READ</alias_name>
        <device_name type="rvi">CP15_VA_CW_PRIV_READ</device_name>
        <device_name type="cadi">CP15_VA_CW_PRIV_READ</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged read permission</description>
      </register>
      <register access="WO" name="ATS1CPW" size="4">
        <gui_name language="en">VA-to-PA translation in the Current World with privileged write permission</gui_name>
        <alias_name>CP15_VA_CW_PRIV_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_CW_PRIV_WRITE</device_name>
        <device_name type="cadi">CP15_VA_CW_PRIV_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged write permission</description>
      </register>
      <register access="WO" name="ATS1CUR" size="4">
        <gui_name language="en">VA-to-PA translation in the Current World with User read permission</gui_name>
        <alias_name>CP15_VA_CW_USER_READ</alias_name>
        <device_name type="rvi">CP15_VA_CW_USER_READ</device_name>
        <device_name type="cadi">CP15_VA_CW_USER_READ</device_name>
        <description language="en">VA-to-PA translation in the Current World with User read permission</description>
      </register>
      <register access="WO" name="ATS1CUW" size="4">
        <gui_name language="en">VA-to-PA translation in the Current World with User write permission</gui_name>
        <alias_name>CP15_VA_CW_USER_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_CW_USER_WRITE</device_name>
        <device_name type="cadi">CP15_VA_CW_USER_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Current World with User write permission</description>
      </register>
      <register access="WO" name="ATS12NSOPR" size="4">
        <gui_name language="en">VA-to-PA translation in the Other World with privileged read permission</gui_name>
        <alias_name>CP15_VA_OW_PRIV_READ</alias_name>
        <device_name type="rvi">CP15_VA_OW_PRIV_READ</device_name>
        <device_name type="cadi">CP15_VA_OW_PRIV_READ</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged read permission</description>
      </register>
      <register access="WO" name="ATS12NSOPW" size="4">
        <gui_name language="en">VA-to-PA translation in the Other World with privileged write permission</gui_name>
        <alias_name>CP15_VA_OW_PRIV_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_OW_PRIV_WRITE</device_name>
        <device_name type="cadi">CP15_VA_OW_PRIV_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged write permission</description>
      </register>
      <register access="WO" name="ATS12NSOUR" size="4">
        <gui_name language="en">VA-to-PA translation in the Other World with User read permission</gui_name>
        <alias_name>CP15_VA_OW_USER_READ</alias_name>
        <device_name type="rvi">CP15_VA_OW_USER_READ</device_name>
        <device_name type="cadi">CP15_VA_OW_USER_READ</device_name>
        <description language="en">VA-to-PA translation in the Other World with User read permission</description>
      </register>
      <register access="WO" name="ATS12NSOUW" size="4">
        <gui_name language="en">VA-to-PA translation in the Other World with User write permission</gui_name>
        <alias_name>CP15_VA_OW_USER_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_OW_USER_WRITE</device_name>
        <device_name type="cadi">CP15_VA_OW_USER_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Other World with User write permission</description>
      </register>
      <register access="WO" name="CP15DMB" size="4">
        <gui_name language="en">Data synchronization barrier operation</gui_name>
        <alias_name>CP15_DATA_WRITE_BARRIER</alias_name>
        <device_name type="rvi">CP15_DATA_WRITE_BARRIER</device_name>
        <device_name type="cadi">CP15_DATA_WRITE_BARRIER</device_name>
        <description language="en">Ensures that all outstanding explicit memory transactions complete before any following instructions begin</description>
      </register>
      <register access="WO" name="CP15DSB" size="4">
        <gui_name language="en">Data memory barrier operation</gui_name>
        <alias_name>CP15_DATA_MEMORY_BARRIER</alias_name>
        <device_name type="rvi">CP15_DATA_MEMORY_BARRIER</device_name>
        <device_name type="cadi">CP15_DATA_MEMORY_BARRIER</device_name>
        <description language="en">Ensures that all outstanding explicit memory transactions complete before any following explicit memory transactions begin</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">TCM Type</gui_name>
      <description language="en">Specifies that the processor does not implement instruction and data TCMs</description>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">CP15_TCM_TYPE</gui_name>
        <alias_name>CP15_TCM_TYPE</alias_name>
        <device_name type="rvi">CP15_TCM_TYPE</device_name>
        <device_name type="cadi">CP15_TCM_TYPE</device_name>
        <description language="en">TCM Type Register</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Non_Secure" xml:base="Registers/CP15/Cortex-A8.xml">
      <gui_name language="en">Non Secure Mode Registers</gui_name>
      <description language="en">CP15 Registers that are banked in Non Secure Mode</description>
      <register access="RW" name="N_CSSELR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_N_CACHE_SIZE_SELECT</alias_name>
        <device_name type="rvi">CP15_N_CACHE_SIZE_SELECT</device_name>
        <device_name type="cadi">CP15_N_CACHE_SIZE_SELECT</device_name>
        <description language="en">Provides cache size information for up to eight levels of cache containing instruction, data, or unified caches</description>
        <bitField conditional="false" enumerationId="CP15_N_CACHE_SIZE_SELECT_LEVEL" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_N_CACHE_SIZE_SELECT_IND" name="IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_SCTLR" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_N_CONTROL</alias_name>
        <device_name type="rvi">CP15_N_CONTROL</device_name>
        <device_name type="cadi">CP15_N_CONTROL</device_name>
        <description language="en">Provides control and configuration of:
-memory alignment, endianness, protection, and fault behavior
-MMU, cache enables, and cache replacement strategy
-interrupts and behavior of interrupt latency
-location for exception vectors
-program flow prediction</description>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable bit (banked).</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">This is the Access Flag Enable bit (banked).</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">This bit controls the TEX remap functionality in the MMU (banked).</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_MASKABLE_NOT_MASKABLE" name="NMFI" access="RO">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">This is the Non-Maskable Fast Interrupt enable bit.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the CPSR E bit on an exception (banked).</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_CONTROL_VECTORS" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors (banked).</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level (banked).</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction (banked).</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level (banked).</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses (banked).</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_N_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_N_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_N_AUXILIARY_CONTROL</device_name>
        <description language="en">Controls processor-specific features that are not architecturally described</description>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L2_hardware_reset_disable" access="RO">
          <gui_name language="en">L2 hardware reset disable</gui_name>
          <description language="en">Monitors the L2 hardware reset disable bit, L2RSTDISABLE</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L1_hardware_reset_disable" access="RO">
          <gui_name language="en">L1 hardware reset disable</gui_name>
          <description language="en">Monitors the L1 hardware reset disable bit, L1RSTDISABLE</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_CMP" name="Cache_maintenance_pipeline">
          <gui_name language="en">Cache maintenance pipeline</gui_name>
          <description language="en">Specify pipelining of CP15 data cache maintenance operations</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Clock_stop_request_disable">
          <gui_name language="en">Clock stop request disable</gui_name>
          <description language="en">Disables Clock stop request</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_instruction_serialization">
          <gui_name language="en">CP14/CP15 instruction serialization</gui_name>
          <description language="en">Imposes serialization on those CP14 and CP15 instructions that are not natively serialized</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_wait_on_idle">
          <gui_name language="en">CP14/CP15 wait on idle</gui_name>
          <description language="en">Imposes wait on idle protocol of CP14 and CP15 serialized instructions that do not natively wait on idle</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_pipeline_flush">
          <gui_name language="en">CP14/CP15 pipeline flush</gui_name>
          <description language="en">Imposes a pipeline flush on CP14 and CP15 instructions that do not natively include one</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_ETM_clock">
          <gui_name language="en">Force ETM clock</gui_name>
          <description language="en">Forces ETM clock enable active</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_clock">
          <gui_name language="en">Force NEON clock</gui_name>
          <description language="en">Forces NEON clock enable active</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_main_clock">
          <gui_name language="en">Force main clock</gui_name>
          <description language="en">Forces the main processor clock enable active</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_single_issue">
          <gui_name language="en">Force NEON single issue</gui_name>
          <description language="en">Forces single issue of Advanced SIMD instructions.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_load_store_single_issue">
          <gui_name language="en">Force load store single issue</gui_name>
          <description language="en">Forces single issue of load/store instructions</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_single_issue">
          <gui_name language="en">Force single issue</gui_name>
          <description language="en">Forces single issue of all instructions</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_PLDNOP" name="PLDNOP">
          <gui_name language="en">PLDNOP</gui_name>
          <description language="en">Executes PLD instructions as a NOP instruction</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_WFINOP" name="WFINOP">
          <gui_name language="en">WFINOP</gui_name>
          <description language="en">Executes WFI instructions as a NOP instruction</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Disable_branch_size_mispredicts">
          <gui_name language="en">Disable branch size mispredicts</gui_name>
          <description language="en">Prevents BTB branch size mispredicts</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_IBE" name="IBE">
          <gui_name language="en">IBE</gui_name>
          <description language="en">Invalidates BTB enable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1NEON">
          <gui_name language="en">L1NEON</gui_name>
          <description language="en">Enables caching NEON data within the L1 data cache</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="ASA">
          <gui_name language="en">ASA</gui_name>
          <description language="en">Enables speculative accesses on AXI</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1PE">
          <gui_name language="en">L1PE</gui_name>
          <description language="en">Enables L1 cache parity detection</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L2EN_B">
          <gui_name language="en">L2EN_B</gui_name>
          <description language="en">B Enables L2 cache</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="L1ALIAS">
          <gui_name language="en">L1ALIAS</gui_name>
          <description language="en">Enables L1 data cache hardware alias checks</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR0" size="4">
        <gui_name language="en">Non-secure Translation Table Base Register 0</gui_name>
        <alias_name>CP15_N_TTBR0</alias_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">CP15_N_TTBR0</device_name>
        <description language="en">Holds the physical address of the first level translation table</description>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR1" size="4">
        <gui_name language="en">Non-secure Translation Table Base Register 1</gui_name>
        <alias_name>CP15_N_TTBR1</alias_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">CP15_N_TTBR1</device_name>
        <description language="en">Holds the physical address of the first level table</description>
        <bitField conditional="false" name="Translation_table_base_1">
          <gui_name language="en">Translation_table_base_1</gui_name>
          <description language="en">Holds the translation table base address, the physical address of the first level translation table</description>
          <definition>[31:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBCR" size="4">
        <gui_name language="en">Non-secure Translation Table Base Control</gui_name>
        <alias_name>CP15_N_TTBC</alias_name>
        <device_name type="rvi">CP15_N_TTBC</device_name>
        <device_name type="cadi">CP15_N_TTBCR</device_name>
        <description language="en">Determines if a translation table miss for a specific VA uses, for its translation table walk, TTBR0 or TTBR1</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TBR_PAGE_SIZE" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DACR" size="4">
        <gui_name language="en">Non-secure Domain Access Control</gui_name>
        <alias_name>CP15_N_DACR</alias_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">CP15_N_DACR</device_name>
        <description language="en">Holds the access permissions for a maximum of 16 domains</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DFSR" size="4">
        <gui_name language="en">Non-secure Data Fault Status</gui_name>
        <alias_name>CP15_N_DFSR</alias_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">CP15_N_DFSR</device_name>
        <description language="en">Holds the source of the last data fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="RW" enumerationId="E_DFSR_RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs. This field takes values 0-15.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_IFSR" size="4">
        <gui_name language="en">Non-secure Instruction fault status</gui_name>
        <alias_name>CP15_N_IFSR</alias_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">CP15_N_IFSR</device_name>
        <description language="en">Holds the source of the last instruction fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_ADFSR" size="4">
        <gui_name language="en">Non-secure Data auxiliary fault status</gui_name>
        <alias_name>CP15_N_DATA_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_N_DATA_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_N_DATA_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="N_AIFSR" size="4">
        <gui_name language="en">Non-secure Instruction auxiliary fault status</gui_name>
        <alias_name>CP15_N_INSTR_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_N_INSTR_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_N_INSTR_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="N_DFAR" size="4">
        <gui_name language="en">Non-secure Data Fault Address</gui_name>
        <alias_name>CP15_N_DFAR</alias_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">CP15_N_DFAR</device_name>
        <description language="en">Holds the Modified Virtual Address of the fault when a precise abort occurs</description>
      </register>
      <register access="RW" name="N_IFAR" size="4">
        <gui_name language="en">Non-secure Instruction fault address</gui_name>
        <alias_name>CP15_N_IFAR</alias_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">CP15_N_IFAR</device_name>
        <description language="en">Holds the address of instructions that cause a prefetch abort</description>
      </register>
      <register access="WO" name="N_ITLBIALL" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_I_ALL</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_I_ALL</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_I_ALL</device_name>
        <description language="en">Invalidate Inst-TLB</description>
      </register>
      <register access="WO" name="N_ITLBIMVA" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB entry (MVA)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate Inst-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="N_ITLBIASID" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB (ASID)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_I_ASID</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_I_ASID</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_I_ASID</device_name>
        <description language="en">Invalidate Inst-TLB (ASID)</description>
      </register>
      <register access="WO" name="N_DTLBIALL" size="4">
        <gui_name language="en">Non-secure Invalidate Data-TLB</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_D_ALL</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_D_ALL</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_D_ALL</device_name>
        <description language="en">Invalidate Data-TLB</description>
      </register>
      <register access="WO" name="N_DTLBIMVA" size="4">
        <gui_name language="en">Non-secure Invalidate Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="N_DTLBIASID" size="4">
        <gui_name language="en">Non-secure Invalidate Data-TLB (ASID)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_D_ASID</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_D_ASID</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_D_ASID</device_name>
        <description language="en">Invalidate Data-TLB (ASID)</description>
      </register>
      <register access="WO" name="N_TLBIALL" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB and Data-TLB</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_ALL</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB</description>
      </register>
      <register access="WO" name="N_TLBIMVA" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB and Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_MVA</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_MVA</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_MVA</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="N_TLBIASID" size="4">
        <gui_name language="en">Non-secure Invalidate Inst-TLB and Data-TLB (ASID)</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_ASID</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_ASID</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_ASID</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB (ASID)</description>
      </register>
      <register access="RW" name="N_PRRR" size="4">
        <gui_name language="en">Non-secure Primary region remap register</gui_name>
        <alias_name>CP15_N_PRIM_REGION_REMAP</alias_name>
        <device_name type="rvi">CP15_N_PRIM_REGION_REMAP</device_name>
        <device_name type="cadi">CP15_N_PRIM_REGION_REMAP</device_name>
        <description language="en">Primary region remap register</description>
      </register>
      <register access="RW" name="N_NMRR" size="4">
        <gui_name language="en">Non-secure Normal memory remap</gui_name>
        <alias_name>CP15_N_NORM_MEM_REMAP</alias_name>
        <device_name type="rvi">CP15_N_NORM_MEM_REMAP</device_name>
        <device_name type="cadi">CP15_N_NORM_MEM_REMAP</device_name>
        <description language="en">Normal memory remap</description>
      </register>
      <register access="RW" name="N_VBAR" size="4">
        <gui_name language="en">Non-secure Vector Base Address</gui_name>
        <alias_name>CP15_N_VECTOR_BASE</alias_name>
        <device_name type="rvi">CP15_N_VECTOR_BASE</device_name>
        <device_name type="cadi">CP15_N_VECTOR_BASE</device_name>
        <description language="en">Holds the base address for exception vectors in the Secure and Non-secure states</description>
      </register>
      <register access="RW" name="N_PID" size="4">
        <gui_name language="en">Non-secure FCSE PID</gui_name>
        <alias_name>CP15_N_PID</alias_name>
        <device_name type="rvi">CP15_N_PID</device_name>
        <device_name type="cadi">CP15_N_PID</device_name>
        <description language="en">Use of the FCSE PID Register is deprecated</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE_PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_CID" size="4">
        <gui_name language="en">Non-secure Context ID</gui_name>
        <alias_name>CP15_N_CID</alias_name>
        <device_name type="rvi">CP15_N_CID</device_name>
        <device_name type="cadi">CP15_N_CID</device_name>
        <description language="en">Provides information on the current ASID and process ID, for example for the ETM and debug logic</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TPIDRURW" size="4">
        <gui_name language="en">Non-secure User read/write thread and process ID</gui_name>
        <alias_name>CP15_N_USER_RW_ID</alias_name>
        <device_name type="rvi">CP15_N_USER_RW_ID</device_name>
        <device_name type="cadi">CP15_N_USER_RW_ID</device_name>
        <description language="en">Non-secure User read/write thread and process ID</description>
      </register>
      <register access="RW" name="N_TPIDRURO" size="4">
        <gui_name language="en">Non-secure User read-only thread and process ID</gui_name>
        <alias_name>CP15_N_USER_RO_ID</alias_name>
        <device_name type="rvi">CP15_N_USER_RO_ID</device_name>
        <device_name type="cadi">CP15_N_USER_RO_ID</device_name>
        <description language="en">Non-secure User read-only thread and process ID</description>
      </register>
      <register access="RW" name="N_TPIDRPRW" size="4">
        <gui_name language="en">Non-secure User privileged only thread and process ID</gui_name>
        <alias_name>CP15_N_PRIVILEGED_ID</alias_name>
        <device_name type="rvi">CP15_N_PRIVILEGED_ID</device_name>
        <device_name type="cadi">CP15_N_PRIVILEGED_ID</device_name>
        <description language="en">Non-secure User privileged only thread and process ID</description>
      </register>
      <register access="RW" name="N_PAR" size="4">
        <gui_name language="en">Non-secure Physical Address</gui_name>
        <alias_name>CP15_N_PA</alias_name>
        <device_name type="rvi">CP15_N_PA</device_name>
        <device_name type="cadi">CP15_N_PA</device_name>
        <description language="en">Non-secure Physical Address</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Not used in the processor.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = non-shared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates if the result is a supersection.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FSR">
          <gui_name language="en">FSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Secure" xml:base="Registers/CP15/Cortex-A8_SecurePriv.xml">
      <gui_name language="en">Secure Mode Registers</gui_name>
      <description language="en">CP15 Registers that are banked in Secure Mode</description>
      <register access="RW" name="S_CSSELR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_S_CACHE_SIZE_SELECT</alias_name>
        <device_name type="rvi">CP15_S_CACHE_SIZE_SELECT</device_name>
        <device_name type="cadi">CP15_S_CACHE_SIZE_SELECT</device_name>
        <description language="en">Provides cache size information for up to eight levels of cache containing instruction, data, or unified caches</description>
        <bitField conditional="false" enumerationId="CP15_S_CACHE_SIZE_SELECT_LEVEL" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_S_CACHE_SIZE_SELECT_IND" name="IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_SCTLR" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_S_CONTROL</alias_name>
        <device_name type="rvi">CP15_S_CONTROL</device_name>
        <device_name type="cadi">CP15_S_CONTROL</device_name>
        <description language="en">Provides control and configuration of:
-memory alignment, endianness, protection, and fault behavior
-MMU, cache enables, and cache replacement strategy
-interrupts and behavior of interrupt latency
-location for exception vectors
-program flow prediction</description>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable bit (banked).</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">This is the Access Flag Enable bit (banked).</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">This bit controls the TEX remap functionality in the MMU (banked).</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_MASKABLE_NOT_MASKABLE" name="NMFI" access="RO">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">This is the Non-Maskable Fast Interrupt enable bit.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the CPSR E bit on an exception (banked).</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_CONTROL_VECTORS" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors (banked).</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level (banked).</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction (banked).</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level (banked).</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses (banked).</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_S_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_S_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_S_AUXILIARY_CONTROL</device_name>
        <description language="en">Controls processor-specific features that are not architecturally described</description>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L2_hardware_reset_disable" access="RO">
          <gui_name language="en">L2 hardware reset disable</gui_name>
          <description language="en">Monitors the L2 hardware reset disable bit, L2RSTDISABLE</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_HRD" name="L1_hardware_reset_disable" access="RO">
          <gui_name language="en">L1 hardware reset disable</gui_name>
          <description language="en">Monitors the L1 hardware reset disable bit, L1RSTDISABLE</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_CMP" name="Cache_maintenance_pipeline">
          <gui_name language="en">Cache maintenance pipeline</gui_name>
          <description language="en">Specify pipelining of CP15 data cache maintenance operations</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Clock_stop_request_disable">
          <gui_name language="en">Clock stop request disable</gui_name>
          <description language="en">Disables Clock stop request</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_instruction_serialization">
          <gui_name language="en">CP14/CP15 instruction serialization</gui_name>
          <description language="en">Impwait_ones serialization on those CP14 and CP15 instructions that are not natively serialized</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_wait_on_idle">
          <gui_name language="en">CP14/CP15 wait on idle</gui_name>
          <description language="en">Imposes wait on idle protocol of CP14 and CP15 serialized instructions that do not natively wait on idle</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="CP14_CP15_pipeline_flush">
          <gui_name language="en">CP14/CP15 pipeline flush</gui_name>
          <description language="en">Imposes a pipeline flush on CP14 and CP15 instructions that do not natively include one</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_ETM_clock">
          <gui_name language="en">Force ETM clock</gui_name>
          <description language="en">Forces ETM clock enable active</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_clock">
          <gui_name language="en">Force NEON clock</gui_name>
          <description language="en">Forces NEON clock enable active</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_main_clock">
          <gui_name language="en">Force main clock</gui_name>
          <description language="en">Forces the main processor clock enable active</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_NEON_single_issue">
          <gui_name language="en">Force NEON single issue</gui_name>
          <description language="en">Forces single issue of Advanced SIMD instructions.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_load_store_single_issue">
          <gui_name language="en">Force load store single issue</gui_name>
          <description language="en">Forces single issue of load/store instructions</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="Force_single_issue">
          <gui_name language="en">Force single issue</gui_name>
          <description language="en">Forces single issue of all instructions</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_PLDNOP" name="PLDNOP">
          <gui_name language="en">PLDNOP</gui_name>
          <description language="en">Executes PLD instructions as a NOP instruction</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_WFINOP" name="WFINOP">
          <gui_name language="en">WFINOP</gui_name>
          <description language="en">Executes WFI instructions as a NOP instruction</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="Disable_branch_size_mispredicts">
          <gui_name language="en">Disable branch size mispredicts</gui_name>
          <description language="en">Prevents BTB branch size mispredicts</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_AUXILIARY_CONTROL_IBE" name="IBE">
          <gui_name language="en">IBE</gui_name>
          <description language="en">Invalidates BTB enable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1NEON">
          <gui_name language="en">L1NEON</gui_name>
          <description language="en">Enables caching NEON data within the L1 data cache</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="ASA">
          <gui_name language="en">ASA</gui_name>
          <description language="en">Enables speculative accesses on AXI</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L1PE">
          <gui_name language="en">L1PE</gui_name>
          <description language="en">Enables L1 cache parity detection</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DISABLED_ENABLED" name="L2EN_B">
          <gui_name language="en">L2EN_B</gui_name>
          <description language="en">B Enables L2 cache</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_ENABLED_DISABLED" name="L1ALIAS">
          <gui_name language="en">L1ALIAS</gui_name>
          <description language="en">Enables L1 data cache hardware alias checks</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR0" size="4">
        <gui_name language="en">Secure Translation Table Base Register 0</gui_name>
        <alias_name>CP15_S_TTBR0</alias_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">CP15_S_TTBR0</device_name>
        <description language="en">Holds the physical address of the first level translation table</description>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR0_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR1" size="4">
        <gui_name language="en">Secure Translation Table Base Register 1</gui_name>
        <alias_name>CP15_S_TTBR1</alias_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">CP15_S_TTBR1</device_name>
        <description language="en">Holds the physical address of the first level table</description>
        <bitField conditional="false" name="Translation_table_base_1">
          <gui_name language="en">Translation_table_base_1</gui_name>
          <description language="en">Holds the translation table base address, the physical address of the first level translation table</description>
          <definition>[31:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_S" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_TTBR1_C" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBCR" size="4">
        <gui_name language="en">Secure Translation Table Base Control</gui_name>
        <alias_name>CP15_S_TTBC</alias_name>
        <device_name type="rvi">CP15_S_TTBC</device_name>
        <device_name type="cadi">CP15_S_TTBCR</device_name>
        <description language="en">Determines if a translation table miss for a specific VA uses, for its translation table walk, TTBR0 or TTBR1</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TBR_PAGE_SIZE" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DACR" size="4">
        <gui_name language="en">Secure Domain Access Control</gui_name>
        <alias_name>CP15_S_DACR</alias_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">CP15_S_DACR</device_name>
        <description language="en">Holds the access permissions for a maximum of 16 domains</description>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOmain_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DFSR" size="4">
        <gui_name language="en">Secure Data Fault Status</gui_name>
        <alias_name>CP15_S_DFSR</alias_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">CP15_S_DFSR</device_name>
        <description language="en">Holds the source of the last data fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="RW" enumerationId="E_DFSR_RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs. This field takes values 0-15.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_IFSR" size="4">
        <gui_name language="en">Secure Instruction fault status</gui_name>
        <alias_name>CP15_S_IFSR</alias_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">CP15_S_IFSR</device_name>
        <description language="en">Holds the source of the last instruction fault</description>
        <bitField conditional="false" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. To determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0].</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_ADFSR" size="4">
        <gui_name language="en">Secure Data auxiliary fault status</gui_name>
        <alias_name>CP15_S_DATA_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_S_DATA_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_S_DATA_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="S_AIFSR" size="4">
        <gui_name language="en">Secure Instruction auxiliary fault status</gui_name>
        <alias_name>CP15_S_INSTR_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_S_INSTR_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_S_INSTR_AUX_FAULT</device_name>
        <description language="en">Provided for compatibility with all ARMv7-A designs</description>
      </register>
      <register access="RW" name="S_DFAR" size="4">
        <gui_name language="en">Secure Data Fault Address</gui_name>
        <alias_name>CP15_S_DFAR</alias_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">CP15_S_DFAR</device_name>
        <description language="en">Holds the Modified Virtual Address of the fault when a precise abort occurs</description>
      </register>
      <register access="RW" name="S_IFAR" size="4">
        <gui_name language="en">Secure Instruction fault address</gui_name>
        <alias_name>CP15_S_IFAR</alias_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">CP15_S_IFAR</device_name>
        <description language="en">Holds the address of instructions that cause a prefetch abort</description>
      </register>
      <register access="WO" name="S_ITLBIALL" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_I_ALL</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_I_ALL</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_I_ALL</device_name>
        <description language="en">Invalidate Inst-TLB</description>
      </register>
      <register access="WO" name="S_ITLBIMVA" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB entry (MVA)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate Inst-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="S_ITLBIASID" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB (ASID)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_I_ASID</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_I_ASID</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_I_ASID</device_name>
        <description language="en">Invalidate Inst-TLB (ASID)</description>
      </register>
      <register access="WO" name="S_DTLBIALL" size="4">
        <gui_name language="en">Secure Invalidate Data-TLB</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_D_ALL</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_D_ALL</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_D_ALL</device_name>
        <description language="en">Invalidate Data-TLB</description>
      </register>
      <register access="WO" name="S_DTLBIMVA" size="4">
        <gui_name language="en">Secure Invalidate Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="S_DTLBIASID" size="4">
        <gui_name language="en">Secure Invalidate Data-TLB (ASID)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_D_ASID</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_D_ASID</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_D_ASID</device_name>
        <description language="en">Invalidate Data-TLB (ASID)</description>
      </register>
      <register access="WO" name="S_TLBIALL" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB and Data-TLB</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_ALL</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB</description>
      </register>
      <register access="WO" name="S_TLBIMVA" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB and Data-TLB entry (MVA)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_MVA</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_MVA</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_MVA</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="S_TLBIASID" size="4">
        <gui_name language="en">Secure Invalidate Inst-TLB and Data-TLB (ASID)</gui_name>
        <alias_name>CP15_S_TLB_INVALIDATE_ASID</alias_name>
        <device_name type="rvi">CP15_S_TLB_INVALIDATE_ASID</device_name>
        <device_name type="cadi">CP15_S_TLB_INVALIDATE_ASID</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB (ASID)</description>
      </register>
      <register access="RW" name="S_PRRR" size="4">
        <gui_name language="en">Secure Primary region remap register</gui_name>
        <alias_name>CP15_S_PRIM_REGION_REMAP</alias_name>
        <device_name type="rvi">CP15_S_PRIM_REGION_REMAP</device_name>
        <device_name type="cadi">CP15_S_PRIM_REGION_REMAP</device_name>
        <description language="en">Primary region remap register</description>
      </register>
      <register access="RW" name="S_NMRR" size="4">
        <gui_name language="en">Secure Normal memory remap</gui_name>
        <alias_name>CP15_S_NORM_MEM_REMAP</alias_name>
        <device_name type="rvi">CP15_S_NORM_MEM_REMAP</device_name>
        <device_name type="cadi">CP15_S_NORM_MEM_REMAP</device_name>
        <description language="en">Normal memory remap</description>
      </register>
      <register access="RW" name="S_VBAR" size="4">
        <gui_name language="en">Secure Vector Base Address</gui_name>
        <alias_name>CP15_S_VECTOR_BASE</alias_name>
        <device_name type="rvi">CP15_S_VECTOR_BASE</device_name>
        <device_name type="cadi">CP15_S_VECTOR_BASE</device_name>
        <description language="en">Holds the base address for exception vectors in the Secure and Secure states</description>
      </register>
      <register access="RW" name="S_PID" size="4">
        <gui_name language="en">Secure FCSE PID</gui_name>
        <alias_name>CP15_S_PID</alias_name>
        <device_name type="rvi">CP15_S_PID</device_name>
        <device_name type="cadi">CP15_S_PID</device_name>
        <description language="en">Use of the FCSE PID Register is deprecated</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE_PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_CID" size="4">
        <gui_name language="en">Secure Context ID</gui_name>
        <alias_name>CP15_S_CID</alias_name>
        <device_name type="rvi">CP15_S_CID</device_name>
        <device_name type="cadi">CP15_S_CID</device_name>
        <description language="en">Provides information on the current ASID and process ID, for example for the ETM and debug logic</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TPIDRURW" size="4">
        <gui_name language="en">Secure User read/write thread and process ID</gui_name>
        <alias_name>CP15_S_USER_RW_ID</alias_name>
        <device_name type="rvi">CP15_S_USER_RW_ID</device_name>
        <device_name type="cadi">CP15_S_USER_RW_ID</device_name>
        <description language="en">Secure User read/write thread and process ID</description>
      </register>
      <register access="RW" name="S_TPIDRURO" size="4">
        <gui_name language="en">Secure User read-only thread and process ID</gui_name>
        <alias_name>CP15_S_USER_RO_ID</alias_name>
        <device_name type="rvi">CP15_S_USER_RO_ID</device_name>
        <device_name type="cadi">CP15_S_USER_RO_ID</device_name>
        <description language="en">Secure User read-only thread and process ID</description>
      </register>
      <register access="RW" name="S_TPIDRPRW" size="4">
        <gui_name language="en">Secure User privileged only thread and process ID</gui_name>
        <alias_name>CP15_S_PRIVILEGED_ID</alias_name>
        <device_name type="rvi">CP15_S_PRIVILEGED_ID</device_name>
        <device_name type="cadi">CP15_S_PRIVILEGED_ID</device_name>
        <description language="en">Secure User privileged only thread and process ID</description>
      </register>
      <register access="RW" name="S_PAR" size="4">
        <gui_name language="en">Secure Physical Address</gui_name>
        <alias_name>CP15_S_PA</alias_name>
        <device_name type="rvi">CP15_S_PA</device_name>
        <device_name type="cadi">CP15_S_PA</device_name>
        <description language="en">Secure Physical Address</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Not used in the processor.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = non-shared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates if the result is a supersection.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FSR">
          <gui_name language="en">FSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Secure_Priv_Debug" xml:base="Registers/CP15/Cortex-A8_SecurePriv.xml">
      <gui_name language="en">Secure Privileged Debug</gui_name>
      <description language="en">Registers available only in secure privileged modes only</description>
      <register access="RO" name="BTBR" size="4">
        <gui_name language="en">CP15_BTB_READ_OP</gui_name>
        <alias_name>CP15_BTB_READ_OP</alias_name>
        <device_name type="rvi">CP15_BTB_READ_OP</device_name>
        <device_name type="cadi">CP15_BTB_READ_OP</device_name>
        <description language="en">BTB array read operation</description>
      </register>
      <register access="RO" name="BTBW" size="4">
        <gui_name language="en">CP15_BTB_READ_OP</gui_name>
        <alias_name>CP15_BTB_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_BTB_WRITE_OP</device_name>
        <device_name type="cadi">CP15_BTB_WRITE_OP</device_name>
        <description language="en">BTB array write operation</description>
      </register>
      <register access="RW" name="DL1LDATA" size="4">
        <gui_name language="en">CP15_D_L1_LOW_DATA</gui_name>
        <alias_name>CP15_D_L1_LOW_DATA</alias_name>
        <device_name type="rvi">CP15_D_L1_LOW_DATA</device_name>
        <device_name type="cadi">CP15_D_L1_LOW_DATA</device_name>
        <description language="en">D-L1 Data 0 Register</description>
      </register>
      <register access="RW" name="DL1HDATA" size="4">
        <gui_name language="en">CP15_D_L1_HIGH_DATA</gui_name>
        <alias_name>CP15_D_L1_HIGH_DATA</alias_name>
        <device_name type="rvi">CP15_D_L1_HIGH_DATA</device_name>
        <device_name type="cadi">CP15_D_L1_HIGH_DATA</device_name>
        <description language="en">D-L1 Data 1 Register</description>
      </register>
      <register access="RO" name="DTLBCAMW" size="4">
        <gui_name language="en">CP15_D_TLB_CAM_WRITE_OP</gui_name>
        <alias_name>CP15_D_TLB_CAM_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_CAM_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_CAM_WRITE_OP</device_name>
        <description language="en">D-TLB CAM write operation</description>
      </register>
      <register access="RO" name="DTLBATTRW" size="4">
        <gui_name language="en">CP15_D_TLB_ATTR_WRITE_OP</gui_name>
        <alias_name>CP15_D_TLB_ATTR_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_ATTR_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_ATTR_WRITE_OP</device_name>
        <description language="en">D-TLB ATTR write operation</description>
      </register>
      <register access="RO" name="DTLBPAW" size="4">
        <gui_name language="en">CP15_D_TLB_PA_WRITE_OP</gui_name>
        <alias_name>CP15_D_TLB_PA_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_PA_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_PA_WRITE_OP</device_name>
        <description language="en">D-TLB PA write operation</description>
      </register>
      <register access="RO" name="DHVABW" size="4">
        <gui_name language="en">CP15_D_HVAB_WRITE_OP</gui_name>
        <alias_name>CP15_D_HVAB_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_HVAB_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_HVAB_WRITE_OP</device_name>
        <description language="en">D-HVAB write operation</description>
      </register>
      <register access="RO" name="DTAGW" size="4">
        <gui_name language="en">CP15_D_TAG_WRITE_OP</gui_name>
        <alias_name>CP15_D_TAG_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_TAG_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_TAG_WRITE_OP</device_name>
        <description language="en">D-Tag write operation</description>
      </register>
      <register access="RO" name="DDATAW" size="4">
        <gui_name language="en">CP15_D_DATA_WRITE_OP</gui_name>
        <alias_name>CP15_D_DATA_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_D_DATA_WRITE_OP</device_name>
        <device_name type="cadi">CP15_D_DATA_WRITE_OP</device_name>
        <description language="en">D-Data write operation</description>
      </register>
      <register access="RO" name="DTLBCAMR" size="4">
        <gui_name language="en">CP15_D_TLB_CAM_READ_OP</gui_name>
        <alias_name>CP15_D_TLB_CAM_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_CAM_READ_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_CAM_READ_OP</device_name>
        <description language="en">D-TLB CAM read operation</description>
      </register>
      <register access="RO" name="DTLBATTRR" size="4">
        <gui_name language="en">CP15_D_TLB_ATTR_READ_OP</gui_name>
        <alias_name>CP15_D_TLB_ATTR_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_ATTR_READ_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_ATTR_READ_OP</device_name>
        <description language="en">D-TLB ATTR read operation</description>
      </register>
      <register access="RO" name="DTLBPAR" size="4">
        <gui_name language="en">CP15_D_TLB_PA_READ_OP</gui_name>
        <alias_name>CP15_D_TLB_PA_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_TLB_PA_READ_OP</device_name>
        <device_name type="cadi">CP15_D_TLB_PA_READ_OP</device_name>
        <description language="en">D-TLB PA read operation</description>
      </register>
      <register access="RO" name="DHVABR" size="4">
        <gui_name language="en">CP15_D_HVAB_READ_OP</gui_name>
        <alias_name>CP15_D_HVAB_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_HVAB_READ_OP</device_name>
        <device_name type="cadi">CP15_D_HVAB_READ_OP</device_name>
        <description language="en">D-HVAB read operation</description>
      </register>
      <register access="RO" name="DTAGR" size="4">
        <gui_name language="en">CP15_D_TAG_READ_OP</gui_name>
        <alias_name>CP15_D_TAG_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_TAG_READ_OP</device_name>
        <device_name type="cadi">CP15_D_TAG_READ_OP</device_name>
        <description language="en">D-Tag read operation</description>
      </register>
      <register access="RO" name="DDATAR" size="4">
        <gui_name language="en">CP15_D_DATA_READ_OP</gui_name>
        <alias_name>CP15_D_DATA_READ_OP</alias_name>
        <device_name type="rvi">CP15_D_DATA_READ_OP</device_name>
        <device_name type="cadi">CP15_D_DATA_READ_OP</device_name>
        <description language="en">D-Data read operation</description>
      </register>
      <register access="RW" name="IL1LDATA" size="4">
        <gui_name language="en">CP15_I_L1_LOW_DATA</gui_name>
        <alias_name>CP15_I_L1_LOW_DATA</alias_name>
        <device_name type="rvi">CP15_I_L1_LOW_DATA</device_name>
        <device_name type="cadi">CP15_I_L1_LOW_DATA</device_name>
        <description language="en">I-L1 Data 0 Register</description>
      </register>
      <register access="RW" name="IL1HDATA" size="4">
        <gui_name language="en">CP15_I_L1_HIGH_DATA</gui_name>
        <alias_name>CP15_I_L1_HIGH_DATA</alias_name>
        <device_name type="rvi">CP15_I_L1_HIGH_DATA</device_name>
        <device_name type="cadi">CP15_I_L1_HIGH_DATA</device_name>
        <description language="en">I-L1 Data 1 Register</description>
      </register>
      <register access="RO" name="ITLBCAMW" size="4">
        <gui_name language="en">CP15_I_TLB_CAM_WRITE_OP</gui_name>
        <alias_name>CP15_I_TLB_CAM_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_CAM_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_CAM_WRITE_OP</device_name>
        <description language="en">I-TLB CAM write operation</description>
      </register>
      <register access="RO" name="ITLBATTRW" size="4">
        <gui_name language="en">CP15_I_TLB_ATTR_WRITE_OP</gui_name>
        <alias_name>CP15_I_TLB_ATTR_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_ATTR_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_ATTR_WRITE_OP</device_name>
        <description language="en">I-TLB ATTR write operation</description>
      </register>
      <register access="RO" name="ITLBPAW" size="4">
        <gui_name language="en">CP15_I_TLB_PA_WRITE_OP</gui_name>
        <alias_name>CP15_I_TLB_PA_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_PA_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_PA_WRITE_OP</device_name>
        <description language="en">I-TLB PA write operation</description>
      </register>
      <register access="RO" name="IHVABW" size="4">
        <gui_name language="en">CP15_I_HVAB_WRITE_OP</gui_name>
        <alias_name>CP15_I_HVAB_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_HVAB_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_HVAB_WRITE_OP</device_name>
        <description language="en">I-HVAB write operation</description>
      </register>
      <register access="RO" name="ITAGW" size="4">
        <gui_name language="en">CP15_I_TAG_WRITE_OP</gui_name>
        <alias_name>CP15_I_TAG_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_TAG_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_TAG_WRITE_OP</device_name>
        <description language="en">I-Tag write operation</description>
      </register>
      <register access="RO" name="IDATAW" size="4">
        <gui_name language="en">CP15_I_DATA_WRITE_OP</gui_name>
        <alias_name>CP15_I_DATA_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_I_DATA_WRITE_OP</device_name>
        <device_name type="cadi">CP15_I_DATA_WRITE_OP</device_name>
        <description language="en">I-Data write operation</description>
      </register>
      <register access="RO" name="ITLBCAMR" size="4">
        <gui_name language="en">CP15_I_TLB_CAM_READ_OP</gui_name>
        <alias_name>CP15_I_TLB_CAM_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_CAM_READ_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_CAM_READ_OP</device_name>
        <description language="en">I-TLB CAM read operation</description>
      </register>
      <register access="RO" name="ITLBATTRR" size="4">
        <gui_name language="en">CP15_I_TLB_ATTR_READ_OP</gui_name>
        <alias_name>CP15_I_TLB_ATTR_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_ATTR_READ_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_ATTR_READ_OP</device_name>
        <description language="en">I-TLB ATTR read operation</description>
      </register>
      <register access="RO" name="ITLBPAR" size="4">
        <gui_name language="en">CP15_I_TLB_PA_READ_OP</gui_name>
        <alias_name>CP15_I_TLB_PA_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_TLB_PA_READ_OP</device_name>
        <device_name type="cadi">CP15_I_TLB_PA_READ_OP</device_name>
        <description language="en">I-TLB PA read operation</description>
      </register>
      <register access="RO" name="IHVABR" size="4">
        <gui_name language="en">CP15_I_HVAB_READ_OP</gui_name>
        <alias_name>CP15_I_HVAB_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_HVAB_READ_OP</device_name>
        <device_name type="cadi">CP15_I_HVAB_READ_OP</device_name>
        <description language="en">I-HVAB read operation</description>
      </register>
      <register access="RO" name="ITAGR" size="4">
        <gui_name language="en">CP15_I_TAG_READ_OP</gui_name>
        <alias_name>CP15_I_TAG_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_TAG_READ_OP</device_name>
        <device_name type="cadi">CP15_I_TAG_READ_OP</device_name>
        <description language="en">I-Tag read operation</description>
      </register>
      <register access="RO" name="IDATAR" size="4">
        <gui_name language="en">CP15_I_DATA_READ_OP</gui_name>
        <alias_name>CP15_I_DATA_READ_OP</alias_name>
        <device_name type="rvi">CP15_I_DATA_READ_OP</device_name>
        <device_name type="cadi">CP15_I_DATA_READ_OP</device_name>
        <description language="en">I-Data read operation</description>
      </register>
      <register access="RO" name="GHBR" size="4">
        <gui_name language="en">CP15_GHB_READ_OP</gui_name>
        <alias_name>CP15_GHB_READ_OP</alias_name>
        <device_name type="rvi">CP15_GHB_READ_OP</device_name>
        <device_name type="cadi">CP15_GHB_READ_OP</device_name>
        <description language="en">GHB read operation</description>
      </register>
      <register access="RO" name="GHBW" size="4">
        <gui_name language="en">CP15_GHB_WRITE_OP</gui_name>
        <alias_name>CP15_GHB_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_GHB_WRITE_OP</device_name>
        <device_name type="cadi">CP15_GHB_WRITE_OP</device_name>
        <description language="en">GHB write operation</description>
      </register>
      <register access="RW" name="MVBA" size="4">
        <gui_name language="en">CP15_MONITOR_VECTOR_BASE</gui_name>
        <alias_name>CP15_MONITOR_VECTOR_BASE</alias_name>
        <device_name type="rvi">CP15_MONITOR_VECTOR_BASE</device_name>
        <device_name type="cadi">CP15_MONITOR_VECTOR_BASE</device_name>
        <description language="en">Monitor Vector Base Address</description>
      </register>
      <register access="RW" name="L2DATA0" size="4">
        <gui_name language="en">CP15_L2_DATA_0</gui_name>
        <alias_name>CP15_L2_DATA_0</alias_name>
        <device_name type="rvi">CP15_L2_DATA_0</device_name>
        <device_name type="cadi">CP15_L2_DATA_0</device_name>
        <description language="en">L2 Data 0 Register</description>
      </register>
      <register access="RW" name="L2DATA1" size="4">
        <gui_name language="en">CP15_L2_DATA_1</gui_name>
        <alias_name>CP15_L2_DATA_1</alias_name>
        <device_name type="rvi">CP15_L2_DATA_1</device_name>
        <device_name type="cadi">CP15_L2_DATA_1</device_name>
        <description language="en">L2 Data 1 Register</description>
      </register>
      <register access="RW" name="L2DATA2" size="4">
        <gui_name language="en">CP15_L2_DATA_2</gui_name>
        <alias_name>CP15_L2_DATA_2</alias_name>
        <device_name type="rvi">CP15_L2_DATA_2</device_name>
        <device_name type="cadi">CP15_L2_DATA_2</device_name>
        <description language="en">L2 Data 2 Register</description>
      </register>
      <register access="RW" name="L2TAGVW" size="4">
        <gui_name language="en">CP15_L2_TAG_VALID_WRITE_OP</gui_name>
        <alias_name>CP15_L2_TAG_VALID_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_L2_TAG_VALID_WRITE_OP</device_name>
        <device_name type="cadi">CP15_L2_TAG_VALID_WRITE_OP</device_name>
        <description language="en">L2 tag, L2 valid write operation</description>
      </register>
      <register access="RW" name="L2TAGDW" size="4">
        <gui_name language="en">CP15_L2_TAG_DIRTY_WRITE_OP</gui_name>
        <alias_name>CP15_L2_TAG_DIRTY_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_L2_TAG_DIRTY_WRITE_OP</device_name>
        <device_name type="cadi">CP15_L2_TAG_DIRTY_WRITE_OP</device_name>
        <description language="en">L2 tag, L2 dirty write operation</description>
      </register>
      <register access="RW" name="L2PECCW" size="4">
        <gui_name language="en">CP15_L2_PARITY_ECC_WRITE_OP</gui_name>
        <alias_name>CP15_L2_PARITY_ECC_WRITE_OP</alias_name>
        <device_name type="rvi">CP15_L2_PARITY_ECC_WRITE_OP</device_name>
        <device_name type="cadi">CP15_L2_PARITY_ECC_WRITE_OP</device_name>
        <description language="en">L2 parity and ECC write operation</description>
      </register>
      <register access="RW" name="L2TAGVR" size="4">
        <gui_name language="en">CP15_L2_TAG_VALID_READ_OP</gui_name>
        <alias_name>CP15_L2_TAG_VALID_READ_OP</alias_name>
        <device_name type="rvi">CP15_L2_TAG_VALID_READ_OP</device_name>
        <device_name type="cadi">CP15_L2_TAG_VALID_READ_OP</device_name>
        <description language="en">L2 tag, L2 valid read operation</description>
      </register>
      <register access="RW" name="L2TAGDR" size="4">
        <gui_name language="en">CP15_L2_TAG_DIRTY_READ_OP</gui_name>
        <alias_name>CP15_L2_TAG_DIRTY_READ_OP</alias_name>
        <device_name type="rvi">CP15_L2_TAG_DIRTY_READ_OP</device_name>
        <device_name type="cadi">CP15_L2_TAG_DIRTY_READ_OP</device_name>
        <description language="en">L2 tag, L2 dirty read operation</description>
      </register>
      <register access="RW" name="L2PECCR" size="4">
        <gui_name language="en">CP15_L2_PARITY_ECC_READ_OP</gui_name>
        <alias_name>CP15_L2_PARITY_ECC_READ_OP</alias_name>
        <device_name type="rvi">CP15_L2_PARITY_ECC_READ_OP</device_name>
        <device_name type="cadi">CP15_L2_PARITY_ECC_READ_OP</device_name>
        <description language="en">L2 parity and ECC read operation</description>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_ENABLED_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT" values="Not_Supported=0,Supported=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TBR_PAGE_SIZE" values="_16KB=0,_8KB=1,_4KB=2,_2KB=3,_1KB=4,_512B=5,_256B=6,_128B=7" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PRIME_MEM_ENCODING" values="Strongly_ordered=0,Device=1,Normal=2,UNP=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_NORM_MEM_ENCODING" values="Noncacheable=0,Write_back_allocate_on_write=1,Write_through_no_allocate_on_write=2,Write_back_no_allocate_on_write=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CP_ACC_PERMISSION" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Privileged_and_User_mode_access=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RGN_TYPE" values="Outer_NonCacheable=0,Outer_WB_Allocate_on_write=1,Outer_WT_NO_Allocate_on_write=2,Outer_WB_NO_Allocate_on_write=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DOMAIN_ACC_CTRL" values="No_Access=0,Client=1,Reserved=2,Manager=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_I_D_FAULT_STATUS" values="Alignment_fault=1,Debug_event=2,Access_flag_fault_on_section=3,Instruction_cache_maintenance_fault=4,Translation_fault_on_section=5,Access_flag_fault_on_page=6,Translation_fault_on_page=7,Nontranslation_AXI_decode_precise_external_abort=8,Domain_fault_on_section=9,Domain_fault_on_page=11,L1_translation_AXI_decode_precise_external_abort=12,Permission_fault_on_section=13,L2_translation_AXI_decode_precise_external_abort=14,Permission_fault_on_page=15,AXI_decode_imprecise_external_abort=22,Imprecise_error_parity_or_ECC=24,L1_translation_precise_parity_error=28,L2_translation_precise_parity_error=30,AXI_slave_precise_external_abort_nontranslation=40,L1_translation_AXI_slave_precise_external_abort=44,L2_translation_AXI_slave_precise_external_abort=46,AXI_slave_imprecise_external_abort=54" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_MASKABLE_NOT_MASKABLE" values="Maskable=0,Not_Maskable=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_VECTORS" values="Normal_vectors=0,High_vectors=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE3" values="Not_supported=0,Processor_supports_ThumbEE=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE2" values="Not_supported=0,Jazelle_extension_supported=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE1" values="Not_supported=0,Thumb_2_fully_supported=3" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE0" values="Not_supported=0,ARM_instructions_supported=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_IBE" values="Inv_all_inv_MVA_use_NOP=0,Inv_all_inv_MVA_normal=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_WFINOP" values="WFI_normal=0,WFI_NOP=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_PLDNOP" values="PLD_normal=0,PLD_NOP=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_CMP" values="Pipelined=0,Not_pipelined=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_HRD" values="Reset_by_hardware=0,Not_reset_by_hardware=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_N_CACHE_SIZE_SELECT_LEVEL" values="Level_1=0,Level_2=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_N_CACHE_SIZE_SELECT_IND" values="Data_unified=0,Instruction=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TTBR0_S" values="Non_shared=0,Shared=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TTBR0_C" values="Inner_noncacheable=0,Inner_cacheable=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TTBR1_S" values="Non_shared=0,Shared=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TTBR1_C" values="Inner_noncacheable=0,Inner_cacheable=1" xml:base="Registers/CP15/Cortex-A8.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DFSR_RW" xml:base="Registers/CP15/Cortex-A8.xml">
      <tcf:enumItem name="Read" number="0"/>
      <tcf:enumItem name="Write" number="1"/>
    </tcf:enumeration>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Single Precision Register file</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Double" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP/SIMD Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>

  </cr:register_list>
  <!--  128-Bit registers -->
  <cr:register_list name="SIMD">

    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Quad" xml:base="Registers/VFP/SIMD.xml">
      <gui_name language="en">Quad Registers</gui_name>
      <description language="en">SIMD Quadword Register file</description>
      <register name="Q0" size="16" access="RW">
        <gui_name language="en">Q0</gui_name>
        <description language="en">Q0</description>
        <device_register name="D0" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D1" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q1" size="16" access="RW">
        <gui_name language="en">Q1</gui_name>
        <description language="en">Q1</description>
        <device_register name="D2" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D3" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q2" size="16" access="RW">
        <gui_name language="en">Q2</gui_name>
        <description language="en">Q2</description>
        <device_register name="D4" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D5" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q3" size="16" access="RW">
        <gui_name language="en">Q3</gui_name>
        <description language="en">Q3</description>
        <device_register name="D6" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D7" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q4" size="16" access="RW">
        <gui_name language="en">Q4</gui_name>
        <description language="en">Q4</description>
        <device_register name="D8" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D9" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q5" size="16" access="RW">
        <gui_name language="en">Q5</gui_name>
        <description language="en">Q5</description>
        <device_register name="D10" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D11" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q6" size="16" access="RW">
        <gui_name language="en">Q6</gui_name>
        <description language="en">Q6</description>
        <device_register name="D12" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D13" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q7" size="16" access="RW">
        <gui_name language="en">Q7</gui_name>
        <description language="en">Q7</description>
        <device_register name="D14" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D15" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q8" size="16" access="RW">
        <gui_name language="en">Q8</gui_name>
        <description language="en">Q8</description>
        <device_register name="D16" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D17" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q9" size="16" access="RW">
        <gui_name language="en">Q9</gui_name>
        <description language="en">Q9</description>
        <device_register name="D18" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D19" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q10" size="16" access="RW">
        <gui_name language="en">Q10</gui_name>
        <description language="en">Q10</description>
        <device_register name="D20" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D21" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q11" size="16" access="RW">
        <gui_name language="en">Q11</gui_name>
        <description language="en">Q11</description>
        <device_register name="D22" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D23" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q12" size="16" access="RW">
        <gui_name language="en">Q12</gui_name>
        <description language="en">Q12</description>
        <device_register name="D24" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D25" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q13" size="16" access="RW">
        <gui_name language="en">Q13</gui_name>
        <description language="en">Q13</description>
        <device_register name="D26" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D27" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q14" size="16" access="RW">
        <gui_name language="en">Q14</gui_name>
        <description language="en">Q14</description>
        <device_register name="D28" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D29" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q15" size="16" access="RW">
        <gui_name language="en">Q15</gui_name>
        <description language="en">Q15</description>
        <device_register name="D30" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D31" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
    </register_group>

  </cr:register_list>
</core_definition>
