{
  "creator": "Yosys 0.61 (git sha1 5ae48ee25f298f7b3c8c0de30bd2f85a94133031, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "eq": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$eq$simlib.v:804$52": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "eqx": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$eqx$simlib.v:871$50": {
          "hide_name": 1,
          "type": "$eqx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "ge": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$ge$simlib.v:934$48": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "gt": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$gt$simlib.v:966$47": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "le": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$le$simlib.v:774$53": {
          "hide_name": 1,
          "type": "$le",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "logic_and": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$logic_and$simlib.v:1565$71": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "logic_not": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$logic_not$simlib.v:1534$39": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    },
    "logic_or": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$logic_or$simlib.v:1596$43": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "lt": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$lt$simlib.v:742$54": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "ne": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$ne$simlib.v:838$51": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "nex": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$nex$simlib.v:902$49": {
          "hide_name": 1,
          "type": "$nex",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": { }
    },
    "reduce_and": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$reduce_and$simlib.v:291$65": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    },
    "reduce_bool": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$logic_not$simlib.v:404$61": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    },
    "reduce_or": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$reduce_or$simlib.v:319$64": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    },
    "reduce_xnor": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$reduce_xnor$simlib.v:375$62": {
          "hide_name": 1,
          "type": "$reduce_xnor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    },
    "reduce_xor": {
      "attributes": { },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$reduce_xor$simlib.v:347$63": {
          "hide_name": 1,
          "type": "$reduce_xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": { },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": { }
    }
  }
}
