<root><simulation><result_generated_time />2023-05-12 16:06:51<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 589824, 'I': 65536, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />16/92</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [48, 1, 1], 'I': [84, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 2)]], [[('FY', 3)], [('C', 2), ('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('FY', 3), ('OY', 7)], [('OY', 2), ('C', 2)]], [], []]<O />[[[('FY', 3)], [('C', 2)]], [[('OY', 7)], [('OY', 2), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 4)], [('FX', 3), ('C', 32), ('OX', 2), ('K', 32)], []]<I />[[('OX', 7), ('C', 4), ('FX', 3)], [('C', 32), ('OX', 2), ('K', 32)], []]<O />[[('OX', 7), ('C', 4), ('FX', 3), ('C', 32)], [('OX', 2), ('K', 32)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 7, 2, 1], 'I': [21.0, 2.33, 36.0, 1.0], 'O': [6.0, 384, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 4718592, 4718592], 'I': [288, 524288, 524288], 'O': [56, 401408, 401408], 'O_partial': [56, 0, 0], 'O_final': [0, 401408, 401408]}<actual_mem_utilization_individual />{'W': [0.06, 0.14, 0.0], 'I': [0.56, 0.02, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.17, 0.0], 'I': [0.56, 0.17, 0.0], 'O': [0.11, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 147456, 4718592], 'I': [288, 524288, 524288], 'O': [56, 200704, 401408], 'O_partial': [56, 0, 0], 'O_final': [0, 200704, 401408]}<total_unit_count />{'W': [672, 48, 1, 1], 'I': [672, 84, 1, 1], 'O': [672, 112, 1, 1]}<unique_unit_count />{'W': [48, 48, 1, 1], 'I': [32, 32, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [21.0, 2.625, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1179648, 1179648], [1179648, 589824], [589824, 0]]<I />[[14450688, 6193152], [2359296, 65536], [65536, 0]]<O />[[(19217408, 19267584), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(19217408, 19267584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[147456, 147456], [18432, 9216], [2304, 0]]<I />[[1806336, 774144], [36864, 1024], [256, 0]]<O />[[(2402176, 2408448), (6272, 0)], [(0, 784), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([2402176, 2408448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 784], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />60555264</mac_count></basic_info><energy><total_energy />255754673.6<mem_energy_breakdown><W />[103.3, 2796.7, 3068.6]<I />[889.2, 3976.1, 341.0]<O />[1687.3, 155.4, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />3027763.2<total />255741394.89999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6194<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.9438<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />182275<latency_cycle_without_data_loading />172032<ideal_computing_cycle />172032<data_loading><load_cycle_total />10243<load_cycle_individual />{'W': [3, 9216, 0], 'I': [18, 1024, 0]}<load_cycle_combined />{'W': 9216, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-172031], [-172004, -153575], [-172032, -172032]], 'I': [[-172031], [-49128, -20470], [-172032, -172032]], 'O': [[-172032], [-171968, -171264], [-171248, -171836]]}<mem_stall_cycle_shared />{'W': [[-172031], [-172004, 0], [0, 0]], 'I': [[-172031], [-49128, 0], [0, 0]], 'O': [[-172032], [-171968, -171264], [-171248, -171836]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4718592, 4718592], 'I': [288, 524288, 524288], 'O': [56, 401408, 401408], 'O_partial': [56, 0, 0], 'O_final': [0, 401408, 401408]}<data_size_each_level_total />{'W': [1536, 4718592, 4718592], 'I': [9216, 524288, 524288], 'O': [6272, 401408, 401408]}<loop_cycles_each_level />{'W': [28, 172032, 172032], 'I': [84, 172032, 172032], 'O': [2688, 172032, 172032]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 32, 1], 'O': [384, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [54.9, 27.4], [27.4, 27.4]], 'I': [[8.0, 3.4], [109.7, 3.0], [3.0, 3.0]], 'O': [[8.0, 0.0], [2.3, 2.3], [2.3, 2.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [54.9, 27.4], [27.4, 27.4]], 'I': [[8.0, 10.3], [329.1, 97.5], [97.5, 3.0]], 'O': [[8.0, 8.0], [896.0, 2.3], [2.3, 2.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [54.9, 27.4], [27.4, 0]], 'I': [[8.0, 10.3], [329.1, 3.0], [3.0, 0]], 'O': [[8.0, 0.0], [2.3, 2.3], [2.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [386.3, 32.8], [30.5, 2.3]], 'I': [[8.0, 10.3], [386.3, 32.8], [30.5, 2.3]], 'O': [[8.0, 0.0], [386.3, 32.8], [30.5, 2.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 172032], [28, 28, 6144], [172032, 172032, 1]], 'I': [[1, 1, 172032], [28, 84, 2048], [172032, 172032, 1]], 'O': [[1, 1, 172032], [2688, 2688, 64], [172032, 172032, 1]]}<trans_time_real />{'W': [[0, 1, 172032], [[0, 28, 6144], [3, 28, 6144]], [[9216, 172032, 1], [2304, 172032, 1]]], 'I': [[0, 1, 172032], [[4, 84, 2048], [18, 84, 2048]], [[1024, 172032, 1], [256, 172032, 1]]], 'O': [[0, 1, 172032], [[1, 2688, 64], [12, 2688, 64]], [[784, 172032, 1], [196, 172032, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -25], [-162816, -169728]], 'I': [[-1], [-24, -10], [-171008, -171776]], 'O': [[-1], [-2687, -2676], [-171248, -171836]]}<single_stall_count />{'W': [172031, 6143, 0], 'I': [172031, 2047, 0], 'O': [172032, 64, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [18429, 0], 'I': [36846, 0], 'O': [768, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-116757, -172032], [-171264, -171248]], 1: [[-172032, -172032], [-171248, -172032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>