# VLSI-lab

## NAND

![NAND Gate](https://github.com/adityaashinde/VLSI-lab/assets/94387380/d909a8d8-0cf8-4e7a-aa32-ad98eca3844b)

## NOR

![NOR Gate](https://github.com/adityaashinde/VLSI-lab/assets/94387380/653ff8c1-6ad4-4c3d-a0f2-b40696b36f0e)

## Inverter

![Inverter](https://github.com/adityaashinde/VLSI-lab/assets/94387380/96e9e6d1-c402-48c0-8268-c7be4d7a4566)
