0.7
2020.2
May 22 2024
19:03:11
C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.srcs/sources_1/new/full_adder.v,1720166544,verilog,,,,full_adder;full_adder_tb,,,,,,,,
