<stg><name>accelerator<360>_Pipeline_3</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx60"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_result_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_result_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln5674_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln5674

]]></Node>
<StgValue><ssdm name="zext_ln5674_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="12">
<![CDATA[
newFuncRoot:4 %zext_ln5674_cast = zext i12 %zext_ln5674_read

]]></Node>
<StgValue><ssdm name="zext_ln5674_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %store_ln5657 = store i64 %zext_ln5674_cast, i64 %p_result_1

]]></Node>
<StgValue><ssdm name="store_ln5657"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %idx60

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %while.cond.i.i23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.cond.i.i23:0 %idx60_load = load i4 %idx60

]]></Node>
<StgValue><ssdm name="idx60_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond.i.i23:1 %p_result_2 = load i64 %p_result_1

]]></Node>
<StgValue><ssdm name="p_result_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
while.cond.i.i23:2 %trunc_ln5658 = trunc i64 %p_result_2

]]></Node>
<StgValue><ssdm name="trunc_ln5658"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond.i.i23:3 %icmp_ln5658 = icmp_eq  i4 %idx60_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln5658"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond.i.i23:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond.i.i23:5 %add_ln5658 = add i4 %idx60_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln5658"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i.i23:6 %br_ln5658 = br i1 %icmp_ln5658, void %while.body.i.i25, void %_ZSt11max_elementIPK8ap_fixedILi6ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEET_S6_S6_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln5658"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="4">
<![CDATA[
while.body.i.i25:0 %zext_ln5658 = zext i4 %add_ln5658

]]></Node>
<StgValue><ssdm name="zext_ln5658"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body.i.i25:1 %add_ln5658_1 = add i12 %zext_ln5658, i12 %tmp

]]></Node>
<StgValue><ssdm name="add_ln5658_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="12">
<![CDATA[
while.body.i.i25:2 %zext_ln5653 = zext i12 %add_ln5658_1

]]></Node>
<StgValue><ssdm name="zext_ln5653"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i25:4 %y_test_addr = getelementptr i1 %y_test, i64 0, i64 %p_result_2

]]></Node>
<StgValue><ssdm name="y_test_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="12">
<![CDATA[
while.body.i.i25:5 %y_test_load = load i12 %y_test_addr

]]></Node>
<StgValue><ssdm name="y_test_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i25:6 %y_test_addr_10 = getelementptr i1 %y_test, i64 0, i64 %zext_ln5653

]]></Node>
<StgValue><ssdm name="y_test_addr_10"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12">
<![CDATA[
while.body.i.i25:7 %y_test_load_1 = load i12 %y_test_addr_10

]]></Node>
<StgValue><ssdm name="y_test_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.i25:12 %store_ln5658 = store i4 %add_ln5658, i4 %idx60

]]></Node>
<StgValue><ssdm name="store_ln5658"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZSt11max_elementIPK8ap_fixedILi6ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEET_S6_S6_.exit.exitStub:0 %write_ln5658 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_result_3_out, i32 %trunc_ln5658

]]></Node>
<StgValue><ssdm name="write_ln5658"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
_ZSt11max_elementIPK8ap_fixedILi6ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEET_S6_S6_.exit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.i25:3 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="12">
<![CDATA[
while.body.i.i25:5 %y_test_load = load i12 %y_test_addr

]]></Node>
<StgValue><ssdm name="y_test_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12">
<![CDATA[
while.body.i.i25:7 %y_test_load_1 = load i12 %y_test_addr_10

]]></Node>
<StgValue><ssdm name="y_test_load_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i25:8 %xor_ln43 = xor i1 %y_test_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln43"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i25:9 %and_ln43 = and i1 %y_test_load_1, i1 %xor_ln43

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i25:10 %p_result = select i1 %and_ln43, i64 %zext_ln5653, i64 %p_result_2

]]></Node>
<StgValue><ssdm name="p_result"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.i25:11 %store_ln5657 = store i64 %p_result, i64 %p_result_1

]]></Node>
<StgValue><ssdm name="store_ln5657"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.i25:13 %br_ln5658 = br void %while.cond.i.i23

]]></Node>
<StgValue><ssdm name="br_ln5658"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
