Simulator report for lab_3_qsim
Tue Oct 20 15:52:44 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 162 nodes    ;
; Simulation Coverage         ;      92.55 % ;
; Total Number of Transitions ; 3692         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Option                                                                                     ; Setting                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                 ;               ;
; Vector input source                                                                        ; H:/CEG2136/lab_3/Waveform20grid.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                  ; On            ;
; Check outputs                                                                              ; Off                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                 ; Off           ;
; Detect glitches                                                                            ; Off                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                           ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                           ; Transport     ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      92.55 % ;
; Total nodes checked                                 ; 162          ;
; Total output ports checked                          ; 161          ;
; Total output ports with complete 1/0-value coverage ; 149          ;
; Total output ports with no 1/0-value coverage       ; 12           ;
; Total output ports with no 1-value coverage         ; 12           ;
; Total output ports with no 0-value coverage         ; 12           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |Lab3top|clk                                                                   ; |Lab3top|clk                                                                   ; out              ;
; |Lab3top|S0                                                                    ; |Lab3top|S0                                                                    ; pin_out          ;
; |Lab3top|S1                                                                    ; |Lab3top|S1                                                                    ; pin_out          ;
; |Lab3top|S2                                                                    ; |Lab3top|S2                                                                    ; pin_out          ;
; |Lab3top|S3                                                                    ; |Lab3top|S3                                                                    ; pin_out          ;
; |Lab3top|C0                                                                    ; |Lab3top|C0                                                                    ; pin_out          ;
; |Lab3top|C1                                                                    ; |Lab3top|C1                                                                    ; pin_out          ;
; |Lab3top|C2                                                                    ; |Lab3top|C2                                                                    ; pin_out          ;
; |Lab3top|C3                                                                    ; |Lab3top|C3                                                                    ; pin_out          ;
; |Lab3top|Cy                                                                    ; |Lab3top|Cy                                                                    ; pin_out          ;
; |Lab3top|S                                                                     ; |Lab3top|S                                                                     ; pin_out          ;
; |Lab3top|Z                                                                     ; |Lab3top|Z                                                                     ; pin_out          ;
; |Lab3top|V                                                                     ; |Lab3top|V                                                                     ; pin_out          ;
; |Lab3top|state4bits:inst8|inst                                                 ; |Lab3top|state4bits:inst8|inst                                                 ; out0             ;
; |Lab3top|state4bits:inst8|inst423                                              ; |Lab3top|state4bits:inst8|inst423                                              ; out0             ;
; |Lab3top|state4bits:inst8|inst3                                                ; |Lab3top|state4bits:inst8|inst3                                                ; out0             ;
; |Lab3top|state4bits:inst8|inst2                                                ; |Lab3top|state4bits:inst8|inst2                                                ; out0             ;
; |Lab3top|register4bits:inst11|inst                                             ; |Lab3top|register4bits:inst11|inst                                             ; regout           ;
; |Lab3top|register4bits:inst11|inst1                                            ; |Lab3top|register4bits:inst11|inst1                                            ; regout           ;
; |Lab3top|register4bits:inst11|inst2                                            ; |Lab3top|register4bits:inst11|inst2                                            ; regout           ;
; |Lab3top|register4bits:inst11|inst3                                            ; |Lab3top|register4bits:inst11|inst3                                            ; regout           ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|81 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|79 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|71 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|83 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|74 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC0|74151:inst|f74151:sub|74 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|81 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|79 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|78 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|71 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|72 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|72 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|83 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC1|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|81 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|79 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|78 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|71 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|72 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|72 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|83 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|77 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|77 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|73 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|73 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|76 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC2|74151:inst|f74151:sub|76 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|81 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|79 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|78 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|71 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|83 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|74 ; |Lab3top|logiccircuit4bit:inst9|logiccircuit1bit:LSC3|74151:inst|f74151:sub|74 ; out0             ;
; |Lab3top|register4bits:reg3|inst                                               ; |Lab3top|register4bits:reg3|inst                                               ; regout           ;
; |Lab3top|register4bits:reg3|inst1                                              ; |Lab3top|register4bits:reg3|inst1                                              ; regout           ;
; |Lab3top|register4bits:reg3|inst2                                              ; |Lab3top|register4bits:reg3|inst2                                              ; regout           ;
; |Lab3top|register4bits:reg3|inst3                                              ; |Lab3top|register4bits:reg3|inst3                                              ; regout           ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|9                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|9                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|1                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|1                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|2                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|2                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|3                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|3                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|5                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX3|5                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst2                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst2                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst                     ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst                     ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst4                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst4                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst3                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst3                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX2|4                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX2|4                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX2|5                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX2|5                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst2                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst2                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst1                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst1                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst4                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst4                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst3                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst3                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|9                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|9                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|1                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|1                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|2                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|2                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|3                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|3                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|7                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX1|7                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst2                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst2                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst                     ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst                     ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst4                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst4                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst3                    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst3                    ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX0|4                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX0|4                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|74153:MUX0|7                                  ; |Lab3top|arithcircuit4bits:inst6|74153:MUX0|7                                  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst2                      ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst2                      ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst1                      ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst1                      ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst4                      ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst4                      ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst3                      ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst3                      ; out0             ;
; |Lab3top|74257:insty|29                                                        ; |Lab3top|74257:insty|29                                                        ; out              ;
; |Lab3top|74257:insty|30                                                        ; |Lab3top|74257:insty|30                                                        ; out0             ;
; |Lab3top|74257:insty|36                                                        ; |Lab3top|74257:insty|36                                                        ; out0             ;
; |Lab3top|74257:insty|8                                                         ; |Lab3top|74257:insty|8                                                         ; out0             ;
; |Lab3top|74257:insty|26                                                        ; |Lab3top|74257:insty|26                                                        ; out              ;
; |Lab3top|74257:insty|25                                                        ; |Lab3top|74257:insty|25                                                        ; out0             ;
; |Lab3top|74257:insty|35                                                        ; |Lab3top|74257:insty|35                                                        ; out0             ;
; |Lab3top|74257:insty|6                                                         ; |Lab3top|74257:insty|6                                                         ; out0             ;
; |Lab3top|74257:insty|22                                                        ; |Lab3top|74257:insty|22                                                        ; out              ;
; |Lab3top|74257:insty|21                                                        ; |Lab3top|74257:insty|21                                                        ; out0             ;
; |Lab3top|74257:insty|34                                                        ; |Lab3top|74257:insty|34                                                        ; out0             ;
; |Lab3top|74257:insty|4                                                         ; |Lab3top|74257:insty|4                                                         ; out0             ;
; |Lab3top|74257:insty|20                                                        ; |Lab3top|74257:insty|20                                                        ; out              ;
; |Lab3top|74257:insty|18                                                        ; |Lab3top|74257:insty|18                                                        ; out0             ;
; |Lab3top|74257:insty|33                                                        ; |Lab3top|74257:insty|33                                                        ; out0             ;
; |Lab3top|74257:insty|2                                                         ; |Lab3top|74257:insty|2                                                         ; out0             ;
; |Lab3top|register4bits:inst10|inst                                             ; |Lab3top|register4bits:inst10|inst                                             ; regout           ;
; |Lab3top|register4bits:inst10|inst1                                            ; |Lab3top|register4bits:inst10|inst1                                            ; regout           ;
; |Lab3top|register4bits:inst10|inst2                                            ; |Lab3top|register4bits:inst10|inst2                                            ; regout           ;
; |Lab3top|register4bits:inst10|inst3                                            ; |Lab3top|register4bits:inst10|inst3                                            ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|count~0                               ; |Lab3top|input_generator_high_freq:inst3|count~0                               ; out              ;
; |Lab3top|input_generator_high_freq:inst3|count~1                               ; |Lab3top|input_generator_high_freq:inst3|count~1                               ; out              ;
; |Lab3top|input_generator_high_freq:inst3|count~2                               ; |Lab3top|input_generator_high_freq:inst3|count~2                               ; out              ;
; |Lab3top|input_generator_high_freq:inst3|count[2]                              ; |Lab3top|input_generator_high_freq:inst3|count[2]                              ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|count[1]                              ; |Lab3top|input_generator_high_freq:inst3|count[1]                              ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|count[0]                              ; |Lab3top|input_generator_high_freq:inst3|count[0]                              ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state0                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state0                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state1                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state1                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state2                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state2                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state3                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state3                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state4                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state4                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state5                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state5                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state6                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state6                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state7                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state7                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state8                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state8                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state9                       ; |Lab3top|input_generator_high_freq:inst3|pr_state.state9                       ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state10                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state10                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state11                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state11                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0                               ; |Lab3top|input_generator_high_freq:inst3|WideOr0                               ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr1                               ; |Lab3top|input_generator_high_freq:inst3|WideOr1                               ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr2                               ; |Lab3top|input_generator_high_freq:inst3|WideOr2                               ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr3                               ; |Lab3top|input_generator_high_freq:inst3|WideOr3                               ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state15                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state15                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state14                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state14                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state13                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state13                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state.state12                      ; |Lab3top|input_generator_high_freq:inst3|pr_state.state12                      ; regout           ;
; |Lab3top|input_generator_high_freq:inst3|pr_state~0                            ; |Lab3top|input_generator_high_freq:inst3|pr_state~0                            ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~0                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~0                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr1~0                             ; |Lab3top|input_generator_high_freq:inst3|WideOr1~0                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~1                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~1                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr2~0                             ; |Lab3top|input_generator_high_freq:inst3|WideOr2~0                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~2                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~2                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr1~1                             ; |Lab3top|input_generator_high_freq:inst3|WideOr1~1                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~3                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~3                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr3~0                             ; |Lab3top|input_generator_high_freq:inst3|WideOr3~0                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~4                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~4                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr1~2                             ; |Lab3top|input_generator_high_freq:inst3|WideOr1~2                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~5                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~5                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr2~1                             ; |Lab3top|input_generator_high_freq:inst3|WideOr2~1                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~6                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~6                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr1~3                             ; |Lab3top|input_generator_high_freq:inst3|WideOr1~3                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|WideOr0~7                             ; |Lab3top|input_generator_high_freq:inst3|WideOr0~7                             ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|nx_state.state0_816~0                 ; |Lab3top|input_generator_high_freq:inst3|nx_state.state0_816~0                 ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|pr_state~4                            ; |Lab3top|input_generator_high_freq:inst3|pr_state~4                            ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|Add0~0                                ; |Lab3top|input_generator_high_freq:inst3|Add0~0                                ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|Add0~1                                ; |Lab3top|input_generator_high_freq:inst3|Add0~1                                ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|Add0~2                                ; |Lab3top|input_generator_high_freq:inst3|Add0~2                                ; out0             ;
; |Lab3top|input_generator_high_freq:inst3|Equal0~0                              ; |Lab3top|input_generator_high_freq:inst3|Equal0~0                              ; out0             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |Lab3top|B3                                                 ; |Lab3top|B3                                                 ; pin_out          ;
; |Lab3top|A0                                                 ; |Lab3top|A0                                                 ; pin_out          ;
; |Lab3top|A1                                                 ; |Lab3top|A1                                                 ; pin_out          ;
; |Lab3top|A2                                                 ; |Lab3top|A2                                                 ; pin_out          ;
; |Lab3top|A3                                                 ; |Lab3top|A3                                                 ; pin_out          ;
; |Lab3top|B0                                                 ; |Lab3top|B0                                                 ; pin_out          ;
; |Lab3top|B1                                                 ; |Lab3top|B1                                                 ; pin_out          ;
; |Lab3top|B2                                                 ; |Lab3top|B2                                                 ; pin_out          ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst1 ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst1 ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst  ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst1 ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst1 ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst    ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |Lab3top|B3                                                 ; |Lab3top|B3                                                 ; pin_out          ;
; |Lab3top|A0                                                 ; |Lab3top|A0                                                 ; pin_out          ;
; |Lab3top|A1                                                 ; |Lab3top|A1                                                 ; pin_out          ;
; |Lab3top|A2                                                 ; |Lab3top|A2                                                 ; pin_out          ;
; |Lab3top|A3                                                 ; |Lab3top|A3                                                 ; pin_out          ;
; |Lab3top|B0                                                 ; |Lab3top|B0                                                 ; pin_out          ;
; |Lab3top|B1                                                 ; |Lab3top|B1                                                 ; pin_out          ;
; |Lab3top|B2                                                 ; |Lab3top|B2                                                 ; pin_out          ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst1 ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst24|inst1 ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst  ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst23|inst  ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst1 ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst22|inst1 ; out0             ;
; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst    ; |Lab3top|arithcircuit4bits:inst6|fulladder1bit:inst|inst    ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 20 15:52:41 2020
Info: Command: quartus_sim --simulation_results_format=VWF lab_3 -c lab_3_qsim
Info (324025): Using vector source file "H:/CEG2136/lab_3/Waveform20grid.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      92.55 %
Info (328052): Number of transitions in simulation is 3692
Info (324045): Vector file lab_3_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 345 megabytes
    Info: Processing ended: Tue Oct 20 15:52:44 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


