Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon May 19 14:59:58 2014
| Host         : admini-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file kpsm_top_timing_summary_routed.rpt -pb kpsm_top_timing_summary_routed.pb
| Design       : kpsm_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.724        0.000                      0                  438        0.082        0.000                      0                  438        1.100        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     3  
  clk_out1_clk_wiz_0        4.724        0.000                      0                  438        0.082        0.000                      0                  438        4.232        0.000                       0                   130  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 kpsm6_design_template_inst/all_kcpsm6_syntax_inst/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kpsm6_design_template_inst/processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 2.554ns (49.232%)  route 2.634ns (50.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.607ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=128, routed)         1.406    -2.171    kpsm6_design_template_inst/all_kcpsm6_syntax_inst/clk
    RAMB36_X2Y24                                                      r  kpsm6_design_template_inst/all_kcpsm6_syntax_inst/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800    -0.371 r  kpsm6_design_template_inst/all_kcpsm6_syntax_inst/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.163     0.792    kpsm6_design_template_inst/processor/lower_reg_banks/ADDRA0
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     0.839 r  kpsm6_design_template_inst/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.634     1.473    kpsm6_design_template_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y121        LUT5 (Prop_lut5_I0_O)        0.145     1.618 r  kpsm6_design_template_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.836     2.455    kpsm6_design_template_inst/processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y121        LUT6 (Prop_lut6_I0_O)        0.137     2.592 r  kpsm6_design_template_inst/processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     2.592    kpsm6_design_template_inst/processor/n_1_data_path_loop[0].arith_logical_lut
    SLICE_X63Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.851 r  kpsm6_design_template_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.851    kpsm6_design_template_inst/processor/n_0_data_path_loop[3].upper_arith_logical.arith_logical_muxcy
    SLICE_X63Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.017 r  kpsm6_design_template_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.017    kpsm6_design_template_inst/processor/n_0_data_path_loop[5].upper_arith_logical.arith_logical_xorcy
    SLICE_X63Y122        FDRE                                         r  kpsm6_design_template_inst/processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=128, routed)         1.247     8.365    kpsm6_design_template_inst/processor/clk
    SLICE_X63Y122                                                     r  kpsm6_design_template_inst/processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism             -0.607     7.759    
                         clock uncertainty           -0.066     7.692    
    SLICE_X63Y122        FDRE (Setup_fdre_C_D)        0.049     7.741    kpsm6_design_template_inst/processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  4.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kpsm6_design_template_inst/processor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kpsm6_design_template_inst/processor/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=128, routed)         0.586    -0.597    kpsm6_design_template_inst/processor/clk
    SLICE_X55Y120                                                     r  kpsm6_design_template_inst/processor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.100    -0.497 r  kpsm6_design_template_inst/processor/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.108    -0.388    kpsm6_design_template_inst/processor/stack_ram_high/DIB1
    SLICE_X54Y120        RAMD32                                       r  kpsm6_design_template_inst/processor/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=128, routed)         0.803    -0.630    kpsm6_design_template_inst/processor/stack_ram_high/WCLK
    SLICE_X54Y120                                                     r  kpsm6_design_template_inst/processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.045    -0.586    
    SLICE_X54Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.471    kpsm6_design_template_inst/processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     10.000  8.161    RAMB36_X2Y24     kpsm6_design_template_inst/all_kcpsm6_syntax_inst/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X56Y121    kpsm6_design_template_inst/processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232    SLICE_X62Y121    kpsm6_design_template_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN



