#ifndef RTE_DEM_TYPE_H
#define RTE_DEM_TYPE_H
/**
 * \file
 *
 * \brief AUTOSAR Rte
 *
 * This file contains the implementation of the AUTOSAR
 * module Rte.
 *
 * \version 6.8.4
 *
 * \author Elektrobit Automotive GmbH, 91058 Erlangen, Germany
 *
 * Copyright 2005 - 2022 Elektrobit Automotive GmbH
 * All rights exclusively reserved for Elektrobit Automotive GmbH,
 * unless expressly agreed to otherwise.
 */

/*
 * This file contains the application-specific types for component type Dem
 *
 * This file has been automatically generated by
 * EB tresos AutoCore Rte Generator Version 6.8.4
 * on Mon Sep 11 17:27:20 CST 2023. !!!IGNORE-LINE!!!
 */

/*
 * \addtogroup Rte Runtime Environment
 * @{
 */

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
/* ==================[Includes]=============================================== */
#include <Rte_Type.h>

/* ==================[Macros]================================================= */
/* ------------------[enumeration constants]---------------------------------- */
#ifndef RTE_CORE /* if included by software component */
#ifndef DEM_EVENT_STATUS_PASSED
#define DEM_EVENT_STATUS_PASSED 0U
#endif
#ifndef DEM_EVENT_STATUS_FAILED
#define DEM_EVENT_STATUS_FAILED 1U
#endif
#ifndef DEM_EVENT_STATUS_PREPASSED
#define DEM_EVENT_STATUS_PREPASSED 2U
#endif
#ifndef DEM_EVENT_STATUS_PREFAILED
#define DEM_EVENT_STATUS_PREFAILED 3U
#endif
#ifndef DEM_INIT_MONITOR_CLEAR
#define DEM_INIT_MONITOR_CLEAR 1U
#endif
#ifndef DEM_INIT_MONITOR_RESTART
#define DEM_INIT_MONITOR_RESTART 2U
#endif
#ifndef DEM_INDICATOR_OFF
#define DEM_INDICATOR_OFF 0U
#endif
#ifndef DEM_INDICATOR_CONTINUOUS
#define DEM_INDICATOR_CONTINUOUS 1U
#endif
#ifndef DEM_INDICATOR_BLINKING
#define DEM_INDICATOR_BLINKING 2U
#endif
#ifndef DEM_INDICATOR_BLINK_CONT
#define DEM_INDICATOR_BLINK_CONT 3U
#endif
#ifndef DEM_INDICATOR_SLOW_FLASH
#define DEM_INDICATOR_SLOW_FLASH 4U
#endif
#ifndef DEM_INDICATOR_FAST_FLASH
#define DEM_INDICATOR_FAST_FLASH 5U
#endif
#ifndef DemConf_DemEnableCondition_DEM_SL_ECU_LEVEL
#define DemConf_DemEnableCondition_DEM_SL_ECU_LEVEL 0U
#endif
#ifndef DEM_DEBOUNCE_STATUS_FREEZE
#define DEM_DEBOUNCE_STATUS_FREEZE 0U
#endif
#ifndef DEM_DEBOUNCE_STATUS_RESET
#define DEM_DEBOUNCE_STATUS_RESET 1U
#endif
#ifndef DemConf_DemEventParameter_DTC_0x000001_Event
#define DemConf_DemEventParameter_DTC_0x000001_Event 1U
#endif
#ifndef DemConf_DemEventParameter_Permanent_DTC
#define DemConf_DemEventParameter_Permanent_DTC 2U
#endif
#ifndef DemConf_DemEventParameter_CANSM_E_BUS_OFF_0
#define DemConf_DemEventParameter_CANSM_E_BUS_OFF_0 3U
#endif
#ifndef DemConf_DemEventParameter_WDGM_E_MONITORING
#define DemConf_DemEventParameter_WDGM_E_MONITORING 4U
#endif
#ifndef DemConf_DemEventParameter_WDGM_E_SET_MODE
#define DemConf_DemEventParameter_WDGM_E_SET_MODE 5U
#endif
#ifndef DemConf_DemEventParameter_WDGM_E_DATA_CORRUPTION
#define DemConf_DemEventParameter_WDGM_E_DATA_CORRUPTION 6U
#endif
#ifndef DemConf_DemEventParameter_ECUM_E_RAM_CHECK_FAILED
#define DemConf_DemEventParameter_ECUM_E_RAM_CHECK_FAILED 7U
#endif
#ifndef DemConf_DemEventParameter_MCU_E_CLOCK_FAILURE
#define DemConf_DemEventParameter_MCU_E_CLOCK_FAILURE 8U
#endif
#ifndef DemConf_DemEventParameter_WDGM_E_MF_TIMINGVIOLATION
#define DemConf_DemEventParameter_WDGM_E_MF_TIMINGVIOLATION 9U
#endif
#ifndef DemConf_DemEventParameter_DTC_0x000002_Event
#define DemConf_DemEventParameter_DTC_0x000002_Event 10U
#endif
#ifndef DemConf_DemEventParameter_USER_DEFINE_MEMORY_Event
#define DemConf_DemEventParameter_USER_DEFINE_MEMORY_Event 11U
#endif
#ifndef DemConf_DemEventParameter_MCU_E_TIMEOUT_FAILURE
#define DemConf_DemEventParameter_MCU_E_TIMEOUT_FAILURE 12U
#endif
#ifndef DemConf_DemEventParameter_MCU_E_INVALIDFXOSC_CONFIG
#define DemConf_DemEventParameter_MCU_E_INVALIDFXOSC_CONFIG 13U
#endif
#ifndef DemConf_DemEventParameter_MCU_E_CLOCKMUXSWITCH_FAILURE
#define DemConf_DemEventParameter_MCU_E_CLOCKMUXSWITCH_FAILURE 14U
#endif
#ifndef DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR
#define DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR 15U
#endif
#ifndef DEM_UDS_STATUS_TF_BflMask
#define DEM_UDS_STATUS_TF_BflMask 1U
#endif
#ifndef DEM_UDS_STATUS_TF_BflPn
#define DEM_UDS_STATUS_TF_BflPn 0U
#endif
#ifndef DEM_UDS_STATUS_TF_BflLn
#define DEM_UDS_STATUS_TF_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_TF
#define DEM_UDS_STATUS_TF 1U
#endif
#ifndef DEM_UDS_STATUS_TFTOC_BflMask
#define DEM_UDS_STATUS_TFTOC_BflMask 2U
#endif
#ifndef DEM_UDS_STATUS_TFTOC_BflPn
#define DEM_UDS_STATUS_TFTOC_BflPn 1U
#endif
#ifndef DEM_UDS_STATUS_TFTOC_BflLn
#define DEM_UDS_STATUS_TFTOC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_TFTOC
#define DEM_UDS_STATUS_TFTOC 2U
#endif
#ifndef DEM_UDS_STATUS_PDTC_BflMask
#define DEM_UDS_STATUS_PDTC_BflMask 4U
#endif
#ifndef DEM_UDS_STATUS_PDTC_BflPn
#define DEM_UDS_STATUS_PDTC_BflPn 2U
#endif
#ifndef DEM_UDS_STATUS_PDTC_BflLn
#define DEM_UDS_STATUS_PDTC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_PDTC
#define DEM_UDS_STATUS_PDTC 4U
#endif
#ifndef DEM_UDS_STATUS_CDTC_BflMask
#define DEM_UDS_STATUS_CDTC_BflMask 8U
#endif
#ifndef DEM_UDS_STATUS_CDTC_BflPn
#define DEM_UDS_STATUS_CDTC_BflPn 3U
#endif
#ifndef DEM_UDS_STATUS_CDTC_BflLn
#define DEM_UDS_STATUS_CDTC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_CDTC
#define DEM_UDS_STATUS_CDTC 8U
#endif
#ifndef DEM_UDS_STATUS_TNCSLC_BflMask
#define DEM_UDS_STATUS_TNCSLC_BflMask 16U
#endif
#ifndef DEM_UDS_STATUS_TNCSLC_BflPn
#define DEM_UDS_STATUS_TNCSLC_BflPn 4U
#endif
#ifndef DEM_UDS_STATUS_TNCSLC_BflLn
#define DEM_UDS_STATUS_TNCSLC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_TNCSLC
#define DEM_UDS_STATUS_TNCSLC 16U
#endif
#ifndef DEM_UDS_STATUS_TFSLC_BflMask
#define DEM_UDS_STATUS_TFSLC_BflMask 32U
#endif
#ifndef DEM_UDS_STATUS_TFSLC_BflPn
#define DEM_UDS_STATUS_TFSLC_BflPn 5U
#endif
#ifndef DEM_UDS_STATUS_TFSLC_BflLn
#define DEM_UDS_STATUS_TFSLC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_TFSLC
#define DEM_UDS_STATUS_TFSLC 32U
#endif
#ifndef DEM_UDS_STATUS_TNCTOC_BflMask
#define DEM_UDS_STATUS_TNCTOC_BflMask 64U
#endif
#ifndef DEM_UDS_STATUS_TNCTOC_BflPn
#define DEM_UDS_STATUS_TNCTOC_BflPn 6U
#endif
#ifndef DEM_UDS_STATUS_TNCTOC_BflLn
#define DEM_UDS_STATUS_TNCTOC_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_TNCTOC
#define DEM_UDS_STATUS_TNCTOC 64U
#endif
#ifndef DEM_UDS_STATUS_WIR_BflMask
#define DEM_UDS_STATUS_WIR_BflMask 128U
#endif
#ifndef DEM_UDS_STATUS_WIR_BflPn
#define DEM_UDS_STATUS_WIR_BflPn 7U
#endif
#ifndef DEM_UDS_STATUS_WIR_BflLn
#define DEM_UDS_STATUS_WIR_BflLn 1U
#endif
#ifndef DEM_UDS_STATUS_WIR
#define DEM_UDS_STATUS_WIR 128U
#endif
#ifndef FALSE
#define FALSE 0U
#endif
#ifndef TRUE
#define TRUE 1U
#endif
#ifndef DEM_DTC_FORMAT_OBD
#define DEM_DTC_FORMAT_OBD 0U
#endif
#ifndef DEM_DTC_FORMAT_UDS
#define DEM_DTC_FORMAT_UDS 1U
#endif
#ifndef DEM_DTC_FORMAT_J1939
#define DEM_DTC_FORMAT_J1939 2U
#endif
#ifndef DEM_TEMPORARILY_DEFECTIVE_BflMask
#define DEM_TEMPORARILY_DEFECTIVE_BflMask 1U
#endif
#ifndef DEM_TEMPORARILY_DEFECTIVE_BflPn
#define DEM_TEMPORARILY_DEFECTIVE_BflPn 0U
#endif
#ifndef DEM_TEMPORARILY_DEFECTIVE_BflLn
#define DEM_TEMPORARILY_DEFECTIVE_BflLn 1U
#endif
#ifndef DEM_TEMPORARILY_DEFECTIVE
#define DEM_TEMPORARILY_DEFECTIVE 1U
#endif
#ifndef DEM_FINALLY_DEFECTIVE_BflMask
#define DEM_FINALLY_DEFECTIVE_BflMask 2U
#endif
#ifndef DEM_FINALLY_DEFECTIVE_BflPn
#define DEM_FINALLY_DEFECTIVE_BflPn 1U
#endif
#ifndef DEM_FINALLY_DEFECTIVE_BflLn
#define DEM_FINALLY_DEFECTIVE_BflLn 1U
#endif
#ifndef DEM_FINALLY_DEFECTIVE
#define DEM_FINALLY_DEFECTIVE 2U
#endif
#ifndef DEM_TEMPORARILY_HEALED_BflMask
#define DEM_TEMPORARILY_HEALED_BflMask 4U
#endif
#ifndef DEM_TEMPORARILY_HEALED_BflPn
#define DEM_TEMPORARILY_HEALED_BflPn 2U
#endif
#ifndef DEM_TEMPORARILY_HEALED_BflLn
#define DEM_TEMPORARILY_HEALED_BflLn 1U
#endif
#ifndef DEM_TEMPORARILY_HEALED
#define DEM_TEMPORARILY_HEALED 4U
#endif
#ifndef DEM_TEST_COMPLETE_BflMask
#define DEM_TEST_COMPLETE_BflMask 8U
#endif
#ifndef DEM_TEST_COMPLETE_BflPn
#define DEM_TEST_COMPLETE_BflPn 3U
#endif
#ifndef DEM_TEST_COMPLETE_BflLn
#define DEM_TEST_COMPLETE_BflLn 1U
#endif
#ifndef DEM_TEST_COMPLETE
#define DEM_TEST_COMPLETE 8U
#endif
#ifndef DEM_DTR_UPDATE_BflMask
#define DEM_DTR_UPDATE_BflMask 16U
#endif
#ifndef DEM_DTR_UPDATE_BflPn
#define DEM_DTR_UPDATE_BflPn 4U
#endif
#ifndef DEM_DTR_UPDATE_BflLn
#define DEM_DTR_UPDATE_BflLn 1U
#endif
#ifndef DEM_DTR_UPDATE
#define DEM_DTR_UPDATE 16U
#endif
#ifndef DEM_CYCLE_STATE_START
#define DEM_CYCLE_STATE_START 0U
#endif
#ifndef DEM_CYCLE_STATE_END
#define DEM_CYCLE_STATE_END 1U
#endif
#ifndef DEM_OPCYC_IGNITION
#define DEM_OPCYC_IGNITION 0U
#endif
#ifndef DEM_OPCYC_OBD_DCY
#define DEM_OPCYC_OBD_DCY 1U
#endif
#ifndef DEM_OPCYC_POWER
#define DEM_OPCYC_POWER 2U
#endif
#ifndef DemConf_DemIndicator_DEM_INDICATOR_0
#define DemConf_DemIndicator_DEM_INDICATOR_0 0U
#endif
#ifndef DEM_DTC_ORIGIN_PRIMARY_MEMORY
#define DEM_DTC_ORIGIN_PRIMARY_MEMORY 1U
#endif
#ifndef DEM_DTC_ORIGIN_MIRROR_MEMORY
#define DEM_DTC_ORIGIN_MIRROR_MEMORY 2U
#endif
#ifndef DEM_DTC_ORIGIN_PERMANENT_MEMORY
#define DEM_DTC_ORIGIN_PERMANENT_MEMORY 3U
#endif
#ifndef DEM_DTC_ORIGIN_SECONDARY_MEMORY
#define DEM_DTC_ORIGIN_SECONDARY_MEMORY 4U
#endif
#ifndef DEM_DTC_ORIGIN_USERDEFINED_MEMORY_MAPPED_TO_SECONDARY
#define DEM_DTC_ORIGIN_USERDEFINED_MEMORY_MAPPED_TO_SECONDARY 257U
#endif
#endif

/* ------------------[range definitions]-------------------------------------- */
#ifndef RTE_CORE /* if included by software component */
#endif

/* ------------------[invalid values]----------------------------------------- */
#ifndef RTE_CORE /* if included by software component */
#endif

/* ------------------[mode declarations]-------------------------------------- */
#ifndef RTE_CORE /* if included by software component */
#endif

/* ------------------[API]---------------------------------------------------- */
#ifndef RTE_CORE /* if included by software component */
#endif

/* ==================[Types]================================================== */
/* ------------------[mode declaration group types]--------------------------- */
#ifndef RTE_CORE /* if included by software component */
#endif

#ifdef __cplusplus
} /* extern "C" */
#endif /* __cplusplus */

#endif
/** @} doxygen end group definition  */
/* ==================[end of file]============================================ */
