#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 10 14:14:18 2022
# Process ID: 1936
# Current directory: E:/FPGA/digital_system_design/MicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10928 E:\FPGA\digital_system_design\MicroBlaze\MicroBlaze.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 842.574 ; gain = 213.363
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - led_module
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <MicroBlazeDemo1> from BD file <E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd>
save_project_as my_snake_game E:/FPGA/digital_system_design/my_snake_game -exclude_run_results -force
Wrote  : <E:/FPGA/digital_system_design/my_snake_game/my_snake_game.srcs/sources_1/bd/MicroBlazeDemo1/ui/bd_74744130.ui> 
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_impl_1'...
create_peripheral xilinx.com user my_snake_game_ip 1.0 -dir E:/FPGA/digital_system_design/my_snake_game/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
set_property  ip_repo_paths  E:/FPGA/digital_system_design/my_snake_game/../ip_repo/my_snake_game_ip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.531 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-2162] IP 'font_romv1' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7z020clg484-1' used to customize the IP 'font_romv1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.531 ; gain = 0.000
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src {E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/random_gen.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/directon_gen.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/text.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/clk_divide.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/graph.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/vga_sync.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/top.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/button_jitter.v}
update_compile_order -fileset sources_1
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with value '../../imports/fpga_snake-master/font_rom.coe' for IP 'font_romv1'. Invalid COE File- Unable to open the file 
CRITICAL WARNING: [IP_Flow 19-4309] IP 'font_romv1' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
CRITICAL WARNING: [IP_Flow 19-4309] IP 'font_romv1' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
WARNING: [IP_Flow 19-2162] IP 'font_romv1' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7z020clg484-1' used to customize the IP 'font_romv1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src {E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/graph.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/vga_sync.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/text.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/button_jitter.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/random_gen.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0_S0_AXI.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/clk_divide.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/top.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/directon_gen.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
WARNING: [IP_Flow 19-2162] IP 'font_romv1' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7z020clg484-1' used to customize the IP 'font_romv1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src {E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/graph.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/vga_sync.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/text.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/button_jitter.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/random_gen.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0_S0_AXI.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/clk_divide.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/my_snake_game_ip_v1_0.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/top.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/directon_gen.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] font_romv1 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/button_jitter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/clk_divide.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/directon_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/graph.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/random_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/text.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/vga_sync.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/imports/fpga_snake-master/font_rom.coe' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/imports/fpga_snake-master/font_rom.coe' does not exist. The file is ignored.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/button_jitter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/clk_divide.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/directon_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/graph.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/random_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/text.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/vga_sync.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/imports/fpga_snake-master/font_rom.coe' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/imports/fpga_snake-master/font_rom.coe' does not exist. The file is ignored.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::unload_core e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
ipx::open_ipxact_file {e:\FPGA\digital_system_design\ip_repo\my_snake_game_ip_1.0\component.xml}
ERROR: [Common 17-39] 'ipx::open_ipxact_file' failed due to earlier errors.
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/button_jitter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/clk_divide.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/directon_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/graph.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/random_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/text.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/button_jitter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/clk_divide.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/directon_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/graph.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/random_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/text.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/my_snake_game_ip_v1_0.v:]
[Sat Dec 10 14:55:26 2022] Launched synth_1...
Run output will be captured here: e:/fpga/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project/my_snake_game_ip_v1_0_project.runs/synth_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 14:55:50 2022...
