// Generated by CIRCT 42e53322a
module bsg_expand_bitmask_in_width_p4_expand_p2(	// /tmp/tmp.JZWmvOpyBu/11196_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.cleaned.mlir:2:3
  input  [3:0] i,	// /tmp/tmp.JZWmvOpyBu/11196_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.cleaned.mlir:2:58
  output [7:0] o	// /tmp/tmp.JZWmvOpyBu/11196_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.cleaned.mlir:2:71
);

  assign o = {i[3], i[3:2], i[2:1], i[1:0], i[0]};	// /tmp/tmp.JZWmvOpyBu/11196_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:5
endmodule

