Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 13 22:10:06 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_gt_timing_summary_routed.rpt -pb lab6_2_gt_timing_summary_routed.pb -rpx lab6_2_gt_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2_gt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 694 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.736        0.000                      0                  658        0.190        0.000                      0                  658        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.736        0.000                      0                  427        0.190        0.000                      0                  427        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.877        0.000                      0                  231        0.404        0.000                      0                  231  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.932ns (17.615%)  route 4.359ns (82.385%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.073     8.668    k1/last_change[1]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.148     8.816 r  k1/key_down[127]_i_4/O
                         net (fo=8, routed)           1.286    10.102    k1/key_down[127]_i_4_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.328    10.430 r  k1/key_down[111]_i_1/O
                         net (fo=1, routed)           0.000    10.430    k1/p_0_in[111]
    SLICE_X2Y28          FDCE                                         r  k1/key_down_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    k1/clk
    SLICE_X2Y28          FDCE                                         r  k1/key_down_reg[111]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.079    15.166    k1/key_down_reg[111]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.932ns (17.786%)  route 4.308ns (82.214%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          2.850     8.445    k1/last_change[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     8.595 r  k1/key_down[125]_i_2/O
                         net (fo=8, routed)           1.458    10.053    k1/key_down[125]_i_2_n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.326    10.379 r  k1/key_down[109]_i_1/O
                         net (fo=1, routed)           0.000    10.379    k1/p_0_in[109]
    SLICE_X6Y28          FDCE                                         r  k1/key_down_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    k1/clk
    SLICE_X6Y28          FDCE                                         r  k1/key_down_reg[109]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)        0.077    15.148    k1/key_down_reg[109]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.932ns (18.305%)  route 4.159ns (81.695%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.073     8.668    k1/last_change[1]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.148     8.816 r  k1/key_down[127]_i_4/O
                         net (fo=8, routed)           1.086     9.903    k1/key_down[127]_i_4_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I3_O)        0.328    10.231 r  k1/key_down[79]_i_1/O
                         net (fo=1, routed)           0.000    10.231    k1/p_0_in[79]
    SLICE_X1Y30          FDCE                                         r  k1/key_down_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.508    14.849    k1/clk
    SLICE_X1Y30          FDCE                                         r  k1/key_down_reg[79]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.032    15.120    k1/key_down_reg[79]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.932ns (18.388%)  route 4.137ns (81.612%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.073     8.668    k1/last_change[1]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.148     8.816 r  k1/key_down[127]_i_4/O
                         net (fo=8, routed)           1.063     9.880    k1/key_down[127]_i_4_n_0
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.328    10.208 r  k1/key_down[127]_i_1/O
                         net (fo=1, routed)           0.000    10.208    k1/p_0_in[127]
    SLICE_X4Y28          FDCE                                         r  k1/key_down_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    k1/clk
    SLICE_X4Y28          FDCE                                         r  k1/key_down_reg[127]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.031    15.102    k1/key_down_reg[127]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.704ns (14.114%)  route 4.284ns (85.886%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.062     8.657    k1/last_change[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     8.781 r  k1/key_down[113]_i_2/O
                         net (fo=8, routed)           1.222    10.003    k1/key_down[113]_i_2_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.124    10.127 r  k1/key_down[17]_i_1/O
                         net (fo=1, routed)           0.000    10.127    k1/p_0_in[17]
    SLICE_X4Y37          FDCE                                         r  k1/key_down_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X4Y37          FDCE                                         r  k1/key_down_reg[17]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029    15.108    k1/key_down_reg[17]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.932ns (19.156%)  route 3.933ns (80.844%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.073     8.668    k1/last_change[1]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.148     8.816 r  k1/key_down[127]_i_4/O
                         net (fo=8, routed)           0.860     9.677    k1/key_down[127]_i_4_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.328    10.005 r  k1/key_down[15]_i_1/O
                         net (fo=1, routed)           0.000    10.005    k1/p_0_in[15]
    SLICE_X4Y34          FDCE                                         r  k1/key_down_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    k1/clk
    SLICE_X4Y34          FDCE                                         r  k1/key_down_reg[15]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.031    15.108    k1/key_down_reg[15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.704ns (14.553%)  route 4.133ns (85.447%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.062     8.657    k1/last_change[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     8.781 r  k1/key_down[113]_i_2/O
                         net (fo=8, routed)           1.072     9.853    k1/key_down[113]_i_2_n_0
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  k1/key_down[33]_i_1/O
                         net (fo=1, routed)           0.000     9.977    k1/p_0_in[33]
    SLICE_X1Y36          FDCE                                         r  k1/key_down_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    k1/clk
    SLICE_X1Y36          FDCE                                         r  k1/key_down_reg[33]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.031    15.125    k1/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.932ns (19.248%)  route 3.910ns (80.752%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          2.850     8.445    k1/last_change[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     8.595 r  k1/key_down[125]_i_2/O
                         net (fo=8, routed)           1.060     9.655    k1/key_down[125]_i_2_n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.326     9.981 r  k1/key_down[125]_i_1/O
                         net (fo=1, routed)           0.000     9.981    k1/p_0_in[125]
    SLICE_X6Y28          FDCE                                         r  k1/key_down_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    k1/clk
    SLICE_X6Y28          FDCE                                         r  k1/key_down_reg[125]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)        0.079    15.150    k1/key_down_reg[125]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.704ns (14.725%)  route 4.077ns (85.275%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          3.062     8.657    k1/last_change[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     8.781 r  k1/key_down[113]_i_2/O
                         net (fo=8, routed)           1.015     9.796    k1/key_down[113]_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.920 r  k1/key_down[1]_i_1/O
                         net (fo=1, routed)           0.000     9.920    k1/p_0_in[1]
    SLICE_X4Y34          FDCE                                         r  k1/key_down_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    k1/clk
    SLICE_X4Y34          FDCE                                         r  k1/key_down_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.031    15.108    k1/key_down_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.932ns (19.803%)  route 3.774ns (80.197%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.618     5.139    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  k1/key_reg[1]/Q
                         net (fo=91, routed)          2.850     8.445    k1/last_change[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     8.595 r  k1/key_down[125]_i_2/O
                         net (fo=8, routed)           0.925     9.520    k1/key_down[125]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.326     9.846 r  k1/key_down[29]_i_1/O
                         net (fo=1, routed)           0.000     9.846    k1/p_0_in[29]
    SLICE_X3Y36          FDCE                                         r  k1/key_down_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    k1/clk
    SLICE_X3Y36          FDCE                                         r  k1/key_down_reg[29]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    15.125    k1/key_down_reg[29]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    d1/clk
    SLICE_X5Y20          FDRE                                         r  d1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  d1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.736    d1/shift_reg[2]
    SLICE_X4Y20          FDRE                                         r  d1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.853     1.980    d1/clk
    SLICE_X4Y20          FDRE                                         r  d1/shift_reg_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.066     1.546    d1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 k1/key_down_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    k1/clk
    SLICE_X3Y28          FDCE                                         r  k1/key_down_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  k1/key_down_reg[97]/Q
                         net (fo=2, routed)           0.122     1.731    k1/key_down[97]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.776 r  k1/key_down[97]_i_1/O
                         net (fo=1, routed)           0.000     1.776    k1/p_0_in[97]
    SLICE_X3Y28          FDCE                                         r  k1/key_down_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    k1/clk
    SLICE_X3Y28          FDCE                                         r  k1/key_down_reg[97]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    k1/key_down_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/frame_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.761%)  route 0.119ns (48.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.586     1.469    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  k1/inst/inst/Ps2Interface_i/frame_reg[2]/Q
                         net (fo=4, routed)           0.119     1.716    k1/inst/inst/Ps2Interface_i/p_0_in[1]
    SLICE_X3Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.013     1.496    k1/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 k1/inst/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/is_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.284%)  route 0.128ns (37.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    k1/inst/inst/clk
    SLICE_X2Y22          FDCE                                         r  k1/inst/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  k1/inst/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.128     1.761    k1/inst/inst/Ps2Interface_i/Q[1]
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.048     1.809 r  k1/inst/inst/Ps2Interface_i/is_extend_i_1/O
                         net (fo=1, routed)           0.000     1.809    k1/inst/inst/Ps2Interface_i_n_2
    SLICE_X3Y22          FDCE                                         r  k1/inst/inst/is_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.853     1.980    k1/inst/inst/clk
    SLICE_X3Y22          FDCE                                         r  k1/inst/inst/is_extend_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.107     1.588    k1/inst/inst/is_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 k1/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.212ns (57.405%)  route 0.157ns (42.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    k1/inst/inst/clk
    SLICE_X2Y21          FDCE                                         r  k1/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  k1/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.157     1.789    k1/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.048     1.837 r  k1/inst/inst/Ps2Interface_i/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     1.837    k1/inst/inst/Ps2Interface_i/p_1_in[8]
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.131     1.614    k1/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 k1/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.960%)  route 0.176ns (48.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.465    k1/clk
    SLICE_X3Y24          FDCE                                         r  k1/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  k1/been_break_reg/Q
                         net (fo=2, routed)           0.176     1.782    k1/been_break
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.049     1.831 r  k1/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    k1/key0_in[8]
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     1.977    k1/clk
    SLICE_X3Y25          FDCE                                         r  k1/key_reg[8]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.107     1.606    k1/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.989%)  route 0.093ns (29.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.587     1.470    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y19          FDCE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.093     1.691    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.099     1.790 r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    k1/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y19          FDPE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.856     1.983    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y19          FDPE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDPE (Hold_fdpe_C_D)         0.092     1.562    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 k1/key_down_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    k1/clk
    SLICE_X3Y36          FDCE                                         r  k1/key_down_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  k1/key_down_reg[29]/Q
                         net (fo=3, routed)           0.134     1.749    k1/key_down[29]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.794 r  k1/key_down[29]_i_1/O
                         net (fo=1, routed)           0.000     1.794    k1/p_0_in[29]
    SLICE_X3Y36          FDCE                                         r  k1/key_down_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    k1/clk
    SLICE_X3Y36          FDCE                                         r  k1/key_down_reg[29]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.092     1.566    k1/key_down_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 k1/key_down_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    k1/clk
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  k1/key_down_reg[18]/Q
                         net (fo=3, routed)           0.134     1.749    k1/key_down[18]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.794 r  k1/key_down[18]_i_1/O
                         net (fo=1, routed)           0.000     1.794    k1/p_0_in[18]
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    k1/clk
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[18]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.092     1.566    k1/key_down_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.812%)  route 0.147ns (44.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y16          FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  k1/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.147     1.761    k1/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  k1/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    k1/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.858     1.985    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y17          FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092     1.578    k1/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    o1/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    o1/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    k1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    k1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    k1/been_break_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    k1/been_extend_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    k1/been_ready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    k1/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    k1/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    k1/inst/inst/Ps2Interface_i/data_count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.456ns (12.484%)  route 3.197ns (87.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         3.197     8.796    k1/AR[0]
    SLICE_X4Y36          FDCE                                         f  k1/key_down_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    k1/clk
    SLICE_X4Y36          FDCE                                         r  k1/key_down_reg[24]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    k1/key_down_reg[24]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.456ns (12.484%)  route 3.197ns (87.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         3.197     8.796    k1/AR[0]
    SLICE_X4Y36          FDCE                                         f  k1/key_down_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    k1/clk
    SLICE_X4Y36          FDCE                                         r  k1/key_down_reg[28]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    k1/key_down_reg[28]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.456ns (13.163%)  route 3.008ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         3.008     8.608    k1/AR[0]
    SLICE_X4Y38          FDCE                                         f  k1/key_down_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    k1/clk
    SLICE_X4Y38          FDCE                                         r  k1/key_down_reg[22]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    k1/key_down_reg[22]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.456ns (13.751%)  route 2.860ns (86.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.860     8.459    k1/AR[0]
    SLICE_X4Y37          FDCE                                         f  k1/key_down_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X4Y37          FDCE                                         r  k1/key_down_reg[17]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    k1/key_down_reg[17]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.456ns (13.751%)  route 2.860ns (86.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.860     8.459    k1/AR[0]
    SLICE_X4Y37          FDCE                                         f  k1/key_down_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X4Y37          FDCE                                         r  k1/key_down_reg[27]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    k1/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.456ns (13.836%)  route 2.840ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.840     8.439    k1/AR[0]
    SLICE_X3Y34          FDCE                                         f  k1/key_down_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[16]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    k1/key_down_reg[16]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.456ns (13.836%)  route 2.840ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.840     8.439    k1/AR[0]
    SLICE_X3Y34          FDCE                                         f  k1/key_down_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[18]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    k1/key_down_reg[18]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.456ns (13.836%)  route 2.840ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.840     8.439    k1/AR[0]
    SLICE_X3Y34          FDCE                                         f  k1/key_down_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X3Y34          FDCE                                         r  k1/key_down_reg[30]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    k1/key_down_reg[30]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[83]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.456ns (13.836%)  route 2.840ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.840     8.439    k1/AR[0]
    SLICE_X2Y34          FDCE                                         f  k1/key_down_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X2Y34          FDCE                                         r  k1/key_down_reg[83]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    k1/key_down_reg[83]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_down_reg[90]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.456ns (13.836%)  route 2.840ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.622     5.143    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         2.840     8.439    k1/AR[0]
    SLICE_X2Y34          FDCE                                         f  k1/key_down_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    k1/clk
    SLICE_X2Y34          FDCE                                         r  k1/key_down_reg[90]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    k1/key_down_reg[90]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/tx_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.784%)  route 0.232ns (62.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.232     1.840    k1/inst/inst/rst
    SLICE_X2Y21          FDCE                                         f  k1/inst/inst/tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    k1/inst/inst/clk
    SLICE_X2Y21          FDCE                                         r  k1/inst/inst/tx_data_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.436    k1/inst/inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/tx_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.784%)  route 0.232ns (62.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.232     1.840    k1/inst/inst/rst
    SLICE_X2Y21          FDCE                                         f  k1/inst/inst/tx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    k1/inst/inst/clk
    SLICE_X2Y21          FDCE                                         r  k1/inst/inst/tx_data_reg[7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.436    k1/inst/inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/tx_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.784%)  route 0.232ns (62.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.232     1.840    k1/inst/inst/rst
    SLICE_X2Y21          FDCE                                         f  k1/inst/inst/tx_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    k1/inst/inst/clk
    SLICE_X2Y21          FDCE                                         r  k1/inst/inst/tx_valid_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.436    k1/inst/inst/tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.247     1.855    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y20          FDCE                                         f  k1/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y20          FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    k1/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 o1/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.725%)  route 0.254ns (64.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    o1/clk
    SLICE_X4Y20          FDRE                                         r  o1/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  o1/pb_out_reg/Q
                         net (fo=312, routed)         0.254     1.862    k1/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y19          FDCE                                         f  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.856     1.983    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y19          FDCE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.424    





