(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (NP (DT an) (NN architecture)) (PP (IN for) (NP (NP (NNP FPGA) (NN emulation)) (PP (IN of) (NP (NML (JJ mixed) (HYPH -) (NN signal)) (NNS systems)))))) (SBAR (WHNP (WDT that)) (S (VP (VBZ achieves) (NP (JJ high) (NN accuracy)) (PP (IN at) (NP (DT a) (JJ high) (NN throughput)))))))) (. .))
(S (S (NP (PRP We)) (VP (VBP represent) (NP (NP (DT the) (NN analog) (NN output)) (PP (IN of) (NP (NP (DT a) (NN block)) (PP (IN as) (NP (NP (DT a) (NN superposition)) (PP (IN of) (NP (NN step) (NNS responses)))))))) (PP (IN to) (NP (NP (NNS changes)) (PP (IN in) (NP (PRP$ its) (NN analog) (NN input))))))) (, ,) (CC and) (S (NP (DT the) (NN output)) (VP (VBZ is) (VP (VBN evaluated) (ADVP (RB only)) (SBAR (WHADVP (WRB when)) (S (VP (VBN needed) (PP (IN by) (NP (DT the) (JJ digital) (NN subsystem))))))))) (. .))
(S (S (NP (PRP$ Our) (NN architecture)) (VP (VBZ is) (ADVP (RB therefore)) (VP (VBN intended) (PP (IN for) (NP (ADJP (RB digitally) (HYPH -) (VBN driven)) (NNS systems)))))) (: ;) (S (NP (DT that)) (VP (VBZ is) (, ,) (SBAR (WHNP (NP (DT those)) (WHPP (IN in) (WHNP (WDT which)))) (S (NP (NP (DT the) (NNS inputs)) (PP (IN of) (NP (ADJP (NN analog) (JJ dynamical)) (NNS blocks)))) (VP (VBP change) (ADVP (RB only)) (PP (IN on) (NP (JJ digital) (NN clock) (NNS edges)))))))) (. .))
(S (NP (PRP We)) (VP (VBD implemented) (NP (DT a) (NML (JJ high) (HYPH -) (NN speed)) (NN link) (NN transceiver) (NN design)) (S (VP (VBG using) (NP (DT the) (VBN proposed) (NN architecture)) (PP (IN on) (NP (DT a) (NNP Xilinx) (NNP FPGA)))))) (. .))
(S (NP (DT This) (NN design)) (VP (VBZ demonstrates) (SBAR (WHADVP (WRB how)) (S (NP (PRP$ our) (NN approach)) (VP (VBZ breaks) (NP (NP (DT the) (NN link)) (PP (IN between) (NP (NP (NML (NN simulation) (NN rate) (CC and) (NN time)) (NN resolution)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (ADJP (JJ characteristic) (PP (IN of) (NP (JJ prior) (NNS approaches)))))))))))))) (. .))
(S (NP (DT The) (NN emulator)) (VP (VBZ is) (ADJP (JJ flexible)) (, ,) (S (VP (VBG allowing) (PP (IN for) (NP (NP (DT the) (NML (JJ real) (HYPH -) (NN time)) (NN adjustment)) (PP (IN of) (NP (NP (NN analog) (NNS dynamics)) (, ,) (NP (NN clock) (NN jitter)) (, ,) (CC and) (NP (JJ various) (NN design) (NNS parameters))))))))) (. .))
(S (NP (PRP We)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (PRP$ our) (NN architecture)) (VP (VBZ achieves) (NP (NML (CD 1) (NN %)) (NN accuracy)) (PP (IN while) (S (VP (VBG running) (NP (NP (CD 3) (NNS orders)) (PP (IN of) (NP (NP (NN magnitude)) (ADVP (RBR faster))))) (PP (IN than) (NP (DT a) (JJ comparable) (NML (JJ high) (HYPH -) (NN performance)) (NN CPU) (NN simulation)))))))))) (. .))
