<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EZR32 Leopard Gecko Software Documentation: EZR32LG_DMAREQ_BitFields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EZR32 Leopard Gecko Software Documentation
   &#160;<span id="projectnumber">ezr32lg-doc-4.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__EZR32LG__DMAREQ__BitFields.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32LG_DMAREQ_BitFields<div class="ingroups"><a class="el" href="group__Parts.html">Parts</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for EZR32LG_DMAREQ_BitFields:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<center><table><tr><td><img src="group__EZR32LG__DMAREQ__BitFields.png" border="0" alt="" usemap="#group____EZR32LG____DMAREQ____BitFields"/>
<map name="group____EZR32LG____DMAREQ____BitFields" id="group____EZR32LG____DMAREQ____BitFields">
<area shape="rect" id="node2" href="group__Parts.html" title="Parts" alt="" coords="5,5,56,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7a314dbb89fafd035bbe1f2e9563f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7a314dbb89fafd035bbe1f2e9563f4d2">DMAREQ_ADC0_SINGLE</a>&#160;&#160;&#160;((8 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga7a314dbb89fafd035bbe1f2e9563f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382fe0aad0b343c412f9cd12a6878814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga382fe0aad0b343c412f9cd12a6878814">DMAREQ_ADC0_SCAN</a>&#160;&#160;&#160;((8 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga382fe0aad0b343c412f9cd12a6878814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7f29c2cf1a0f512ec06d7978521969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga8d7f29c2cf1a0f512ec06d7978521969">DMAREQ_DAC0_CH0</a>&#160;&#160;&#160;((10 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga8d7f29c2cf1a0f512ec06d7978521969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a857845fdbf8e4c08440bd0e7cda85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaa0a857845fdbf8e4c08440bd0e7cda85">DMAREQ_DAC0_CH1</a>&#160;&#160;&#160;((10 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:gaa0a857845fdbf8e4c08440bd0e7cda85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab813442386510db28bfc582235383e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gab813442386510db28bfc582235383e6b">DMAREQ_USARTRF0_RXDATAV</a>&#160;&#160;&#160;((12 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:gab813442386510db28bfc582235383e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f2d65f6d055c5afde37c48fcff2e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga09f2d65f6d055c5afde37c48fcff2e25">DMAREQ_USARTRF0_TXBL</a>&#160;&#160;&#160;((12 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga09f2d65f6d055c5afde37c48fcff2e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f9460dcef5ba1fd3c1a8fd654be48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga21f9460dcef5ba1fd3c1a8fd654be48d">DMAREQ_USARTRF0_TXEMPTY</a>&#160;&#160;&#160;((12 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga21f9460dcef5ba1fd3c1a8fd654be48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9784a2d9a2133acf02c3a33b694c3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gae9784a2d9a2133acf02c3a33b694c3ec">DMAREQ_USART1_RXDATAV</a>&#160;&#160;&#160;((13 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:gae9784a2d9a2133acf02c3a33b694c3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c06d4bbdf33ded2d055d34dcdb0641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga32c06d4bbdf33ded2d055d34dcdb0641">DMAREQ_USART1_TXBL</a>&#160;&#160;&#160;((13 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga32c06d4bbdf33ded2d055d34dcdb0641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b8fcf3b507dd002e067cfd3ef0b69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga74b8fcf3b507dd002e067cfd3ef0b69f">DMAREQ_USART1_TXEMPTY</a>&#160;&#160;&#160;((13 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga74b8fcf3b507dd002e067cfd3ef0b69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7059cafb5f6283ddd17b9edd0fe94ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7059cafb5f6283ddd17b9edd0fe94ade">DMAREQ_USART1_RXDATAVRIGHT</a>&#160;&#160;&#160;((13 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:ga7059cafb5f6283ddd17b9edd0fe94ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd3697177b7daa495c9fe2ad6419b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga0cd3697177b7daa495c9fe2ad6419b44">DMAREQ_USART1_TXBLRIGHT</a>&#160;&#160;&#160;((13 &lt;&lt; 16) + 4)</td></tr>
<tr class="separator:ga0cd3697177b7daa495c9fe2ad6419b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3007f3a27fc289a38a002d432fba444f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga3007f3a27fc289a38a002d432fba444f">DMAREQ_USART2_RXDATAV</a>&#160;&#160;&#160;((14 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga3007f3a27fc289a38a002d432fba444f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7469d33369b4bd5ac9f3545c75df2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga1b7469d33369b4bd5ac9f3545c75df2e">DMAREQ_USART2_TXBL</a>&#160;&#160;&#160;((14 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga1b7469d33369b4bd5ac9f3545c75df2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ed81674c99cfd9e119eceefd2797eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga00ed81674c99cfd9e119eceefd2797eb">DMAREQ_USART2_TXEMPTY</a>&#160;&#160;&#160;((14 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga00ed81674c99cfd9e119eceefd2797eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965019c8bab26c1599a155f9dc37a839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga965019c8bab26c1599a155f9dc37a839">DMAREQ_USART2_RXDATAVRIGHT</a>&#160;&#160;&#160;((14 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:ga965019c8bab26c1599a155f9dc37a839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5208c2619ee4c7f4d243e06733e6e4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga5208c2619ee4c7f4d243e06733e6e4d6">DMAREQ_USART2_TXBLRIGHT</a>&#160;&#160;&#160;((14 &lt;&lt; 16) + 4)</td></tr>
<tr class="separator:ga5208c2619ee4c7f4d243e06733e6e4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ebf8a8cb381076528cba67515ba60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga5f2ebf8a8cb381076528cba67515ba60">DMAREQ_LEUART0_RXDATAV</a>&#160;&#160;&#160;((16 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga5f2ebf8a8cb381076528cba67515ba60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996b5d07c29c5863f660fb42c4f33661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga996b5d07c29c5863f660fb42c4f33661">DMAREQ_LEUART0_TXBL</a>&#160;&#160;&#160;((16 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga996b5d07c29c5863f660fb42c4f33661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada50f43c2bbbec9c5b35a377ac007f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gada50f43c2bbbec9c5b35a377ac007f16">DMAREQ_LEUART0_TXEMPTY</a>&#160;&#160;&#160;((16 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:gada50f43c2bbbec9c5b35a377ac007f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7140dedaa062386645738bf09b1c9a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7140dedaa062386645738bf09b1c9a2b">DMAREQ_LEUART1_RXDATAV</a>&#160;&#160;&#160;((17 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga7140dedaa062386645738bf09b1c9a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162ceaf9887fc93a6c36c21d3e10bd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga162ceaf9887fc93a6c36c21d3e10bd0c">DMAREQ_LEUART1_TXBL</a>&#160;&#160;&#160;((17 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga162ceaf9887fc93a6c36c21d3e10bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981b523350cdc3848c3d5f4f040d22b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga981b523350cdc3848c3d5f4f040d22b2">DMAREQ_LEUART1_TXEMPTY</a>&#160;&#160;&#160;((17 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga981b523350cdc3848c3d5f4f040d22b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90635672a48bfa2711867840c72977f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga90635672a48bfa2711867840c72977f8">DMAREQ_I2C0_RXDATAV</a>&#160;&#160;&#160;((20 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga90635672a48bfa2711867840c72977f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00538b35a37fcc7ef880dc00df3dd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gae00538b35a37fcc7ef880dc00df3dd3c">DMAREQ_I2C0_TXBL</a>&#160;&#160;&#160;((20 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:gae00538b35a37fcc7ef880dc00df3dd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dadd23e23fc9d4810d5b465bd655f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga2dadd23e23fc9d4810d5b465bd655f2e">DMAREQ_I2C1_RXDATAV</a>&#160;&#160;&#160;((21 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga2dadd23e23fc9d4810d5b465bd655f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6d2ad125f76bb8be330e96a5875e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gabb6d2ad125f76bb8be330e96a5875e54">DMAREQ_I2C1_TXBL</a>&#160;&#160;&#160;((21 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:gabb6d2ad125f76bb8be330e96a5875e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad72a418660d745b8d35cff8bd095fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaad72a418660d745b8d35cff8bd095fbd">DMAREQ_TIMER0_UFOF</a>&#160;&#160;&#160;((24 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:gaad72a418660d745b8d35cff8bd095fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418689fee4bf32f159ee37ed169e8a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga418689fee4bf32f159ee37ed169e8a33">DMAREQ_TIMER0_CC0</a>&#160;&#160;&#160;((24 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga418689fee4bf32f159ee37ed169e8a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125f8b73a2abbbbdd880223789629167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga125f8b73a2abbbbdd880223789629167">DMAREQ_TIMER0_CC1</a>&#160;&#160;&#160;((24 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga125f8b73a2abbbbdd880223789629167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172010c8e4f96d011bf1e92318f1dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga172010c8e4f96d011bf1e92318f1dbd6">DMAREQ_TIMER0_CC2</a>&#160;&#160;&#160;((24 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:ga172010c8e4f96d011bf1e92318f1dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66217f81973bdd358395fef407fef362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga66217f81973bdd358395fef407fef362">DMAREQ_TIMER1_UFOF</a>&#160;&#160;&#160;((25 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga66217f81973bdd358395fef407fef362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb1bbf34786790c153cce4df19e637e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaddb1bbf34786790c153cce4df19e637e">DMAREQ_TIMER1_CC0</a>&#160;&#160;&#160;((25 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:gaddb1bbf34786790c153cce4df19e637e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a0af524b58c6b48b6f67bc2231109e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga97a0af524b58c6b48b6f67bc2231109e">DMAREQ_TIMER1_CC1</a>&#160;&#160;&#160;((25 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga97a0af524b58c6b48b6f67bc2231109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa8a5eeabb104cd811b79c01b64267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga1fa8a5eeabb104cd811b79c01b64267d">DMAREQ_TIMER1_CC2</a>&#160;&#160;&#160;((25 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:ga1fa8a5eeabb104cd811b79c01b64267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9e0788b6b77492842d37e0b5816e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaaf9e0788b6b77492842d37e0b5816e89">DMAREQ_TIMER2_UFOF</a>&#160;&#160;&#160;((26 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:gaaf9e0788b6b77492842d37e0b5816e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3e55a342e572f5974064d3947a01c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga8d3e55a342e572f5974064d3947a01c1">DMAREQ_TIMER2_CC0</a>&#160;&#160;&#160;((26 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga8d3e55a342e572f5974064d3947a01c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604bf87966f8a4159f496a34ee37dc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga604bf87966f8a4159f496a34ee37dc5b">DMAREQ_TIMER2_CC1</a>&#160;&#160;&#160;((26 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga604bf87966f8a4159f496a34ee37dc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70da58bb753f8399567dbcf743aef9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gac70da58bb753f8399567dbcf743aef9b">DMAREQ_TIMER2_CC2</a>&#160;&#160;&#160;((26 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:gac70da58bb753f8399567dbcf743aef9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2c5ebbc64d535eb9a81d7ce11819b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7a2c5ebbc64d535eb9a81d7ce11819b9">DMAREQ_TIMER3_UFOF</a>&#160;&#160;&#160;((27 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga7a2c5ebbc64d535eb9a81d7ce11819b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4269ebb9cda4c538392537918062ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga3b4269ebb9cda4c538392537918062ca">DMAREQ_TIMER3_CC0</a>&#160;&#160;&#160;((27 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga3b4269ebb9cda4c538392537918062ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98bb0dca6a0d6765ea8281d3ac319a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaf98bb0dca6a0d6765ea8281d3ac319a9">DMAREQ_TIMER3_CC1</a>&#160;&#160;&#160;((27 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:gaf98bb0dca6a0d6765ea8281d3ac319a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083c087e5401a9ed1a48ae23841d2d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga083c087e5401a9ed1a48ae23841d2d79">DMAREQ_TIMER3_CC2</a>&#160;&#160;&#160;((27 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:ga083c087e5401a9ed1a48ae23841d2d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad903211a393d876f0855e2ba5193d8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gad903211a393d876f0855e2ba5193d8ea">DMAREQ_UART0_RXDATAV</a>&#160;&#160;&#160;((44 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:gad903211a393d876f0855e2ba5193d8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf339cc46dbd72e39b90f6a2a91259a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaf339cc46dbd72e39b90f6a2a91259a73">DMAREQ_UART0_TXBL</a>&#160;&#160;&#160;((44 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:gaf339cc46dbd72e39b90f6a2a91259a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe592c4954a03818a9cee4264b3ea731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gafe592c4954a03818a9cee4264b3ea731">DMAREQ_UART0_TXEMPTY</a>&#160;&#160;&#160;((44 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:gafe592c4954a03818a9cee4264b3ea731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f99a96b85ccf85c8d5e1e9c9c94a030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7f99a96b85ccf85c8d5e1e9c9c94a030">DMAREQ_UART1_RXDATAV</a>&#160;&#160;&#160;((45 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga7f99a96b85ccf85c8d5e1e9c9c94a030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8216aae4017d0bc4a75f3b03c3beb7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga8216aae4017d0bc4a75f3b03c3beb7bd">DMAREQ_UART1_TXBL</a>&#160;&#160;&#160;((45 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga8216aae4017d0bc4a75f3b03c3beb7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593b80a8eb08c3f75068b3525a45cdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga593b80a8eb08c3f75068b3525a45cdf0">DMAREQ_UART1_TXEMPTY</a>&#160;&#160;&#160;((45 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:ga593b80a8eb08c3f75068b3525a45cdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad9da50a2bb4676354cecc4bd70e939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga7ad9da50a2bb4676354cecc4bd70e939">DMAREQ_MSC_WDATA</a>&#160;&#160;&#160;((48 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga7ad9da50a2bb4676354cecc4bd70e939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49554dc54e96a2e5664702bb066731f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga49554dc54e96a2e5664702bb066731f2">DMAREQ_AES_DATAWR</a>&#160;&#160;&#160;((49 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga49554dc54e96a2e5664702bb066731f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adb3bea7449897773725688d984c22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga5adb3bea7449897773725688d984c22d">DMAREQ_AES_XORDATAWR</a>&#160;&#160;&#160;((49 &lt;&lt; 16) + 1)</td></tr>
<tr class="separator:ga5adb3bea7449897773725688d984c22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83dea04f5d50d6a41d3dfa58bc5060a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaa83dea04f5d50d6a41d3dfa58bc5060a">DMAREQ_AES_DATARD</a>&#160;&#160;&#160;((49 &lt;&lt; 16) + 2)</td></tr>
<tr class="separator:gaa83dea04f5d50d6a41d3dfa58bc5060a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8fef4467c7837716431b45fe57abd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#gaab8fef4467c7837716431b45fe57abd9">DMAREQ_AES_KEYWR</a>&#160;&#160;&#160;((49 &lt;&lt; 16) + 3)</td></tr>
<tr class="separator:gaab8fef4467c7837716431b45fe57abd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663e512700995734e53d4cfd674c0e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMAREQ__BitFields.html#ga663e512700995734e53d4cfd674c0e2f">DMAREQ_LESENSE_BUFDATAV</a>&#160;&#160;&#160;((50 &lt;&lt; 16) + 0)</td></tr>
<tr class="separator:ga663e512700995734e53d4cfd674c0e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga7a314dbb89fafd035bbe1f2e9563f4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_ADC0_SINGLE&#160;&#160;&#160;((8 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for ADC0_SINGLE </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00041">41</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga382fe0aad0b343c412f9cd12a6878814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_ADC0_SCAN&#160;&#160;&#160;((8 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for ADC0_SCAN </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00042">42</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d7f29c2cf1a0f512ec06d7978521969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_DAC0_CH0&#160;&#160;&#160;((10 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for DAC0_CH0 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00043">43</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0a857845fdbf8e4c08440bd0e7cda85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_DAC0_CH1&#160;&#160;&#160;((10 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for DAC0_CH1 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00044">44</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab813442386510db28bfc582235383e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USARTRF0_RXDATAV&#160;&#160;&#160;((12 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USARTRF0_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00045">45</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09f2d65f6d055c5afde37c48fcff2e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USARTRF0_TXBL&#160;&#160;&#160;((12 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USARTRF0_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00046">46</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21f9460dcef5ba1fd3c1a8fd654be48d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USARTRF0_TXEMPTY&#160;&#160;&#160;((12 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USARTRF0_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00047">47</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9784a2d9a2133acf02c3a33b694c3ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART1_RXDATAV&#160;&#160;&#160;((13 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART1_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00048">48</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32c06d4bbdf33ded2d055d34dcdb0641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART1_TXBL&#160;&#160;&#160;((13 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART1_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00049">49</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74b8fcf3b507dd002e067cfd3ef0b69f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART1_TXEMPTY&#160;&#160;&#160;((13 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART1_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00050">50</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7059cafb5f6283ddd17b9edd0fe94ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART1_RXDATAVRIGHT&#160;&#160;&#160;((13 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART1_RXDATAVRIGHT </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00051">51</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cd3697177b7daa495c9fe2ad6419b44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART1_TXBLRIGHT&#160;&#160;&#160;((13 &lt;&lt; 16) + 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART1_TXBLRIGHT </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00052">52</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3007f3a27fc289a38a002d432fba444f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART2_RXDATAV&#160;&#160;&#160;((14 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART2_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00053">53</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b7469d33369b4bd5ac9f3545c75df2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART2_TXBL&#160;&#160;&#160;((14 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART2_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00054">54</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00ed81674c99cfd9e119eceefd2797eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART2_TXEMPTY&#160;&#160;&#160;((14 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART2_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00055">55</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga965019c8bab26c1599a155f9dc37a839"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART2_RXDATAVRIGHT&#160;&#160;&#160;((14 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART2_RXDATAVRIGHT </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00056">56</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5208c2619ee4c7f4d243e06733e6e4d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_USART2_TXBLRIGHT&#160;&#160;&#160;((14 &lt;&lt; 16) + 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for USART2_TXBLRIGHT </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2ebf8a8cb381076528cba67515ba60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART0_RXDATAV&#160;&#160;&#160;((16 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART0_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga996b5d07c29c5863f660fb42c4f33661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART0_TXBL&#160;&#160;&#160;((16 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART0_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00059">59</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada50f43c2bbbec9c5b35a377ac007f16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART0_TXEMPTY&#160;&#160;&#160;((16 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART0_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00060">60</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7140dedaa062386645738bf09b1c9a2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART1_RXDATAV&#160;&#160;&#160;((17 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART1_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00061">61</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga162ceaf9887fc93a6c36c21d3e10bd0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART1_TXBL&#160;&#160;&#160;((17 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART1_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00062">62</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga981b523350cdc3848c3d5f4f040d22b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LEUART1_TXEMPTY&#160;&#160;&#160;((17 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LEUART1_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00063">63</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90635672a48bfa2711867840c72977f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_I2C0_RXDATAV&#160;&#160;&#160;((20 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for I2C0_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00064">64</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae00538b35a37fcc7ef880dc00df3dd3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_I2C0_TXBL&#160;&#160;&#160;((20 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for I2C0_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00065">65</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dadd23e23fc9d4810d5b465bd655f2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_I2C1_RXDATAV&#160;&#160;&#160;((21 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for I2C1_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00066">66</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb6d2ad125f76bb8be330e96a5875e54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_I2C1_TXBL&#160;&#160;&#160;((21 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for I2C1_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00067">67</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad72a418660d745b8d35cff8bd095fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER0_UFOF&#160;&#160;&#160;((24 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER0_UFOF </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00068">68</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga418689fee4bf32f159ee37ed169e8a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER0_CC0&#160;&#160;&#160;((24 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER0_CC0 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00069">69</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga125f8b73a2abbbbdd880223789629167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER0_CC1&#160;&#160;&#160;((24 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER0_CC1 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00070">70</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga172010c8e4f96d011bf1e92318f1dbd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER0_CC2&#160;&#160;&#160;((24 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER0_CC2 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00071">71</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66217f81973bdd358395fef407fef362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER1_UFOF&#160;&#160;&#160;((25 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER1_UFOF </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00072">72</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb1bbf34786790c153cce4df19e637e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER1_CC0&#160;&#160;&#160;((25 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER1_CC0 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00073">73</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a0af524b58c6b48b6f67bc2231109e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER1_CC1&#160;&#160;&#160;((25 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER1_CC1 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00074">74</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fa8a5eeabb104cd811b79c01b64267d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER1_CC2&#160;&#160;&#160;((25 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER1_CC2 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00075">75</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf9e0788b6b77492842d37e0b5816e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER2_UFOF&#160;&#160;&#160;((26 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER2_UFOF </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00076">76</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d3e55a342e572f5974064d3947a01c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER2_CC0&#160;&#160;&#160;((26 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER2_CC0 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00077">77</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga604bf87966f8a4159f496a34ee37dc5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER2_CC1&#160;&#160;&#160;((26 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER2_CC1 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00078">78</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac70da58bb753f8399567dbcf743aef9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER2_CC2&#160;&#160;&#160;((26 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER2_CC2 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00079">79</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a2c5ebbc64d535eb9a81d7ce11819b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER3_UFOF&#160;&#160;&#160;((27 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER3_UFOF </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00080">80</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b4269ebb9cda4c538392537918062ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER3_CC0&#160;&#160;&#160;((27 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER3_CC0 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00081">81</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf98bb0dca6a0d6765ea8281d3ac319a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER3_CC1&#160;&#160;&#160;((27 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER3_CC1 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00082">82</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga083c087e5401a9ed1a48ae23841d2d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_TIMER3_CC2&#160;&#160;&#160;((27 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for TIMER3_CC2 </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00083">83</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad903211a393d876f0855e2ba5193d8ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART0_RXDATAV&#160;&#160;&#160;((44 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART0_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00084">84</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf339cc46dbd72e39b90f6a2a91259a73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART0_TXBL&#160;&#160;&#160;((44 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART0_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00085">85</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe592c4954a03818a9cee4264b3ea731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART0_TXEMPTY&#160;&#160;&#160;((44 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART0_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00086">86</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f99a96b85ccf85c8d5e1e9c9c94a030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART1_RXDATAV&#160;&#160;&#160;((45 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART1_RXDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00087">87</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8216aae4017d0bc4a75f3b03c3beb7bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART1_TXBL&#160;&#160;&#160;((45 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART1_TXBL </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00088">88</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga593b80a8eb08c3f75068b3525a45cdf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_UART1_TXEMPTY&#160;&#160;&#160;((45 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for UART1_TXEMPTY </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00089">89</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ad9da50a2bb4676354cecc4bd70e939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_MSC_WDATA&#160;&#160;&#160;((48 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for MSC_WDATA </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00090">90</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49554dc54e96a2e5664702bb066731f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_AES_DATAWR&#160;&#160;&#160;((49 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for AES_DATAWR </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00091">91</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5adb3bea7449897773725688d984c22d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_AES_XORDATAWR&#160;&#160;&#160;((49 &lt;&lt; 16) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for AES_XORDATAWR </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00092">92</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa83dea04f5d50d6a41d3dfa58bc5060a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_AES_DATARD&#160;&#160;&#160;((49 &lt;&lt; 16) + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for AES_DATARD </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00093">93</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab8fef4467c7837716431b45fe57abd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_AES_KEYWR&#160;&#160;&#160;((49 &lt;&lt; 16) + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for AES_KEYWR </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00094">94</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga663e512700995734e53d4cfd674c0e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_LESENSE_BUFDATAV&#160;&#160;&#160;((50 &lt;&lt; 16) + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel select for LESENSE_BUFDATAV </p>

<p>Definition at line <a class="el" href="ezr32lg__dmareq_8h_source.html#l00095">95</a> of file <a class="el" href="ezr32lg__dmareq_8h_source.html">ezr32lg_dmareq.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Nov 10 2015 12:36:34 for EZR32 Leopard Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
