// Seed: 1110967654
module module_0 #(
    parameter id_2 = 32'd23
) ();
  logic id_1;
  ;
  assign id_1 = id_1;
  wire _id_2;
  wire [id_2 : id_2  &  1] id_3;
  wire id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd73
) (
    output tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input uwire _id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output wire id_13
);
  wire [id_6 : -1] id_15;
  module_0 modCall_1 ();
endmodule
