diff --git a/include/configs/sl8521e_2h10.h b/include/configs/sl8521e_2h10.h
index 0d39928..7e89bf7 100755
--- a/include/configs/sl8521e_2h10.h
+++ b/include/configs/sl8521e_2h10.h
@@ -25,11 +25,11 @@
 #define CONFIG_SKIP_LOWLEVEL_INIT
 #define CONFIG_MISC_INIT_R                     /* call misc_init_r()	      */
 #define CONFIG_BOARD_LATE_INIT         /* call board_late_init() */
-//#define CONFIG_SUPPORT_RAW_INITRD
+/* #define CONFIG_SUPPORT_RAW_INITRD */
 
 /* Cache Definitions */
-//#define CONFIG_SYS_DCACHE_OFF
-//#define CONFIG_SYS_ICACHE_OFF
+/* #define CONFIG_SYS_DCACHE_OFF */
+/* #define CONFIG_SYS_ICACHE_OFF */
 
 #define CONFIG_IDENT_STRING		"sharklE"
 
@@ -37,7 +37,7 @@
 	(CONFIG_SYS_SDRAM_END - 0x10000 - GENERATED_GBL_DATA_SIZE)
 
 /* Flat Device Tree Definitions */
-//#define CONFIG_OF_LIBFDT  /*no need config here,the defconfigs config_of_control*/
+/* #define CONFIG_OF_LIBFDT*/  /*no need config here,the defconfigs config_of_control*/
 
 
 /* SMP Spin Table Definitions */
@@ -121,11 +121,11 @@
 #define CONFIG_CMD_IMI
 #define CONFIG_CMD_MEMORY
 #define CONFIG_CMD_MII
-//#define CONFIG_CMD_NET
+/* #define CONFIG_CMD_NET */
 #define CONFIG_CMD_PING
 #define CONFIG_CMD_SAVEENV
 #define CONFIG_CMD_RUN
-//#define CONFIG_CMD_BOOTD
+/* #define CONFIG_CMD_BOOTD */
 #define CONFIG_CMD_ECHO
 #define CONFIG_CMD_SOURCE
 #define CONFIG_CMD_FAT
@@ -136,7 +136,7 @@
 #define CONFIG_SYS_LOAD_ADDR		(PHYS_SDRAM_1 + 0x10000000)
 
 /* Physical Memory Map */
-//#define  CONFIG_DUAL_DDR /*32 bit sp9832e no need dual ddr*/
+/* #define  CONFIG_DUAL_DDR */ /*32 bit sp9832e no need dual ddr*/
 
 #define PHYS_SDRAM_1			0x80000000	/* SDRAM Bank #1 */
 #define PHYS_SDRAM_1_SIZE		0x20000000	/* 512 MB */
@@ -185,22 +185,22 @@
 
 #define MEM_INIT_PARA "mem=512M"
 #define MTDIDS_DEFAULT "nand0=sprd-nand"
-#define MTDPARTS_DEFAULT "mtdparts=sprd-nand:256k(spl),768k(2ndbl),512k(kpanic),-(ubipac)"
+/*#define MTDPARTS_DEFAULT "mtdparts=sprd-nand:256k(spl),768k(2ndbl),512k(kpanic),-(ubipac)"*/
 #define CONFIG_BOOTARGS MEM_INIT_PARA" loglevel=7 console=ttyS0,115200n8 init=/init " MTDPARTS_DEFAULT
 
 /*auto boot with normal mode*/
-//#define CONFIG_AUTOBOOT
+/* #define CONFIG_AUTOBOOT */
 
 /*boot with modem*/
 #define BOOT_NATIVE_LINUX_MODEM  1
 
-//#define CONFIG_MINI_TRUSTZONE
+/* #define CONFIG_MINI_TRUSTZONE */
 
 #define CONFIG_SUPPORT_LTE
 #define CONFIG_ADVANCED_LTE
 
-//#define CONFIG_SUPPORT_WLTE
-//#define CONFIG_SUPPORT_GSM
+/* #define CONFIG_SUPPORT_WLTE */
+/* #define CONFIG_SUPPORT_GSM */
 
 #define LTE_AGDSP_SIZE  0x00260000
 #define LTE_AGDSP_ADDR (0x89600000 - LTE_AGDSP_SIZE)
@@ -218,13 +218,13 @@
 #define CONFIG_EMMC_VERSION_R10P0
 
 /*eMMC boot*/
-//#define CONFIG_EMMC_BOOT
+/* #define CONFIG_EMMC_BOOT */
 #define CONFIG_GENERIC_MMC
 #define CONFIG_EMMC_RST_N_FUNCTION
 
 /*file system config*/
 #define CONFIG_FAT_WRITE
-//#define CONFIG_FS_EXT4
+/* #define CONFIG_FS_EXT4 */
 #define CONFIG_NAND_BOOT
 
 #ifdef CONFIG_NAND_BOOT
@@ -265,9 +265,9 @@
 #define USB3_PHY_TUNE1 0x919e9dec
 #define USB3_PHY_TUNE2 0x0f0560fe
 #define CONFIG_USB_PHY_SHARKLE
-//#define CALIBRATION_FLAG_CP0           0x88AF0000
+/* #define CALIBRATION_FLAG_CP0           0x88AF0000 */
 #define CALIBRATION_FLAG_CP1	0x8d7d0000
-//#define CONFIG_DWC_OTG
+/* #define CONFIG_DWC_OTG */
 #define CONFIG_MODEM_CALIBERATE
 #define CALIBRATE_ENUM_MS 15000
 #define CALIBRATE_IO_MS 2000
@@ -288,7 +288,7 @@
 #define PWR_KEY_DETECT_CNT  2
 #define ALARM_LEAD_SET_MS 0 /* time set for alarm boot in advancd */
 #define LOW_BAT_VOL            3500 /*phone battery voltage low than this value will not boot up*/
-#define LOW_BAT_VOL_CHG        3300    //3.3V charger connect
+#define LOW_BAT_VOL_CHG        3300    /* 3.3V charger connect */
 
 
 /*for device tree*/
@@ -297,7 +297,7 @@
 #define DT_SOC_VER     0x20000
 
 
-#define SIMLOCK_ADR      (0x891FE800+0x4)   //0x4 just for data header
+#define SIMLOCK_ADR      (0x891FE800+0x4)   /* 0x4 just for data header */
 
 #define KERNEL_ADR      0x80008000
 #define DT_ADR          0x85400000
@@ -360,21 +360,21 @@
 #define UID_DOUBLE 0
 
 /*7S reset config*/
-#define CONFIG_7S_RST_MODULE_EN		1	//0:disable module; 1:enable module
+#define CONFIG_7S_RST_MODULE_EN		1	/* 0:disable module; 1:enable module */
 
 #ifdef DEBUG
-#define CONFIG_7S_RST_SW_MODE	1	//0:hw reset,1:arm reset,power keep on	//soft for debug version
+#define CONFIG_7S_RST_SW_MODE	1	/* 0:hw reset,1:arm reset,power keep on	soft for debug version */
 #else
-#define CONFIG_7S_RST_SW_MODE	0	//0:hw reset,1:arm reset,power keep on	//hard for user version
+#define CONFIG_7S_RST_SW_MODE	0	/* 0:hw reset,1:arm reset,power keep on	hard for user version */
 #endif
 
-#define CONFIG_7S_RST_SHORT_MODE	1	//0:long press then release key to trigger;1:press key some time to trigger
-#define CONFIG_7S_RST_2KEY_MODE		1	//0:1Key--Normal mode; 1:2KEY
-#define CONFIG_7S_RST_THRESHOLD		7	//7S, hold key down for this time to trigger
+#define CONFIG_7S_RST_SHORT_MODE	1	/* 0:long press then release key to trigger;1:press key some time to trigger */
+#define CONFIG_7S_RST_2KEY_MODE		1	/* 0:1Key--Normal mode; 1:2KEY */
+#define CONFIG_7S_RST_THRESHOLD		7	/* 7S, hold key down for this time to trigger */
 
  /*SMPL config*/
-//#define CONFIG_SMPL_EN
-#define CONFIG_SMPL_THRESHOLD 	0		//one step is 0.25S
+/* #define CONFIG_SMPL_EN */
+#define CONFIG_SMPL_THRESHOLD 	0		/* one step is 0.25S */
 
 /* Chip Driver Macro Definitions End*/
 /*active arm7 ram before access to it*/
