INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'PhilData2' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'PhilData2'...
WARNING:sim - A core named 'PhilData2' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'PhilData2'...
Delivering associated files for 'PhilData2'...
Delivered 4 files into directory
C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2
Delivered 1 file into directory
C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'PhilData2'...
Generating ISE project...
XCO file found: PhilData2.xco
XMDF file found: PhilData2_xmdf.tcl
Adding C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2.ucf -view all
-origin_type created
Adding
C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilData2
_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" into library work
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 187: Syntax WARNING near "if".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 189: Syntax WARNING near "else".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 191: Syntax WARNING near "if".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 200: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 202: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 203: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 206: Syntax WARNING near "begin".
WARNING:ProjectMgmt - 7 WARNING(s) found while parsing design hierarchy.
Adding C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2.asy -view all
-origin_type imported
Adding C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" into library work
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 187: Syntax WARNING near "if".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 189: Syntax WARNING near "else".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 191: Syntax WARNING near "if".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 200: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 202: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 203: Syntax WARNING near "generate".
WARNING:HDLCompiler:806 -
   "C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2/example_design/PhilD
   ata2_exdes.vhd" Line 206: Syntax WARNING near "begin".
WARNING:ProjectMgmt - 7 WARNING(s) found while parsing design hierarchy.
Adding C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/PhilData2.vho -view all
-origin_type imported
WARNING: This core does not have a top level called "/PhilData2"
WARNING: Top level has been set to "/PhilData2_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'PhilData2'.
