

================================================================
== Vitis HLS Report for 'DecodeHuffman_1_Pipeline_VITIS_LOOP_688_1'
================================================================
* Date:           Tue Jun 18 12:24:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_688_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     260|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        1|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      204|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     0|      204|     369|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bit_set_mask_U  |DecodeHuffman_1_Pipeline_VITIS_LOOP_688_1_bit_set_mask_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                    |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln555_fu_165_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln577_fu_201_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln688_fu_218_p2     |         +|   0|  0|  71|          64|           1|
    |and_ln577_fu_232_p2     |       and|   0|  0|  32|          32|          32|
    |icmp_ln555_fu_175_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln577_fu_238_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln688_fu_142_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln555_fu_181_p3  |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 260|         210|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |CurHuffReadBuf_o                |   9|          2|    8|         16|
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_109_p4  |  14|          3|   32|         96|
    |ap_sig_allocacmp_l_2            |   9|          2|   64|        128|
    |code_8_fu_52                    |   9|          2|   32|         64|
    |current_read_byte_o             |   9|          2|   32|         64|
    |l_fu_56                         |   9|          2|   64|        128|
    |read_position_o                 |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 109|         24|  268|        569|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |code_8_fu_52                 |  32|   0|   32|          0|
    |code_reg_289                 |  32|   0|   32|          0|
    |l_2_reg_274                  |  64|   0|   64|          0|
    |l_fu_56                      |  64|   0|   64|          0|
    |trunc_ln688_reg_279          |   7|   0|    7|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 204|   0|  204|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1|  return value|
|zext_ln577_3                           |   in|    1|     ap_none|                               zext_ln577_3|        scalar|
|l_out                                  |  out|    7|      ap_vld|                                      l_out|       pointer|
|l_out_ap_vld                           |  out|    1|      ap_vld|                                      l_out|       pointer|
|code_8_out                             |  out|   32|      ap_vld|                                 code_8_out|       pointer|
|code_8_out_ap_vld                      |  out|    1|      ap_vld|                                 code_8_out|       pointer|
|p_jinfo_dc_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|               p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|               p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|               p_jinfo_dc_dhuff_tbl_maxcode|         array|
|current_read_byte_i                    |   in|   32|     ap_ovld|                          current_read_byte|       pointer|
|current_read_byte_o                    |  out|   32|     ap_ovld|                          current_read_byte|       pointer|
|current_read_byte_o_ap_vld             |  out|    1|     ap_ovld|                          current_read_byte|       pointer|
|read_position_i                        |   in|   32|     ap_ovld|                              read_position|       pointer|
|read_position_o                        |  out|   32|     ap_ovld|                              read_position|       pointer|
|read_position_o_ap_vld                 |  out|    1|     ap_ovld|                              read_position|       pointer|
|CurHuffReadBuf_i                       |   in|    8|     ap_ovld|                             CurHuffReadBuf|       pointer|
|CurHuffReadBuf_o                       |  out|    8|     ap_ovld|                             CurHuffReadBuf|       pointer|
|CurHuffReadBuf_o_ap_vld                |  out|    1|     ap_ovld|                             CurHuffReadBuf|       pointer|
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

