# Dadda-multiplier
A 16*16 dadda multiplier is designed using verilog. A 32 bit Brent-Kung adder is used for final addition.Design files along with the test bench is provided in the 
repo. Eight set of random inputs are given in the test bench. A golden reference is generated and the actual result is compared with the golden result for
the verification of the design. Flag of zero indicates the correctness of the design. Waveform is shown in waveform.jpg
