
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125445                       # Number of seconds simulated
sim_ticks                                125445243490                       # Number of ticks simulated
final_tick                               1267080579121                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102631                       # Simulator instruction rate (inst/s)
host_op_rate                                   132325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3699983                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906360                       # Number of bytes of host memory used
host_seconds                                 33904.28                       # Real time elapsed on the host
sim_insts                                  3479620787                       # Number of instructions simulated
sim_ops                                    4486388814                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1707648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       795008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1884928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4392448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1294976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1294976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13341                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14726                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34316                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10117                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10117                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13612696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6337490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15025903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35014863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10204                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10323038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10323038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10323038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13612696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6337490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15025903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45337901                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150594531                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22309192                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19551469                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741283                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11068059                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10774799                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553215                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54253                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117663480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123993699                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22309192                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12328014                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25233423                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5694512                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1960526                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13410281                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148800475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123567052     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271365      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330477      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946406      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564727      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861958      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844024      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663663      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10750803      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148800475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823361                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116739733                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3076758                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25020966                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25143                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3937867                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398039                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139962057                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3937867                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117210240                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1450611                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       786418                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24564020                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851312                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138978057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90013                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       514620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184564187                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630588683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630588683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35668016                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19855                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2693126                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23139070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82179                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000325                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137364066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129040214                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103750                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22809431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48984025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148800475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95085249     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21886921     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10979566      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7200016      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509096      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880203      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741609      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435460      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82355      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148800475                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322966     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137036     25.35%     85.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80651     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101872894     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082288      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21616910     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458201      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129040214                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.856872                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540653                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004190                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407525306                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160193664                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126115514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129580867                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241762                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4208999                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137994                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3937867                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         955578                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51846                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137383922                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23139070                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491349                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876546                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127653000                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282722                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25740744                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19662004                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458022                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126228996                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126115514                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72845870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172979554                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837451                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421124                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23773223                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746048                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144862608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102653025     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388854     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837109      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648775      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014271      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068764      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455509      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902177      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894124      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144862608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894124                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280353293                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278707575                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1794056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.505945                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.505945                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664035                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664035                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590512626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165690513                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146766462                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150594531                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25250072                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20477215                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2155856                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10199730                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9706245                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2714409                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99318                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110242153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138097057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25250072                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12420654                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30387774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7031682                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2862204                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12879007                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1693019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148340476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117952702     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2138292      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3913567      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3553599      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2268317      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1840280      1.24%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1073200      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1123436      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14477083      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148340476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167669                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917012                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109128752                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4321622                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29994543                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4845193                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4366033                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3137                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167091809                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        24603                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4845193                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110010563                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1130619                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1945828                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29142477                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1265794                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165216514                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        238048                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233689398                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    769359874                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    769359874                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184887349                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48802009                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36408                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18204                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4550846                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15665847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7766816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88158                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1737740                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162083849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150567678                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168535                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28499572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62648111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148340476                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85282219     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25945838     17.49%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13640443      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7890139      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8740508      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3238853      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2877503      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       550562      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174411      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148340476                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600994     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124976     14.29%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148468     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126796567     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2130347      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18204      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13894476      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7728084      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150567678                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999822                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             874438                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005808                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450518799                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190620056                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147265405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151442116                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289395                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3613176                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131738                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4845193                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         733412                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162120258                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15665847                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7766816                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18204                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1205671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406680                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148085861                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13343386                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2481811                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21071081                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21068546                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7727695                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983342                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147399410                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147265405                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85920817                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241369579                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977893                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107678286                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132583541                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29537147                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2180029                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143495282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.923957                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88952500     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25269647     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12551727      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4267092      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5259025      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1840354      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1297331      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1073540      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2984066      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143495282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107678286                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132583541                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19687749                       # Number of memory references committed
system.switch_cpus1.commit.loads             12052671                       # Number of loads committed
system.switch_cpus1.commit.membars              18204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19137265                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119447372                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2734597                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2984066                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302631904                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329086804                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2254055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107678286                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132583541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107678286                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.398560                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.398560                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715021                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715021                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666787869                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206124597                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155701196                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150594531                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24353799                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20070673                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2030730                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9908113                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9116412                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2559874                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91886                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109853503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134656635                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24353799                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11676286                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28602847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6587608                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5159683                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12726734                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1652620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148139320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.548452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119536473     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2922235      1.97%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2498564      1.69%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2515858      1.70%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2384690      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1179227      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          820432      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2072541      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14209300      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148139320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161718                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.894167                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108620915                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6650685                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28235708                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115558                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4516450                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3905280                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6837                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162394949                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        54178                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4516450                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109162553                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4028400                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1401936                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27798990                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1230987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160870920                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1888                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        419849                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       657122                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        22661                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    225022350                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    749949110                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    749949110                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176819134                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48203207                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35024                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18198                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4001308                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16016478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8337553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       326195                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1769744                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156829993                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146389404                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       111263                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26504054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60053669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148139320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.584553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87807389     59.27%     59.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24926742     16.83%     76.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12574344      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8235075      5.56%     90.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7247059      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2847409      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3226143      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1174662      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       100497      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148139320                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1025286     74.52%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163745     11.90%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       186764     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120829899     82.54%     82.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2114961      1.44%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16826      0.01%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15148638     10.35%     94.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8279080      5.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146389404                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972076                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1375795                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009398                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    442405186                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183369774                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142067211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147765199                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       213332                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3134958                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       167660                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          643                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4516450                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3313503                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       261697                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156865017                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1247743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16016478                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8337553                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18198                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        208604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13804                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1208550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1141420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2349970                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143900551                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14890094                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2488853                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23167443                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20280434                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8277349                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.955550                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142074340                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142067211                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85742044                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232460221                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.943376                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368846                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105148070                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128710847                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28162682                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2056928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    143622870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.896172                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712358                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92016680     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23653524     16.47%     80.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11353751      7.91%     88.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5060581      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3953520      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1625231      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1645837      1.15%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1157147      0.81%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3156599      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    143622870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105148070                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128710847                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21051410                       # Number of memory references committed
system.switch_cpus2.commit.loads             12881517                       # Number of loads committed
system.switch_cpus2.commit.membars              16826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18472126                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115802351                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2534402                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3156599                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           297339800                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          318263792                       # The number of ROB writes
system.switch_cpus2.timesIdled                  59069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2455211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105148070                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128710847                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105148070                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.432214                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.432214                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.698220                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.698220                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       650446125                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195957083                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153428418                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33652                       # number of misc regfile writes
system.l2.replacements                          34316                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1193200                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67084                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.786656                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           548.234877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.490795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5761.663107                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.035297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2716.198192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.109814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6758.680196                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5798.037882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4149.481408                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7010.068431                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.175832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082892                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.206259                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.213930                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36218                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        87577                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159409                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39545                       # number of Writeback hits
system.l2.Writeback_hits::total                 39545                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        87577                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159409                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36218                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35614                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        87577                       # number of overall hits
system.l2.overall_hits::total                  159409                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13341                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6211                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14726                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34316                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13341                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14726                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34316                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13341                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6211                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14726                       # number of overall misses
system.l2.overall_misses::total                 34316                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3152858                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2786667840                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2791850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1333838574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1980940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3140017471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7268449533                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3152858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2786667840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2791850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1333838574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1980940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3140017471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7268449533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3152858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2786667840                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2791850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1333838574                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1980940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3140017471                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7268449533                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       102303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              193725                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39545                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39545                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       102303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193725                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       102303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193725                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.148500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.143945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177138                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.148500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.143945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177138                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.148500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.143945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177138                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 225204.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208879.982010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 199417.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 214754.238287                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       198094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 213229.490086                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 211809.346456                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 225204.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208879.982010                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 199417.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 214754.238287                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       198094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 213229.490086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 211809.346456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 225204.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208879.982010                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 199417.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 214754.238287                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       198094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 213229.490086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 211809.346456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10117                       # number of writebacks
system.l2.writebacks::total                     10117                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34316                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34316                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34316                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2009278320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1975160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    972109180                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1397772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2282540502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5269639429                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2009278320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1975160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    972109180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1397772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2282540502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5269639429                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2009278320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1975160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    972109180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1397772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2282540502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5269639429                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.148500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.143945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177138                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.148500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.143945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.148500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.143945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177138                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150609.273668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141082.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156514.116889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139777.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155000.713160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 153562.170096                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150609.273668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 141082.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 156514.116889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 139777.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 155000.713160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153562.170096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150609.273668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 141082.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 156514.116889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 139777.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 155000.713160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153562.170096                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990172                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013442378                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873276.114603                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410264                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410264                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410264                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4039833                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4039833                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4039833                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4039833                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4039833                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4039833                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13410281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13410281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13410281                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13410281                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13410281                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13410281                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 237637.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 237637.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 237637.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 237637.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 237637.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 237637.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3269458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3269458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3269458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3269458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3269458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3269458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233532.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233532.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233532.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233532.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233532.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233532.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245036696                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.933976                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.548701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.451299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19253932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19253932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23587424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23587424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23587424                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23587424                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183537                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183537                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183537                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183537                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183537                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22511840570                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22511840570                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22511840570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22511840570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22511840570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22511840570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19437469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19437469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770961                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770961                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770961                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770961                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009442                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007721                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007721                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007721                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007721                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 122655.598435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 122655.598435                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 122655.598435                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 122655.598435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 122655.598435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 122655.598435                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10743                       # number of writebacks
system.cpu0.dcache.writebacks::total            10743                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       133978                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       133978                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       133978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       133978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       133978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       133978                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5269556045                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5269556045                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5269556045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5269556045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5269556045                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5269556045                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106328.942170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106328.942170                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106328.942170                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106328.942170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106328.942170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106328.942170                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097518676                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370450.704104                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12878992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12878992                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12878992                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12878992                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12878992                       # number of overall hits
system.cpu1.icache.overall_hits::total       12878992                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3228319                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3228319                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3228319                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3228319                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3228319                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3228319                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12879007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12879007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12879007                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12879007                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12879007                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12879007                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215221.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215221.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215221.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215221.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215221.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215221.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2908050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2908050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2908050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2908050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2908050                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2908050                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207717.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207717.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207717.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207717.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207717.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207717.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41825                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182230277                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42081                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4330.464509                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.645472                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.354528                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908771                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091229                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10038181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10038181                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7599246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7599246                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18204                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17637427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17637427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17637427                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17637427                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126659                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126659                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126659                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14178031104                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14178031104                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14178031104                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14178031104                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14178031104                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14178031104                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10164840                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10164840                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7599246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7599246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17764086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17764086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17764086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17764086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012461                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012461                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007130                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007130                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007130                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111938.599736                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111938.599736                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111938.599736                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111938.599736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111938.599736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111938.599736                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9455                       # number of writebacks
system.cpu1.dcache.writebacks::total             9455                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84834                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84834                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84834                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84834                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84834                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84834                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41825                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41825                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41825                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41825                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41825                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41825                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3711635215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3711635215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3711635215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3711635215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3711635215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3711635215                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88742.025463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88742.025463                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88742.025463                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88742.025463                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88742.025463                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88742.025463                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.914863                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1094896773                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990721.405455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.914863                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015889                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881274                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12726722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12726722                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12726722                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12726722                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12726722                       # number of overall hits
system.cpu2.icache.overall_hits::total       12726722                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2439131                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2439131                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2439131                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2439131                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2439131                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2439131                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12726734                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12726734                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12726734                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12726734                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12726734                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12726734                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 203260.916667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 203260.916667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 203260.916667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 203260.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 203260.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 203260.916667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2063940                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2063940                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2063940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2063940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2063940                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2063940                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       206394                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       206394                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       206394                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       206394                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       206394                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       206394                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                102303                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205368911                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                102559                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2002.446504                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.440778                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.559222                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915784                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084216                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11583681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11583681                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8136066                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8136066                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17832                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17832                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19719747                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19719747                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19719747                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19719747                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       421558                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       421558                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       421613                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        421613                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       421613                       # number of overall misses
system.cpu2.dcache.overall_misses::total       421613                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  40926661019                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40926661019                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5368774                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5368774                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  40932029793                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40932029793                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  40932029793                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40932029793                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12005239                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12005239                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8136121                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8136121                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20141360                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20141360                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20141360                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20141360                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035115                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035115                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020933                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020933                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020933                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020933                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97084.294496                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97084.294496                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 97614.072727                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97614.072727                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97084.363606                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97084.363606                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97084.363606                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97084.363606                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19347                       # number of writebacks
system.cpu2.dcache.writebacks::total            19347                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       319255                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319255                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       319310                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       319310                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       319310                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       319310                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       102303                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       102303                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       102303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       102303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       102303                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       102303                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9099795285                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9099795285                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9099795285                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9099795285                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9099795285                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9099795285                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005079                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005079                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005079                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005079                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88949.447084                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88949.447084                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88949.447084                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88949.447084                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88949.447084                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88949.447084                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
