{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "dc9cb514",
   "metadata": {},
   "source": [
    "### Chapter 4: Control Flow Statements\n",
    "\n",
    "Control flow statements in SystemVerilog allow you to control the execution path of your code based on conditions and loops. This chapter covers all essential control structures used in both synthesizable RTL design and testbench development."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23c83bdb",
   "metadata": {},
   "source": [
    "#### if-else Statements\n",
    "\n",
    "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "064c1f8c",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "if (condition1) begin\n",
    "    // statements\n",
    "end else if (condition2) begin\n",
    "    // statements\n",
    "end else begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f892dd9e",
   "metadata": {},
   "source": [
    "##### Single Statement (without begin-end)\n",
    "\n",
    "```systemverilog\n",
    "if (condition)\n",
    "    statement;\n",
    "else\n",
    "    statement;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "32334e8b",
   "metadata": {},
   "source": [
    "##### Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb7ccf1f",
   "metadata": {},
   "source": [
    "###### Example 1: Simple Comparator\n",
    "```systemverilog\n",
    "module comparator(\n",
    "    input logic [7:0] a, b,\n",
    "    output logic gt, eq, lt\n",
    ");\n",
    "    always_comb begin\n",
    "        if (a > b) begin\n",
    "            gt = 1'b1;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b0;\n",
    "        end else if (a == b) begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b1;\n",
    "            lt = 1'b0;\n",
    "        end else begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b1;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "627bd465",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vcomparator_testbench.cpp\n",
      "Vcomparator_testbench___024root__DepSet_h42f04c96__0.cpp\n",
      "Vcomparator_testbench___024root__DepSet_hf419805b__0.cpp\n",
      "Vcomparator_testbench__main.cpp Vcomparator_testbench__Trace__0.cpp\n",
      "Vcomparator_testbench___024root__Slow.cpp\n",
      "Vcomparator_testbench___024root__DepSet_h42f04c96__0__Slow.cpp\n",
      "Vcomparator_testbench___024root__DepSet_hf419805b__0__Slow.cpp\n",
      "Vcomparator_testbench__Syms.cpp Vcomparator_testbench__Trace__0__Slow.cpp\n",
      "Vcomparator_testbench__TraceDecls__0__Slow.cpp > Vcomparator_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vcomparator_testbench__ALL.o Vcomparator_testbench__ALL.cpp\n",
      "echo \"\" > Vcomparator_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vcomparator_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vcomparator_testbench\n",
      "rm Vcomparator_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.038 MB sources in 3 modules, into 0.045 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.866 s (elab=0.001, cvt=0.048, bld=27.617); cpu 0.040 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Hello from testbench!\n",
      "Starting Comparator Tests\n",
      "====================\n",
      "\n",
      "Test 1: a=80, b=48 -> gt=1, eq=0, lt=0\n",
      "Test 2: a=66, b=66 -> gt=0, eq=1, lt=0\n",
      "Test 3: a=16, b=96 -> gt=0, eq=0, lt=1\n",
      "Test 4: a=255, b=255 -> gt=0, eq=1, lt=0\n",
      "Test 5: a=0, b=0 -> gt=0, eq=1, lt=0\n",
      "Test 6: a=255, b=0 -> gt=1, eq=0, lt=0\n",
      "Test 7: a=0, b=255 -> gt=0, eq=0, lt=1\n",
      "\n",
      "All tests completed!\n",
      "====================\n",
      "\n",
      "- comparator_testbench.sv:82: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 7ps; walltime 0.005 s; speed 2.653 ns/s\n",
      "- Verilator: cpu 0.003 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/comparator_example/obj_dir directory...\n",
      "Chapter_4_examples/comparator_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/comparator_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8baa4b08",
   "metadata": {},
   "source": [
    "###### Example 2: Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder(\n",
    "    input logic [7:0] data_in,\n",
    "    output logic [2:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "    always_comb begin\n",
    "        if (data_in[7])\n",
    "            encoded_out = 3'd7;\n",
    "        else if (data_in[6])\n",
    "            encoded_out = 3'd6;\n",
    "        else if (data_in[5])\n",
    "            encoded_out = 3'd5;\n",
    "        else if (data_in[4])\n",
    "            encoded_out = 3'd4;\n",
    "        else if (data_in[3])\n",
    "            encoded_out = 3'd3;\n",
    "        else if (data_in[2])\n",
    "            encoded_out = 3'd2;\n",
    "        else if (data_in[1])\n",
    "            encoded_out = 3'd1;\n",
    "        else if (data_in[0])\n",
    "            encoded_out = 3'd0;\n",
    "        else\n",
    "            encoded_out = 3'd0;\n",
    "            \n",
    "        valid = |data_in; // OR reduction\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "65fbfec3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vpriority_encoder_testbench.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_h2805924d__0.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_hf6ae55b1__0.cpp\n",
      "Vpriority_encoder_testbench__main.cpp Vpriority_encoder_testbench__Trace__0.cpp\n",
      "Vpriority_encoder_testbench__ConstPool_0.cpp\n",
      "Vpriority_encoder_testbench___024root__Slow.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_h2805924d__0__Slow.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_hf6ae55b1__0__Slow.cpp\n",
      "Vpriority_encoder_testbench__Syms.cpp\n",
      "Vpriority_encoder_testbench__Trace__0__Slow.cpp\n",
      "Vpriority_encoder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vpriority_encoder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vpriority_encoder_testbench__ALL.o Vpriority_encoder_testbench__ALL.cpp\n",
      "echo \"\" > Vpriority_encoder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vpriority_encoder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vpriority_encoder_testbench\n",
      "rm Vpriority_encoder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.040 MB sources in 3 modules, into 0.136 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.918 s (elab=0.001, cvt=0.105, bld=27.417); cpu 0.060 s\n",
      "on 1 threads; alloced 21.176 MB\n",
      "\n",
      "Hello from testbench!\n",
      "Starting Priority Encoder Tests\n",
      "==============================\n",
      "\n",
      "Priority Encoder: Encodes the position of the highest priority (MSB) active bit\n",
      "- 8-bit input, 3-bit encoded output\n",
      "- Bit 7 has highest priority, Bit 0 has lowest priority\n",
      "- Valid output indicates if any input bit is active\n",
      "\n",
      "Test 1: All zeros - no valid input\n",
      "  Input: 8'b00000000 (0x00)\n",
      "  Output: encoded_out=0, valid=0\n",
      "  Expected: encoded_out=0, valid=0\n",
      "PASS\n",
      "\n",
      "Test 2: Only bit 0 active\n",
      "  Input: 8'b00000001 (0x01)\n",
      "  Output: encoded_out=0, valid=1\n",
      "  Expected: encoded_out=0, valid=1\n",
      "PASS\n",
      "\n",
      "Test 3: Only bit 1 active\n",
      "  Input: 8'b00000010 (0x02)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test 4: Only bit 2 active\n",
      "  Input: 8'b00000100 (0x04)\n",
      "  Output: encoded_out=2, valid=1\n",
      "  Expected: encoded_out=2, valid=1\n",
      "PASS\n",
      "\n",
      "Test 5: Only bit 3 active\n",
      "  Input: 8'b00001000 (0x08)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 6: Only bit 4 active\n",
      "  Input: 8'b00010000 (0x10)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 7: Only bit 5 active\n",
      "  Input: 8'b00100000 (0x20)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 8: Only bit 6 active\n",
      "  Input: 8'b01000000 (0x40)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 9: Only bit 7 active (highest priority)\n",
      "  Input: 8'b10000000 (0x80)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 10: Bits 7 and 0 - priority to bit 7\n",
      "  Input: 8'b10000001 (0x81)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 11: Bits 6 and 1 - priority to bit 6\n",
      "  Input: 8'b01000010 (0x42)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 12: Bits 5 and 2 - priority to bit 5\n",
      "  Input: 8'b00100100 (0x24)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 13: Bits 4 and 3 - priority to bit 4\n",
      "  Input: 8'b00011000 (0x18)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 14: All bits set - priority to bit 7\n",
      "  Input: 8'b11111111 (0xff)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 15: Bits 6-0 set - priority to bit 6\n",
      "  Input: 8'b01111111 (0x7f)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 16: Bits 5-0 set - priority to bit 5\n",
      "  Input: 8'b00111111 (0x3f)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 17: Bits 4-0 set - priority to bit 4\n",
      "  Input: 8'b00011111 (0x1f)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 18: Bits 3-0 set - priority to bit 3\n",
      "  Input: 8'b00001111 (0x0f)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 19: Bits 2-0 set - priority to bit 2\n",
      "  Input: 8'b00000111 (0x07)\n",
      "  Output: encoded_out=2, valid=1\n",
      "  Expected: encoded_out=2, valid=1\n",
      "PASS\n",
      "\n",
      "Test 20: Bits 1-0 set - priority to bit 1\n",
      "  Input: 8'b00000011 (0x03)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test 21: Alternating pattern starting with bit 7\n",
      "  Input: 8'b10101010 (0xaa)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 22: Alternating pattern starting with bit 6\n",
      "  Input: 8'b01010101 (0x55)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 23: Pattern 00110011 - priority to bit 5\n",
      "  Input: 8'b00110011 (0x33)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 24: Pattern 00001100 - priority to bit 3\n",
      "  Input: 8'b00001100 (0x0c)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 25: Only upper bits (7,6) - priority to bit 7\n",
      "  Input: 8'b11000000 (0xc0)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 26: Only lower bits (1,0) - priority to bit 1\n",
      "  Input: 8'b00000011 (0x03)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test Summary:\n",
      "============\n",
      "Total tests: 26\n",
      "Passed: 26\n",
      "Failed: 0\n",
      "ALL TESTS PASSED!\n",
      "\n",
      "Priority Encoder Testing Complete!\n",
      "=================================\n",
      "\n",
      "- priority_encoder_testbench.sv:119: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 26ps; walltime 0.006 s; speed 12.778 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/priority_encoder_example/obj_dir directory...\n",
      "Chapter_4_examples/priority_encoder_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/priority_encoder_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea0fcc3c",
   "metadata": {},
   "source": [
    "##### Best Practices for if-else\n",
    "- Always use `begin-end` blocks for multiple statements\n",
    "- Use `always_comb` for combinational logic\n",
    "- Use `always_ff` for sequential logic\n",
    "- Avoid complex nested conditions when possible"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13e8a874",
   "metadata": {},
   "source": [
    "#### Case Statements\n",
    "\n",
    "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ff465d9",
   "metadata": {},
   "source": [
    "##### case Statement1\n",
    "\n",
    "The standard `case` statement performs exact matching including X and Z values.\n",
    "\n",
    "```systemverilog\n",
    "case (expression)\n",
    "    value1: statement1;\n",
    "    value2: statement2;\n",
    "    value3, value4: statement3; // Multiple values\n",
    "    default: default_statement;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfef86f6",
   "metadata": {},
   "source": [
    "###### Example: ALU Design\n",
    "```systemverilog\n",
    "module alu(\n",
    "    input logic [3:0] opcode,\n",
    "    input logic [7:0] a, b,\n",
    "    output logic [7:0] result,\n",
    "    output logic zero\n",
    ");\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            4'b0000: result = a + b;        // ADD\n",
    "            4'b0001: result = a - b;        // SUB\n",
    "            4'b0010: result = a & b;        // AND\n",
    "            4'b0011: result = a | b;        // OR\n",
    "            4'b0100: result = a ^ b;        // XOR\n",
    "            4'b0101: result = ~a;           // NOT\n",
    "            4'b0110: result = a << 1;       // Shift left\n",
    "            4'b0111: result = a >> 1;       // Shift right\n",
    "            default: result = 8'h00;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 8'h00);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "b3d5c2b6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Valu_testbench.cpp\n",
      "Valu_testbench___024root__DepSet_h3b821a25__0.cpp\n",
      "Valu_testbench___024root__DepSet_h86ea9d06__0.cpp Valu_testbench__main.cpp\n",
      "Valu_testbench__Trace__0.cpp Valu_testbench___024root__Slow.cpp\n",
      "Valu_testbench___024root__DepSet_h3b821a25__0__Slow.cpp\n",
      "Valu_testbench___024root__DepSet_h86ea9d06__0__Slow.cpp Valu_testbench__Syms.cpp\n",
      "Valu_testbench__Trace__0__Slow.cpp Valu_testbench__TraceDecls__0__Slow.cpp >\n",
      "Valu_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Valu_testbench__ALL.o Valu_testbench__ALL.cpp\n",
      "echo \"\" > Valu_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Valu_testbench__ALL.a    -pthread -lpthread -latomic   -o Valu_testbench\n",
      "rm Valu_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 3 modules, into 0.200 MB in 11 C++\n",
      "files needing 0.001 MB\n",
      "- Verilator: Walltime 29.910 s (elab=0.002, cvt=0.060, bld=29.591); cpu 0.065 s\n",
      "on 1 threads; alloced 21.180 MB\n",
      "Hello from testbench!\n",
      "Starting ALU Tests\n",
      "==================\n",
      "\n",
      "8-bit ALU with 4-bit opcode\n",
      "Operations: ADD(0), SUB(1), AND(2), OR(3), XOR(4), NOT(5), SHL(6), SHR(7)\n",
      "Zero flag indicates when result equals 0\n",
      "\n",
      "Test 1: ADD: 15 + 16 = 31\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h0f (15), b=8'h10 (16)\n",
      "  Result: 8'h1f (31), zero=0\n",
      "  Expected: 8'h1f (31), zero=0\n",
      "PASS\n",
      "\n",
      "Test 2: ADD: 255 + 1 = 0 (overflow, zero flag set)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 3: ADD: 0 + 0 = 0 (zero flag set)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 4: ADD: 127 + 127 = 254\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h7f (127), b=8'h7f (127)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 5: SUB: 32 - 16 = 16\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h20 (32), b=8'h10 (16)\n",
      "  Result: 8'h10 (16), zero=0\n",
      "  Expected: 8'h10 (16), zero=0\n",
      "PASS\n",
      "\n",
      "Test 6: SUB: 16 - 16 = 0 (zero flag set)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h10 (16), b=8'h10 (16)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 7: SUB: 16 - 32 = -16 (underflow)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h10 (16), b=8'h20 (32)\n",
      "  Result: 8'hf0 (240), zero=0\n",
      "  Expected: 8'hf0 (240), zero=0\n",
      "PASS\n",
      "\n",
      "Test 8: SUB: 255 - 1 = 254\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 9: AND: 0xFF & 0xAA = 0xAA\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hff (255), b=8'haa (170)\n",
      "  Result: 8'haa (170), zero=0\n",
      "  Expected: 8'haa (170), zero=0\n",
      "PASS\n",
      "\n",
      "Test 10: AND: 0xF0 & 0x0F = 0x00 (zero flag set)\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 11: AND: 0xFF & 0xFF = 0xFF\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 12: AND: 0x55 & 0xAA = 0x00\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 13: OR: 0xF0 | 0x0F = 0xFF\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 14: OR: 0x00 | 0x00 = 0x00 (zero flag set)\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 15: OR: 0x55 | 0xAA = 0xFF\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 16: OR: 0x12 | 0x34 = 0x36\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h12 (18), b=8'h34 (52)\n",
      "  Result: 8'h36 (54), zero=0\n",
      "  Expected: 8'h36 (54), zero=0\n",
      "PASS\n",
      "\n",
      "Test 17: XOR: 0xFF ^ 0xFF = 0x00 (zero flag set)\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 18: XOR: 0x55 ^ 0xAA = 0xFF\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 19: XOR: 0xF0 ^ 0x0F = 0xFF\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 20: XOR: 0x12 ^ 0x12 = 0x00\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'h12 (18), b=8'h12 (18)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 21: NOT: ~0xFF = 0x00 (zero flag set)\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'hff (255), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 22: NOT: ~0x00 = 0xFF\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'h00 (0), b=8'hff (255)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 23: NOT: ~0xAA = 0x55\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
      "  Result: 8'h55 (85), zero=0\n",
      "  Expected: 8'h55 (85), zero=0\n",
      "PASS\n",
      "\n",
      "Test 24: NOT: ~0xF0 = 0x0F\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'hf0 (240), b=8'h00 (0)\n",
      "  Result: 8'h0f (15), zero=0\n",
      "  Expected: 8'h0f (15), zero=0\n",
      "PASS\n",
      "\n",
      "Test 25: SHL: 0x01 << 1 = 0x02\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
      "  Result: 8'h02 (2), zero=0\n",
      "  Expected: 8'h02 (2), zero=0\n",
      "PASS\n",
      "\n",
      "Test 26: SHL: 0x80 << 1 = 0x00 (MSB lost, zero flag set)\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h80 (128), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 27: SHL: 0x55 << 1 = 0xAA\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h55 (85), b=8'h00 (0)\n",
      "  Result: 8'haa (170), zero=0\n",
      "  Expected: 8'haa (170), zero=0\n",
      "PASS\n",
      "\n",
      "Test 28: SHL: 0x7F << 1 = 0xFE\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h7f (127), b=8'h00 (0)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 29: SHR: 0x02 >> 1 = 0x01\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'h02 (2), b=8'h00 (0)\n",
      "  Result: 8'h01 (1), zero=0\n",
      "  Expected: 8'h01 (1), zero=0\n",
      "PASS\n",
      "\n",
      "Test 30: SHR: 0x01 >> 1 = 0x00 (LSB lost, zero flag set)\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 31: SHR: 0xAA >> 1 = 0x55\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
      "  Result: 8'h55 (85), zero=0\n",
      "  Expected: 8'h55 (85), zero=0\n",
      "PASS\n",
      "\n",
      "Test 32: SHR: 0xFE >> 1 = 0x7F\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'hfe (254), b=8'h00 (0)\n",
      "  Result: 8'h7f (127), zero=0\n",
      "  Expected: 8'h7f (127), zero=0\n",
      "PASS\n",
      "\n",
      "Test 33: Invalid opcode 8 -> default result 0x00\n",
      "  Operation: INVALID (opcode=4'b1000)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 34: Invalid opcode 15 -> default result 0x00\n",
      "  Operation: INVALID (opcode=4'b1111)\n",
      "  Inputs: a=8'haa (170), b=8'h55 (85)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 35: ADD edge: 0x80 + 0x80 = 0x00 (overflow)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h80 (128), b=8'h80 (128)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 36: SUB edge: 0x00 - 0x01 = 0xFF (underflow)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h00 (0), b=8'h01 (1)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test Summary:\n",
      "============\n",
      "Total tests: 36\n",
      "Passed: 36\n",
      "Failed: 0\n",
      "ALL TESTS PASSED!\n",
      "\n",
      "ALU Testing Complete!\n",
      "====================\n",
      "\n",
      "- alu_testbench.sv:151: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 36ps; walltime 0.005 s; speed 15.984 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/alu_example/obj_dir directory...\n",
      "Chapter_4_examples/alu_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/alu_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d1471a5",
   "metadata": {},
   "source": [
    "##### casex Statement\n",
    "\n",
    "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
    "\n",
    "```systemverilog\n",
    "casex (data)\n",
    "    4'b1???: // Matches any 4-bit value starting with 1\n",
    "        result = \"starts_with_1\";\n",
    "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
    "        result = \"second_bit_1\";\n",
    "    default:\n",
    "        result = \"other\";\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2efc9871",
   "metadata": {},
   "source": [
    "###### Example: Instruction Decoder\n",
    "```systemverilog\n",
    "module instruction_decoder(\n",
    "    input logic [7:0] instruction,\n",
    "    output logic [2:0] op_type\n",
    ");\n",
    "    always_comb begin\n",
    "        casex (instruction)\n",
    "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
    "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
    "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
    "            8'b011?????: op_type = 3'b100;  // Logic\n",
    "            8'b1???????: op_type = 3'b101;  // Branch\n",
    "            default:     op_type = 3'b000;  // NOP\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "b243ca22",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vinstruction_decoder_testbench.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h0c20f130__0.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h9c1f1031__0.cpp\n",
      "Vinstruction_decoder_testbench__main.cpp\n",
      "Vinstruction_decoder_testbench__Trace__0.cpp\n",
      "Vinstruction_decoder_testbench__ConstPool_0.cpp\n",
      "Vinstruction_decoder_testbench___024root__Slow.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h0c20f130__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h9c1f1031__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench__Syms.cpp\n",
      "Vinstruction_decoder_testbench__Trace__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vinstruction_decoder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vinstruction_decoder_testbench__ALL.o Vinstruction_decoder_testbench__ALL.cpp\n",
      "echo \"\" > Vinstruction_decoder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vinstruction_decoder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vinstruction_decoder_testbench\n",
      "rm Vinstruction_decoder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.049 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.549 s (elab=0.001, cvt=0.056, bld=27.299); cpu 0.050 s\n",
      "on 1 threads; alloced 20.188 MB\n",
      "Starting Instruction Decoder Test\n",
      "=====================================\n",
      "\n",
      "Instruction: 00000000, Op Type: 001 (Expected: 001 - Load)\n",
      "Instruction: 00011111, Op Type: 001 (Expected: 001 - Load)\n",
      "Instruction: 00100000, Op Type: 010 (Expected: 010 - Store)\n",
      "Instruction: 00111111, Op Type: 010 (Expected: 010 - Store)\n",
      "Instruction: 01000000, Op Type: 011 (Expected: 011 - Arithmetic)\n",
      "Instruction: 01011111, Op Type: 011 (Expected: 011 - Arithmetic)\n",
      "Instruction: 01100000, Op Type: 100 (Expected: 100 - Logic)\n",
      "Instruction: 01111111, Op Type: 100 (Expected: 100 - Logic)\n",
      "Instruction: 10000000, Op Type: 101 (Expected: 101 - Branch)\n",
      "Instruction: 11111111, Op Type: 101 (Expected: 101 - Branch)\n",
      "Instruction: 10101010, Op Type: 101 (Expected: 101 - Branch)\n",
      "\n",
      "Test completed!\n",
      "=====================================\n",
      "- instruction_decoder_testbench.sv:59: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 11ps; walltime 0.004 s; speed 9.200 ns/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/instruction_decoder_example/obj_dir directory...\n",
      "Chapter_4_examples/instruction_decoder_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/instruction_decoder_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "080342bd",
   "metadata": {},
   "source": [
    "##### casez Statement\n",
    "\n",
    "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
    "\n",
    "```systemverilog\n",
    "casez (selector)\n",
    "    4'b1zzz: output = input1;\n",
    "    4'bz1zz: output = input2;\n",
    "    default: output = default_val;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0409ab98",
   "metadata": {},
   "source": [
    "##### Case Statement Guidelines\n",
    "- Always include a `default` case\n",
    "- Use `casex` for don't-care matching\n",
    "- Use `casez` when only Z should be treated as don't-care\n",
    "- Avoid overlapping case items"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce991470",
   "metadata": {},
   "source": [
    "#### unique and priority Modifiers\n",
    "\n",
    "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f38fdce",
   "metadata": {},
   "source": [
    "##### unique Modifier\n",
    "\n",
    "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
    "\n",
    "```systemverilog\n",
    "unique case (state)\n",
    "    IDLE:  next_state = START;\n",
    "    START: next_state = ACTIVE;\n",
    "    ACTIVE: next_state = DONE;\n",
    "    DONE:  next_state = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09a78b11",
   "metadata": {},
   "source": [
    "##### priority Modifier\n",
    "\n",
    "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
    "\n",
    "```systemverilog\n",
    "priority case (1'b1)\n",
    "    error_flag:     status = ERROR;\n",
    "    warning_flag:   status = WARNING;\n",
    "    ready_flag:     status = READY;\n",
    "    default:        status = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58a9e090",
   "metadata": {},
   "source": [
    "##### Example: State Machine with unique\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    READ = 2'b01,\n",
    "    WRITE = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm(\n",
    "    input logic clk, rst_n, start, rw,\n",
    "    output logic busy, done\n",
    ");\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            current_state <= IDLE;\n",
    "        else\n",
    "            current_state <= next_state;\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        unique case (current_state)\n",
    "            IDLE: begin\n",
    "                if (start)\n",
    "                    next_state = rw ? WRITE : READ;\n",
    "                else\n",
    "                    next_state = IDLE;\n",
    "            end\n",
    "            READ: next_state = DONE;\n",
    "            WRITE: next_state = DONE;\n",
    "            DONE: next_state = IDLE;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign busy = (current_state != IDLE);\n",
    "    assign done = (current_state == DONE);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "7ced1ae4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vfsm_testbench.cpp\n",
      "Vfsm_testbench___024root__DepSet_h28145669__0.cpp\n",
      "Vfsm_testbench___024root__DepSet_h82efc64c__0.cpp Vfsm_testbench__main.cpp\n",
      "Vfsm_testbench__Trace__0.cpp Vfsm_testbench__ConstPool_0.cpp\n",
      "Vfsm_testbench___024root__Slow.cpp\n",
      "Vfsm_testbench___024root__DepSet_h28145669__0__Slow.cpp\n",
      "Vfsm_testbench___024root__DepSet_h82efc64c__0__Slow.cpp\n",
      "Vfsm_testbench___024unit__Slow.cpp\n",
      "Vfsm_testbench___024unit__DepSet_h47634e19__0__Slow.cpp Vfsm_testbench__Syms.cpp\n",
      "Vfsm_testbench__Trace__0__Slow.cpp Vfsm_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vfsm_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vfsm_testbench__ALL.o Vfsm_testbench__ALL.cpp\n",
      "echo \"\" > Vfsm_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vfsm_testbench__ALL.a    -pthread -lpthread -latomic   -o Vfsm_testbench\n",
      "rm Vfsm_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.039 MB sources in 4 modules, into 0.058 MB in 14 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.301 s (elab=0.003, cvt=0.110, bld=26.296); cpu 0.062 s\n",
      "on 1 threads; alloced 20.184 MB\n",
      "Starting FSM Test\n",
      "=================\n",
      "Time\tState\t\tInputs\t\tOutputs\n",
      "    \t     \t\trst_n start rw\tbusy done\n",
      "-----------------------------------------------\n",
      "  10\tIDLE\t0     0     0\t0    0\n",
      "  20\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing READ Operation ---\n",
      "  30\tREAD\t1     1     0\t1    0\n",
      "  40\tDONE\t1     0     0\t1    1\n",
      "  50\tIDLE\t1     0     0\t0    0\n",
      "  60\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing WRITE Operation ---\n",
      "  70\tWRITE\t1     1     1\t1    0\n",
      "  80\tDONE\t1     0     1\t1    1\n",
      "  90\tIDLE\t1     0     1\t0    0\n",
      " 100\tIDLE\t1     0     1\t0    0\n",
      "\n",
      "--- Testing IDLE Hold ---\n",
      " 120\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing Reset During Operation ---\n",
      " 130\tWRITE\t1     1     1\t1    0\n",
      " 140\tIDLE\t0     1     1\t0    0\n",
      " 150\tIDLE\t1     0     1\t0    0\n",
      "\n",
      "=================\n",
      "Test completed!\n",
      "- fsm_testbench.sv:126: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 175ps; walltime 0.004 s; speed 106.629 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/fsm_example/obj_dir directory...\n",
      "Chapter_4_examples/fsm_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/fsm_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "326fcfe4",
   "metadata": {},
   "source": [
    "#### Loop Statements\n",
    "\n",
    "SystemVerilog provides several loop constructs for different use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b172dbe6",
   "metadata": {},
   "source": [
    "##### for Loop\n",
    "\n",
    "The `for` loop is used when the number of iterations is known.\n",
    "\n",
    "```systemverilog\n",
    "for (initialization; condition; increment) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90255b21",
   "metadata": {},
   "source": [
    "###### Example: Parallel-to-Serial Converter\n",
    "```systemverilog\n",
    "module parallel_to_serial(\n",
    "    input logic clk, rst_n, load,\n",
    "    input logic [7:0] parallel_in,\n",
    "    output logic serial_out, done\n",
    ");\n",
    "    logic [7:0] shift_reg;\n",
    "    logic [2:0] count;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= 8'h00;\n",
    "            count <= 3'd0;\n",
    "        end else if (load) begin\n",
    "            shift_reg <= parallel_in;\n",
    "            count <= 3'd0;\n",
    "        end else if (count < 3'd7) begin\n",
    "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
    "            count <= count + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign serial_out = shift_reg[7];\n",
    "    assign done = (count == 3'd7);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "f7f16035",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vparallel_to_serial_testbench.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_heb7468dc__0.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_hb4147219__0.cpp\n",
      "Vparallel_to_serial_testbench__main.cpp\n",
      "Vparallel_to_serial_testbench__Trace__0.cpp\n",
      "Vparallel_to_serial_testbench__ConstPool_0.cpp\n",
      "Vparallel_to_serial_testbench___024root__Slow.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_hb4147219__0__Slow.cpp\n",
      "Vparallel_to_serial_testbench__Syms.cpp\n",
      "Vparallel_to_serial_testbench__Trace__0__Slow.cpp\n",
      "Vparallel_to_serial_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vparallel_to_serial_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vparallel_to_serial_testbench__ALL.o Vparallel_to_serial_testbench__ALL.cpp\n",
      "echo \"\" > Vparallel_to_serial_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vparallel_to_serial_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vparallel_to_serial_testbench\n",
      "rm Vparallel_to_serial_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.039 MB sources in 3 modules, into 0.084 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 28.685 s (elab=0.002, cvt=0.085, bld=28.267); cpu 0.049 s\n",
      "on 1 threads; alloced 20.172 MB\n",
      "Starting Parallel-to-Serial Converter Test\n",
      "==========================================\n",
      "\n",
      "After Reset:\n",
      "Time:   10 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "Reset Released:\n",
      "Time:   20 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
      "Count: 1 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "\n",
      "=== TEST 1: Converting 0xAA (10101010) ===\n",
      "Data Loaded:\n",
      "Time:   30 | Load: 1 | Parallel_in: 10101010 (aa) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 10101010\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01010100\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 10101000\n",
      "Cycle           3: Serial_out = 0, Done = 0, Count = 3, Shift_reg = 01010000\n",
      "Cycle           4: Serial_out = 1, Done = 0, Count = 4, Shift_reg = 10100000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01000000\n",
      "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 10000000\n",
      "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "After all bits shifted:\n",
      "Time:  120 | Load: 0 | Parallel_in: 10101010 (aa) | Serial_out: 0 | Done: 1 |\n",
      "Count: 7 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "\n",
      "=== TEST 2: Converting 0xF0 (11110000) ===\n",
      "Data Loaded:\n",
      "Time:  130 | Load: 1 | Parallel_in: 11110000 (f0) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 11110000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "Cycle           1: Serial_out = 1, Done = 0, Count = 1, Shift_reg = 11100000\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11000000\n",
      "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10000000\n",
      "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00000000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 00000000\n",
      "Cycle           6: Serial_out = 0, Done = 0, Count = 6, Shift_reg = 00000000\n",
      "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "After all bits shifted:\n",
      "Time:  220 | Load: 0 | Parallel_in: 11110000 (f0) | Serial_out: 0 | Done: 1 |\n",
      "Count: 7 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "\n",
      "=== TEST 3: Load during shifting (0x55 then 0x33) ===\n",
      "First Data Loaded (0x55):\n",
      "Time:  230 | Load: 1 | Parallel_in: 01010101 (55) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 01010101\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "After 1 shift: Serial_out = 1, Count = 1, Shift_reg = 10101010\n",
      "After 2 shifts: Serial_out = 0, Count = 2, Shift_reg = 01010100\n",
      "New Data Loaded (0x33) - Should restart:\n",
      "Time:  260 | Load: 1 | Parallel_in: 00110011 (33) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00110011\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01100110\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11001100\n",
      "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10011000\n",
      "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00110000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01100000\n",
      "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 11000000\n",
      "Cycle           7: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
      "Cycle           8: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
      "\n",
      "=== TEST 4: Reset during shifting ===\n",
      "Data Loaded (0xC3):\n",
      "Time:  350 | Load: 1 | Parallel_in: 11000011 (c3) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 11000011\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "After 3 shifts: Serial_out = 0, Count = 3, Shift_reg = 00011000\n",
      "Reset Applied During Operation:\n",
      "Time:  390 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "Reset Released:\n",
      "Time:  400 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
      "Count: 1 | Shift_reg: 00000000\n",
      "--------------------------------------------------------------------------------\n",
      "-----\n",
      "\n",
      "==========================================\n",
      "Test completed!\n",
      "- parallel_to_serial_testbench.sv:155: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 425ps; walltime 0.005 s; speed 208.333 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/parallel_to_serial_example/obj_dir directory...\n",
      "Chapter_4_examples/parallel_to_serial_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/parallel_to_serial_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "470b06ed",
   "metadata": {},
   "source": [
    "###### Example: Generate Loop for Parameterized Design\n",
    "```systemverilog\n",
    "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic cout\n",
    ");\n",
    "    logic [WIDTH:0] carry;\n",
    "    \n",
    "    assign carry[0] = cin;\n",
    "    \n",
    "    generate\n",
    "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
    "            full_adder fa (\n",
    "                .a(a[i]),\n",
    "                .b(b[i]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(sum[i]),\n",
    "                .cout(carry[i+1])\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign cout = carry[WIDTH];\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "e2bd70e8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vripple_carry_adder_testbench.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hf2982edd__0.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hb7756ec4__0.cpp\n",
      "Vripple_carry_adder_testbench__main.cpp\n",
      "Vripple_carry_adder_testbench__Trace__0.cpp\n",
      "Vripple_carry_adder_testbench__ConstPool_0.cpp\n",
      "Vripple_carry_adder_testbench___024root__Slow.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hf2982edd__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hb7756ec4__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench__Syms.cpp\n",
      "Vripple_carry_adder_testbench__Trace__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vripple_carry_adder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vripple_carry_adder_testbench__ALL.o Vripple_carry_adder_testbench__ALL.cpp\n",
      "echo \"\" > Vripple_carry_adder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vripple_carry_adder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vripple_carry_adder_testbench\n",
      "rm Vripple_carry_adder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 4 modules, into 0.352 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 29.520 s (elab=0.003, cvt=0.115, bld=29.056); cpu 0.124 s\n",
      "on 1 threads; alloced 22.184 MB\n",
      "Starting Ripple Carry Adder Test\n",
      "================================\n",
      "\n",
      "=== 8-BIT RIPPLE CARRY ADDER TESTS ===\n",
      "\n",
      "8-bit Test: Zero + Zero\n",
      "  A = 00000000 (  0), B = 00000000 (  0), Cin = 0\n",
      "  Sum = 00000000 (  0), Cout = 0\n",
      "  Expected: 000000000 (  0)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 15 + 10\n",
      "  A = 00001111 ( 15), B = 00001010 ( 10), Cin = 0\n",
      "  Sum = 00011001 ( 25), Cout = 0\n",
      "  Expected: 000011001 ( 25)\n",
      "  Result: PASS\n",
      "  Carry chain: 000011100\n",
      "\n",
      "8-bit Test: 255 + 0\n",
      "  A = 11111111 (255), B = 00000000 (  0), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 128 + 127\n",
      "  A = 10000000 (128), B = 01111111 (127), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 100 + 50 + 1 (with carry in)\n",
      "  A = 01100100 (100), B = 00110010 ( 50), Cin = 1\n",
      "  Sum = 10010111 (151), Cout = 0\n",
      "  Expected: 010010111 (151)\n",
      "  Result: PASS\n",
      "  Carry chain: 011000001\n",
      "\n",
      "8-bit Test: 255 + 255 + 1 (maximum with carry)\n",
      "  A = 11111111 (255), B = 11111111 (255), Cin = 1\n",
      "  Sum = 11111111 (255), Cout = 1\n",
      "  Expected: 111111111 (511)\n",
      "  Result: PASS\n",
      "  Carry chain: 111111111\n",
      "\n",
      "8-bit Test: 255 + 1 (overflow)\n",
      "  A = 11111111 (255), B = 00000001 (  1), Cin = 0\n",
      "  Sum = 00000000 (  0), Cout = 1\n",
      "  Expected: 100000000 (256)\n",
      "  Result: PASS\n",
      "  Carry chain: 111111110\n",
      "\n",
      "8-bit Test: 200 + 100 (overflow)\n",
      "  A = 11001000 (200), B = 01100100 (100), Cin = 0\n",
      "  Sum = 00101100 ( 44), Cout = 1\n",
      "  Expected: 100101100 (300)\n",
      "  Result: PASS\n",
      "  Carry chain: 110000000\n",
      "\n",
      "8-bit Test: Alternating patterns\n",
      "  A = 10101010 (170), B = 01010101 ( 85), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: Complementary patterns\n",
      "  A = 11110000 (240), B = 00001111 ( 15), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "=== 4-BIT RIPPLE CARRY ADDER TESTS ===\n",
      "\n",
      "4-bit Test: Zero + Zero\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 0\n",
      "  Expected: 00000 ( 0)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 7 + 8\n",
      "  A = 0111 ( 7), B = 1000 ( 8), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 15 + 0\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 9 + 6 + 1 (with carry in)\n",
      "  A = 1001 ( 9), B = 0110 ( 6), Cin = 1\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: 15 + 15 (maximum)\n",
      "  A = 1111 (15), B = 1111 (15), Cin = 0\n",
      "  Sum = 1110 (14), Cout = 1\n",
      "  Expected: 11110 (30)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: 15 + 15 + 1 (maximum with carry)\n",
      "  A = 1111 (15), B = 1111 (15), Cin = 1\n",
      "  Sum = 1111 (15), Cout = 1\n",
      "  Expected: 11111 (31)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: 15 + 1 (overflow)\n",
      "  A = 1111 (15), B = 0001 ( 1), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: 10 + 8 (overflow)\n",
      "  A = 1010 (10), B = 1000 ( 8), Cin = 0\n",
      "  Sum = 0010 ( 2), Cout = 1\n",
      "  Expected: 10010 (18)\n",
      "  Result: PASS\n",
      "  Carry chain: 10000\n",
      "\n",
      "=== EXHAUSTIVE 4-BIT TEST (selected cases) ===\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           0 +           0\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 0\n",
      "  Expected: 00000 ( 0)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           0 +           1\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0001 ( 1), Cout = 0\n",
      "  Expected: 00001 ( 1)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           7 +           0\n",
      "  A = 0000 ( 0), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0111 ( 7), Cout = 0\n",
      "  Expected: 00111 ( 7)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           7 +           1\n",
      "  A = 0000 ( 0), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 1000 ( 8), Cout = 0\n",
      "  Expected: 01000 ( 8)\n",
      "  Result: PASS\n",
      "  Carry chain: 01111\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +          14 +           0\n",
      "  A = 0000 ( 0), B = 1110 (14), Cin = 0\n",
      "  Sum = 1110 (14), Cout = 0\n",
      "  Expected: 01110 (14)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +          14 +           1\n",
      "  A = 0000 ( 0), B = 1110 (14), Cin = 1\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           0 +           0\n",
      "  A = 0101 ( 5), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0101 ( 5), Cout = 0\n",
      "  Expected: 00101 ( 5)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           0 +           1\n",
      "  A = 0101 ( 5), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0110 ( 6), Cout = 0\n",
      "  Expected: 00110 ( 6)\n",
      "  Result: PASS\n",
      "  Carry chain: 00011\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           7 +           0\n",
      "  A = 0101 ( 5), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 1100 (12), Cout = 0\n",
      "  Expected: 01100 (12)\n",
      "  Result: PASS\n",
      "  Carry chain: 01110\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           7 +           1\n",
      "  A = 0101 ( 5), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 1101 (13), Cout = 0\n",
      "  Expected: 01101 (13)\n",
      "  Result: PASS\n",
      "  Carry chain: 01111\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +          14 +           0\n",
      "  A = 0101 ( 5), B = 1110 (14), Cin = 0\n",
      "  Sum = 0011 ( 3), Cout = 1\n",
      "  Expected: 10011 (19)\n",
      "  Result: PASS\n",
      "  Carry chain: 11000\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +          14 +           1\n",
      "  A = 0101 ( 5), B = 1110 (14), Cin = 1\n",
      "  Sum = 0100 ( 4), Cout = 1\n",
      "  Expected: 10100 (20)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           0 +           0\n",
      "  A = 1010 (10), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1010 (10), Cout = 0\n",
      "  Expected: 01010 (10)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           0 +           1\n",
      "  A = 1010 (10), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 1011 (11), Cout = 0\n",
      "  Expected: 01011 (11)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           7 +           0\n",
      "  A = 1010 (10), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0001 ( 1), Cout = 1\n",
      "  Expected: 10001 (17)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           7 +           1\n",
      "  A = 1010 (10), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 0010 ( 2), Cout = 1\n",
      "  Expected: 10010 (18)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +          14 +           0\n",
      "  A = 1010 (10), B = 1110 (14), Cin = 0\n",
      "  Sum = 1000 ( 8), Cout = 1\n",
      "  Expected: 11000 (24)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +          14 +           1\n",
      "  A = 1010 (10), B = 1110 (14), Cin = 1\n",
      "  Sum = 1001 ( 9), Cout = 1\n",
      "  Expected: 11001 (25)\n",
      "  Result: PASS\n",
      "  Carry chain: 11101\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           0 +           0\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           0 +           1\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           7 +           0\n",
      "  A = 1111 (15), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0110 ( 6), Cout = 1\n",
      "  Expected: 10110 (22)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           7 +           1\n",
      "  A = 1111 (15), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 0111 ( 7), Cout = 1\n",
      "  Expected: 10111 (23)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +          14 +           0\n",
      "  A = 1111 (15), B = 1110 (14), Cin = 0\n",
      "  Sum = 1101 (13), Cout = 1\n",
      "  Expected: 11101 (29)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +          14 +           1\n",
      "  A = 1111 (15), B = 1110 (14), Cin = 1\n",
      "  Sum = 1110 (14), Cout = 1\n",
      "  Expected: 11110 (30)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "=== PROPAGATION DELAY TEST ===\n",
      "\n",
      "Testing carry propagation: 11111111 + 00000000 + 1\n",
      "This should cause carry to ripple through all stages\n",
      "Final result: Sum = 00000000, Cout = 1\n",
      "Carry chain: 111111111\n",
      "\n",
      "================================\n",
      "All tests completed!\n",
      "================================\n",
      "- ripple_carry_adder_testbench.sv:151: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 43ps; walltime 0.008 s; speed 19.161 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/ripple_carry_adder_example/obj_dir directory...\n",
      "Chapter_4_examples/ripple_carry_adder_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/ripple_carry_adder_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ebb3da7d",
   "metadata": {},
   "source": [
    "##### while Loop\n",
    "\n",
    "The `while` loop continues as long as the condition is true.\n",
    "\n",
    "```systemverilog\n",
    "while (condition) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44589748",
   "metadata": {},
   "source": [
    "###### Example: Testbench with while Loop\n",
    "```systemverilog\n",
    "module tb_counter;\n",
    "    logic clk, rst_n, enable;\n",
    "    logic [3:0] count;\n",
    "    integer test_cycles;\n",
    "    \n",
    "    counter dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        enable = 0;\n",
    "        test_cycles = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        #10 enable = 1;\n",
    "        \n",
    "        while (test_cycles < 20) begin\n",
    "            @(posedge clk);\n",
    "            $display(\"Cycle %0d: count = %0d\", test_cycles, count);\n",
    "            test_cycles++;\n",
    "        end\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "830e5854",
   "metadata": {},
   "source": [
    "##### do-while Loop\n",
    "\n",
    "The `do-while` loop executes at least once before checking the condition.\n",
    "\n",
    "```systemverilog\n",
    "do begin\n",
    "    // statements\n",
    "end while (condition);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ee409d4",
   "metadata": {},
   "source": [
    "###### Example: Random Test Generation\n",
    "```systemverilog\n",
    "class random_test;\n",
    "    rand bit [7:0] data;\n",
    "    \n",
    "    function void generate_unique_values();\n",
    "        bit [7:0] prev_value;\n",
    "        \n",
    "        do begin\n",
    "            randomize();\n",
    "        end while (data == prev_value);\n",
    "        \n",
    "        prev_value = data;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "164f1278",
   "metadata": {},
   "source": [
    "#### foreach Loops\n",
    "\n",
    "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
    "\n",
    "```systemverilog\n",
    "foreach (array_name[i]) begin\n",
    "    // statements using array_name[i]\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "02f73453",
   "metadata": {},
   "source": [
    "##### Example: Array Processing\n",
    "```systemverilog\n",
    "module array_processor;\n",
    "    logic [7:0] data_array[16];\n",
    "    logic [7:0] sum;\n",
    "    integer i;\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize array\n",
    "        foreach (data_array[i]) begin\n",
    "            data_array[i] = i * 2;\n",
    "        end\n",
    "        \n",
    "        // Calculate sum\n",
    "        sum = 0;\n",
    "        foreach (data_array[i]) begin\n",
    "            sum += data_array[i];\n",
    "        end\n",
    "        \n",
    "        $display(\"Array sum = %0d\", sum);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0831c59",
   "metadata": {},
   "source": [
    "##### Example: Multi-dimensional Array\n",
    "```systemverilog\n",
    "module matrix_operations;\n",
    "    logic [7:0] matrix[4][4];\n",
    "    logic [7:0] row_sum[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize matrix\n",
    "        foreach (matrix[i]) begin\n",
    "            foreach (matrix[i][j]) begin\n",
    "                matrix[i][j] = i + j;\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Calculate row sums\n",
    "        foreach (row_sum[i]) begin\n",
    "            row_sum[i] = 0;\n",
    "            foreach (matrix[i][j]) begin\n",
    "                row_sum[i] += matrix[i][j];\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Display results\n",
    "        foreach (row_sum[i]) begin\n",
    "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb0f58c9",
   "metadata": {},
   "source": [
    "#### repeat Statements\n",
    "\n",
    "The `repeat` statement executes a block a specified number of times.\n",
    "\n",
    "```systemverilog\n",
    "repeat (expression) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61e65798",
   "metadata": {},
   "source": [
    "##### Example: Clock Generation\n",
    "```systemverilog\n",
    "module clock_generator;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        \n",
    "        repeat (100) begin\n",
    "            #5 clk = ~clk;\n",
    "            #5 clk = ~clk;\n",
    "        end\n",
    "        \n",
    "        $display(\"Generated 100 clock cycles\");\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eadd6490",
   "metadata": {},
   "source": [
    "##### Example: Shift Register Test\n",
    "```systemverilog\n",
    "module shift_register_test;\n",
    "    logic clk, rst_n, serial_in;\n",
    "    logic [7:0] parallel_out;\n",
    "    \n",
    "    shift_register dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        serial_in = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        \n",
    "        // Shift in pattern 10110011\n",
    "        repeat (8) begin\n",
    "            @(posedge clk);\n",
    "            serial_in = $random;\n",
    "        end\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $display(\"Final parallel output: %b\", parallel_out);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fd247e4",
   "metadata": {},
   "source": [
    "#### break and continue Statements\n",
    "\n",
    "SystemVerilog supports `break` and `continue` statements for loop control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3f3e363",
   "metadata": {},
   "source": [
    "##### break Statement\n",
    "\n",
    "The `break` statement exits the innermost loop immediately.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (error_condition)\n",
    "        break;\n",
    "    // normal processing\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2951499",
   "metadata": {},
   "source": [
    "##### continue Statement\n",
    "\n",
    "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (skip_condition)\n",
    "        continue;\n",
    "    // processing for valid iterations\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3cb525c8",
   "metadata": {},
   "source": [
    "###### Example: Data Validation Loop\n",
    "```systemverilog\n",
    "module data_validator;\n",
    "    logic [7:0] data_stream[100];\n",
    "    logic [7:0] valid_data[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize test data\n",
    "        foreach (data_stream[i]) begin\n",
    "            data_stream[i] = $random;\n",
    "        end\n",
    "        \n",
    "        // Process data with validation\n",
    "        foreach (data_stream[i]) begin\n",
    "            // Skip invalid data (value 0 or 255)\n",
    "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
    "                $display(\"Skipping invalid data at index %0d: %0d\", \n",
    "                        i, data_stream[i]);\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            // Break on error pattern\n",
    "            if (data_stream[i] == 8'hFF) begin\n",
    "                $display(\"Error pattern detected at index %0d\", i);\n",
    "                break;\n",
    "            end\n",
    "            \n",
    "            // Store valid data\n",
    "            valid_data.push_back(data_stream[i]);\n",
    "        end\n",
    "        \n",
    "        $display(\"Processed %0d valid data items\", valid_data.size());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de8e322e",
   "metadata": {},
   "source": [
    "###### Example: Search Algorithm\n",
    "```systemverilog\n",
    "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
    "    foreach (array[i]) begin\n",
    "        if (array[i] == target) begin\n",
    "            return i;  // Found match, return index\n",
    "        end\n",
    "        \n",
    "        // Skip processing for special values\n",
    "        if (array[i] == 8'hXX) begin\n",
    "            continue;\n",
    "        end\n",
    "        \n",
    "        // Additional processing could go here\n",
    "    end\n",
    "    \n",
    "    return -1; // Not found\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62f520d2",
   "metadata": {},
   "source": [
    "#### Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "da2993e1",
   "metadata": {},
   "source": [
    "##### Control Flow Best Practices\n",
    "\n",
    "1. **Use appropriate control structures**:\n",
    "   - `if-else` for simple conditions\n",
    "   - `case` for multi-way branching\n",
    "   - `unique case` for mutually exclusive conditions\n",
    "   - `priority case` for prioritized conditions\n",
    "\n",
    "2. **Always include default cases**:\n",
    "   ```systemverilog\n",
    "   case (opcode)\n",
    "       4'b0000: result = a + b;\n",
    "       4'b0001: result = a - b;\n",
    "       default: result = 8'h00;  // Always include\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "3. **Use proper blocking assignments**:\n",
    "   - Use `=` in `always_comb` blocks\n",
    "   - Use `<=` in `always_ff` blocks\n",
    "\n",
    "4. **Avoid complex nested conditions**:\n",
    "   ```systemverilog\n",
    "   // Instead of deeply nested if-else\n",
    "   if (condition1) begin\n",
    "       if (condition2) begin\n",
    "           if (condition3) begin\n",
    "               // deeply nested\n",
    "           end\n",
    "       end\n",
    "   end\n",
    "   \n",
    "   // Use early returns or case statements\n",
    "   case ({condition1, condition2, condition3})\n",
    "       3'b111: // handle case\n",
    "       3'b110: // handle case\n",
    "       default: // handle default\n",
    "   endcase\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0ce4542",
   "metadata": {},
   "source": [
    "#### Synthesis Considerations\n",
    "\n",
    "1. **Combinational vs Sequential Logic**:\n",
    "   - Use `always_comb` for combinational logic\n",
    "   - Use `always_ff` for sequential logic\n",
    "\n",
    "2. **Avoid latches**:\n",
    "   - Always assign values to all outputs in all branches\n",
    "   - Use default assignments\n",
    "\n",
    "3. **Resource implications**:\n",
    "   - Complex case statements may require large multiplexers\n",
    "   - Consider priority encoders for one-hot cases"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7343918",
   "metadata": {},
   "source": [
    "#### Testbench Specific Guidelines\n",
    "\n",
    "1. **Use unlimited loops carefully**:\n",
    "   ```systemverilog\n",
    "   // Good: bounded loop\n",
    "   repeat (1000) @(posedge clk);\n",
    "   \n",
    "   // Risky: unlimited loop\n",
    "   while (1) begin\n",
    "       // ensure there's an exit condition\n",
    "   end\n",
    "   ```\n",
    "\n",
    "2. **Use foreach for array iteration**:\n",
    "   ```systemverilog\n",
    "   // Preferred\n",
    "   foreach (array[i]) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   \n",
    "   // Less preferred\n",
    "   for (int i = 0; i < array.size(); i++) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab2d644e",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Control flow statements are fundamental to SystemVerilog design and verification. Key takeaways:\n",
    "\n",
    "- **if-else statements** provide basic conditional execution\n",
    "- **case statements** offer clean multi-way branching with variants (casex, casez)\n",
    "- **unique and priority modifiers** specify design intent and improve synthesis\n",
    "- **Loop statements** (for, while, do-while, foreach, repeat) handle iterative operations\n",
    "- **break and continue** provide fine-grained loop control\n",
    "- Proper use of control flow statements is crucial for both synthesizable RTL and testbench code\n",
    "\n",
    "Understanding these control structures and their appropriate usage will enable you to write efficient, readable, and synthesizable SystemVerilog code."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
