---
layout: default
date: 2025-06-27T19:32:58.623641
image: assets/OpenXiangShan_XiangShan_cropped.png
---

# [OpenXiangShan/XiangShan](https://github.com/OpenXiangShan/XiangShan)

RISC-V CPU project with open-source Scala/Chisel code and hardware design
