
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//findfs_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b58 <.init>:
  400b58:	stp	x29, x30, [sp, #-16]!
  400b5c:	mov	x29, sp
  400b60:	bl	401004 <ferror@plt+0x2e4>
  400b64:	ldp	x29, x30, [sp], #16
  400b68:	ret

Disassembly of section .plt:

0000000000400b70 <_exit@plt-0x20>:
  400b70:	stp	x16, x30, [sp, #-16]!
  400b74:	adrp	x16, 411000 <ferror@plt+0x102e0>
  400b78:	ldr	x17, [x16, #4088]
  400b7c:	add	x16, x16, #0xff8
  400b80:	br	x17
  400b84:	nop
  400b88:	nop
  400b8c:	nop

0000000000400b90 <_exit@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400b94:	ldr	x17, [x16]
  400b98:	add	x16, x16, #0x0
  400b9c:	br	x17

0000000000400ba0 <fputs@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400ba4:	ldr	x17, [x16, #8]
  400ba8:	add	x16, x16, #0x8
  400bac:	br	x17

0000000000400bb0 <exit@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400bb4:	ldr	x17, [x16, #16]
  400bb8:	add	x16, x16, #0x10
  400bbc:	br	x17

0000000000400bc0 <dup@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400bc4:	ldr	x17, [x16, #24]
  400bc8:	add	x16, x16, #0x18
  400bcc:	br	x17

0000000000400bd0 <__cxa_atexit@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400bd4:	ldr	x17, [x16, #32]
  400bd8:	add	x16, x16, #0x20
  400bdc:	br	x17

0000000000400be0 <fputc@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400be4:	ldr	x17, [x16, #40]
  400be8:	add	x16, x16, #0x28
  400bec:	br	x17

0000000000400bf0 <fileno@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400bf4:	ldr	x17, [x16, #48]
  400bf8:	add	x16, x16, #0x30
  400bfc:	br	x17

0000000000400c00 <bindtextdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c04:	ldr	x17, [x16, #56]
  400c08:	add	x16, x16, #0x38
  400c0c:	br	x17

0000000000400c10 <__libc_start_main@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c14:	ldr	x17, [x16, #64]
  400c18:	add	x16, x16, #0x40
  400c1c:	br	x17

0000000000400c20 <blkid_evaluate_tag@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c24:	ldr	x17, [x16, #72]
  400c28:	add	x16, x16, #0x48
  400c2c:	br	x17

0000000000400c30 <close@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c34:	ldr	x17, [x16, #80]
  400c38:	add	x16, x16, #0x50
  400c3c:	br	x17

0000000000400c40 <__gmon_start__@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c44:	ldr	x17, [x16, #88]
  400c48:	add	x16, x16, #0x58
  400c4c:	br	x17

0000000000400c50 <abort@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c54:	ldr	x17, [x16, #96]
  400c58:	add	x16, x16, #0x60
  400c5c:	br	x17

0000000000400c60 <puts@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c64:	ldr	x17, [x16, #104]
  400c68:	add	x16, x16, #0x68
  400c6c:	br	x17

0000000000400c70 <textdomain@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c74:	ldr	x17, [x16, #112]
  400c78:	add	x16, x16, #0x70
  400c7c:	br	x17

0000000000400c80 <getopt_long@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c84:	ldr	x17, [x16, #120]
  400c88:	add	x16, x16, #0x78
  400c8c:	br	x17

0000000000400c90 <warn@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400c94:	ldr	x17, [x16, #128]
  400c98:	add	x16, x16, #0x80
  400c9c:	br	x17

0000000000400ca0 <fflush@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400ca4:	ldr	x17, [x16, #136]
  400ca8:	add	x16, x16, #0x88
  400cac:	br	x17

0000000000400cb0 <warnx@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400cb4:	ldr	x17, [x16, #144]
  400cb8:	add	x16, x16, #0x90
  400cbc:	br	x17

0000000000400cc0 <dcgettext@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400cc4:	ldr	x17, [x16, #152]
  400cc8:	add	x16, x16, #0x98
  400ccc:	br	x17

0000000000400cd0 <errx@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400cd4:	ldr	x17, [x16, #160]
  400cd8:	add	x16, x16, #0xa0
  400cdc:	br	x17

0000000000400ce0 <printf@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400ce4:	ldr	x17, [x16, #168]
  400ce8:	add	x16, x16, #0xa8
  400cec:	br	x17

0000000000400cf0 <__errno_location@plt>:
  400cf0:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400cf4:	ldr	x17, [x16, #176]
  400cf8:	add	x16, x16, #0xb0
  400cfc:	br	x17

0000000000400d00 <fprintf@plt>:
  400d00:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400d04:	ldr	x17, [x16, #184]
  400d08:	add	x16, x16, #0xb8
  400d0c:	br	x17

0000000000400d10 <setlocale@plt>:
  400d10:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400d14:	ldr	x17, [x16, #192]
  400d18:	add	x16, x16, #0xc0
  400d1c:	br	x17

0000000000400d20 <ferror@plt>:
  400d20:	adrp	x16, 412000 <ferror@plt+0x112e0>
  400d24:	ldr	x17, [x16, #200]
  400d28:	add	x16, x16, #0xc8
  400d2c:	br	x17

Disassembly of section .text:

0000000000400d30 <.text>:
  400d30:	stp	x29, x30, [sp, #-48]!
  400d34:	mov	x29, sp
  400d38:	stp	x19, x20, [sp, #16]
  400d3c:	mov	w20, w0
  400d40:	mov	x19, x1
  400d44:	mov	w0, #0x6                   	// #6
  400d48:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400d4c:	add	x1, x1, #0x35c
  400d50:	str	x21, [sp, #32]
  400d54:	bl	400d10 <setlocale@plt>
  400d58:	adrp	x21, 401000 <ferror@plt+0x2e0>
  400d5c:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400d60:	add	x1, x1, #0x28c
  400d64:	add	x21, x21, #0x29e
  400d68:	mov	x0, x21
  400d6c:	bl	400c00 <bindtextdomain@plt>
  400d70:	mov	x0, x21
  400d74:	bl	400c70 <textdomain@plt>
  400d78:	adrp	x0, 401000 <ferror@plt+0x2e0>
  400d7c:	add	x0, x0, #0x14c
  400d80:	bl	401248 <ferror@plt+0x528>
  400d84:	cmp	w20, #0x2
  400d88:	b.eq	400f40 <ferror@plt+0x220>  // b.none
  400d8c:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400d90:	add	x1, x1, #0x2a9
  400d94:	mov	w2, #0x5                   	// #5
  400d98:	mov	x0, #0x0                   	// #0
  400d9c:	bl	400cc0 <dcgettext@plt>
  400da0:	bl	400cb0 <warnx@plt>
  400da4:	adrp	x0, 412000 <ferror@plt+0x112e0>
  400da8:	mov	w2, #0x5                   	// #5
  400dac:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400db0:	add	x1, x1, #0x2b3
  400db4:	ldr	x19, [x0, #224]
  400db8:	mov	x0, #0x0                   	// #0
  400dbc:	bl	400cc0 <dcgettext@plt>
  400dc0:	adrp	x1, 412000 <ferror@plt+0x112e0>
  400dc4:	ldr	x2, [x1, #240]
  400dc8:	mov	x1, x0
  400dcc:	mov	x0, x19
  400dd0:	bl	400d00 <fprintf@plt>
  400dd4:	mov	w0, #0x2                   	// #2
  400dd8:	bl	400bb0 <exit@plt>
  400ddc:	cmp	w0, #0x56
  400de0:	adrp	x21, 412000 <ferror@plt+0x112e0>
  400de4:	b.eq	400e14 <ferror@plt+0xf4>  // b.none
  400de8:	cmp	w0, #0x68
  400dec:	b.eq	400e40 <ferror@plt+0x120>  // b.none
  400df0:	adrp	x0, 412000 <ferror@plt+0x112e0>
  400df4:	mov	w2, #0x5                   	// #5
  400df8:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400dfc:	add	x1, x1, #0x2b3
  400e00:	ldr	x19, [x0, #224]
  400e04:	mov	x0, #0x0                   	// #0
  400e08:	bl	400cc0 <dcgettext@plt>
  400e0c:	ldr	x2, [x21, #240]
  400e10:	b	400dc8 <ferror@plt+0xa8>
  400e14:	mov	w2, #0x5                   	// #5
  400e18:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400e1c:	mov	x0, #0x0                   	// #0
  400e20:	add	x1, x1, #0x2da
  400e24:	bl	400cc0 <dcgettext@plt>
  400e28:	ldr	x1, [x21, #240]
  400e2c:	adrp	x2, 401000 <ferror@plt+0x2e0>
  400e30:	add	x2, x2, #0x2e6
  400e34:	bl	400ce0 <printf@plt>
  400e38:	mov	w0, #0x0                   	// #0
  400e3c:	b	400dd8 <ferror@plt+0xb8>
  400e40:	adrp	x0, 412000 <ferror@plt+0x112e0>
  400e44:	mov	w2, #0x5                   	// #5
  400e48:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400e4c:	add	x1, x1, #0x2f8
  400e50:	ldr	x19, [x0, #232]
  400e54:	mov	x0, #0x0                   	// #0
  400e58:	bl	400cc0 <dcgettext@plt>
  400e5c:	mov	x1, x19
  400e60:	bl	400ba0 <fputs@plt>
  400e64:	mov	w2, #0x5                   	// #5
  400e68:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400e6c:	mov	x0, #0x0                   	// #0
  400e70:	add	x1, x1, #0x301
  400e74:	bl	400cc0 <dcgettext@plt>
  400e78:	mov	x1, x0
  400e7c:	ldr	x2, [x21, #240]
  400e80:	mov	x0, x19
  400e84:	bl	400d00 <fprintf@plt>
  400e88:	mov	x1, x19
  400e8c:	mov	w0, #0xa                   	// #10
  400e90:	bl	400be0 <fputc@plt>
  400e94:	mov	w2, #0x5                   	// #5
  400e98:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400e9c:	mov	x0, #0x0                   	// #0
  400ea0:	add	x1, x1, #0x338
  400ea4:	bl	400cc0 <dcgettext@plt>
  400ea8:	mov	x1, x19
  400eac:	bl	400ba0 <fputs@plt>
  400eb0:	mov	w2, #0x5                   	// #5
  400eb4:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400eb8:	mov	x0, #0x0                   	// #0
  400ebc:	add	x1, x1, #0x35d
  400ec0:	bl	400cc0 <dcgettext@plt>
  400ec4:	mov	x1, x19
  400ec8:	bl	400ba0 <fputs@plt>
  400ecc:	mov	w2, #0x5                   	// #5
  400ed0:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400ed4:	mov	x0, #0x0                   	// #0
  400ed8:	add	x1, x1, #0x368
  400edc:	bl	400cc0 <dcgettext@plt>
  400ee0:	mov	x19, x0
  400ee4:	mov	w2, #0x5                   	// #5
  400ee8:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400eec:	mov	x0, #0x0                   	// #0
  400ef0:	add	x1, x1, #0x37a
  400ef4:	bl	400cc0 <dcgettext@plt>
  400ef8:	mov	x4, x0
  400efc:	adrp	x3, 401000 <ferror@plt+0x2e0>
  400f00:	add	x3, x3, #0x38a
  400f04:	mov	x2, x19
  400f08:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400f0c:	adrp	x0, 401000 <ferror@plt+0x2e0>
  400f10:	add	x1, x1, #0x399
  400f14:	add	x0, x0, #0x3a5
  400f18:	bl	400ce0 <printf@plt>
  400f1c:	mov	w2, #0x5                   	// #5
  400f20:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400f24:	mov	x0, #0x0                   	// #0
  400f28:	add	x1, x1, #0x3b6
  400f2c:	bl	400cc0 <dcgettext@plt>
  400f30:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400f34:	add	x1, x1, #0x3d1
  400f38:	bl	400ce0 <printf@plt>
  400f3c:	b	400e38 <ferror@plt+0x118>
  400f40:	mov	x1, x19
  400f44:	mov	w0, w20
  400f48:	mov	x4, #0x0                   	// #0
  400f4c:	adrp	x3, 401000 <ferror@plt+0x2e0>
  400f50:	adrp	x2, 401000 <ferror@plt+0x2e0>
  400f54:	add	x3, x3, #0x3f8
  400f58:	add	x2, x2, #0x3db
  400f5c:	bl	400c80 <getopt_long@plt>
  400f60:	cmn	w0, #0x1
  400f64:	b.ne	400ddc <ferror@plt+0xbc>  // b.any
  400f68:	ldr	x0, [x19, #8]
  400f6c:	mov	x2, #0x0                   	// #0
  400f70:	mov	x1, #0x0                   	// #0
  400f74:	bl	400c20 <blkid_evaluate_tag@plt>
  400f78:	cbnz	x0, 400f9c <ferror@plt+0x27c>
  400f7c:	mov	w2, #0x5                   	// #5
  400f80:	adrp	x1, 401000 <ferror@plt+0x2e0>
  400f84:	add	x1, x1, #0x3de
  400f88:	bl	400cc0 <dcgettext@plt>
  400f8c:	ldr	x2, [x19, #8]
  400f90:	mov	x1, x0
  400f94:	mov	w0, #0x1                   	// #1
  400f98:	bl	400cd0 <errx@plt>
  400f9c:	bl	400c60 <puts@plt>
  400fa0:	mov	w0, #0x0                   	// #0
  400fa4:	ldp	x19, x20, [sp, #16]
  400fa8:	ldr	x21, [sp, #32]
  400fac:	ldp	x29, x30, [sp], #48
  400fb0:	ret
  400fb4:	mov	x29, #0x0                   	// #0
  400fb8:	mov	x30, #0x0                   	// #0
  400fbc:	mov	x5, x0
  400fc0:	ldr	x1, [sp]
  400fc4:	add	x2, sp, #0x8
  400fc8:	mov	x6, sp
  400fcc:	movz	x0, #0x0, lsl #48
  400fd0:	movk	x0, #0x0, lsl #32
  400fd4:	movk	x0, #0x40, lsl #16
  400fd8:	movk	x0, #0xd30
  400fdc:	movz	x3, #0x0, lsl #48
  400fe0:	movk	x3, #0x0, lsl #32
  400fe4:	movk	x3, #0x40, lsl #16
  400fe8:	movk	x3, #0x11c0
  400fec:	movz	x4, #0x0, lsl #48
  400ff0:	movk	x4, #0x0, lsl #32
  400ff4:	movk	x4, #0x40, lsl #16
  400ff8:	movk	x4, #0x1240
  400ffc:	bl	400c10 <__libc_start_main@plt>
  401000:	bl	400c50 <abort@plt>
  401004:	adrp	x0, 411000 <ferror@plt+0x102e0>
  401008:	ldr	x0, [x0, #4064]
  40100c:	cbz	x0, 401014 <ferror@plt+0x2f4>
  401010:	b	400c40 <__gmon_start__@plt>
  401014:	ret
  401018:	adrp	x0, 412000 <ferror@plt+0x112e0>
  40101c:	add	x1, x0, #0xe0
  401020:	adrp	x0, 412000 <ferror@plt+0x112e0>
  401024:	add	x0, x0, #0xe0
  401028:	cmp	x1, x0
  40102c:	b.eq	401058 <ferror@plt+0x338>  // b.none
  401030:	sub	sp, sp, #0x10
  401034:	adrp	x1, 401000 <ferror@plt+0x2e0>
  401038:	ldr	x1, [x1, #624]
  40103c:	str	x1, [sp, #8]
  401040:	cbz	x1, 401050 <ferror@plt+0x330>
  401044:	mov	x16, x1
  401048:	add	sp, sp, #0x10
  40104c:	br	x16
  401050:	add	sp, sp, #0x10
  401054:	ret
  401058:	ret
  40105c:	adrp	x0, 412000 <ferror@plt+0x112e0>
  401060:	add	x1, x0, #0xe0
  401064:	adrp	x0, 412000 <ferror@plt+0x112e0>
  401068:	add	x0, x0, #0xe0
  40106c:	sub	x1, x1, x0
  401070:	mov	x2, #0x2                   	// #2
  401074:	asr	x1, x1, #3
  401078:	sdiv	x1, x1, x2
  40107c:	cbz	x1, 4010a8 <ferror@plt+0x388>
  401080:	sub	sp, sp, #0x10
  401084:	adrp	x2, 401000 <ferror@plt+0x2e0>
  401088:	ldr	x2, [x2, #632]
  40108c:	str	x2, [sp, #8]
  401090:	cbz	x2, 4010a0 <ferror@plt+0x380>
  401094:	mov	x16, x2
  401098:	add	sp, sp, #0x10
  40109c:	br	x16
  4010a0:	add	sp, sp, #0x10
  4010a4:	ret
  4010a8:	ret
  4010ac:	stp	x29, x30, [sp, #-32]!
  4010b0:	mov	x29, sp
  4010b4:	str	x19, [sp, #16]
  4010b8:	adrp	x19, 412000 <ferror@plt+0x112e0>
  4010bc:	ldrb	w0, [x19, #248]
  4010c0:	cbnz	w0, 4010d0 <ferror@plt+0x3b0>
  4010c4:	bl	401018 <ferror@plt+0x2f8>
  4010c8:	mov	w0, #0x1                   	// #1
  4010cc:	strb	w0, [x19, #248]
  4010d0:	ldr	x19, [sp, #16]
  4010d4:	ldp	x29, x30, [sp], #32
  4010d8:	ret
  4010dc:	b	40105c <ferror@plt+0x33c>
  4010e0:	stp	x29, x30, [sp, #-32]!
  4010e4:	mov	x29, sp
  4010e8:	stp	x19, x20, [sp, #16]
  4010ec:	mov	x19, x0
  4010f0:	bl	400cf0 <__errno_location@plt>
  4010f4:	str	wzr, [x0]
  4010f8:	mov	x20, x0
  4010fc:	mov	x0, x19
  401100:	bl	400d20 <ferror@plt>
  401104:	cbz	w0, 401120 <ferror@plt+0x400>
  401108:	ldr	w0, [x20]
  40110c:	cmp	w0, #0x9
  401110:	csetm	w0, ne  // ne = any
  401114:	ldp	x19, x20, [sp, #16]
  401118:	ldp	x29, x30, [sp], #32
  40111c:	ret
  401120:	mov	x0, x19
  401124:	bl	400ca0 <fflush@plt>
  401128:	cbnz	w0, 401108 <ferror@plt+0x3e8>
  40112c:	mov	x0, x19
  401130:	bl	400bf0 <fileno@plt>
  401134:	tbnz	w0, #31, 401108 <ferror@plt+0x3e8>
  401138:	bl	400bc0 <dup@plt>
  40113c:	tbnz	w0, #31, 401108 <ferror@plt+0x3e8>
  401140:	bl	400c30 <close@plt>
  401144:	cbz	w0, 401114 <ferror@plt+0x3f4>
  401148:	b	401108 <ferror@plt+0x3e8>
  40114c:	stp	x29, x30, [sp, #-16]!
  401150:	adrp	x0, 412000 <ferror@plt+0x112e0>
  401154:	mov	x29, sp
  401158:	ldr	x0, [x0, #232]
  40115c:	bl	4010e0 <ferror@plt+0x3c0>
  401160:	cbz	w0, 4011a8 <ferror@plt+0x488>
  401164:	bl	400cf0 <__errno_location@plt>
  401168:	ldr	w0, [x0]
  40116c:	cmp	w0, #0x20
  401170:	b.eq	4011a8 <ferror@plt+0x488>  // b.none
  401174:	adrp	x1, 401000 <ferror@plt+0x2e0>
  401178:	mov	w2, #0x5                   	// #5
  40117c:	add	x1, x1, #0x280
  401180:	cbz	w0, 401198 <ferror@plt+0x478>
  401184:	mov	x0, #0x0                   	// #0
  401188:	bl	400cc0 <dcgettext@plt>
  40118c:	bl	400c90 <warn@plt>
  401190:	mov	w0, #0x1                   	// #1
  401194:	bl	400b90 <_exit@plt>
  401198:	mov	x0, #0x0                   	// #0
  40119c:	bl	400cc0 <dcgettext@plt>
  4011a0:	bl	400cb0 <warnx@plt>
  4011a4:	b	401190 <ferror@plt+0x470>
  4011a8:	adrp	x0, 412000 <ferror@plt+0x112e0>
  4011ac:	ldr	x0, [x0, #224]
  4011b0:	bl	4010e0 <ferror@plt+0x3c0>
  4011b4:	cbnz	w0, 401190 <ferror@plt+0x470>
  4011b8:	ldp	x29, x30, [sp], #16
  4011bc:	ret
  4011c0:	stp	x29, x30, [sp, #-64]!
  4011c4:	mov	x29, sp
  4011c8:	stp	x19, x20, [sp, #16]
  4011cc:	adrp	x20, 411000 <ferror@plt+0x102e0>
  4011d0:	add	x20, x20, #0xde0
  4011d4:	stp	x21, x22, [sp, #32]
  4011d8:	adrp	x21, 411000 <ferror@plt+0x102e0>
  4011dc:	add	x21, x21, #0xdd8
  4011e0:	sub	x20, x20, x21
  4011e4:	mov	w22, w0
  4011e8:	stp	x23, x24, [sp, #48]
  4011ec:	mov	x23, x1
  4011f0:	mov	x24, x2
  4011f4:	bl	400b58 <_exit@plt-0x38>
  4011f8:	cmp	xzr, x20, asr #3
  4011fc:	b.eq	401228 <ferror@plt+0x508>  // b.none
  401200:	asr	x20, x20, #3
  401204:	mov	x19, #0x0                   	// #0
  401208:	ldr	x3, [x21, x19, lsl #3]
  40120c:	mov	x2, x24
  401210:	add	x19, x19, #0x1
  401214:	mov	x1, x23
  401218:	mov	w0, w22
  40121c:	blr	x3
  401220:	cmp	x20, x19
  401224:	b.ne	401208 <ferror@plt+0x4e8>  // b.any
  401228:	ldp	x19, x20, [sp, #16]
  40122c:	ldp	x21, x22, [sp, #32]
  401230:	ldp	x23, x24, [sp, #48]
  401234:	ldp	x29, x30, [sp], #64
  401238:	ret
  40123c:	nop
  401240:	ret
  401244:	nop
  401248:	adrp	x2, 412000 <ferror@plt+0x112e0>
  40124c:	mov	x1, #0x0                   	// #0
  401250:	ldr	x2, [x2, #216]
  401254:	b	400bd0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401258 <.fini>:
  401258:	stp	x29, x30, [sp, #-16]!
  40125c:	mov	x29, sp
  401260:	ldp	x29, x30, [sp], #16
  401264:	ret
