<stg><name>top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln110_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln110

]]></Node>
<StgValue><ssdm name="sext_ln110_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln110_cast = sext i62 %sext_ln110_read

]]></Node>
<StgValue><ssdm name="sext_ln110_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln110 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln111 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc18:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc18:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc18:2 %icmp_ln110 = icmp_eq  i15 %indvar_flatten_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc18:3 %add_ln110_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18:4 %br_ln110 = br i1 %icmp_ln110, void %for.inc21, void %VITIS_LOOP_122_5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1710.exit:1 %store_ln110 = store i15 %add_ln110_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc21:0 %j_1_load = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc21:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc21:2 %A_addr = getelementptr i32 %A, i64 %sext_ln110_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc21:3 %add_ln110 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21:6 %icmp_ln111 = icmp_eq  i7 %j_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc21:7 %select_ln110 = select i1 %icmp_ln111, i7 0, i7 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc21:8 %select_ln110_1 = select i1 %icmp_ln111, i9 %add_ln110, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="9">
<![CDATA[
for.inc21:9 %trunc_ln110 = trunc i9 %select_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="7">
<![CDATA[
for.inc21:10 %trunc_ln111 = trunc i7 %select_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc21:12 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln110, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc21:13 %tmp_115 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %select_ln110_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21:48 %A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="32">
<![CDATA[
for.inc21:49 %trunc_ln113 = trunc i32 %A_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc21:50 %br_ln113 = br i1 %trunc_ln110, void %arrayidx1710.case.0, void %arrayidx1710.case.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
arrayidx1710.case.0:0 %switch_ln113 = switch i4 %trunc_ln111, void %arrayidx1710.case.15, i4 0, void %arrayidx1710.case.05, i4 1, void %arrayidx1710.case.16, i4 2, void %arrayidx1710.case.2, i4 3, void %arrayidx1710.case.3, i4 4, void %arrayidx1710.case.4, i4 5, void %arrayidx1710.case.5, i4 6, void %arrayidx1710.case.6, i4 7, void %arrayidx1710.case.7, i4 8, void %arrayidx1710.case.8, i4 9, void %arrayidx1710.case.9, i4 10, void %arrayidx1710.case.10, i4 11, void %arrayidx1710.case.11, i4 12, void %arrayidx1710.case.12, i4 13, void %arrayidx1710.case.13, i4 14, void %arrayidx1710.case.14

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.14:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.13:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.12:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.11:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.10:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.9:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.8:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.7:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.6:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.5:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.4:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.3:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.2:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.16:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.05:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.15:1 %br_ln113 = br void %arrayidx1710.exit4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
arrayidx1710.case.1:0 %switch_ln113 = switch i4 %trunc_ln111, void %arrayidx1710.case.1524, i4 0, void %arrayidx1710.case.09, i4 1, void %arrayidx1710.case.110, i4 2, void %arrayidx1710.case.211, i4 3, void %arrayidx1710.case.312, i4 4, void %arrayidx1710.case.413, i4 5, void %arrayidx1710.case.514, i4 6, void %arrayidx1710.case.615, i4 7, void %arrayidx1710.case.716, i4 8, void %arrayidx1710.case.817, i4 9, void %arrayidx1710.case.918, i4 10, void %arrayidx1710.case.1019, i4 11, void %arrayidx1710.case.1120, i4 12, void %arrayidx1710.case.1221, i4 13, void %arrayidx1710.case.1322, i4 14, void %arrayidx1710.case.1423

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1423:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1322:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1221:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1120:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1019:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.918:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.817:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.716:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.615:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.514:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.413:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.312:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.211:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.110:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.09:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.case.1524:1 %br_ln113 = br void %arrayidx1710.exit8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx1710.exit:0 %add_ln111 = add i7 %select_ln110, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1710.exit:2 %store_ln110 = store i9 %select_ln110_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1710.exit:3 %store_ln111 = store i7 %add_ln111, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.exit:4 %br_ln111 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0">
<![CDATA[
VITIS_LOOP_122_5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc21:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_2_VITIS_LOOP_111_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc21:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc21:11 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc21:14 %tmp_116 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_115, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
for.inc21:15 %zext_ln113 = zext i9 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:16 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:17 %A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:18 %A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:19 %A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:20 %A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:21 %A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:22 %A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:23 %A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_8_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:24 %A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_9_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:25 %A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_10_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:26 %A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_11_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:27 %A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_12_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:28 %A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_13_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:29 %A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_14_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:30 %A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_15_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:31 %A_16_addr = getelementptr i24 %A_16, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_16_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:32 %A_17_addr = getelementptr i24 %A_17, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_17_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:33 %A_18_addr = getelementptr i24 %A_18, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_18_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:34 %A_19_addr = getelementptr i24 %A_19, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_19_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:35 %A_20_addr = getelementptr i24 %A_20, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_20_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:36 %A_21_addr = getelementptr i24 %A_21, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_21_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:37 %A_22_addr = getelementptr i24 %A_22, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_22_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:38 %A_23_addr = getelementptr i24 %A_23, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_23_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:39 %A_24_addr = getelementptr i24 %A_24, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_24_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:40 %A_25_addr = getelementptr i24 %A_25, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_25_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:41 %A_26_addr = getelementptr i24 %A_26, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_26_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:42 %A_27_addr = getelementptr i24 %A_27, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_27_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:43 %A_28_addr = getelementptr i24 %A_28, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_28_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:44 %A_29_addr = getelementptr i24 %A_29, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_29_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:45 %A_30_addr = getelementptr i24 %A_30, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_30_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:46 %A_31_addr = getelementptr i24 %A_31, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_31_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21:47 %A_32_addr = getelementptr i24 %A_32, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="A_32_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.14:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_15_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.13:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_14_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.12:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_13_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.11:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_12_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.10:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_11_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.9:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_10_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.8:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_9_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.7:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_8_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.6:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.5:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.4:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.3:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.2:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.16:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.05:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
<literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.15:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_16_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.exit4:0 %br_ln113 = br void %arrayidx1710.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1423:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_31_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1322:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_30_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1221:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_29_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1120:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_28_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1019:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_27_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.918:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_26_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.817:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_25_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.716:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_24_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.615:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_23_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.514:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_22_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.413:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_21_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.312:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_20_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.211:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_19_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.110:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_18_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.09:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_17_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
<literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
arrayidx1710.case.1524:0 %store_ln113 = store i24 %trunc_ln113, i9 %A_32_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1710.exit8:0 %br_ln113 = br void %arrayidx1710.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
