`timescale 1ns / 1ps
 
 
module top(
input a,
output y
);
 
wire b;
wire z;
 
wire w;
reg c;
 
assign y = a;
assign z = b;
assign w = c;
 
 
endmodule
