// Seed: 3752874143
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5
);
  wor id_7 = 1, id_8 = 1;
  assign module_1.id_0 = 0;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output wire id_2,
    input tri0 id_3,
    inout supply0 id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7,
    output wire id_8
);
  wire id_10, id_11;
  always_comb id_6 <= id_1;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_4,
      id_8,
      id_4
  );
  wire id_13, id_14;
endmodule
