# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/xlnx,zynqmp-clk.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx Zynq Ultrascale+ MPSoC clock controller Device Tree Bindings

maintainers:
  - Michal Simek <michal.simek@xilinx.com>

description: |
  The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
  tree. It reads required input clock frequencies from the devicetree and acts
  as clock provider for all clock consumers of PS clocks.

properties:
  compatible:
    const: xlnx,zynqmp-clk

  "#clock-cells":
    const: 1

  clocks:
    description: |
      List of clock specifiers which are external input
      clocks to the given clock controller.
    items:
      - description: PS reference clock
      - description: reference clock for video system
      - description: alternative PS reference clock
      - description: auxiliary reference clock
      - description: transceiver reference clock

  clock-names:
    items:
      - const: pss_ref_clk
      - const: video_clk
      - const: pss_alt_ref_clk
      - const: aux_ref_clk
      - const: gt_crx_ref_clk

required:
  - compatible
  - "#clock-cells"
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    firmware {
      zynqmp_firmware: zynqmp-firmware {
        zynqmp_clk: clock-controller {
          #clock-cells = <1>;
          compatible = "xlnx,zynqmp-clk";
          clocks = <&pss_ref_clk>, <&video_clk>, <&pss_alt_ref_clk>, <&aux_ref_clk>, <&gt_crx_ref_clk>;
          clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk","aux_ref_clk", "gt_crx_ref_clk";
        };
      };
    };
...
