
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032466                       # Number of seconds simulated
sim_ticks                                 32466018303                       # Number of ticks simulated
final_tick                               603968941422                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55944                       # Simulator instruction rate (inst/s)
host_op_rate                                    72928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 797551                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896324                       # Number of bytes of host memory used
host_seconds                                 40707.13                       # Real time elapsed on the host
sim_insts                                  2277299279                       # Number of instructions simulated
sim_ops                                    2968692726                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1446144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       501632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1951488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       639616                       # Number of bytes written to this memory
system.physmem.bytes_written::total            639616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3919                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15246                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4997                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4997                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44543313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15450986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60108634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59139                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             114335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19701092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19701092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19701092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44543313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15450986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79809725                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77856160                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28426186                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24855500                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799292                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14145848                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669679                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56560                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33502501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158141454                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28426186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15711800                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8839351                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3697529                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16515215                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76786734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.370702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44229863     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613443      2.10%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2960864      3.86%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2760431      3.59%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558738      5.94%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4740754      6.17%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125636      1.47%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846568      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950437     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76786734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365112                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031200                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34551871                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3574439                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31509538                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126252                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024624                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094189                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176941524                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024624                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36004250                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1176506                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       415538                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30168448                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1997359                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172276377                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691194                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       792845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228717642                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784140856                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784140856                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79821431                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5369963                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        94754                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1715944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163069360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137661984                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183041                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48931157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134233805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76786734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.792783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26478026     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14408190     18.76%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12393935     16.14%     69.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7685683     10.01%     79.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8054273     10.49%     89.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4733853      6.16%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091023      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557628      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384123      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76786734                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541731     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175010     21.38%     87.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101651     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107965534     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085736      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23691180     17.21%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4909613      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137661984                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768158                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818392                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353112133                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212020780                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133161109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138480376                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337600                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569832                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          757                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409296                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024624                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         618629                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54929                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163089218                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499903                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762651                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       954596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018895                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082797                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769993                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579185                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27557716                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413332                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4787723                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.735030                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133310443                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133161109                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81837248                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199715469                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710348                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409769                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49478212                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804040                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69762110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628557                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.321968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31953341     45.80%     45.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14849067     21.29%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310895     11.91%     79.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816508      4.04%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2689627      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1112637      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2998021      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874723      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4157291      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69762110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4157291                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228694620                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333209979                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1069426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778562                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778562                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284420                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284420                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624851471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174522366                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182382201                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77856160                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28845206                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23518458                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926927                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12157517                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11262574                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3110722                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28856564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158435125                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28845206                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14373296                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35185050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10239878                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4710860                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14245227                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       935606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77041770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41856720     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2329275      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4337277      5.63%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4340194      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2684350      3.48%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2148961      2.79%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1339572      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1257086      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16748335     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77041770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370494                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034972                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30087209                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4657476                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33801307                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       206951                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8288826                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4878853                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          431                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190084549                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2029                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8288826                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32269486                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         907011                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       767640                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31783713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3025090                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183294555                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1258440                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       924988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257456180                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855046689                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855046689                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159112258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98343922                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32636                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15666                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8421271                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16950261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8651709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107867                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2924907                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172789934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137623898                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271412                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58468776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178797938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77041770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786354                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26242341     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16805560     21.81%     55.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11081748     14.38%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7271697      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7670633      9.96%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3686753      4.79%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2937886      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       665078      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680074      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77041770                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         856582     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162274     13.74%     86.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162235     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115113173     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1848436      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15666      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13315971      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7330652      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137623898                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767669                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1181091                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353742069                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231290333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134467661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138804989                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       427086                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6577718                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2080777                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8288826                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         465140                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82229                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172821273                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       344463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16950261                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8651709                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15666                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1205983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1068770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2274753                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135796232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12702740                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1827666                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19857932                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19251640                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7155192                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134509897                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134467661                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85690799                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        245932272                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727129                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348433                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92667236                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114100658                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58721050                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950017                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68752944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150739                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25925951     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19335495     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8039641     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4004725      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3992613      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1611809      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1616304      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       866863      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3359543      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68752944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92667236                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114100658                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16943475                       # Number of memory references committed
system.switch_cpus1.commit.loads             10372543                       # Number of loads committed
system.switch_cpus1.commit.membars              15666                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16469332                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102795820                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2353387                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3359543                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238215109                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353937733                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 814390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92667236                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114100658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92667236                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840169                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190236                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190236                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610012024                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186814849                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174613978                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31332                       # number of misc regfile writes
system.l2.replacements                          15246                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           573800                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48014                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.950681                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1730.565107                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.991732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5653.180435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.995767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1924.004564                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14938.667052                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8492.595343                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052813                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.172521                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.058716                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.455892                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.259173                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38261                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32124                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70385                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20925                       # number of Writeback hits
system.l2.Writeback_hits::total                 20925                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38261                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32124                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70385                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38261                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32124                       # number of overall hits
system.l2.overall_hits::total                   70385                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11298                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3919                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15246                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15246                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11298                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3919                       # number of overall misses
system.l2.overall_misses::total                 15246                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       788143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    699216343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       698603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    251592579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       952295668                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       788143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    699216343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       698603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    251592579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        952295668                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       788143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    699216343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       698603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    251592579                       # number of overall miss cycles
system.l2.overall_miss_latency::total       952295668                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               85631                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20925                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20925                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36043                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85631                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36043                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85631                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.227971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.108731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.178043                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.227971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.108731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178043                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.227971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.108731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178043                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61888.506196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49900.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64198.157438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62462.001049                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61888.506196                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49900.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64198.157438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62462.001049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61888.506196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49900.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64198.157438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62462.001049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4997                       # number of writebacks
system.l2.writebacks::total                      4997                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15246                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15246                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       702922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    633670949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       617434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    228974425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    863965730                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       702922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    633670949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       617434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    228974425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    863965730                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       702922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    633670949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       617434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    228974425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    863965730                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.227971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.108731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178043                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.227971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.108731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178043                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.227971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.108731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178043                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56087.002036                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44102.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58426.747895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56668.354322                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56087.002036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44102.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58426.747895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56668.354322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56087.002036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44102.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58426.747895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56668.354322                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991729                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016547310                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875548.542435                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16515196                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16515196                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16515196                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16515196                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16515196                       # number of overall hits
system.cpu0.icache.overall_hits::total       16515196                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       983194                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       983194                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       983194                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       983194                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16515215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16515215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16515215                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16515215                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16515215                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16515215                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246463322                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.572458                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.621193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.378807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20680558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20680558                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25014050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25014050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25014050                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25014050                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       147697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       147697                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       147697                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        147697                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       147697                       # number of overall misses
system.cpu0.dcache.overall_misses::total       147697                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6099291186                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6099291186                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6099291186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6099291186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6099291186                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6099291186                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161747                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007091                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005870                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41295.972064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41295.972064                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41295.972064                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41295.972064                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41295.972064                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41295.972064                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12636                       # number of writebacks
system.cpu0.dcache.writebacks::total            12636                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98138                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        98138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        98138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        98138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        98138                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    984509510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    984509510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    984509510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    984509510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    984509510                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    984509510                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19865.403055                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19865.403055                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19865.403055                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19865.403055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19865.403055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19865.403055                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995765                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098884895                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373401.501080                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995765                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14245211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14245211                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14245211                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14245211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14245211                       # number of overall hits
system.cpu1.icache.overall_hits::total       14245211                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       922892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       922892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       922892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       922892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       922892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       922892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14245227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14245227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14245227                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14245227                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14245227                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14245227                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57680.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57680.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57680.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57680.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57680.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57680.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       724622                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       724622                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       724622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       724622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       724622                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       724622                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51758.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51758.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51758.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51758.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51758.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51758.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36043                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180823717                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36299                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4981.506846                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.417326                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.582674                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907880                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092120                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9695835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9695835                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6540108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6540108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15666                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16235943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16235943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16235943                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16235943                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93575                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93575                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93575                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93575                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93575                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93575                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2910036386                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2910036386                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2910036386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2910036386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2910036386                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2910036386                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9789410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9789410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6540108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6540108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16329518                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16329518                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16329518                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16329518                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009559                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009559                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005730                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005730                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005730                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005730                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31098.438536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31098.438536                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31098.438536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31098.438536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31098.438536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31098.438536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8289                       # number of writebacks
system.cpu1.dcache.writebacks::total             8289                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57532                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57532                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57532                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36043                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36043                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36043                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    473511782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    473511782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    473511782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    473511782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    473511782                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    473511782                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13137.413145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13137.413145                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13137.413145                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13137.413145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13137.413145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13137.413145                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
