$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 10 % io_rdAddr [9:0] $end
  $var wire  8 & io_rdData [7:0] $end
  $var wire  1 * io_rdEna $end
  $var wire 10 ' io_wrAddr [9:0] $end
  $var wire  8 ( io_wrData [7:0] $end
  $var wire  1 ) io_wrEna $end
  $var wire  1 $ reset $end
  $scope module hel $end
   $var wire  1 # clock $end
   $var wire 10 % io_rdAddr [9:0] $end
   $var wire  8 & io_rdData [7:0] $end
   $var wire  1 * io_rdEna $end
   $var wire 10 ' io_wrAddr [9:0] $end
   $var wire  8 ( io_wrData [7:0] $end
   $var wire  1 ) io_wrEna $end
   $var wire 10 ' mem_MPORT_addr [9:0] $end
   $var wire  8 ( mem_MPORT_data [7:0] $end
   $var wire  1 ) mem_MPORT_en $end
   $var wire  1 - mem_MPORT_mask $end
   $var wire 10 , mem_io_rdData_MPORT_addr [9:0] $end
   $var wire 10 , mem_io_rdData_MPORT_addr_pipe_0 [9:0] $end
   $var wire  8 & mem_io_rdData_MPORT_data [7:0] $end
   $var wire  1 + mem_io_rdData_MPORT_en $end
   $var wire  1 + mem_io_rdData_MPORT_en_pipe_0 $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000000 %
b00000000 &
b0000000000 '
b00000000 (
0)
0*
0+
b0000000000 ,
1-
#1
1#
#2
0#
0$
b00000111 (
1)
#3
1#
b00000111 &
#4
0#
b0000000001 '
b00001000 (
#5
1#
#6
0#
b0000000010 '
b00001001 (
#7
1#
#8
0#
b0000000011 '
b00001010 (
#9
1#
#10
0#
b0000000100 '
b00001011 (
#11
1#
#12
0#
b0000000101 '
b00001100 (
#13
1#
#14
0#
b0000000110 '
b00001101 (
#15
1#
#16
0#
b0000000111 '
b00001110 (
#17
1#
#18
0#
b0000001000 '
b00001111 (
#19
1#
#20
0#
b0000001001 '
b00010000 (
#21
1#
#22
0#
b0000001010 '
b00010001 (
#23
1#
#24
0#
1*
#25
1#
1+
#26
0#
b0000000001 %
#27
1#
b00001000 &
b0000000001 ,
#28
0#
b0000000010 %
#29
1#
b00001001 &
b0000000010 ,
#30
0#
b0000000011 %
#31
1#
b00001010 &
b0000000011 ,
#32
0#
b0000000100 %
#33
1#
b00001011 &
b0000000100 ,
#34
0#
b0000000101 %
#35
1#
b00001100 &
b0000000101 ,
#36
0#
b0000000110 %
#37
1#
b00001101 &
b0000000110 ,
#38
0#
b0000000111 %
#39
1#
b00001110 &
b0000000111 ,
#40
0#
b0000001000 %
#41
1#
b00001111 &
b0000001000 ,
#42
0#
b0000001001 %
#43
1#
b00010000 &
b0000001001 ,
#44
0#
b0000001010 %
#45
1#
b00010001 &
b0000001010 ,
