{
  "id": "CVE-2022-34643",
  "assigner": "cve@mitre.org",
  "Published": "2022-07-18T21:15:13.2Z",
  "Modified": "2022-07-26T16:11:47.227Z",
  "last-modified": "2022-07-26T16:11:47.227Z",
  "summary": "RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.",
  "access": {
    "authentication": null,
    "complexity": null,
    "vector": null
  },
  "impact": {
    "availability": null,
    "confidentiality": null,
    "integrity": null
  },
  "cvss": null,
  "exploitabilityScore": null,
  "impactScore": null,
  "cvss-vector": null,
  "references": [
    "https://github.com/riscv-software-src/riscv-isa-sim/issues/971"
  ],
  "vulnerable_configuration": [],
  "vulnerable_product": [],
  "vendors": [],
  "products": [],
  "vulnerable_product_stems": [],
  "vulnerable_configuration_stems": [],
  "cwe": "CWE-755",
  "vulnerable_configuration_cpe_2_2": []
}