INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Sat Dec 07 11:04:22 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 0.927 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.073 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.201 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.147 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 112.859 MB.
Execute       set_directive_top lenet_predict -name=lenet_predict 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lenet_main.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_main.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_main.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.814 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.316 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.388 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lenet_support.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_support.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_support.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.803 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.869 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.495 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'bias' (lenet_support.cpp:28:69)
WARNING: [HLS 207-5292] unused parameter 'bias' (lenet_support.cpp:74:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 54.64 seconds; current allocated memory: 121.094 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.g.bc" "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.g.bc"  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.g.bc C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.g.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.812 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.84 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet_predict -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'softmax(float*, int)' (lenet_support.cpp:18:20)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_61_3' (lenet_support.cpp:61:30) in function 'maxpool2d': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1). (lenet_support.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_3' (lenet_support.cpp:61:30) in function 'maxpool2d' completely with a factor of 1 (lenet_support.cpp:55:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_3' (lenet_support.cpp:34:30) in function 'conv2d' partially with a factor of 2 (lenet_support.cpp:29:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38:34) in function 'conv2d' partially with a factor of 2 (lenet_support.cpp:29:0)
WARNING: [HLS 214-366] Duplicating function 'conv2d(float*, float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (lenet_main.cpp:45:5)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'conv2d(float*, float*, float*, float*, int, int, int)' (lenet_support.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'conv2d(float*, float*, float*, float*, int, int, int) (.1)' (lenet_support.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'fully_connected(float*, float*, float*, float*, int, int)' (lenet_support.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'maxpool2d(float*, float*, int, int)' into 'lenet_predict(float*, int*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*)' (lenet_main.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'fully_connected(float*, float*, float*, float*, int, int)' into 'lenet_predict(float*, int*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*)' (lenet_main.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, int)' into 'lenet_predict(float*, int*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*)' (lenet_main.cpp:16:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_79_2' (lenet_support.cpp:79:26) in function 'lenet_predict' partially with a factor of 2 (lenet_main.cpp:16:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_40_5'(lenet_support.cpp:40:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lenet_support.cpp:40:19)
INFO: [HLS 214-115] Multiple burst reads of length 48000 and bit width 32 in loop 'VITIS_LOOP_76_1'(lenet_support.cpp:76:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lenet_support.cpp:76:22)
INFO: [HLS 214-115] Multiple burst reads of length 10080 and bit width 32 in loop 'VITIS_LOOP_76_1'(lenet_support.cpp:76:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lenet_support.cpp:76:22)
INFO: [HLS 214-115] Multiple burst reads of length 840 and bit width 32 in loop 'VITIS_LOOP_76_1'(lenet_support.cpp:76:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lenet_support.cpp:76:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.599 seconds; current allocated memory: 122.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 122.219 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet_predict -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 5.611 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.643 seconds; current allocated memory: 130.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 5.595 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.62 seconds; current allocated memory: 133.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (lenet_support.cpp:59) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (lenet_support.cpp:59) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (lenet_support.cpp:79) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (lenet_support.cpp:79) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (lenet_support.cpp:79) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (lenet_support.cpp:13) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_2' (lenet_support.cpp:17) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_3' (lenet_support.cpp:21) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (lenet_main.cpp:56) in function 'lenet_predict' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_4' (lenet_support.cpp:38) in function 'conv2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_5' (lenet_support.cpp:40) in function 'conv2d.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_5' (lenet_support.cpp:40) in function 'conv2d' completely with a factor of 5.
Command         transform done; 5.965 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d' (lenet_support.cpp:7:34)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.06 seconds; current allocated memory: 158.156 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (lenet_support.cpp:58:22) in function 'lenet_predict'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (lenet_support.cpp:58:22) in function 'lenet_predict'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_1' (lenet_support.cpp:76:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_1' (lenet_support.cpp:76:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_1' (lenet_support.cpp:76:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_3' (lenet_support.cpp:34:30) in function 'conv2d.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (lenet_support.cpp:33:26) in function 'conv2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (lenet_support.cpp:32:22) in function 'conv2d.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_3' (lenet_support.cpp:34:30) in function 'conv2d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (lenet_support.cpp:33:26) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (lenet_support.cpp:32:22) in function 'conv2d'.
Execute           auto_get_db
Command         transform done; 2.642 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.643 seconds; current allocated memory: 288.293 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.973 sec.
Command     elaborate done; 79.256 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet_predict' ...
Execute       ap_set_top_model lenet_predict 
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1_Pipeline_VITIS_LOOP_38_4' to 'conv2d_1_Pipeline_VITIS_LOOP_38_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1_Pipeline_VITIS_LOOP_38_44' to 'conv2d_1_Pipeline_VITIS_LOOP_38_44'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1' to 'conv2d_1'.
Execute       get_model_list lenet_predict -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet_predict 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       preproc_iomode -model conv2d.1 
Execute       preproc_iomode -model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       preproc_iomode -model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       preproc_iomode -model conv2d 
Execute       preproc_iomode -model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       preproc_iomode -model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d.1_Pipeline_VITIS_LOOP_38_4 conv2d.1_Pipeline_VITIS_LOOP_38_44 conv2d.1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO-FLOW: Configuring Module : conv2d_Pipeline_VITIS_LOOP_38_4 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       apply_spec_resource_limit conv2d_Pipeline_VITIS_LOOP_38_4 
INFO-FLOW: Configuring Module : conv2d_Pipeline_VITIS_LOOP_38_45 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       apply_spec_resource_limit conv2d_Pipeline_VITIS_LOOP_38_45 
INFO-FLOW: Configuring Module : conv2d ...
Execute       set_default_model conv2d 
Execute       apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
INFO-FLOW: Configuring Module : conv2d.1_Pipeline_VITIS_LOOP_38_4 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       apply_spec_resource_limit conv2d.1_Pipeline_VITIS_LOOP_38_4 
INFO-FLOW: Configuring Module : conv2d.1_Pipeline_VITIS_LOOP_38_44 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       apply_spec_resource_limit conv2d.1_Pipeline_VITIS_LOOP_38_44 
INFO-FLOW: Configuring Module : conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       apply_spec_resource_limit conv2d.1 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_79_22 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_79_22 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_79_23 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_79_23 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_17_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_17_2 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_21_3 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_21_3 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Configuring Module : lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       apply_spec_resource_limit lenet_predict 
INFO-FLOW: Model list for preprocess: conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d.1_Pipeline_VITIS_LOOP_38_4 conv2d.1_Pipeline_VITIS_LOOP_38_44 conv2d.1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_VITIS_LOOP_38_4 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       cdfg_preprocess -model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_38_4 
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_VITIS_LOOP_38_45 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       cdfg_preprocess -model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_38_45 
INFO-FLOW: Preprocessing Module: conv2d ...
Execute       set_default_model conv2d 
Execute       cdfg_preprocess -model conv2d 
Execute       rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
INFO-FLOW: Preprocessing Module: conv2d.1_Pipeline_VITIS_LOOP_38_4 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       cdfg_preprocess -model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_38_4 
INFO-FLOW: Preprocessing Module: conv2d.1_Pipeline_VITIS_LOOP_38_44 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       cdfg_preprocess -model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_38_44 
INFO-FLOW: Preprocessing Module: conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       cdfg_preprocess -model conv2d.1 
Execute       rtl_gen_preprocess conv2d.1 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_79_22 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_22 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_79_23 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_23 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_17_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_17_2 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_21_3 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_21_3 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Preprocessing Module: lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       cdfg_preprocess -model lenet_predict 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for synthesis: conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d.1_Pipeline_VITIS_LOOP_38_4 conv2d.1_Pipeline_VITIS_LOOP_38_44 conv2d.1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       schedule -model conv2d_Pipeline_VITIS_LOOP_38_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 54, loop 'VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.518 seconds; current allocated memory: 296.633 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.462 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_Pipeline_VITIS_LOOP_38_4.
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       bind -model conv2d_Pipeline_VITIS_LOOP_38_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.319 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 297.855 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.bind.adb -f 
INFO-FLOW: Finish binding conv2d_Pipeline_VITIS_LOOP_38_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_38_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       schedule -model conv2d_Pipeline_VITIS_LOOP_38_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_38_45' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_39_4', lenet_support.cpp:41) and 'fadd' operation ('sum_5', lenet_support.cpp:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 54, loop 'VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.246 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 300.520 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.461 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_Pipeline_VITIS_LOOP_38_45.
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       bind -model conv2d_Pipeline_VITIS_LOOP_38_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 300.574 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.bind.adb -f 
INFO-FLOW: Finish binding conv2d_Pipeline_VITIS_LOOP_38_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d 
Execute       schedule -model conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.326 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 301.340 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.
Execute       set_default_model conv2d 
Execute       bind -model conv2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 301.633 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.bind.adb -f 
INFO-FLOW: Finish binding conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 302.023 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 302.027 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       schedule -model conv2d.1_Pipeline_VITIS_LOOP_38_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:41) and 'fadd' operation ('sum_s', lenet_support.cpp:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 53, loop 'VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.061 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.128 seconds; current allocated memory: 303.672 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.1_Pipeline_VITIS_LOOP_38_4.
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       bind -model conv2d.1_Pipeline_VITIS_LOOP_38_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.319 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 304.062 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.136 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.bind.adb -f 
INFO-FLOW: Finish binding conv2d.1_Pipeline_VITIS_LOOP_38_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       schedule -model conv2d.1_Pipeline_VITIS_LOOP_38_44 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' (loop 'VITIS_LOOP_38_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_26_4', lenet_support.cpp:41) and 'fadd' operation ('sum_2', lenet_support.cpp:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 53, loop 'VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.094 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.303 seconds; current allocated memory: 305.410 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.444 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.1_Pipeline_VITIS_LOOP_38_44.
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       bind -model conv2d.1_Pipeline_VITIS_LOOP_38_44 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 305.777 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.bind.adb -f 
INFO-FLOW: Finish binding conv2d.1_Pipeline_VITIS_LOOP_38_44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1 
Execute       schedule -model conv2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.286 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 306.234 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.1.
Execute       set_default_model conv2d.1 
Execute       bind -model conv2d.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 306.375 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.bind.adb -f 
INFO-FLOW: Finish binding conv2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 306.789 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 306.926 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:47).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.679 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.746 seconds; current allocated memory: 307.586 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_79_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 307.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_79_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.689 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.781 seconds; current allocated memory: 307.863 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_79_22.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_79_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 307.973 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_79_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_79_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' (loop 'VITIS_LOOP_79_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49) and 'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.685 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 308.594 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.108 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_79_23.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_79_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 308.598 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_79_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 308.930 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 308.930 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_17_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln17', lenet_support.cpp:17->lenet_main.cpp:52) of variable 'sum', lenet_support.cpp:19->lenet_main.cpp:52 on local variable 'sum' and 'load' operation ('sum_load_4', lenet_support.cpp:19->lenet_main.cpp:52) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln17', lenet_support.cpp:17->lenet_main.cpp:52) of variable 'sum', lenet_support.cpp:19->lenet_main.cpp:52 on local variable 'sum' and 'load' operation ('sum_load_4', lenet_support.cpp:19->lenet_main.cpp:52) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.694 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 309.102 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.127 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_17_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_17_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 309.227 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_17_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_21_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_21_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 309.477 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_21_3.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_21_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 309.527 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_21_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_56_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 309.906 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_56_1.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_56_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 310.207 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_56_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict 
Execute       schedule -model lenet_predict 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.415 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 311.512 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.424 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict.
Execute       set_default_model lenet_predict 
Execute       bind -model lenet_predict 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.365 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 312.254 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict.
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       rtl_gen_preprocess conv2d 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_38_44 
Execute       rtl_gen_preprocess conv2d.1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for RTL generation: conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d.1_Pipeline_VITIS_LOOP_38_4 conv2d.1_Pipeline_VITIS_LOOP_38_44 conv2d.1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_Pipeline_VITIS_LOOP_38_4 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_38_4'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.504 seconds; current allocated memory: 317.094 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_38_4 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_38_4 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_Pipeline_VITIS_LOOP_38_4 
Execute       syn_report -csynth -model conv2d_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_38_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.518 sec.
Execute       syn_report -rtlxml -model conv2d_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_38_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.241 sec.
Execute       syn_report -verbosereport -model conv2d_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_38_4 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.adb 
Command       db_write done; 0.333 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_38_4 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_Pipeline_VITIS_LOOP_38_4 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_38_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_Pipeline_VITIS_LOOP_38_45 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_38_45'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.299 seconds; current allocated memory: 324.801 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_38_45 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_38_45 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_Pipeline_VITIS_LOOP_38_45 
Execute       syn_report -csynth -model conv2d_Pipeline_VITIS_LOOP_38_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_38_45_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.532 sec.
Execute       syn_report -rtlxml -model conv2d_Pipeline_VITIS_LOOP_38_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_38_45_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.27 sec.
Execute       syn_report -verbosereport -model conv2d_Pipeline_VITIS_LOOP_38_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.413 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_38_45 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.adb 
Command       db_write done; 0.338 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_38_45 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_Pipeline_VITIS_LOOP_38_45 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.334 seconds; current allocated memory: 330.465 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d 
Execute       gen_rtl conv2d -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d 
Execute       syn_report -csynth -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.197 sec.
Execute       db_write -model conv2d -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.adb 
Execute       db_write -model conv2d -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 332.949 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1_Pipeline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.1_Pipeline_VITIS_LOOP_38_4 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1_Pipeline_VITIS_LOOP_38_4'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 336.465 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_38_4 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_4 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_38_4 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_4 
Execute       syn_report -csynth -model conv2d.1_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_Pipeline_VITIS_LOOP_38_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.195 sec.
Execute       syn_report -rtlxml -model conv2d.1_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_Pipeline_VITIS_LOOP_38_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d.1_Pipeline_VITIS_LOOP_38_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.251 sec.
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_38_4 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.adb 
Command       db_write done; 0.143 sec.
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_38_4 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.1_Pipeline_VITIS_LOOP_38_4 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1_Pipeline_VITIS_LOOP_38_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.1_Pipeline_VITIS_LOOP_38_44 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1_Pipeline_VITIS_LOOP_38_44'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 340.859 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_38_44 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_44 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_38_44 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_44 
Execute       syn_report -csynth -model conv2d.1_Pipeline_VITIS_LOOP_38_44 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_Pipeline_VITIS_LOOP_38_44_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.182 sec.
Execute       syn_report -rtlxml -model conv2d.1_Pipeline_VITIS_LOOP_38_44 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_Pipeline_VITIS_LOOP_38_44_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d.1_Pipeline_VITIS_LOOP_38_44 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.242 sec.
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_38_44 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.adb 
Command       db_write done; 0.145 sec.
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_38_44 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.1_Pipeline_VITIS_LOOP_38_44 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.266 seconds; current allocated memory: 344.695 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_1 
Execute       gen_rtl conv2d.1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_1 
Execute       syn_report -csynth -model conv2d.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -model conv2d.1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.adb 
Execute       db_write -model conv2d.1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 346.789 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_79_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_79_2'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 348.395 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_79_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_79_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_79_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_79_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_79_22 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_79_22' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_22/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_79_22'.
Command       create_rtl_model done; 0.329 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 350.035 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_22 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_22 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_22 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_79_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_22_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_79_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_22_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_79_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_22 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_22 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_79_22 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_79_23 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_79_23' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_predict_Pipeline_VITIS_LOOP_79_23/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_79_23'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 351.418 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_23 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_79_23 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_79_23 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_79_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_23_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_79_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_79_23_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_79_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_23 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_79_23 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_79_23 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_13_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.368 seconds; current allocated memory: 352.906 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_13_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_13_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_13_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_17_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_17_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_17_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 353.949 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_17_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_17_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_17_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_17_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_17_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_17_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_17_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_17_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_17_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_17_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_17_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_21_3 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_21_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_21_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 355.086 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_21_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_21_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_21_3 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_21_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_21_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_21_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_21_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_21_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_21_3 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_21_3 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_21_3 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_56_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 356.152 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_56_1 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_56_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_56_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_56_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_56_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_56_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_56_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_56_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_56_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict -top_prefix  -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/input_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/predicted_class_74' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv1_filters_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv1_bias_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv2_filters_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv2_bias_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc1_weights_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc1_bias_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc2_weights_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc2_bias_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc3_weights_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc3_bias_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_class_74' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_74', 'conv1_filters_74', 'conv1_bias_74', 'conv2_filters_74', 'conv2_bias_74', 'fc1_weights_74', 'fc1_bias_74', 'fc2_weights_74', 'fc2_bias_74', 'fc3_weights_74' and 'fc3_bias_74' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict'.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc3_output_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.627 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 361.324 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict 
Execute       syn_report -csynth -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.38 sec.
Execute       db_write -model lenet_predict -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.adb 
Execute       db_write -model lenet_predict -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict 
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       syn_report -designview -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.design.xml 
Command       syn_report done; 1.703 sec.
Execute       syn_report -csynthDesign -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -wcfg -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.protoinst 
Execute       sc_get_clocks lenet_predict 
Execute       sc_get_portdomain lenet_predict 
INFO-FLOW: Model list for RTL component generation: conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d.1_Pipeline_VITIS_LOOP_38_4 conv2d.1_Pipeline_VITIS_LOOP_38_44 conv2d.1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO-FLOW: Handling components in module [conv2d_Pipeline_VITIS_LOOP_38_4] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_Pipeline_VITIS_LOOP_38_45] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_3ns_11ns_13_1_1.
INFO-FLOW: Append model lenet_predict_mul_3ns_11ns_13_1_1
INFO-FLOW: Found component lenet_predict_mul_3ns_6ns_8_1_1.
INFO-FLOW: Append model lenet_predict_mul_3ns_6ns_8_1_1
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d_1_Pipeline_VITIS_LOOP_38_4] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_1_Pipeline_VITIS_LOOP_38_44] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_5ns_8ns_11_1_1.
INFO-FLOW: Append model lenet_predict_mul_5ns_8ns_11_1_1
INFO-FLOW: Found component lenet_predict_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model lenet_predict_mul_5ns_6ns_9_1_1
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_79_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_79_22] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_79_23] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_17_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1.
INFO-FLOW: Append model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_21_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_56_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component lenet_predict_conv1_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv1_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_conv2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc1_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc3_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_gmem_m_axi.
INFO-FLOW: Append model lenet_predict_gmem_m_axi
INFO-FLOW: Found component lenet_predict_control_s_axi.
INFO-FLOW: Append model lenet_predict_control_s_axi
INFO-FLOW: Found component lenet_predict_control_r_s_axi.
INFO-FLOW: Append model lenet_predict_control_r_s_axi
INFO-FLOW: Append model conv2d_Pipeline_VITIS_LOOP_38_4
INFO-FLOW: Append model conv2d_Pipeline_VITIS_LOOP_38_45
INFO-FLOW: Append model conv2d
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2
INFO-FLOW: Append model conv2d_1_Pipeline_VITIS_LOOP_38_4
INFO-FLOW: Append model conv2d_1_Pipeline_VITIS_LOOP_38_44
INFO-FLOW: Append model conv2d_1
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_79_22
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_79_23
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_17_2
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_21_3
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: Append model lenet_predict
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet_predict_mul_3ns_11ns_13_1_1 lenet_predict_mul_3ns_6ns_8_1_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_mul_5ns_8ns_11_1_1 lenet_predict_mul_5ns_6ns_9_1_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 lenet_predict_conv1_output_RAM_AUTO_1R1W lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W lenet_predict_conv2_output_RAM_AUTO_1R1W lenet_predict_pool2_output_RAM_AUTO_1R1W lenet_predict_fc1_output_RAM_AUTO_1R1W lenet_predict_fc2_output_RAM_AUTO_1R1W lenet_predict_fc3_output_RAM_AUTO_1R1W lenet_predict_gmem_m_axi lenet_predict_control_s_axi lenet_predict_control_r_s_axi conv2d_Pipeline_VITIS_LOOP_38_4 conv2d_Pipeline_VITIS_LOOP_38_45 conv2d lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 conv2d_1_Pipeline_VITIS_LOOP_38_4 conv2d_1_Pipeline_VITIS_LOOP_38_44 conv2d_1 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 lenet_predict_Pipeline_VITIS_LOOP_79_2 lenet_predict_Pipeline_VITIS_LOOP_79_22 lenet_predict_Pipeline_VITIS_LOOP_79_23 lenet_predict_Pipeline_VITIS_LOOP_13_1 lenet_predict_Pipeline_VITIS_LOOP_17_2 lenet_predict_Pipeline_VITIS_LOOP_21_3 lenet_predict_Pipeline_VITIS_LOOP_56_1 lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet_predict_mul_3ns_11ns_13_1_1
INFO-FLOW: To file: write model lenet_predict_mul_3ns_6ns_8_1_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_mul_5ns_8ns_11_1_1
INFO-FLOW: To file: write model lenet_predict_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model lenet_predict_conv1_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_conv2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_gmem_m_axi
INFO-FLOW: To file: write model lenet_predict_control_s_axi
INFO-FLOW: To file: write model lenet_predict_control_r_s_axi
INFO-FLOW: To file: write model conv2d_Pipeline_VITIS_LOOP_38_4
INFO-FLOW: To file: write model conv2d_Pipeline_VITIS_LOOP_38_45
INFO-FLOW: To file: write model conv2d
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2
INFO-FLOW: To file: write model conv2d_1_Pipeline_VITIS_LOOP_38_4
INFO-FLOW: To file: write model conv2d_1_Pipeline_VITIS_LOOP_38_44
INFO-FLOW: To file: write model conv2d_1
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_79_22
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_79_23
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_17_2
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_21_3
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: To file: write model lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db' modelList='lenet_predict_mul_3ns_11ns_13_1_1
lenet_predict_mul_3ns_6ns_8_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_11_1_1
lenet_predict_mul_5ns_6ns_9_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_conv1_output_RAM_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d_Pipeline_VITIS_LOOP_38_4
conv2d_Pipeline_VITIS_LOOP_38_45
conv2d
lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2
conv2d_1_Pipeline_VITIS_LOOP_38_4
conv2d_1_Pipeline_VITIS_LOOP_38_44
conv2d_1
lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21
lenet_predict_Pipeline_VITIS_LOOP_79_2
lenet_predict_Pipeline_VITIS_LOOP_79_22
lenet_predict_Pipeline_VITIS_LOOP_79_23
lenet_predict_Pipeline_VITIS_LOOP_13_1
lenet_predict_Pipeline_VITIS_LOOP_17_2
lenet_predict_Pipeline_VITIS_LOOP_21_3
lenet_predict_Pipeline_VITIS_LOOP_56_1
lenet_predict
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.512 seconds; current allocated memory: 368.031 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lenet_predict_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet_predict_mul_3ns_11ns_13_1_1
lenet_predict_mul_3ns_6ns_8_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_11_1_1
lenet_predict_mul_5ns_6ns_9_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_conv1_output_RAM_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d_Pipeline_VITIS_LOOP_38_4
conv2d_Pipeline_VITIS_LOOP_38_45
conv2d
lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2
conv2d_1_Pipeline_VITIS_LOOP_38_4
conv2d_1_Pipeline_VITIS_LOOP_38_44
conv2d_1
lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21
lenet_predict_Pipeline_VITIS_LOOP_79_2
lenet_predict_Pipeline_VITIS_LOOP_79_22
lenet_predict_Pipeline_VITIS_LOOP_79_23
lenet_predict_Pipeline_VITIS_LOOP_13_1
lenet_predict_Pipeline_VITIS_LOOP_17_2
lenet_predict_Pipeline_VITIS_LOOP_21_3
lenet_predict_Pipeline_VITIS_LOOP_56_1
lenet_predict
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_4.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_38_45.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_4.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_38_44.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_22.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_79_23.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_17_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_21_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_56_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       sc_get_clocks lenet_predict 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST lenet_predict MODULE2INSTS {lenet_predict lenet_predict conv2d grp_conv2d_fu_336 conv2d_Pipeline_VITIS_LOOP_38_4 grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 conv2d_Pipeline_VITIS_LOOP_38_45 grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348 conv2d_1 grp_conv2d_1_fu_354 conv2d_1_Pipeline_VITIS_LOOP_38_4 grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 conv2d_1_Pipeline_VITIS_LOOP_38_44 grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363 lenet_predict_Pipeline_VITIS_LOOP_79_2 grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369 lenet_predict_Pipeline_VITIS_LOOP_79_22 grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378 lenet_predict_Pipeline_VITIS_LOOP_79_23 grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387 lenet_predict_Pipeline_VITIS_LOOP_13_1 grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396 lenet_predict_Pipeline_VITIS_LOOP_17_2 grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403 lenet_predict_Pipeline_VITIS_LOOP_21_3 grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410 lenet_predict_Pipeline_VITIS_LOOP_56_1 grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416} INST2MODULE {lenet_predict lenet_predict grp_conv2d_fu_336 conv2d grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 conv2d_Pipeline_VITIS_LOOP_38_4 grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182 conv2d_Pipeline_VITIS_LOOP_38_45 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 grp_conv2d_1_fu_354 conv2d_1 grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 conv2d_1_Pipeline_VITIS_LOOP_38_4 grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 conv2d_1_Pipeline_VITIS_LOOP_38_44 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363 lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369 lenet_predict_Pipeline_VITIS_LOOP_79_2 grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378 lenet_predict_Pipeline_VITIS_LOOP_79_22 grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387 lenet_predict_Pipeline_VITIS_LOOP_79_23 grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396 lenet_predict_Pipeline_VITIS_LOOP_13_1 grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403 lenet_predict_Pipeline_VITIS_LOOP_17_2 grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410 lenet_predict_Pipeline_VITIS_LOOP_21_3 grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416 lenet_predict_Pipeline_VITIS_LOOP_56_1} INSTDATA {lenet_predict {DEPTH 1 CHILDREN {grp_conv2d_fu_336 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348 grp_conv2d_1_fu_354 grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363 grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369 grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378 grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387 grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396 grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403 grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410 grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416}} grp_conv2d_fu_336 {DEPTH 2 CHILDREN {grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182}} grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 {DEPTH 3 CHILDREN {}} grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182 {DEPTH 3 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348 {DEPTH 2 CHILDREN {}} grp_conv2d_1_fu_354 {DEPTH 2 CHILDREN {grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176}} grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 {DEPTH 3 CHILDREN {}} grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 {DEPTH 3 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_Pipeline_VITIS_LOOP_38_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_506_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_666_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_46 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_524_p2 SOURCE lenet_support.cpp:38 VARIABLE tmp1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_552_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_47 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_715_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_734_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_750_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_765_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_780_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_810_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_795_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_4 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_825_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_885_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_49 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_587_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_50 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_851_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_51 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_923_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_950_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_4 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_8_fu_966_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_8 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_5_fu_989_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_5 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_1004_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_9 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_6_fu_1042_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_6 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_10_fu_1019_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_10 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_7_fu_1057_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_7 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_605_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_Pipeline_VITIS_LOOP_38_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_512_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_682_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_40 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6_fu_539_p2 SOURCE lenet_support.cpp:38 VARIABLE tmp6 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_568_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_41 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_731_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_750_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_766_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_781_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_796_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_826_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_811_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_841_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_901_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_43 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_603_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_44 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_867_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_45 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_939_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_4 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_966_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_4 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_982_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_5_fu_1005_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_5 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_1020_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_6 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_6_fu_1058_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_6 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_1035_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_7 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_7_fu_1073_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_7 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_621_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_11ns_13_1_1_U27 SOURCE lenet_support.cpp:32 VARIABLE empty LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_71_fu_271_p2 SOURCE {} VARIABLE empty_71 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_281_p2 SOURCE lenet_support.cpp:32 VARIABLE empty_72 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_293_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_327_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32_3 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_8_1_1_U28 SOURCE lenet_support.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_11ns_13_1_1_U29 SOURCE lenet_support.cpp:32 VARIABLE p_mid119 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_378_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_413_p2 SOURCE lenet_support.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid14_fu_461_p2 SOURCE lenet_support.cpp:33 VARIABLE p_mid14 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid16_fu_471_p2 SOURCE lenet_support.cpp:33 VARIABLE p_mid16 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_611_p2 SOURCE lenet_support.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_624_p2 SOURCE lenet_support.cpp:47 VARIABLE add_ln47_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_494_p2 SOURCE lenet_support.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_500_p2 SOURCE lenet_support.cpp:33 VARIABLE add_ln33_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_145_p2 SOURCE lenet_support.cpp:58 VARIABLE empty LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_157_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_180_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_210_p2 SOURCE lenet_support.cpp:58 VARIABLE p_mid1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_236_p2 SOURCE lenet_support.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_247_p2 SOURCE lenet_support.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_1_Pipeline_VITIS_LOOP_38_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_358_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_415_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_64 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_420_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_65 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_616_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_626_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_636_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_519_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_69 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_540_p2 SOURCE lenet_support.cpp:38 VARIABLE empty LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_660_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_670_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_6 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_680_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_7 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_600_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_1_Pipeline_VITIS_LOOP_38_44 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_358_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_415_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_55 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_420_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_56 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_485_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_9 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_10_fu_616_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_10 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_626_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_11_fu_636_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_11 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_519_p2 SOURCE lenet_support.cpp:38 VARIABLE empty_60 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_540_p2 SOURCE lenet_support.cpp:38 VARIABLE empty LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_13_fu_650_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_13 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_14_fu_660_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_14 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_15_fu_670_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_15 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_16_fu_680_p2 SOURCE lenet_support.cpp:41 VARIABLE add_ln41_16 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_600_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U64 SOURCE lenet_support.cpp:32 VARIABLE empty LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_282_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_316_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U65 SOURCE lenet_support.cpp:33 VARIABLE p_cast9_mid2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U66 SOURCE lenet_support.cpp:32 VARIABLE p_mid113 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid216_fu_359_p2 SOURCE lenet_support.cpp:33 VARIABLE p_mid216 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_386_p2 SOURCE lenet_support.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_571_p2 SOURCE lenet_support.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_584_p2 SOURCE lenet_support.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_454_p2 SOURCE lenet_support.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_460_p2 SOURCE lenet_support.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_126_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_152_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_186_p2 SOURCE lenet_support.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_196_p2 SOURCE lenet_support.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_207_p2 SOURCE lenet_support.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_1_VITIS_LOOP_59_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_166_p2 SOURCE lenet_support.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_79_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_166_p2 SOURCE lenet_support.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_79_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_166_p2 SOURCE lenet_support.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_107_p2 SOURCE lenet_support.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_17_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_103_p2 SOURCE lenet_support.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_6_full_dsp_1_U101 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17} VARIABLE tmp LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_21_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_77_p2 SOURCE lenet_support.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_8_no_dsp_1_U106 SOURCE lenet_support.cpp:22 VARIABLE div_i LOOP VITIS_LOOP_21_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_56_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_116_p2 SOURCE lenet_main.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_output_U SOURCE {} VARIABLE conv1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pool1_output_U SOURCE lenet_main.cpp:35 VARIABLE pool1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_output_U SOURCE {} VARIABLE conv2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pool2_output_U SOURCE lenet_main.cpp:37 VARIABLE pool2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fc1_output_U SOURCE lenet_main.cpp:38 VARIABLE fc1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U116 SOURCE lenet_main.cpp:39 VARIABLE fc2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U115 SOURCE lenet_main.cpp:40 VARIABLE fc3_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U116 SOURCE lenet_support.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_569_p2 SOURCE lenet_support.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_670_p2 SOURCE lenet_support.cpp:76 VARIABLE add_ln76_2 LOOP VITIS_LOOP_76_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 32 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.273 seconds; current allocated memory: 381.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_predict.
Execute       syn_report -model lenet_predict -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 45.549 sec.
Command   csynth_design done; 125.016 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57 seconds. CPU system time: 6 seconds. Elapsed time: 125.016 seconds; current allocated memory: 268.574 MB.
Command ap_source done; 126.445 sec.
Execute cleanup_all 
