# RetiLogicheProject
The project consisted in the design and development of a module in VHDL, starting from a natural language specification of the module functioning. The implementation required included also a synthesizable VHDL version of the module.
