// Seed: 2237783187
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = -1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output logic id_0,
    input tri0 id_1,
    output tri id_2,
    output wor id_3,
    output logic id_4,
    input wor id_5,
    input supply0 id_6
    , id_8
);
  always @(posedge id_5 - 1) begin : LABEL_0
    id_4 <= id_1;
    id_0 = {id_6{id_8}};
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
