// Seed: 3755303542
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
    , id_5,
    input uwire id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  type_10(
      id_1[1], 1'b0
  );
endmodule
