
*** Running vivado
    with args -log gameMain.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gameMain.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source gameMain.tcl -notrace
Command: synth_design -top gameMain -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 792.535 ; gain = 177.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gameMain' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'gameController' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:23]
	Parameter initState bound to: 2'b00 
	Parameter partB bound to: 2'b01 
	Parameter partC bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'gameController' (1#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'gameData' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameData.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partBMain' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partBController' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:23]
	Parameter initState bound to: 3'b000 
	Parameter firstState bound to: 3'b001 
	Parameter secondState bound to: 3'b010 
	Parameter thirdState bound to: 3'b011 
	Parameter fourthState bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'partBController' (2#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partBDatapath' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBDatapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partAMain' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partAController' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAController.sv:23]
	Parameter initState bound to: 2'b00 
	Parameter waitState bound to: 2'b01 
	Parameter loadState bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAController.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'partAController' (3#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partADatapath' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partADatapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2x4' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2x4' (4#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourRegister' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/FourRegister.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fourRegister' (5#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/FourRegister.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partADatapath' (6#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partADatapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partAMain' (7#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4x2' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux4x2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x2' (8#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux4x2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sixtyFourRegister2' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/sixtyFourRegister2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sixtyFourRegister2' (9#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/sixtyFourRegister2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partBDatapath' (10#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBDatapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partBMain' (11#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partCMain' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCMain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partCController' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:23]
	Parameter initState bound to: 3'b000 
	Parameter loadState bound to: 3'b001 
	Parameter convert bound to: 3'b010 
	Parameter oneMode bound to: 3'b011 
	Parameter twoMode bound to: 3'b100 
	Parameter threeMode bound to: 3'b101 
	Parameter fourMode bound to: 3'b110 
	Parameter endMode bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'buttonDebouncerMain' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/buttonDebouncerMain.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'buttonDebouncerMain' (12#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/buttonDebouncerMain.sv:23]
WARNING: [Synth 8-567] referenced signal 'bDeb1' should be on the sensitivity list [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:72]
WARNING: [Synth 8-567] referenced signal 'bDeb2' should be on the sensitivity list [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:72]
WARNING: [Synth 8-567] referenced signal 'bDeb3' should be on the sensitivity list [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:72]
WARNING: [Synth 8-567] referenced signal 'bDeb4' should be on the sensitivity list [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'partCController' (13#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partCDatapath' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCDatapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux1x2' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux1x2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux1x2' (14#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux1x2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sixtyFourRegister' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/sixtyFourRegister.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sixtyFourRegister' (15#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/sixtyFourRegister.sv:23]
INFO: [Synth 8-6157] synthesizing module 'oneMode' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/oneMode.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'oneMode' (16#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/oneMode.sv:66]
INFO: [Synth 8-6157] synthesizing module 'twoMode' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/twoMode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'twoMode' (17#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/twoMode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'threeMode' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/threeMode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'threeMode' (18#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/threeMode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourMode' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:23]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:82]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:83]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:84]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:85]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:86]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:87]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'fourMode' (19#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/fourMode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4x264' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux4x264.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x264' (20#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux4x264.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partCDatapath' (21#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCDatapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'partCDatapath2' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCDatapath2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partCDatapath2' (22#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCDatapath2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'partCMain' (23#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCMain.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gameData' (24#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameData.sv:23]
INFO: [Synth 8-6157] synthesizing module 'doubleArrayConverter' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/doubleArrayConverter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'doubleArrayConverter' (25#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/doubleArrayConverter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'converter' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/converter.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/converter.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'converter' (26#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/converter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x115' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux2x115.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x115' (27#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/mux2x115.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/SevSeg_4Digit.sv:37]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/clockDivider.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (28#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/clockDivider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/SevSeg_4Digit.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (29#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/SevSeg_4Digit.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'gameMain' (30#1) [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameMain.sv:23]
WARNING: [Synth 8-3331] design gameData has unconnected port load
WARNING: [Synth 8-3331] design gameData has unconnected port clear
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 860.211 ; gain = 244.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 860.211 ; gain = 244.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 860.211 ; gain = 244.824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/constrs_1/new/contraint.xdc]
Finished Parsing XDC File [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/constrs_1/new/contraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/constrs_1/new/contraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gameMain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gameMain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 997.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'gameController'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'partBController'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'partAController'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'partCController'
WARNING: [Synth 8-327] inferring latch for variable 'modeB_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               initState |                              001 |                               00
                   partB |                              010 |                               01
                   partC |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'gameController'
WARNING: [Synth 8-327] inferring latch for variable 'modeC_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'resetB_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'clear_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/gameController.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'activeFirst_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               initState |                              000 |                              000
              firstState |                              001 |                              001
             fourthState |                              010 |                              100
              thirdState |                              011 |                              011
             secondState |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'partBController'
WARNING: [Synth 8-327] inferring latch for variable 'activeSecond_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:62]
WARNING: [Synth 8-327] inferring latch for variable 'activeThird_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'activeFourth_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'clear_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partBController.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'clear_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAController.sv:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               initState |                              001 |                               00
               waitState |                              010 |                               01
               loadState |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'partAController'
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partAController.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'z3_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'z2_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'z1_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'z0_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/decoder2x4.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'clear_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               initState |                              000 |                              000
               loadState |                              001 |                              001
                 convert |                              010 |                              010
                 oneMode |                              011 |                              011
                 twoMode |                              100 |                              100
               threeMode |                              101 |                              101
                fourMode |                              110 |                              110
                 endMode |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'partCController'
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'modeOne_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'modeTwo_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'modeThree_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'modeFour_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'select_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'selectRes_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'plus_reg' [C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.srcs/sources_1/new/partCController.sv:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   7 Input      1 Bit         XORs := 47    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gameController 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
Module partBController 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
Module partAController 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module decoder2x4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fourRegister 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mux4x2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sixtyFourRegister2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module buttonDebouncerMain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module partCController 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
Module mux1x2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module sixtyFourRegister 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module oneMode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module twoMode 
Detailed RTL Component Info : 
+---XORs : 
	   7 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module threeMode 
Detailed RTL Component Info : 
+---XORs : 
	   7 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fourMode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mux4x264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module mux2x115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design gameMain has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (data/partB/cont/clear_reg) is unused and will be removed from module gameMain.
INFO: [Synth 8-3886] merging instance 'data/partB/data/a1/data/dec/z0_reg' (LDCP) to 'data/partB/data/a2/data/dec/z0_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a2/data/dec/z0_reg' (LDCP) to 'data/partB/data/a3/data/dec/z0_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a3/data/dec/z0_reg' (LDCP) to 'data/partB/data/a4/data/dec/z0_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a1/data/dec/z1_reg' (LDC) to 'data/partB/data/a2/data/dec/z1_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a2/data/dec/z1_reg' (LDC) to 'data/partB/data/a3/data/dec/z1_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a3/data/dec/z1_reg' (LDC) to 'data/partB/data/a4/data/dec/z1_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a1/data/dec/z2_reg' (LDCP) to 'data/partB/data/a2/data/dec/z2_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a2/data/dec/z2_reg' (LDCP) to 'data/partB/data/a3/data/dec/z2_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a3/data/dec/z2_reg' (LDCP) to 'data/partB/data/a4/data/dec/z2_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a1/data/dec/z3_reg' (LDC) to 'data/partB/data/a2/data/dec/z3_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a2/data/dec/z3_reg' (LDC) to 'data/partB/data/a3/data/dec/z3_reg'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a3/data/dec/z3_reg' (LDC) to 'data/partB/data/a4/data/dec/z3_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 997.086 ; gain = 381.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1038.477 ; gain = 423.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'data/partB/data/a3/cont/FSM_onehot_state_reg_reg[0]' (FDPE) to 'data/partB/data/a4/cont/FSM_onehot_state_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a4/cont/FSM_onehot_state_reg_reg[0]' (FDPE) to 'data/partB/data/a2/cont/FSM_onehot_state_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'data/partB/data/a2/cont/FSM_onehot_state_reg_reg[0]' (FDPE) to 'data/partB/data/a1/cont/FSM_onehot_state_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1038.477 ; gain = 423.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    65|
|3     |LUT1   |    14|
|4     |LUT2   |   191|
|5     |LUT3   |    94|
|6     |LUT4   |    72|
|7     |LUT5   |    18|
|8     |LUT6   |   133|
|9     |MUXF7  |     5|
|10    |MUXF8  |     1|
|11    |FDCE   |   224|
|12    |FDPE   |     2|
|13    |FDRE   |   174|
|14    |FDSE   |     1|
|15    |LD     |    26|
|16    |LDC    |     2|
|17    |LDCP   |     2|
|18    |IBUF   |    16|
|19    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |  1083|
|2     |  cont           |gameController        |    11|
|3     |  conv           |converter             |   261|
|4     |  data           |gameData              |   670|
|5     |    partB        |partBMain             |   216|
|6     |      cont       |partBController       |    15|
|7     |      data       |partBDatapath         |   201|
|8     |        a1       |partAMain             |    44|
|9     |          cont   |partAController_21    |    12|
|10    |          data   |partADatapath_22      |    32|
|11    |            reg0 |fourRegister_23       |     8|
|12    |            reg1 |fourRegister_24       |     8|
|13    |            reg2 |fourRegister_25       |     8|
|14    |            reg3 |fourRegister_26       |     8|
|15    |        a2       |partAMain_3           |    27|
|16    |          cont   |partAController_15    |    11|
|17    |          data   |partADatapath_16      |    16|
|18    |            reg0 |fourRegister_17       |     4|
|19    |            reg1 |fourRegister_18       |     4|
|20    |            reg2 |fourRegister_19       |     4|
|21    |            reg3 |fourRegister_20       |     4|
|22    |        a3       |partAMain_4           |    27|
|23    |          cont   |partAController_9     |    11|
|24    |          data   |partADatapath_10      |    16|
|25    |            reg0 |fourRegister_11       |     4|
|26    |            reg1 |fourRegister_12       |     4|
|27    |            reg2 |fourRegister_13       |     4|
|28    |            reg3 |fourRegister_14       |     4|
|29    |        a4       |partAMain_5           |    39|
|30    |          cont   |partAController       |    11|
|31    |          data   |partADatapath         |    28|
|32    |            dec  |decoder2x4            |    12|
|33    |            reg0 |fourRegister          |     4|
|34    |            reg1 |fourRegister_6        |     4|
|35    |            reg2 |fourRegister_7        |     4|
|36    |            reg3 |fourRegister_8        |     4|
|37    |        reg1     |sixtyFourRegister2    |    64|
|38    |    partC        |partCMain             |   454|
|39    |      cont       |partCController       |   225|
|40    |        b1M      |buttonDebouncerMain   |    36|
|41    |        b2M      |buttonDebouncerMain_0 |    31|
|42    |        b3M      |buttonDebouncerMain_1 |    33|
|43    |        b4M      |buttonDebouncerMain_2 |    30|
|44    |      data       |partCDatapath         |   185|
|45    |        reg2     |sixtyFourRegister     |   185|
|46    |      data2      |partCDatapath2        |    44|
|47    |  sevseg         |SevSeg_4digit         |    82|
|48    |    c            |clockDivider          |    56|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1039.297 ; gain = 287.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.297 ; gain = 423.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  LD => LDCE: 26 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1055.367 ; gain = 701.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/umityigitbsrn/Desktop/cs223Project/cs223Project.runs/synth_1/gameMain.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gameMain_utilization_synth.rpt -pb gameMain_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 03:49:51 2019...
