//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31916684
// Driver 390.157
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_21, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan
.const .align 8 .b8 __internal_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.entry DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_0,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_2,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_3
)
{
	.local .align 8 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<106>;
	.reg .b32 	%r<76>;
	.reg .f64 	%fd<312>;
	.reg .b64 	%rd<142>;


	mov.u64 	%rd141, __local_depot0;
	cvta.local.u64 	%SP, %rd141;
	ld.param.u64 	%rd46, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_0];
	ld.param.u64 	%rd49, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_3];
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.x;
	mov.b32	%r23, %envreg3;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %tid.x;
	add.s32 	%r1, %r24, %r25;
	mov.f64 	%fd294, 0d7FFFFFFFE0000000;
	setp.gt.s32	%p1, %r1, 4;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd50, %r1, 8;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.f64 	%fd294, [%rd51];

BB0_2:
	abs.f64 	%fd65, %fd294;
	setp.gtu.f64	%p2, %fd65, 0d7FF0000000000000;
	selp.f64	%fd3, 0d0000000000000000, %fd294, %p2;
	abs.f64 	%fd4, %fd3;
	setp.leu.f64	%p3, %fd4, 0d3FF0000000000000;
	mov.f64 	%fd295, %fd4;
	@%p3 bra 	BB0_4;

	// inline asm
	rcp.approx.ftz.f64 %fd66,%fd4;
	// inline asm
	neg.f64 	%fd68, %fd4;
	mov.f64 	%fd69, 0d3FF0000000000000;
	fma.rn.f64 	%fd70, %fd68, %fd66, %fd69;
	fma.rn.f64 	%fd71, %fd70, %fd70, %fd70;
	fma.rn.f64 	%fd72, %fd71, %fd66, %fd66;
	setp.eq.f64	%p4, %fd4, 0d7FF0000000000000;
	selp.f64	%fd295, 0d0000000000000000, %fd72, %p4;

BB0_4:
	mul.f64 	%fd74, %fd295, %fd295;
	mov.f64 	%fd75, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd76, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd77, %fd76, %fd74, %fd75;
	mov.f64 	%fd78, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd79, %fd77, %fd74, %fd78;
	mov.f64 	%fd80, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd81, %fd79, %fd74, %fd80;
	mov.f64 	%fd82, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd83, %fd81, %fd74, %fd82;
	mov.f64 	%fd84, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd85, %fd83, %fd74, %fd84;
	mov.f64 	%fd86, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd87, %fd85, %fd74, %fd86;
	mov.f64 	%fd88, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd89, %fd87, %fd74, %fd88;
	mov.f64 	%fd90, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd91, %fd89, %fd74, %fd90;
	mov.f64 	%fd92, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd93, %fd91, %fd74, %fd92;
	mov.f64 	%fd94, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd95, %fd93, %fd74, %fd94;
	mov.f64 	%fd96, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd97, %fd95, %fd74, %fd96;
	mov.f64 	%fd98, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd99, %fd97, %fd74, %fd98;
	mov.f64 	%fd100, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd101, %fd99, %fd74, %fd100;
	mov.f64 	%fd102, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd103, %fd101, %fd74, %fd102;
	mov.f64 	%fd104, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd105, %fd103, %fd74, %fd104;
	mov.f64 	%fd106, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd107, %fd105, %fd74, %fd106;
	mov.f64 	%fd108, 0d3FC99999999840D2;
	fma.rn.f64 	%fd109, %fd107, %fd74, %fd108;
	mov.f64 	%fd110, 0dBFD555555555544C;
	fma.rn.f64 	%fd111, %fd109, %fd74, %fd110;
	mul.f64 	%fd112, %fd74, %fd111;
	fma.rn.f64 	%fd113, %fd112, %fd295, %fd295;
	mov.f64 	%fd114, 0d3FF921FB54442D18;
	sub.f64 	%fd115, %fd114, %fd113;
	setp.gt.f64	%p5, %fd4, 0d3FF0000000000000;
	selp.f64	%fd116, %fd115, %fd113, %p5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd116;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd116;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd3;
	}
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r27, %r29;
	mov.b64 	%fd7, {%r26, %r30};
	mov.f64 	%fd296, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_6;

	ld.param.u64 	%rd124, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_2];
	mul.wide.s32 	%rd52, %r1, 8;
	add.s64 	%rd53, %rd124, %rd52;
	ld.global.f64 	%fd296, [%rd53];

BB0_6:
	abs.f64 	%fd118, %fd296;
	setp.gtu.f64	%p7, %fd118, 0d7FF0000000000000;
	selp.f64	%fd10, 0d0000000000000000, %fd296, %p7;
	abs.f64 	%fd11, %fd10;
	setp.eq.f64	%p8, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd299, 0dFFF8000000000000;
	@%p8 bra 	BB0_26;

	setp.gt.f64	%p9, %fd11, 0d41E0000000000000;
	@%p9 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	mov.b64 	 %rd1, %fd10;
	and.b64  	%rd2, %rd1, -9223372036854775808;
	shr.u64 	%rd3, %rd1, 52;
	bfe.u64 	%rd55, %rd1, 52, 11;
	add.s64 	%rd56, %rd55, 4294966272;
	cvt.u32.u64	%r3, %rd56;
	shr.u32 	%r32, %r3, 6;
	mov.u32 	%r33, 15;
	sub.s32 	%r4, %r33, %r32;
	mov.u32 	%r34, 19;
	sub.s32 	%r35, %r34, %r32;
	mov.u32 	%r36, 18;
	min.s32 	%r5, %r36, %r35;
	add.u64 	%rd57, %SP, 0;
	cvta.to.local.u64 	%rd4, %rd57;
	mov.u64 	%rd130, 0;
	setp.ge.s32	%p10, %r4, %r5;
	mov.u64 	%rd129, %rd4;
	@%p10 bra 	BB0_12;

	shl.b64 	%rd59, %rd1, 11;
	or.b64  	%rd5, %rd59, -9223372036854775808;
	cvta.to.local.u64 	%rd6, %rd57;
	cvt.u32.u64	%r37, %rd3;
	and.b32  	%r38, %r37, 2047;
	add.s32 	%r39, %r38, -1024;
	shr.u32 	%r40, %r39, 6;
	neg.s32 	%r41, %r40;
	mul.wide.s32 	%rd62, %r41, 8;
	mov.u64 	%rd63, __internal_i2opi_d;
	add.s64 	%rd64, %rd62, %rd63;
	add.s64 	%rd126, %rd64, 120;
	mov.u64 	%rd130, 0;
	mov.u64 	%rd129, %rd6;
	mov.u64 	%rd127, %rd6;
	mov.u32 	%r71, %r4;

BB0_11:
	.pragma "nounroll";
	ld.const.u64 	%rd65, [%rd126];
	mul.lo.s64 	%rd66, %rd65, %rd5;
	mul.hi.u64 	%rd67, %rd65, %rd5;
	add.s64 	%rd68, %rd130, %rd66;
	setp.lt.u64	%p11, %rd68, %rd130;
	selp.u64	%rd69, 1, 0, %p11;
	add.s64 	%rd130, %rd69, %rd67;
	st.local.u64 	[%rd127], %rd68;
	add.s32 	%r71, %r71, 1;
	sub.s32 	%r42, %r71, %r4;
	mul.wide.s32 	%rd70, %r42, 8;
	add.s64 	%rd127, %rd6, %rd70;
	add.s64 	%rd126, %rd126, 8;
	add.s64 	%rd129, %rd129, 8;
	setp.lt.s32	%p12, %r71, %r5;
	@%p12 bra 	BB0_11;

BB0_12:
	st.local.u64 	[%rd129], %rd130;
	ld.local.u64 	%rd131, [%rd4+24];
	ld.local.u64 	%rd132, [%rd4+16];
	and.b32  	%r43, %r3, 63;
	setp.eq.s32	%p13, %r43, 0;
	@%p13 bra 	BB0_14;

	cvt.u32.u64	%r44, %rd3;
	and.b32  	%r45, %r44, 63;
	shl.b64 	%rd72, %rd131, %r45;
	neg.s64 	%rd73, %rd3;
	cvt.u32.u64	%r46, %rd73;
	and.b32  	%r47, %r46, 63;
	shr.u64 	%rd74, %rd132, %r47;
	or.b64  	%rd131, %rd74, %rd72;
	shl.b64 	%rd75, %rd132, %r45;
	ld.local.u64 	%rd76, [%rd4+8];
	shr.u64 	%rd77, %rd76, %r47;
	or.b64  	%rd132, %rd77, %rd75;

BB0_14:
	shr.u64 	%rd78, %rd131, 62;
	cvt.u32.u64	%r48, %rd78;
	shr.u64 	%rd79, %rd132, 62;
	shl.b64 	%rd80, %rd131, 2;
	or.b64  	%rd138, %rd79, %rd80;
	shl.b64 	%rd28, %rd132, 2;
	setp.ne.s64	%p14, %rd28, 0;
	selp.u64	%rd81, 1, 0, %p14;
	or.b64  	%rd82, %rd81, %rd138;
	setp.gt.u64	%p15, %rd82, -9223372036854775808;
	selp.u32	%r49, 1, 0, %p15;
	add.s32 	%r8, %r49, %r48;
	setp.lt.u64	%p16, %rd82, -9223372036854775807;
	@%p16 bra 	BB0_15;

	not.b64 	%rd83, %rd138;
	neg.s64 	%rd135, %rd28;
	setp.eq.s64	%p17, %rd28, 0;
	selp.u64	%rd84, 1, 0, %p17;
	add.s64 	%rd138, %rd84, %rd83;
	xor.b64  	%rd134, %rd2, -9223372036854775808;
	bra.uni 	BB0_17;

BB0_8:
	mov.f64 	%fd293, 0d3FF921FB54442D18;
	mov.f64 	%fd132, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd119, %fd10, %fd132;
	// inline asm
	cvt.rni.s32.f64 	%r75, %fd119;
	// inline asm
	cvt.rn.f64.s32	%fd133, %r75;
	neg.f64 	%fd129, %fd133;
	// inline asm
	fma.rn.f64 	%fd120, %fd129, %fd293, %fd10;
	// inline asm
	mov.f64 	%fd126, 0d3C91A62633145C00;
	// inline asm
	fma.rn.f64 	%fd124, %fd129, %fd126, %fd120;
	// inline asm
	mov.f64 	%fd130, 0d397B839A252049C0;
	// inline asm
	fma.rn.f64 	%fd297, %fd129, %fd130, %fd124;
	// inline asm
	bra.uni 	BB0_22;

BB0_15:
	mov.u64 	%rd134, %rd2;
	mov.u64 	%rd135, %rd28;

BB0_17:
	setp.eq.s64	%p18, %rd2, 0;
	neg.s32 	%r52, %r8;
	selp.b32	%r75, %r8, %r52, %p18;
	mov.u32 	%r73, 0;
	setp.lt.s64	%p19, %rd138, 1;
	@%p19 bra 	BB0_19;

BB0_18:
	shr.u64 	%rd85, %rd135, 63;
	shl.b64 	%rd86, %rd138, 1;
	or.b64  	%rd138, %rd85, %rd86;
	shl.b64 	%rd135, %rd135, 1;
	add.s32 	%r73, %r73, -1;
	setp.gt.s64	%p20, %rd138, 0;
	@%p20 bra 	BB0_18;

BB0_19:
	mul.lo.s64 	%rd140, %rd138, -3958705157555305931;
	mov.u64 	%rd87, -3958705157555305931;
	mul.hi.u64 	%rd139, %rd138, %rd87;
	setp.lt.s64	%p21, %rd139, 1;
	@%p21 bra 	BB0_21;

	shl.b64 	%rd88, %rd139, 1;
	shr.u64 	%rd89, %rd140, 63;
	or.b64  	%rd139, %rd88, %rd89;
	mul.lo.s64 	%rd140, %rd138, -7917410315110611862;
	add.s32 	%r73, %r73, -1;

BB0_21:
	setp.ne.s64	%p22, %rd140, 0;
	selp.u64	%rd90, 1, 0, %p22;
	add.s64 	%rd91, %rd90, %rd139;
	add.s32 	%r53, %r73, 1022;
	cvt.u64.u32	%rd92, %r53;
	shl.b64 	%rd93, %rd92, 52;
	shr.u64 	%rd94, %rd91, 11;
	add.s64 	%rd95, %rd93, %rd94;
	bfe.u64 	%rd96, %rd91, 10, 1;
	add.s64 	%rd97, %rd95, %rd96;
	or.b64  	%rd98, %rd97, %rd134;
	mov.b64 	 %fd297, %rd98;

BB0_22:
	add.s32 	%r16, %r75, 1;
	and.b32  	%r54, %r16, 1;
	setp.eq.b32	%p23, %r54, 1;
	mul.rn.f64 	%fd15, %fd297, %fd297;
	@!%p23 bra 	BB0_24;
	bra.uni 	BB0_23;

BB0_23:
	mov.f64 	%fd135, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd137, 0d3E21EEA7D67FAD92;
	// inline asm
	fma.rn.f64 	%fd134, %fd135, %fd15, %fd137;
	// inline asm
	mov.f64 	%fd141, 0dBE927E4F8E26B8E3;
	// inline asm
	fma.rn.f64 	%fd138, %fd134, %fd15, %fd141;
	// inline asm
	mov.f64 	%fd145, 0d3EFA01A019DDEC33;
	// inline asm
	fma.rn.f64 	%fd142, %fd138, %fd15, %fd145;
	// inline asm
	mov.f64 	%fd149, 0dBF56C16C16C15D69;
	// inline asm
	fma.rn.f64 	%fd146, %fd142, %fd15, %fd149;
	// inline asm
	mov.f64 	%fd153, 0d3FA5555555555551;
	// inline asm
	fma.rn.f64 	%fd150, %fd146, %fd15, %fd153;
	// inline asm
	mov.f64 	%fd157, 0dBFE0000000000000;
	// inline asm
	fma.rn.f64 	%fd154, %fd150, %fd15, %fd157;
	// inline asm
	mov.f64 	%fd161, 0d3FF0000000000000;
	// inline asm
	fma.rn.f64 	%fd298, %fd154, %fd15, %fd161;
	// inline asm
	bra.uni 	BB0_25;

BB0_24:
	mov.f64 	%fd163, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd165, 0dBE5AE5E5A9291691;
	// inline asm
	fma.rn.f64 	%fd162, %fd163, %fd15, %fd165;
	// inline asm
	mov.f64 	%fd169, 0d3EC71DE3567D4896;
	// inline asm
	fma.rn.f64 	%fd166, %fd162, %fd15, %fd169;
	// inline asm
	mov.f64 	%fd173, 0dBF2A01A019BFDF03;
	// inline asm
	fma.rn.f64 	%fd170, %fd166, %fd15, %fd173;
	// inline asm
	mov.f64 	%fd177, 0d3F8111111110F7D0;
	// inline asm
	fma.rn.f64 	%fd174, %fd170, %fd15, %fd177;
	// inline asm
	mov.f64 	%fd181, 0dBFC5555555555548;
	// inline asm
	fma.rn.f64 	%fd178, %fd174, %fd15, %fd181;
	// inline asm
	mul.rn.f64 	%fd183, %fd178, %fd15;
	// inline asm
	fma.rn.f64 	%fd298, %fd183, %fd297, %fd297;
	// inline asm

BB0_25:
	and.b32  	%r55, %r16, 2;
	setp.eq.s32	%p24, %r55, 0;
	neg.f64 	%fd186, %fd298;
	selp.f64	%fd299, %fd298, %fd186, %p24;

BB0_26:
	add.f64 	%fd21, %fd299, 0d0000000000000000;
	mov.f64 	%fd300, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_28;

	ld.param.u64 	%rd123, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_1];
	mul.wide.s32 	%rd99, %r1, 8;
	add.s64 	%rd100, %rd123, %rd99;
	ld.global.f64 	%fd300, [%rd100];

BB0_28:
	abs.f64 	%fd188, %fd300;
	setp.gtu.f64	%p26, %fd188, 0d7FF0000000000000;
	mul.f64 	%fd189, %fd300, 0d3FD45F306DC9C883;
	selp.f64	%fd304, 0d0000000000000000, %fd189, %p26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r56, %temp}, %fd304;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd304;
	}
	add.s32 	%r57, %r17, 1048576;
	mov.b64 	%fd190, {%r56, %r57};
	cvt.rni.f64.f64	%fd191, %fd190;
	cvt.rzi.s64.f64	%rd101, %fd191;
	cvt.u32.u64	%r18, %rd101;
	neg.f64 	%fd192, %fd191;
	mov.f64 	%fd193, 0d3FE0000000000000;
	fma.rn.f64 	%fd194, %fd192, %fd193, %fd304;
	mul.f64 	%fd195, %fd194, 0d3CA1A62633145C07;
	mov.f64 	%fd196, 0d400921FB54442D18;
	fma.rn.f64 	%fd197, %fd194, %fd196, %fd195;
	and.b64  	%rd102, %rd101, 1;
	mul.rn.f64 	%fd25, %fd197, %fd197;
	setp.eq.b64	%p27, %rd102, 1;
	not.pred 	%p28, %p27;
	selp.f64	%fd198, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p28;
	shl.b64 	%rd103, %rd102, 6;
	mov.u64 	%rd104, __cudart_sin_cos_coeffs;
	add.s64 	%rd105, %rd103, %rd104;
	ld.const.f64 	%fd199, [%rd105+8];
	fma.rn.f64 	%fd200, %fd198, %fd25, %fd199;
	ld.const.f64 	%fd201, [%rd105+16];
	fma.rn.f64 	%fd202, %fd200, %fd25, %fd201;
	ld.const.f64 	%fd203, [%rd105+24];
	fma.rn.f64 	%fd204, %fd202, %fd25, %fd203;
	ld.const.f64 	%fd205, [%rd105+32];
	fma.rn.f64 	%fd206, %fd204, %fd25, %fd205;
	ld.const.f64 	%fd207, [%rd105+40];
	fma.rn.f64 	%fd208, %fd206, %fd25, %fd207;
	ld.const.f64 	%fd209, [%rd105+48];
	fma.rn.f64 	%fd26, %fd208, %fd25, %fd209;
	fma.rn.f64 	%fd303, %fd26, %fd197, %fd197;
	@%p28 bra 	BB0_30;

	mov.f64 	%fd210, 0d3FF0000000000000;
	fma.rn.f64 	%fd303, %fd26, %fd25, %fd210;

BB0_30:
	and.b32  	%r58, %r18, 2;
	setp.eq.s32	%p29, %r58, 0;
	@%p29 bra 	BB0_32;

	mov.f64 	%fd211, 0d0000000000000000;
	mov.f64 	%fd212, 0dBFF0000000000000;
	fma.rn.f64 	%fd303, %fd303, %fd212, %fd211;

BB0_32:
	cvt.rzi.f64.f64	%fd213, %fd304;
	setp.neu.f64	%p30, %fd213, %fd304;
	@%p30 bra 	BB0_34;

	mov.f64 	%fd214, 0d0000000000000000;
	mul.rn.f64 	%fd303, %fd304, %fd214;

BB0_34:
	add.s32 	%r59, %r17, %r17;
	setp.lt.u32	%p31, %r59, -2038431743;
	@%p31 bra 	BB0_36;

	mov.f64 	%fd215, 0d0000000000000000;
	mul.rn.f64 	%fd304, %fd304, %fd215;

BB0_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd304;
	}
	add.s32 	%r61, %r60, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd304;
	}
	mov.b64 	%fd216, {%r62, %r61};
	cvt.rni.f64.f64	%fd217, %fd216;
	cvt.rzi.s64.f64	%rd106, %fd217;
	cvt.u32.u64	%r63, %rd106;
	neg.f64 	%fd218, %fd217;
	fma.rn.f64 	%fd220, %fd218, %fd193, %fd304;
	mul.f64 	%fd221, %fd220, 0d3CA1A62633145C07;
	fma.rn.f64 	%fd223, %fd220, %fd196, %fd221;
	add.s32 	%r19, %r63, 1;
	and.b32  	%r64, %r19, 1;
	shl.b32 	%r65, %r64, 3;
	mul.rn.f64 	%fd36, %fd223, %fd223;
	setp.eq.s32	%p32, %r64, 0;
	selp.f64	%fd224, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p32;
	mul.wide.u32 	%rd107, %r65, 8;
	add.s64 	%rd109, %rd107, %rd104;
	ld.const.f64 	%fd225, [%rd109+8];
	fma.rn.f64 	%fd226, %fd224, %fd36, %fd225;
	ld.const.f64 	%fd227, [%rd109+16];
	fma.rn.f64 	%fd228, %fd226, %fd36, %fd227;
	ld.const.f64 	%fd229, [%rd109+24];
	fma.rn.f64 	%fd230, %fd228, %fd36, %fd229;
	ld.const.f64 	%fd231, [%rd109+32];
	fma.rn.f64 	%fd232, %fd230, %fd36, %fd231;
	ld.const.f64 	%fd233, [%rd109+40];
	fma.rn.f64 	%fd234, %fd232, %fd36, %fd233;
	ld.const.f64 	%fd235, [%rd109+48];
	fma.rn.f64 	%fd37, %fd234, %fd36, %fd235;
	fma.rn.f64 	%fd305, %fd37, %fd223, %fd223;
	@%p32 bra 	BB0_38;

	mov.f64 	%fd236, 0d3FF0000000000000;
	fma.rn.f64 	%fd305, %fd37, %fd36, %fd236;

BB0_38:
	and.b32  	%r66, %r19, 2;
	setp.eq.s32	%p33, %r66, 0;
	@%p33 bra 	BB0_40;

	mov.f64 	%fd237, 0d0000000000000000;
	mov.f64 	%fd238, 0dBFF0000000000000;
	fma.rn.f64 	%fd305, %fd305, %fd238, %fd237;

BB0_40:
	div.rn.f64 	%fd43, %fd303, %fd305;
	setp.lt.f64	%p34, %fd43, 0d0000000000000000;
	setp.gt.f64	%p35, %fd21, 0d0000000000000000;
	and.pred  	%p36, %p34, %p35;
	@%p36 bra 	BB0_42;

	setp.lt.f64	%p37, %fd21, 0d0000000000000000;
	setp.gt.f64	%p38, %fd43, 0d0000000000000000;
	and.pred  	%p39, %p37, %p38;
	@!%p39 bra 	BB0_51;
	bra.uni 	BB0_42;

BB0_42:
	neg.f64 	%fd44, %fd21;
	setp.eq.f64	%p40, %fd43, %fd44;
	mov.f64 	%fd307, 0d0000000000000000;
	@%p40 bra 	BB0_52;

	setp.eq.f64	%p41, %fd43, 0d0000000000000000;
	setp.eq.f64	%p42, %fd21, 0d8000000000000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB0_51;

	add.f64 	%fd240, %fd21, %fd43;
	abs.f64 	%fd45, %fd240;
	abs.f64 	%fd241, %fd45;
	setp.geu.f64	%p44, %fd241, 0d7FF0000000000000;
	@%p44 bra 	BB0_51;

	abs.f64 	%fd46, %fd43;
	mul.f64 	%fd242, %fd46, 0d3D30000000000000;
	setp.gt.f64	%p45, %fd45, %fd242;
	@%p45 bra 	BB0_51;

	abs.f64 	%fd47, %fd44;
	mul.f64 	%fd243, %fd47, 0d3D30000000000000;
	setp.gt.f64	%p46, %fd45, %fd243;
	@%p46 bra 	BB0_51;

	setp.gtu.f64	%p47, %fd45, 0d433FFFFFFFFFFFFF;
	@%p47 bra 	BB0_71;

	cvt.rzi.s64.f64	%rd110, %fd45;
	setp.gt.s64	%p48, %rd110, 9007199254740991;
	cvt.rn.f64.s64	%fd244, %rd110;
	setp.ne.f64	%p49, %fd244, %fd45;
	or.pred  	%p50, %p48, %p49;
	setp.gtu.f64	%p51, %fd46, 0d433FFFFFFFFFFFFF;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB0_71;

	cvt.rzi.s64.f64	%rd111, %fd46;
	setp.gt.s64	%p53, %rd111, 9007199254740991;
	cvt.rn.f64.s64	%fd245, %rd111;
	setp.ne.f64	%p54, %fd245, %fd46;
	or.pred  	%p55, %p53, %p54;
	setp.gtu.f64	%p56, %fd47, 0d433FFFFFFFFFFFFF;
	or.pred  	%p57, %p55, %p56;
	@%p57 bra 	BB0_71;
	bra.uni 	BB0_50;

BB0_71:
	mul.f64 	%fd251, %fd46, 0d3CF0000000000000;
	setp.geu.f64	%p65, %fd45, %fd251;
	mul.f64 	%fd252, %fd47, 0d3CF0000000000000;
	setp.geu.f64	%p66, %fd45, %fd252;
	or.pred  	%p67, %p65, %p66;
	@!%p67 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_50:
	cvt.rzi.s64.f64	%rd112, %fd47;
	setp.lt.s64	%p58, %rd112, 9007199254740992;
	cvt.rn.f64.s64	%fd247, %rd112;
	setp.equ.f64	%p59, %fd247, %fd47;
	and.pred  	%p60, %p58, %p59;
	mul.f64 	%fd248, %fd46, 0d3CF0000000000000;
	setp.geu.f64	%p61, %fd45, %fd248;
	or.pred  	%p62, %p60, %p61;
	mul.f64 	%fd249, %fd47, 0d3CF0000000000000;
	setp.geu.f64	%p63, %fd45, %fd249;
	or.pred  	%p64, %p63, %p62;
	@%p64 bra 	BB0_51;
	bra.uni 	BB0_52;

BB0_51:
	add.f64 	%fd253, %fd21, %fd43;
	mul.f64 	%fd307, %fd253, 0d3FD45F306DC9C883;

BB0_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd307;
	}
	add.s32 	%r68, %r67, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd307;
	}
	mov.b64 	%fd254, {%r69, %r68};
	cvt.rni.f64.f64	%fd255, %fd254;
	cvt.rzi.s64.f64	%rd113, %fd255;
	cvt.u32.u64	%r20, %rd113;
	neg.f64 	%fd256, %fd255;
	fma.rn.f64 	%fd258, %fd256, %fd193, %fd307;
	mul.f64 	%fd259, %fd258, 0d3CA1A62633145C07;
	fma.rn.f64 	%fd261, %fd258, %fd196, %fd259;
	and.b64  	%rd114, %rd113, 1;
	mul.rn.f64 	%fd50, %fd261, %fd261;
	setp.eq.b64	%p68, %rd114, 1;
	not.pred 	%p69, %p68;
	selp.f64	%fd262, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p69;
	shl.b64 	%rd115, %rd114, 6;
	add.s64 	%rd117, %rd115, %rd104;
	ld.const.f64 	%fd263, [%rd117+8];
	fma.rn.f64 	%fd264, %fd262, %fd50, %fd263;
	ld.const.f64 	%fd265, [%rd117+16];
	fma.rn.f64 	%fd266, %fd264, %fd50, %fd265;
	ld.const.f64 	%fd267, [%rd117+24];
	fma.rn.f64 	%fd268, %fd266, %fd50, %fd267;
	ld.const.f64 	%fd269, [%rd117+32];
	fma.rn.f64 	%fd270, %fd268, %fd50, %fd269;
	ld.const.f64 	%fd271, [%rd117+40];
	fma.rn.f64 	%fd272, %fd270, %fd50, %fd271;
	ld.const.f64 	%fd273, [%rd117+48];
	fma.rn.f64 	%fd51, %fd272, %fd50, %fd273;
	fma.rn.f64 	%fd310, %fd51, %fd261, %fd261;
	@%p69 bra 	BB0_54;

	mov.f64 	%fd274, 0d3FF0000000000000;
	fma.rn.f64 	%fd310, %fd51, %fd50, %fd274;

BB0_54:
	and.b32  	%r70, %r20, 2;
	setp.eq.s32	%p70, %r70, 0;
	@%p70 bra 	BB0_56;

	mov.f64 	%fd275, 0d0000000000000000;
	mov.f64 	%fd276, 0dBFF0000000000000;
	fma.rn.f64 	%fd310, %fd310, %fd276, %fd275;

BB0_56:
	cvt.rzi.f64.f64	%fd277, %fd307;
	setp.neu.f64	%p71, %fd277, %fd307;
	@%p71 bra 	BB0_58;

	mov.f64 	%fd278, 0d0000000000000000;
	mul.rn.f64 	%fd310, %fd307, %fd278;

BB0_58:
	setp.lt.f64	%p72, %fd7, 0d0000000000000000;
	setp.lt.f64	%p73, %fd310, 0d0000000000000000;
	and.pred  	%p74, %p73, %p72;
	@%p74 bra 	BB0_60;

	setp.gt.f64	%p75, %fd310, 0d0000000000000000;
	setp.gt.f64	%p76, %fd7, 0d0000000000000000;
	and.pred  	%p77, %p75, %p76;
	@!%p77 bra 	BB0_69;
	bra.uni 	BB0_60;

BB0_60:
	setp.eq.f64	%p78, %fd310, %fd7;
	mov.f64 	%fd311, 0d0000000000000000;
	@%p78 bra 	BB0_70;

	setp.eq.f64	%p79, %fd310, 0d0000000000000000;
	setp.eq.f64	%p80, %fd7, 0d0000000000000000;
	or.pred  	%p81, %p79, %p80;
	@%p81 bra 	BB0_69;

	sub.f64 	%fd280, %fd310, %fd7;
	abs.f64 	%fd59, %fd280;
	abs.f64 	%fd281, %fd59;
	setp.geu.f64	%p82, %fd281, 0d7FF0000000000000;
	@%p82 bra 	BB0_69;

	abs.f64 	%fd60, %fd310;
	mul.f64 	%fd282, %fd60, 0d3D30000000000000;
	setp.gt.f64	%p83, %fd59, %fd282;
	@%p83 bra 	BB0_69;

	abs.f64 	%fd61, %fd7;
	mul.f64 	%fd283, %fd61, 0d3D30000000000000;
	setp.gt.f64	%p84, %fd59, %fd283;
	@%p84 bra 	BB0_69;

	setp.gtu.f64	%p85, %fd59, 0d433FFFFFFFFFFFFF;
	@%p85 bra 	BB0_72;

	cvt.rzi.s64.f64	%rd118, %fd59;
	setp.gt.s64	%p86, %rd118, 9007199254740991;
	cvt.rn.f64.s64	%fd284, %rd118;
	setp.ne.f64	%p87, %fd284, %fd59;
	or.pred  	%p88, %p86, %p87;
	setp.gtu.f64	%p89, %fd60, 0d433FFFFFFFFFFFFF;
	or.pred  	%p90, %p88, %p89;
	@%p90 bra 	BB0_72;

	cvt.rzi.s64.f64	%rd119, %fd60;
	setp.gt.s64	%p91, %rd119, 9007199254740991;
	cvt.rn.f64.s64	%fd285, %rd119;
	setp.ne.f64	%p92, %fd285, %fd60;
	or.pred  	%p93, %p91, %p92;
	setp.gtu.f64	%p94, %fd61, 0d433FFFFFFFFFFFFF;
	or.pred  	%p95, %p93, %p94;
	@%p95 bra 	BB0_72;
	bra.uni 	BB0_68;

BB0_72:
	mul.f64 	%fd291, %fd60, 0d3CF0000000000000;
	setp.geu.f64	%p103, %fd59, %fd291;
	mul.f64 	%fd292, %fd61, 0d3CF0000000000000;
	setp.geu.f64	%p104, %fd59, %fd292;
	or.pred  	%p105, %p103, %p104;
	@!%p105 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_68:
	cvt.rzi.s64.f64	%rd120, %fd61;
	setp.lt.s64	%p96, %rd120, 9007199254740992;
	cvt.rn.f64.s64	%fd287, %rd120;
	setp.equ.f64	%p97, %fd287, %fd61;
	and.pred  	%p98, %p96, %p97;
	mul.f64 	%fd288, %fd60, 0d3CF0000000000000;
	setp.geu.f64	%p99, %fd59, %fd288;
	or.pred  	%p100, %p98, %p99;
	mul.f64 	%fd289, %fd61, 0d3CF0000000000000;
	setp.geu.f64	%p101, %fd59, %fd289;
	or.pred  	%p102, %p101, %p100;
	@%p102 bra 	BB0_69;
	bra.uni 	BB0_70;

BB0_69:
	sub.f64 	%fd311, %fd310, %fd7;

BB0_70:
	mul.wide.s32 	%rd121, %r1, 8;
	add.s64 	%rd122, %rd46, %rd121;
	st.global.f64 	[%rd122], %fd311;
	ret;
}


  