
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ba0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001520  08004c60  08004c60  00005c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006180  08006180  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006180  08006180  00008068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006180  08006180  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006180  08006180  00007180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006184  08006184  00007184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006188  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  20000068  080061f0  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000730  080061f0  00008730  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002485f  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dc6  00000000  00000000  0002c8ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000f271  00000000  00000000  000326b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  00041928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000167f  00000000  00000000  00042d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019396  00000000  00000000  00044407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000261fb  00000000  00000000  0005d79d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000929fe  00000000  00000000  00083998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00116396  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f20  00000000  00000000  001163dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0011a2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004c48 	.word	0x08004c48

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004c48 	.word	0x08004c48

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <Q_onError>:

#ifndef NDEBUG
    // light up the user LED
    //GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
    // for debugging, hang on in an endless loop...
    for (;;) {
 800041c:	e7fe      	b.n	800041c <Q_onError>
	...

08000420 <SysTick_Handler>:

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
    QF_TICK_X(0U, (void *)0);
 8000420:	2100      	movs	r1, #0
    sysTickCounter++;
 8000422:	4a0a      	ldr	r2, [pc, #40]	@ (800044c <SysTick_Handler+0x2c>)
void SysTick_Handler(void) {
 8000424:	b510      	push	{r4, lr}
    sysTickCounter++;
 8000426:	6813      	ldr	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000428:	0008      	movs	r0, r1
    sysTickCounter++;
 800042a:	3301      	adds	r3, #1
 800042c:	6013      	str	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 800042e:	f003 f94f 	bl	80036d0 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 8000432:	f002 fbf9 	bl	8002c28 <QF_int_disable_>
 8000436:	f003 f993 	bl	8003760 <QK_sched_>
 800043a:	2800      	cmp	r0, #0
 800043c:	d003      	beq.n	8000446 <SysTick_Handler+0x26>
 800043e:	2280      	movs	r2, #128	@ 0x80
 8000440:	4b03      	ldr	r3, [pc, #12]	@ (8000450 <SysTick_Handler+0x30>)
 8000442:	0552      	lsls	r2, r2, #21
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	f002 fbfd 	bl	8002c44 <QF_int_enable_>
}
 800044a:	bd10      	pop	{r4, pc}
 800044c:	2000008c 	.word	0x2000008c
 8000450:	e000ed04 	.word	0xe000ed04

08000454 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
    uint32_t start = sysTickCounter;
 8000454:	4a03      	ldr	r2, [pc, #12]	@ (8000464 <BSP_delayMs+0x10>)
 8000456:	6811      	ldr	r1, [r2, #0]
    while ((sysTickCounter - start) < ms ); // *10 cause my systick fires slower since i deivide by 100 not 1000
 8000458:	6813      	ldr	r3, [r2, #0]
 800045a:	1a5b      	subs	r3, r3, r1
 800045c:	4283      	cmp	r3, r0
 800045e:	d3fb      	bcc.n	8000458 <BSP_delayMs+0x4>
}
 8000460:	4770      	bx	lr
 8000462:	46c0      	nop			@ (mov r8, r8)
 8000464:	2000008c 	.word	0x2000008c

08000468 <EXTI0_1_IRQHandler>:
static uint32_t buttonPressTime = 0;
static uint8_t buttonPressed = 0;

void EXTI0_1_IRQHandler(void);
void EXTI0_1_IRQHandler(void)
{
 8000468:	b570      	push	{r4, r5, r6, lr}

	__HAL_GPIO_EXTI_CLEAR_IT(TEST_BUTTON_PIN);



	if (HAL_GPIO_ReadPin(TEST_BUTTON_PORT, TEST_BUTTON_PIN) == GPIO_PIN_RESET) {
 800046a:	20a0      	movs	r0, #160	@ 0xa0
	__HAL_GPIO_EXTI_CLEAR_IT(TEST_BUTTON_PIN);
 800046c:	2401      	movs	r4, #1
 800046e:	4b19      	ldr	r3, [pc, #100]	@ (80004d4 <EXTI0_1_IRQHandler+0x6c>)
	if (HAL_GPIO_ReadPin(TEST_BUTTON_PORT, TEST_BUTTON_PIN) == GPIO_PIN_RESET) {
 8000470:	0021      	movs	r1, r4
	__HAL_GPIO_EXTI_CLEAR_IT(TEST_BUTTON_PIN);
 8000472:	60dc      	str	r4, [r3, #12]
	if (HAL_GPIO_ReadPin(TEST_BUTTON_PORT, TEST_BUTTON_PIN) == GPIO_PIN_RESET) {
 8000474:	05c0      	lsls	r0, r0, #23
	__HAL_GPIO_EXTI_CLEAR_IT(TEST_BUTTON_PIN);
 8000476:	611c      	str	r4, [r3, #16]
	if (HAL_GPIO_ReadPin(TEST_BUTTON_PORT, TEST_BUTTON_PIN) == GPIO_PIN_RESET) {
 8000478:	f001 f99c 	bl	80017b4 <HAL_GPIO_ReadPin>
 800047c:	4d16      	ldr	r5, [pc, #88]	@ (80004d8 <EXTI0_1_IRQHandler+0x70>)
 800047e:	2800      	cmp	r0, #0
 8000480:	d111      	bne.n	80004a6 <EXTI0_1_IRQHandler+0x3e>
				// Button pressed (assuming active low)
				buttonPressed = 1;
				buttonPressTime = sysTickCounter;
 8000482:	4b16      	ldr	r3, [pc, #88]	@ (80004dc <EXTI0_1_IRQHandler+0x74>)
				buttonPressed = 1;
 8000484:	702c      	strb	r4, [r5, #0]
				buttonPressTime = sysTickCounter;
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	4b15      	ldr	r3, [pc, #84]	@ (80004e0 <EXTI0_1_IRQHandler+0x78>)
 800048a:	601a      	str	r2, [r3, #0]
	                buttonPressed = 0;
	            }

	        }

	    QK_ISR_EXIT();
 800048c:	f002 fbcc 	bl	8002c28 <QF_int_disable_>
 8000490:	f003 f966 	bl	8003760 <QK_sched_>
 8000494:	2800      	cmp	r0, #0
 8000496:	d003      	beq.n	80004a0 <EXTI0_1_IRQHandler+0x38>
 8000498:	2280      	movs	r2, #128	@ 0x80
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <EXTI0_1_IRQHandler+0x7c>)
 800049c:	0552      	lsls	r2, r2, #21
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	f002 fbd0 	bl	8002c44 <QF_int_enable_>
}
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
	if (buttonPressed) {
 80004a6:	782b      	ldrb	r3, [r5, #0]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d0ef      	beq.n	800048c <EXTI0_1_IRQHandler+0x24>
	                uint32_t pressDuration = sysTickCounter - buttonPressTime;
 80004ac:	4b0b      	ldr	r3, [pc, #44]	@ (80004dc <EXTI0_1_IRQHandler+0x74>)
 80004ae:	4a0c      	ldr	r2, [pc, #48]	@ (80004e0 <EXTI0_1_IRQHandler+0x78>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	6812      	ldr	r2, [r2, #0]
 80004b4:	1a9b      	subs	r3, r3, r2
	                if (pressDuration > (DEBOUNCE_TIME_MS / 10)) {  // /10 because 100Hz tick
 80004b6:	2b05      	cmp	r3, #5
 80004b8:	d908      	bls.n	80004cc <EXTI0_1_IRQHandler+0x64>
	                    if (pressDuration > (LONG_PRESS_TIME_MS / 10)) {
 80004ba:	480b      	ldr	r0, [pc, #44]	@ (80004e8 <EXTI0_1_IRQHandler+0x80>)
	                    	 QACTIVE_POST(&MainApp_inst, &buttonLongEvt, &l_EXTI_IRQHandler);
 80004bc:	490b      	ldr	r1, [pc, #44]	@ (80004ec <EXTI0_1_IRQHandler+0x84>)
	                    if (pressDuration > (LONG_PRESS_TIME_MS / 10)) {
 80004be:	2b64      	cmp	r3, #100	@ 0x64
 80004c0:	d800      	bhi.n	80004c4 <EXTI0_1_IRQHandler+0x5c>
	                    	 QACTIVE_POST(&MainApp_inst, &buttonShortEvt, &l_EXTI_IRQHandler);
 80004c2:	490b      	ldr	r1, [pc, #44]	@ (80004f0 <EXTI0_1_IRQHandler+0x88>)
 80004c4:	2300      	movs	r3, #0
 80004c6:	4a0b      	ldr	r2, [pc, #44]	@ (80004f4 <EXTI0_1_IRQHandler+0x8c>)
 80004c8:	f002 fdf4 	bl	80030b4 <QActive_post_>
	                buttonPressed = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	702b      	strb	r3, [r5, #0]
 80004d0:	e7dc      	b.n	800048c <EXTI0_1_IRQHandler+0x24>
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	40021800 	.word	0x40021800
 80004d8:	20000084 	.word	0x20000084
 80004dc:	2000008c 	.word	0x2000008c
 80004e0:	20000088 	.word	0x20000088
 80004e4:	e000ed04 	.word	0xe000ed04
 80004e8:	2000027c 	.word	0x2000027c
 80004ec:	08004c68 	.word	0x08004c68
 80004f0:	08004c60 	.word	0x08004c60
 80004f4:	0000ffff 	.word	0x0000ffff

080004f8 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 80004f8:	b510      	push	{r4, lr}
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 80004fa:	f000 fd29 	bl	8000f50 <HAL_Init>
    SystemClock_Config();  // configure system clock
 80004fe:	f000 f8a3 	bl	8000648 <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 100U); // 100Hz -> 100ticks per sec
 8000502:	f001 fe1d 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 8000506:	2164      	movs	r1, #100	@ 0x64
 8000508:	f7ff fe12 	bl	8000130 <__udivsi3>
 800050c:	f001 f87e 	bl	800160c <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 8000510:	4804      	ldr	r0, [pc, #16]	@ (8000524 <BSP_init+0x2c>)
 8000512:	f001 fec7 	bl	80022a4 <HAL_TIM_Base_Start>
 8000516:	2800      	cmp	r0, #0
 8000518:	d001      	beq.n	800051e <BSP_init+0x26>
		Error_Handler();
 800051a:	f000 f88d 	bl	8000638 <Error_Handler>
	}

	ssd1306_Init();
 800051e:	f002 fb1f 	bl	8002b60 <ssd1306_Init>
}
 8000522:	bd10      	pop	{r4, pc}
 8000524:	20000178 	.word	0x20000178

08000528 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000528:	4b17      	ldr	r3, [pc, #92]	@ (8000588 <QF_onStartup+0x60>)
 800052a:	2164      	movs	r1, #100	@ 0x64
 800052c:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 800052e:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000530:	f7ff fdfe 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000534:	2380      	movs	r3, #128	@ 0x80
 8000536:	3801      	subs	r0, #1
 8000538:	4914      	ldr	r1, [pc, #80]	@ (800058c <QF_onStartup+0x64>)
 800053a:	045b      	lsls	r3, r3, #17
 800053c:	4298      	cmp	r0, r3
 800053e:	d20c      	bcs.n	800055a <QF_onStartup+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000540:	4a13      	ldr	r2, [pc, #76]	@ (8000590 <QF_onStartup+0x68>)
 8000542:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000544:	20c0      	movs	r0, #192	@ 0xc0
 8000546:	6a0b      	ldr	r3, [r1, #32]
 8000548:	0600      	lsls	r0, r0, #24
 800054a:	021b      	lsls	r3, r3, #8
 800054c:	0a1b      	lsrs	r3, r3, #8
 800054e:	4303      	orrs	r3, r0
 8000550:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000552:	2300      	movs	r3, #0
 8000554:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000556:	3307      	adds	r3, #7
 8000558:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800055a:	20c7      	movs	r0, #199	@ 0xc7
 800055c:	24ff      	movs	r4, #255	@ 0xff
 800055e:	4b0d      	ldr	r3, [pc, #52]	@ (8000594 <QF_onStartup+0x6c>)
 8000560:	0080      	lsls	r0, r0, #2
 8000562:	581a      	ldr	r2, [r3, r0]
 8000564:	43a2      	bics	r2, r4
 8000566:	501a      	str	r2, [r3, r0]
 8000568:	3818      	subs	r0, #24
 800056a:	581a      	ldr	r2, [r3, r0]
 800056c:	4c0a      	ldr	r4, [pc, #40]	@ (8000598 <QF_onStartup+0x70>)
 800056e:	4022      	ands	r2, r4
 8000570:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000572:	2080      	movs	r0, #128	@ 0x80
 8000574:	6a0a      	ldr	r2, [r1, #32]
 8000576:	05c0      	lsls	r0, r0, #23
 8000578:	0212      	lsls	r2, r2, #8
 800057a:	0a12      	lsrs	r2, r2, #8
 800057c:	4302      	orrs	r2, r0
 800057e:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000580:	2220      	movs	r2, #32
 8000582:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI0_1_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000584:	bd10      	pop	{r4, pc}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	20000000 	.word	0x20000000
 800058c:	e000ed00 	.word	0xe000ed00
 8000590:	e000e010 	.word	0xe000e010
 8000594:	e000e100 	.word	0xe000e100
 8000598:	ffff00ff 	.word	0xffff00ff

0800059c <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 800059c:	4770      	bx	lr
	...

080005a0 <display_temp>:

static void display_text(char * text, uint8_t x, uint8_t y);
static void RectangleFill(uint8_t percent);

void display_temp(uint16_t temp)
{
 80005a0:	b530      	push	{r4, r5, lr}
 80005a2:	0004      	movs	r4, r0
static void display_text(char * text, uint8_t x, uint8_t y) {
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);

    ssd1306_WriteString(text, Font_16x26, White);
 80005a4:	2501      	movs	r5, #1
{
 80005a6:	b087      	sub	sp, #28
	ssd1306_Fill(Black);
 80005a8:	2000      	movs	r0, #0
 80005aa:	f002 f9dd 	bl	8002968 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 80005ae:	0022      	movs	r2, r4
 80005b0:	490f      	ldr	r1, [pc, #60]	@ (80005f0 <display_temp+0x50>)
 80005b2:	a802      	add	r0, sp, #8
 80005b4:	f003 faea 	bl	8003b8c <siprintf>
    ssd1306_SetCursor(x, y);
 80005b8:	2104      	movs	r1, #4
 80005ba:	2000      	movs	r0, #0
 80005bc:	f002 fa84 	bl	8002ac8 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 80005c0:	4c0c      	ldr	r4, [pc, #48]	@ (80005f4 <display_temp+0x54>)
 80005c2:	9500      	str	r5, [sp, #0]
 80005c4:	6821      	ldr	r1, [r4, #0]
 80005c6:	6862      	ldr	r2, [r4, #4]
 80005c8:	68a3      	ldr	r3, [r4, #8]
 80005ca:	a802      	add	r0, sp, #8
 80005cc:	f002 fa62 	bl	8002a94 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 80005d0:	f002 f9d8 	bl	8002984 <ssd1306_UpdateScreen>
    ssd1306_SetCursor(x, y);
 80005d4:	2104      	movs	r1, #4
 80005d6:	201e      	movs	r0, #30
 80005d8:	f002 fa76 	bl	8002ac8 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 80005dc:	cc0e      	ldmia	r4!, {r1, r2, r3}
 80005de:	9500      	str	r5, [sp, #0]
 80005e0:	4805      	ldr	r0, [pc, #20]	@ (80005f8 <display_temp+0x58>)
 80005e2:	f002 fa57 	bl	8002a94 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 80005e6:	f002 f9cd 	bl	8002984 <ssd1306_UpdateScreen>
}
 80005ea:	b007      	add	sp, #28
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	08004c70 	.word	0x08004c70
 80005f4:	08004d9c 	.word	0x08004d9c
 80005f8:	08004c73 	.word	0x08004c73

080005fc <display_dry>:
{
 80005fc:	b510      	push	{r4, lr}
 80005fe:	0004      	movs	r4, r0
 8000600:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 8000602:	2000      	movs	r0, #0
 8000604:	f002 f9b0 	bl	8002968 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 8000608:	0022      	movs	r2, r4
 800060a:	490a      	ldr	r1, [pc, #40]	@ (8000634 <display_dry+0x38>)
 800060c:	a802      	add	r0, sp, #8
 800060e:	f003 fabd 	bl	8003b8c <siprintf>
}


static void RectangleFill(uint8_t percent) {
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000612:	207f      	movs	r0, #127	@ 0x7f
 8000614:	2164      	movs	r1, #100	@ 0x64
 8000616:	4360      	muls	r0, r4
 8000618:	f7ff fe14 	bl	8000244 <__divsi3>
	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 800061c:	b2c2      	uxtb	r2, r0
 800061e:	2001      	movs	r0, #1
 8000620:	231f      	movs	r3, #31
 8000622:	0001      	movs	r1, r0
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	f002 fa55 	bl	8002ad4 <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 800062a:	f002 f9ab 	bl	8002984 <ssd1306_UpdateScreen>
}
 800062e:	b006      	add	sp, #24
 8000630:	bd10      	pop	{r4, pc}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	08004c70 	.word	0x08004c70

08000638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000638:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800063a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 800063c:	2100      	movs	r1, #0
 800063e:	4801      	ldr	r0, [pc, #4]	@ (8000644 <Error_Handler+0xc>)
 8000640:	f7ff feec 	bl	800041c <Q_onError>
 8000644:	08004c75 	.word	0x08004c75

08000648 <SystemClock_Config>:
{
 8000648:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800064a:	2507      	movs	r5, #7
 800064c:	2401      	movs	r4, #1
{
 800064e:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000650:	2214      	movs	r2, #20
 8000652:	2100      	movs	r1, #0
 8000654:	a807      	add	r0, sp, #28
 8000656:	f003 fba7 	bl	8003da8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065a:	2214      	movs	r2, #20
 800065c:	2100      	movs	r1, #0
 800065e:	4668      	mov	r0, sp
 8000660:	f003 fba2 	bl	8003da8 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000664:	4a0e      	ldr	r2, [pc, #56]	@ (80006a0 <SystemClock_Config+0x58>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000666:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000668:	6813      	ldr	r3, [r2, #0]
 800066a:	43ab      	bics	r3, r5
 800066c:	4323      	orrs	r3, r4
 800066e:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000670:	2380      	movs	r3, #128	@ 0x80
 8000672:	025b      	lsls	r3, r3, #9
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000674:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000676:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f001 fb5c 	bl	8001d34 <HAL_RCC_OscConfig>
 800067c:	2800      	cmp	r0, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x3c>
    Error_Handler();
 8000680:	f7ff ffda 	bl	8000638 <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000686:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000688:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800068a:	0021      	movs	r1, r4
 800068c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000690:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000692:	f001 fca9 	bl	8001fe8 <HAL_RCC_ClockConfig>
 8000696:	2800      	cmp	r0, #0
 8000698:	d1f2      	bne.n	8000680 <SystemClock_Config+0x38>
}
 800069a:	b00d      	add	sp, #52	@ 0x34
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	46c0      	nop			@ (mov r8, r8)
 80006a0:	40022000 	.word	0x40022000

080006a4 <main>:
{
 80006a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	2704      	movs	r7, #4
{
 80006a8:	b08d      	sub	sp, #52	@ 0x34
  HAL_Init();
 80006aa:	f000 fc51 	bl	8000f50 <HAL_Init>
  SystemClock_Config();
 80006ae:	f7ff ffcb 	bl	8000648 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	2214      	movs	r2, #20
 80006b4:	2100      	movs	r1, #0
 80006b6:	a807      	add	r0, sp, #28
 80006b8:	f003 fb76 	bl	8003da8 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006bc:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80006c0:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c2:	4b6a      	ldr	r3, [pc, #424]	@ (800086c <main+0x1c8>)
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80006c4:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	433a      	orrs	r2, r7
 80006cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006d0:	403a      	ands	r2, r7
 80006d2:	9204      	str	r2, [sp, #16]
 80006d4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006d8:	430a      	orrs	r2, r1
 80006da:	635a      	str	r2, [r3, #52]	@ 0x34
 80006dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006de:	400a      	ands	r2, r1
 80006e0:	9205      	str	r2, [sp, #20]
 80006e2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80006e6:	391e      	subs	r1, #30
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e8:	4332      	orrs	r2, r6
 80006ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f0:	4033      	ands	r3, r6
 80006f2:	9306      	str	r3, [sp, #24]
 80006f4:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80006f6:	f001 f863 	bl	80017c0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = User_Button_Pin;
 80006fa:	2380      	movs	r3, #128	@ 0x80
 80006fc:	019b      	lsls	r3, r3, #6
 80006fe:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000700:	4b5b      	ldr	r3, [pc, #364]	@ (8000870 <main+0x1cc>)
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000702:	485c      	ldr	r0, [pc, #368]	@ (8000874 <main+0x1d0>)
 8000704:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000706:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 800070a:	f000 ff99 	bl	8001640 <HAL_GPIO_Init>
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800070e:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000710:	4b59      	ldr	r3, [pc, #356]	@ (8000878 <main+0x1d4>)
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000712:	a907      	add	r1, sp, #28
 8000714:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000716:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = BTN_Pin;
 8000718:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800071a:	9609      	str	r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800071c:	f000 ff90 	bl	8001640 <HAL_GPIO_Init>
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8000720:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = TEMP_Pin;
 8000722:	2302      	movs	r3, #2
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8000724:	a907      	add	r1, sp, #28
 8000726:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TEMP_Pin;
 8000728:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8000730:	f000 ff86 	bl	8001640 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000734:	0022      	movs	r2, r4
 8000736:	0021      	movs	r1, r4
 8000738:	2005      	movs	r0, #5
 800073a:	f000 ff3d 	bl	80015b8 <HAL_NVIC_SetPriority>
  huart2.Instance = USART2;
 800073e:	484f      	ldr	r0, [pc, #316]	@ (800087c <main+0x1d8>)
 8000740:	4b4f      	ldr	r3, [pc, #316]	@ (8000880 <main+0x1dc>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000742:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 8000744:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000746:	23e1      	movs	r3, #225	@ 0xe1
 8000748:	025b      	lsls	r3, r3, #9
 800074a:	6043      	str	r3, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800074c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800074e:	60c4      	str	r4, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000750:	6143      	str	r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000752:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000754:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000756:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000758:	6204      	str	r4, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800075a:	6244      	str	r4, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800075c:	6284      	str	r4, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	f002 f8a9 	bl	80028b4 <HAL_UART_Init>
 8000762:	0003      	movs	r3, r0
 8000764:	42a0      	cmp	r0, r4
 8000766:	d001      	beq.n	800076c <main+0xc8>
    Error_Handler();
 8000768:	f7ff ff66 	bl	8000638 <Error_Handler>
  htim14.Instance = TIM14;
 800076c:	4845      	ldr	r0, [pc, #276]	@ (8000884 <main+0x1e0>)
 800076e:	4a46      	ldr	r2, [pc, #280]	@ (8000888 <main+0x1e4>)
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000770:	6083      	str	r3, [r0, #8]
  htim14.Instance = TIM14;
 8000772:	6002      	str	r2, [r0, #0]
  htim14.Init.Prescaler = 47;
 8000774:	222f      	movs	r2, #47	@ 0x2f
 8000776:	6042      	str	r2, [r0, #4]
  htim14.Init.Period = 65535;
 8000778:	4a44      	ldr	r2, [pc, #272]	@ (800088c <main+0x1e8>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077a:	6103      	str	r3, [r0, #16]
  htim14.Init.Period = 65535;
 800077c:	60c2      	str	r2, [r0, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000780:	f001 fdfa 	bl	8002378 <HAL_TIM_Base_Init>
 8000784:	2800      	cmp	r0, #0
 8000786:	d1ef      	bne.n	8000768 <main+0xc4>
  hi2c1.Instance = I2C1;
 8000788:	4c41      	ldr	r4, [pc, #260]	@ (8000890 <main+0x1ec>)
 800078a:	4b42      	ldr	r3, [pc, #264]	@ (8000894 <main+0x1f0>)
  hi2c1.Init.OwnAddress1 = 0;
 800078c:	60a0      	str	r0, [r4, #8]
  hi2c1.Instance = I2C1;
 800078e:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8000790:	4b41      	ldr	r3, [pc, #260]	@ (8000898 <main+0x1f4>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000792:	6120      	str	r0, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000794:	6160      	str	r0, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000796:	61a0      	str	r0, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000798:	61e0      	str	r0, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800079a:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800079c:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x0090194B;
 800079e:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a0:	60e6      	str	r6, [r4, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007a2:	f001 f945 	bl	8001a30 <HAL_I2C_Init>
 80007a6:	1e01      	subs	r1, r0, #0
 80007a8:	d1de      	bne.n	8000768 <main+0xc4>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007aa:	0020      	movs	r0, r4
 80007ac:	f001 fa78 	bl	8001ca0 <HAL_I2CEx_ConfigAnalogFilter>
 80007b0:	1e01      	subs	r1, r0, #0
 80007b2:	d1d9      	bne.n	8000768 <main+0xc4>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007b4:	0020      	movs	r0, r4
 80007b6:	f001 fa99 	bl	8001cec <HAL_I2CEx_ConfigDigitalFilter>
 80007ba:	1e05      	subs	r5, r0, #0
 80007bc:	d1d4      	bne.n	8000768 <main+0xc4>
  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	0001      	movs	r1, r0
 80007c0:	220c      	movs	r2, #12
 80007c2:	a807      	add	r0, sp, #28
 80007c4:	f003 faf0 	bl	8003da8 <memset>
  hadc1.Instance = ADC1;
 80007c8:	4c34      	ldr	r4, [pc, #208]	@ (800089c <main+0x1f8>)
 80007ca:	4b35      	ldr	r3, [pc, #212]	@ (80008a0 <main+0x1fc>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007cc:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 80007ce:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	05db      	lsls	r3, r3, #23
 80007d4:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80007d6:	2380      	movs	r3, #128	@ 0x80
 80007d8:	061b      	lsls	r3, r3, #24
 80007da:	6123      	str	r3, [r4, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007dc:	1c63      	adds	r3, r4, #1
 80007de:	77dd      	strb	r5, [r3, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007e0:	0023      	movs	r3, r4
 80007e2:	332c      	adds	r3, #44	@ 0x2c
 80007e4:	701d      	strb	r5, [r3, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 80007e6:	0023      	movs	r3, r4
 80007e8:	333c      	adds	r3, #60	@ 0x3c
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ea:	60a5      	str	r5, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007ec:	60e5      	str	r5, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ee:	6167      	str	r7, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007f0:	8325      	strh	r5, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f2:	76a5      	strb	r5, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007f4:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f6:	6265      	str	r5, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f8:	62a5      	str	r5, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007fa:	6325      	str	r5, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007fc:	6365      	str	r5, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007fe:	701d      	strb	r5, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000800:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000802:	f000 fbbb 	bl	8000f7c <HAL_ADC_Init>
 8000806:	2800      	cmp	r0, #0
 8000808:	d1ae      	bne.n	8000768 <main+0xc4>
  sConfig.Channel = ADC_CHANNEL_4;
 800080a:	4b26      	ldr	r3, [pc, #152]	@ (80008a4 <main+0x200>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080c:	0020      	movs	r0, r4
 800080e:	a907      	add	r1, sp, #28
  sConfig.Channel = ADC_CHANNEL_4;
 8000810:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000812:	9608      	str	r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	f000 fd26 	bl	8001264 <HAL_ADC_ConfigChannel>
 8000818:	1e04      	subs	r4, r0, #0
 800081a:	d1a5      	bne.n	8000768 <main+0xc4>
  QF_init();       // initialize the framework and the underlying RT kernel
 800081c:	f003 f82a 	bl	8003874 <QF_init>
  BSP_init();      // initialize the BSP
 8000820:	f7ff fe6a 	bl	80004f8 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 8000824:	220c      	movs	r2, #12
 8000826:	2118      	movs	r1, #24
 8000828:	481f      	ldr	r0, [pc, #124]	@ (80008a8 <main+0x204>)
 800082a:	f002 fccd 	bl	80031c8 <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 800082e:	4f1f      	ldr	r7, [pc, #124]	@ (80008ac <main+0x208>)
 8000830:	0038      	movs	r0, r7
 8000832:	f000 f8f3 	bl	8000a1c <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 8000836:	4d1e      	ldr	r5, [pc, #120]	@ (80008b0 <main+0x20c>)
 8000838:	0028      	movs	r0, r5
 800083a:	f000 f901 	bl	8000a40 <Sensor_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 800083e:	0038      	movs	r0, r7
 8000840:	230a      	movs	r3, #10
 8000842:	2102      	movs	r1, #2
 8000844:	4a1b      	ldr	r2, [pc, #108]	@ (80008b4 <main+0x210>)
 8000846:	9402      	str	r4, [sp, #8]
 8000848:	9401      	str	r4, [sp, #4]
 800084a:	9400      	str	r4, [sp, #0]
 800084c:	f003 f834 	bl	80038b8 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 8000850:	2305      	movs	r3, #5
 8000852:	0031      	movs	r1, r6
 8000854:	0028      	movs	r0, r5
 8000856:	4a18      	ldr	r2, [pc, #96]	@ (80008b8 <main+0x214>)
 8000858:	9402      	str	r4, [sp, #8]
 800085a:	9401      	str	r4, [sp, #4]
 800085c:	9400      	str	r4, [sp, #0]
 800085e:	f003 f82b 	bl	80038b8 <QActive_start>
  return QF_run(); // run the QF application
 8000862:	f003 f813 	bl	800388c <QF_run>
}
 8000866:	b00d      	add	sp, #52	@ 0x34
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	40021000 	.word	0x40021000
 8000870:	10110000 	.word	0x10110000
 8000874:	50000800 	.word	0x50000800
 8000878:	10310000 	.word	0x10310000
 800087c:	200000e4 	.word	0x200000e4
 8000880:	40004400 	.word	0x40004400
 8000884:	20000178 	.word	0x20000178
 8000888:	40002000 	.word	0x40002000
 800088c:	0000ffff 	.word	0x0000ffff
 8000890:	200001c4 	.word	0x200001c4
 8000894:	40005400 	.word	0x40005400
 8000898:	0090194b 	.word	0x0090194b
 800089c:	20000218 	.word	0x20000218
 80008a0:	40012400 	.word	0x40012400
 80008a4:	10000010 	.word	0x10000010
 80008a8:	20000090 	.word	0x20000090
 80008ac:	2000027c 	.word	0x2000027c
 80008b0:	200002c4 	.word	0x200002c4
 80008b4:	200000bc 	.word	0x200000bc
 80008b8:	200000a8 	.word	0x200000a8

080008bc <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_display_stats);
 80008bc:	4b01      	ldr	r3, [pc, #4]	@ (80008c4 <MainApp_initial+0x8>)
 80008be:	6083      	str	r3, [r0, #8]
}
 80008c0:	2003      	movs	r0, #3
 80008c2:	4770      	bx	lr
 80008c4:	0800099d 	.word	0x0800099d

080008c8 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 80008c8:	22af      	movs	r2, #175	@ 0xaf
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 80008ca:	0003      	movs	r3, r0
 80008cc:	b510      	push	{r4, lr}
    if(dryness >= MAX_DRY)
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	4290      	cmp	r0, r2
 80008d2:	d304      	bcc.n	80008de <MainApp_calc_dryness_percent+0x16>
    printf("max\n");
 80008d4:	480b      	ldr	r0, [pc, #44]	@ (8000904 <MainApp_calc_dryness_percent+0x3c>)
 80008d6:	f003 f94f 	bl	8003b78 <puts>
        return 100;
 80008da:	2064      	movs	r0, #100	@ 0x64
}
 80008dc:	bd10      	pop	{r4, pc}
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 80008de:	22fa      	movs	r2, #250	@ 0xfa
 80008e0:	0092      	lsls	r2, r2, #2
 80008e2:	4290      	cmp	r0, r2
 80008e4:	d804      	bhi.n	80008f0 <MainApp_calc_dryness_percent+0x28>
    printf("min\n");
 80008e6:	4808      	ldr	r0, [pc, #32]	@ (8000908 <MainApp_calc_dryness_percent+0x40>)
 80008e8:	f003 f946 	bl	8003b78 <puts>
        return 0;
 80008ec:	2000      	movs	r0, #0
 80008ee:	e7f5      	b.n	80008dc <MainApp_calc_dryness_percent+0x14>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 80008f0:	2064      	movs	r0, #100	@ 0x64
 80008f2:	21e1      	movs	r1, #225	@ 0xe1
 80008f4:	4358      	muls	r0, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	@ (800090c <MainApp_calc_dryness_percent+0x44>)
 80008f8:	00c9      	lsls	r1, r1, #3
 80008fa:	18c0      	adds	r0, r0, r3
 80008fc:	f7ff fc18 	bl	8000130 <__udivsi3>
 8000900:	b2c0      	uxtb	r0, r0
    return percent;
 8000902:	e7eb      	b.n	80008dc <MainApp_calc_dryness_percent+0x14>
 8000904:	08004c7f 	.word	0x08004c7f
 8000908:	08004c83 	.word	0x08004c83
 800090c:	fffe7960 	.word	0xfffe7960

08000910 <MainApp_display>:

//${AOs::MainApp::SM::display} ...............................................
QState MainApp_display(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000910:	880a      	ldrh	r2, [r1, #0]
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 8000912:	0003      	movs	r3, r0
 8000914:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000916:	2a05      	cmp	r2, #5
 8000918:	d029      	beq.n	800096e <MainApp_display+0x5e>
 800091a:	2a09      	cmp	r2, #9
 800091c:	d00a      	beq.n	8000934 <MainApp_display+0x24>
 800091e:	2a01      	cmp	r2, #1
 8000920:	d12c      	bne.n	800097c <MainApp_display+0x6c>
        //${AOs::MainApp::SM::display}
        case Q_ENTRY_SIG: {
            QTimeEvt_armX(&me->tempPollEvt,
 8000922:	22c8      	movs	r2, #200	@ 0xc8
 8000924:	3324      	adds	r3, #36	@ 0x24
 8000926:	0092      	lsls	r2, r2, #2
 8000928:	0018      	movs	r0, r3
 800092a:	0011      	movs	r1, r2
 800092c:	f002 fe6a 	bl	8003604 <QTimeEvt_armX>
                          800U,    // Fire after 10 seconds
                          800U);   // Then repeat every 10 seconds


            status_ = Q_HANDLED();
 8000930:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8000932:	bd10      	pop	{r4, pc}
            me->currentTemp = sensorEvt->temperature;
 8000934:	0004      	movs	r4, r0
 8000936:	894a      	ldrh	r2, [r1, #10]
 8000938:	3440      	adds	r4, #64	@ 0x40
 800093a:	7022      	strb	r2, [r4, #0]
            me->currentDryness = sensorEvt->dryness;
 800093c:	8908      	ldrh	r0, [r1, #8]
 800093e:	1d19      	adds	r1, r3, #4
 8000940:	87c8      	strh	r0, [r1, #62]	@ 0x3e
            switch(me->currentState)
 8000942:	3344      	adds	r3, #68	@ 0x44
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d009      	beq.n	800095e <MainApp_display+0x4e>
 800094a:	2b01      	cmp	r3, #1
 800094c:	d1f0      	bne.n	8000930 <MainApp_display+0x20>
                    uint8_t p = MainApp_calc_dryness_percent(me->currentDryness);
 800094e:	f7ff ffbb 	bl	80008c8 <MainApp_calc_dryness_percent>
 8000952:	0004      	movs	r4, r0
                    display_dry(p);
 8000954:	f7ff fe52 	bl	80005fc <display_dry>
                    printf("Dry: u%", p );
 8000958:	0021      	movs	r1, r4
 800095a:	480a      	ldr	r0, [pc, #40]	@ (8000984 <MainApp_display+0x74>)
 800095c:	e004      	b.n	8000968 <MainApp_display+0x58>
                display_temp(me->currentTemp);
 800095e:	b2d0      	uxtb	r0, r2
 8000960:	f7ff fe1e 	bl	80005a0 <display_temp>
                printf("display temp: u%",me->currentTemp );
 8000964:	7821      	ldrb	r1, [r4, #0]
 8000966:	4808      	ldr	r0, [pc, #32]	@ (8000988 <MainApp_display+0x78>)
                    printf("Dry: u%", p );
 8000968:	f003 f8a0 	bl	8003aac <iprintf>
                break;
 800096c:	e7e0      	b.n	8000930 <MainApp_display+0x20>
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 800096e:	2300      	movs	r3, #0
 8000970:	4906      	ldr	r1, [pc, #24]	@ (800098c <MainApp_display+0x7c>)
 8000972:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <MainApp_display+0x80>)
 8000974:	4807      	ldr	r0, [pc, #28]	@ (8000994 <MainApp_display+0x84>)
 8000976:	f002 fb9d 	bl	80030b4 <QActive_post_>
            break;
 800097a:	e7d9      	b.n	8000930 <MainApp_display+0x20>
            status_ = Q_SUPER(&QHsm_top);
 800097c:	4a06      	ldr	r2, [pc, #24]	@ (8000998 <MainApp_display+0x88>)
 800097e:	6082      	str	r2, [r0, #8]
 8000980:	2000      	movs	r0, #0
    return status_;
 8000982:	e7d6      	b.n	8000932 <MainApp_display+0x22>
 8000984:	08004c98 	.word	0x08004c98
 8000988:	08004c87 	.word	0x08004c87
 800098c:	08004d14 	.word	0x08004d14
 8000990:	0000ffff 	.word	0x0000ffff
 8000994:	200002c4 	.word	0x200002c4
 8000998:	08002d49 	.word	0x08002d49

0800099c <MainApp_display_stats>:

//${AOs::MainApp::SM::display::display_stats} ................................
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 800099c:	880b      	ldrh	r3, [r1, #0]
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 800099e:	b570      	push	{r4, r5, r6, lr}
 80009a0:	0004      	movs	r4, r0
    switch (e->sig) {
 80009a2:	2b02      	cmp	r3, #2
 80009a4:	d009      	beq.n	80009ba <MainApp_display_stats+0x1e>
 80009a6:	2b06      	cmp	r3, #6
 80009a8:	d00b      	beq.n	80009c2 <MainApp_display_stats+0x26>
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d12a      	bne.n	8000a04 <MainApp_display_stats+0x68>
        //${AOs::MainApp::SM::display::display_stats}
        case Q_ENTRY_SIG: {
            display_temp(me->currentTemp);
 80009ae:	3440      	adds	r4, #64	@ 0x40
 80009b0:	7820      	ldrb	r0, [r4, #0]
 80009b2:	f7ff fdf5 	bl	80005a0 <display_temp>
            status_ = Q_HANDLED();
 80009b6:	2002      	movs	r0, #2
            status_ = Q_SUPER(&MainApp_display);
            break;
        }
    }
    return status_;
}
 80009b8:	bd70      	pop	{r4, r5, r6, pc}
            QTimeEvt_disarm(&me->tempPollEvt);
 80009ba:	3024      	adds	r0, #36	@ 0x24
 80009bc:	f002 fe58 	bl	8003670 <QTimeEvt_disarm>
            break;
 80009c0:	e7f9      	b.n	80009b6 <MainApp_display_stats+0x1a>
            if(me->currentState == TEMPERATURE)
 80009c2:	0005      	movs	r5, r0
 80009c4:	3544      	adds	r5, #68	@ 0x44
 80009c6:	782b      	ldrb	r3, [r5, #0]
 80009c8:	1d06      	adds	r6, r0, #4
 80009ca:	425a      	negs	r2, r3
 80009cc:	4153      	adcs	r3, r2
            printf("flipped states");
 80009ce:	480f      	ldr	r0, [pc, #60]	@ (8000a0c <MainApp_display_stats+0x70>)
 80009d0:	702b      	strb	r3, [r5, #0]
 80009d2:	f003 f86b 	bl	8003aac <iprintf>
            switch(me->currentState)
 80009d6:	782b      	ldrb	r3, [r5, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d00a      	beq.n	80009f2 <MainApp_display_stats+0x56>
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d1ea      	bne.n	80009b6 <MainApp_display_stats+0x1a>
                    uint8_t p = MainApp_calc_dryness_percent(me->currentDryness);
 80009e0:	8ff0      	ldrh	r0, [r6, #62]	@ 0x3e
 80009e2:	f7ff ff71 	bl	80008c8 <MainApp_calc_dryness_percent>
 80009e6:	0004      	movs	r4, r0
                    display_dry(p);
 80009e8:	f7ff fe08 	bl	80005fc <display_dry>
                    printf("Dry: u%", p );
 80009ec:	0021      	movs	r1, r4
 80009ee:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <MainApp_display_stats+0x74>)
 80009f0:	e005      	b.n	80009fe <MainApp_display_stats+0x62>
                display_temp(me->currentTemp);
 80009f2:	3440      	adds	r4, #64	@ 0x40
 80009f4:	7820      	ldrb	r0, [r4, #0]
 80009f6:	f7ff fdd3 	bl	80005a0 <display_temp>
                printf("display temp: u%",me->currentTemp );
 80009fa:	7821      	ldrb	r1, [r4, #0]
 80009fc:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MainApp_display_stats+0x78>)
                    printf("Dry: u%", p );
 80009fe:	f003 f855 	bl	8003aac <iprintf>
                break;
 8000a02:	e7d8      	b.n	80009b6 <MainApp_display_stats+0x1a>
            status_ = Q_SUPER(&MainApp_display);
 8000a04:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <MainApp_display_stats+0x7c>)
 8000a06:	6083      	str	r3, [r0, #8]
 8000a08:	2000      	movs	r0, #0
    return status_;
 8000a0a:	e7d5      	b.n	80009b8 <MainApp_display_stats+0x1c>
 8000a0c:	08004ca0 	.word	0x08004ca0
 8000a10:	08004c98 	.word	0x08004c98
 8000a14:	08004c87 	.word	0x08004c87
 8000a18:	08000911 	.word	0x08000911

08000a1c <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000a1c:	b510      	push	{r4, lr}
 8000a1e:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000a20:	4906      	ldr	r1, [pc, #24]	@ (8000a3c <Main_App_ctor+0x20>)
 8000a22:	f002 fd39 	bl	8003498 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8000a26:	0020      	movs	r0, r4
 8000a28:	0021      	movs	r1, r4
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	2205      	movs	r2, #5
 8000a2e:	3024      	adds	r0, #36	@ 0x24
 8000a30:	f002 fdc6 	bl	80035c0 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 8000a34:	2300      	movs	r3, #0
 8000a36:	3440      	adds	r4, #64	@ 0x40
 8000a38:	7023      	strb	r3, [r4, #0]
}
 8000a3a:	bd10      	pop	{r4, pc}
 8000a3c:	080008bd 	.word	0x080008bd

08000a40 <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8000a40:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8000a42:	4902      	ldr	r1, [pc, #8]	@ (8000a4c <Sensor_ctor+0xc>)
 8000a44:	f002 fd28 	bl	8003498 <QActive_ctor>



}
 8000a48:	bd10      	pop	{r4, pc}
 8000a4a:	46c0      	nop			@ (mov r8, r8)
 8000a4c:	08000ad5 	.word	0x08000ad5

08000a50 <Sensor_waiting>:
}

//${AOs::Sensor::SM::waiting} ................................................
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000a50:	880b      	ldrh	r3, [r1, #0]
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8000a52:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch (e->sig) {
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d005      	beq.n	8000a64 <Sensor_waiting+0x14>
 8000a58:	2b08      	cmp	r3, #8
 8000a5a:	d008      	beq.n	8000a6e <Sensor_waiting+0x1e>

            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000a5c:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <Sensor_waiting+0x6c>)
 8000a5e:	6083      	str	r3, [r0, #8]
 8000a60:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000a62:	e003      	b.n	8000a6c <Sensor_waiting+0x1c>
            printf("entering sensor state \n");
 8000a64:	4816      	ldr	r0, [pc, #88]	@ (8000ac0 <Sensor_waiting+0x70>)
 8000a66:	f003 f887 	bl	8003b78 <puts>
            status_ = Q_HANDLED();
 8000a6a:	2002      	movs	r0, #2
}
 8000a6c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
            HAL_ADC_Start(&hadc1);                   // Start conversion
 8000a6e:	4c15      	ldr	r4, [pc, #84]	@ (8000ac4 <Sensor_waiting+0x74>)
 8000a70:	0020      	movs	r0, r4
 8000a72:	f000 fd73 	bl	800155c <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, 0);    // Poll immediately (timeout = 0)
 8000a76:	2100      	movs	r1, #0
 8000a78:	0020      	movs	r0, r4
 8000a7a:	f000 fb8f 	bl	800119c <HAL_ADC_PollForConversion>
            uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8000a7e:	0020      	movs	r0, r4
 8000a80:	f000 fbec 	bl	800125c <HAL_ADC_GetValue>
            uint16_t temp = 1;
 8000a84:	466b      	mov	r3, sp
 8000a86:	1d9c      	adds	r4, r3, #6
 8000a88:	2301      	movs	r3, #1
            uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8000a8a:	0005      	movs	r5, r0
            DHT11_Read(&temp);
 8000a8c:	0020      	movs	r0, r4
            uint16_t temp = 1;
 8000a8e:	8023      	strh	r3, [r4, #0]
            DHT11_Read(&temp);
 8000a90:	f000 f96a 	bl	8000d68 <DHT11_Read>
            printf("Temperature: %u\n" , temp);
 8000a94:	8821      	ldrh	r1, [r4, #0]
 8000a96:	480c      	ldr	r0, [pc, #48]	@ (8000ac8 <Sensor_waiting+0x78>)
 8000a98:	f003 f808 	bl	8003aac <iprintf>
            SensorEvent *e = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8000a9c:	2209      	movs	r2, #9
 8000a9e:	490b      	ldr	r1, [pc, #44]	@ (8000acc <Sensor_waiting+0x7c>)
 8000aa0:	200c      	movs	r0, #12
 8000aa2:	f002 fbc1 	bl	8003228 <QF_newX_>
            e->temperature = temp;
 8000aa6:	8823      	ldrh	r3, [r4, #0]
            SensorEvent *e = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8000aa8:	0001      	movs	r1, r0
            e->temperature = temp;
 8000aaa:	8143      	strh	r3, [r0, #10]
            e->dryness = adcValue;
 8000aac:	8105      	strh	r5, [r0, #8]
            QACTIVE_POST(AO_Main_App, &e->super, &AO_Sensor);
 8000aae:	4808      	ldr	r0, [pc, #32]	@ (8000ad0 <Sensor_waiting+0x80>)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	4a06      	ldr	r2, [pc, #24]	@ (8000acc <Sensor_waiting+0x7c>)
 8000ab4:	6800      	ldr	r0, [r0, #0]
 8000ab6:	f002 fafd 	bl	80030b4 <QActive_post_>
            break;
 8000aba:	e7d6      	b.n	8000a6a <Sensor_waiting+0x1a>
 8000abc:	08002d49 	.word	0x08002d49
 8000ac0:	08004caf 	.word	0x08004caf
 8000ac4:	20000218 	.word	0x20000218
 8000ac8:	08004cc6 	.word	0x08004cc6
 8000acc:	0000ffff 	.word	0x0000ffff
 8000ad0:	08004d1c 	.word	0x08004d1c

08000ad4 <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 8000ad4:	4b01      	ldr	r3, [pc, #4]	@ (8000adc <Sensor_initial+0x8>)
 8000ad6:	6083      	str	r3, [r0, #8]
}
 8000ad8:	2003      	movs	r0, #3
 8000ada:	4770      	bx	lr
 8000adc:	08000a51 	.word	0x08000a51

08000ae0 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <HAL_MspInit+0x2c>)
{
 8000ae4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	641a      	str	r2, [r3, #64]	@ 0x40
 8000aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aee:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af2:	9200      	str	r2, [sp, #0]
 8000af4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000af8:	0549      	lsls	r1, r1, #21
 8000afa:	430a      	orrs	r2, r1
 8000afc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b00:	400b      	ands	r3, r1
 8000b02:	9301      	str	r3, [sp, #4]
 8000b04:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b06:	b002      	add	sp, #8
 8000b08:	4770      	bx	lr
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b10:	b510      	push	{r4, lr}
 8000b12:	0004      	movs	r4, r0
 8000b14:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b16:	2214      	movs	r2, #20
 8000b18:	2100      	movs	r1, #0
 8000b1a:	a802      	add	r0, sp, #8
 8000b1c:	f003 f944 	bl	8003da8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b20:	221c      	movs	r2, #28
 8000b22:	2100      	movs	r1, #0
 8000b24:	a807      	add	r0, sp, #28
 8000b26:	f003 f93f 	bl	8003da8 <memset>
  if(hadc->Instance==ADC1)
 8000b2a:	4b16      	ldr	r3, [pc, #88]	@ (8000b84 <HAL_ADC_MspInit+0x74>)
 8000b2c:	6822      	ldr	r2, [r4, #0]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d125      	bne.n	8000b7e <HAL_ADC_MspInit+0x6e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b32:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b34:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b36:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b38:	f001 fb2a 	bl	8002190 <HAL_RCCEx_PeriphCLKConfig>
 8000b3c:	2800      	cmp	r0, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 8000b40:	f7ff fd7a 	bl	8000638 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b44:	2180      	movs	r1, #128	@ 0x80
 8000b46:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <HAL_ADC_MspInit+0x78>)
 8000b48:	0349      	lsls	r1, r1, #13
 8000b4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000b54:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b56:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b58:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b5a:	9200      	str	r2, [sp, #0]
 8000b5c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b60:	430a      	orrs	r2, r1
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b66:	400b      	ands	r3, r1
 8000b68:	9301      	str	r3, [sp, #4]
 8000b6a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 8000b6c:	2310      	movs	r3, #16
 8000b6e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b70:	3b0d      	subs	r3, #13
 8000b72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000b76:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8000b7a:	f000 fd61 	bl	8001640 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b7e:	b00e      	add	sp, #56	@ 0x38
 8000b80:	bd10      	pop	{r4, pc}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	40012400 	.word	0x40012400
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b8c:	b510      	push	{r4, lr}
 8000b8e:	0004      	movs	r4, r0
 8000b90:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b92:	2214      	movs	r2, #20
 8000b94:	2100      	movs	r1, #0
 8000b96:	a802      	add	r0, sp, #8
 8000b98:	f003 f906 	bl	8003da8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9c:	221c      	movs	r2, #28
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	a807      	add	r0, sp, #28
 8000ba2:	f003 f901 	bl	8003da8 <memset>
  if(hi2c->Instance==I2C1)
 8000ba6:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <HAL_I2C_MspInit+0x7c>)
 8000ba8:	6822      	ldr	r2, [r4, #0]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d129      	bne.n	8000c02 <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bae:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bb2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb4:	f001 faec 	bl	8002190 <HAL_RCCEx_PeriphCLKConfig>
 8000bb8:	2800      	cmp	r0, #0
 8000bba:	d001      	beq.n	8000bc0 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8000bbc:	f7ff fd3c 	bl	8000638 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	4c12      	ldr	r4, [pc, #72]	@ (8000c0c <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8000bce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bd8:	23c0      	movs	r3, #192	@ 0xc0
 8000bda:	00db      	lsls	r3, r3, #3
 8000bdc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bde:	2312      	movs	r3, #18
 8000be0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000be8:	3306      	adds	r3, #6
 8000bea:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bec:	f000 fd28 	bl	8001640 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf0:	2280      	movs	r2, #128	@ 0x80
 8000bf2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000bf4:	0392      	lsls	r2, r2, #14
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8000bfa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c02:	b00e      	add	sp, #56	@ 0x38
 8000c04:	bd10      	pop	{r4, pc}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	40005400 	.word	0x40005400
 8000c0c:	40021000 	.word	0x40021000

08000c10 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM14)
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <HAL_TIM_Base_MspInit+0x24>)
 8000c12:	6802      	ldr	r2, [r0, #0]
{
 8000c14:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM14)
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d109      	bne.n	8000c2e <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000c1a:	2180      	movs	r1, #128	@ 0x80
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_TIM_Base_MspInit+0x28>)
 8000c1e:	0209      	lsls	r1, r1, #8
 8000c20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c22:	430a      	orrs	r2, r1
 8000c24:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c28:	400b      	ands	r3, r1
 8000c2a:	9301      	str	r3, [sp, #4]
 8000c2c:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000c2e:	b002      	add	sp, #8
 8000c30:	4770      	bx	lr
 8000c32:	46c0      	nop			@ (mov r8, r8)
 8000c34:	40002000 	.word	0x40002000
 8000c38:	40021000 	.word	0x40021000

08000c3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c3c:	b510      	push	{r4, lr}
 8000c3e:	0004      	movs	r4, r0
 8000c40:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c42:	2214      	movs	r2, #20
 8000c44:	2100      	movs	r1, #0
 8000c46:	a803      	add	r0, sp, #12
 8000c48:	f003 f8ae 	bl	8003da8 <memset>
  if(huart->Instance==USART2)
 8000c4c:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <HAL_UART_MspInit+0x54>)
 8000c4e:	6822      	ldr	r2, [r4, #0]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d11b      	bne.n	8000c8c <HAL_UART_MspInit+0x50>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c54:	2180      	movs	r1, #128	@ 0x80
 8000c56:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <HAL_UART_MspInit+0x58>)
 8000c58:	0289      	lsls	r1, r1, #10
 8000c5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c66:	400a      	ands	r2, r1
 8000c68:	9201      	str	r2, [sp, #4]
 8000c6a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000c70:	4311      	orrs	r1, r2
 8000c72:	6359      	str	r1, [r3, #52]	@ 0x34
 8000c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4013      	ands	r3, r2
 8000c7a:	9302      	str	r3, [sp, #8]
 8000c7c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000c7e:	230c      	movs	r3, #12
 8000c80:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	3b0a      	subs	r3, #10
 8000c84:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c86:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f000 fcda 	bl	8001640 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c8c:	b008      	add	sp, #32
 8000c8e:	bd10      	pop	{r4, pc}
 8000c90:	40004400 	.word	0x40004400
 8000c94:	40021000 	.word	0x40021000

08000c98 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c98:	b510      	push	{r4, lr}
 8000c9a:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4802      	ldr	r0, [pc, #8]	@ (8000ca8 <HardFault_Handler+0x10>)
 8000ca0:	f7ff fbbc 	bl	800041c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <HardFault_Handler+0xc>
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	08004c75 	.word	0x08004c75

08000cac <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cac:	4770      	bx	lr

08000cae <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cae:	b570      	push	{r4, r5, r6, lr}
 8000cb0:	000e      	movs	r6, r1
 8000cb2:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb4:	2500      	movs	r5, #0
 8000cb6:	42a5      	cmp	r5, r4
 8000cb8:	db01      	blt.n	8000cbe <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000cba:	0020      	movs	r0, r4
 8000cbc:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000cbe:	e000      	b.n	8000cc2 <_read+0x14>
 8000cc0:	bf00      	nop
 8000cc2:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc4:	3501      	adds	r5, #1
 8000cc6:	e7f6      	b.n	8000cb6 <_read+0x8>

08000cc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cc8:	b510      	push	{r4, lr}
 8000cca:	1e14      	subs	r4, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ccc:	dd05      	ble.n	8000cda <_write+0x12>
  {
    //__io_putchar(*ptr++);
  // transmit via HAL UART in blocking mode
	  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000cce:	2301      	movs	r3, #1
 8000cd0:	4803      	ldr	r0, [pc, #12]	@ (8000ce0 <_write+0x18>)
 8000cd2:	b292      	uxth	r2, r2
 8000cd4:	425b      	negs	r3, r3
 8000cd6:	f001 fd1e 	bl	8002716 <HAL_UART_Transmit>
	  return len;

  }
  return len;
}
 8000cda:	0020      	movs	r0, r4
 8000cdc:	bd10      	pop	{r4, pc}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	200000e4 	.word	0x200000e4

08000ce4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8000ce4:	2001      	movs	r0, #1
}
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	4770      	bx	lr

08000cea <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000cea:	2380      	movs	r3, #128	@ 0x80
 8000cec:	019b      	lsls	r3, r3, #6
  return 0;
}
 8000cee:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000cf0:	604b      	str	r3, [r1, #4]
}
 8000cf2:	4770      	bx	lr

08000cf4 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	4770      	bx	lr

08000cf8 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	4770      	bx	lr

08000cfc <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cfc:	490b      	ldr	r1, [pc, #44]	@ (8000d2c <_sbrk+0x30>)
 8000cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8000d30 <_sbrk+0x34>)
{
 8000d00:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d02:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d04:	490b      	ldr	r1, [pc, #44]	@ (8000d34 <_sbrk+0x38>)
{
 8000d06:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000d08:	6808      	ldr	r0, [r1, #0]
 8000d0a:	2800      	cmp	r0, #0
 8000d0c:	d101      	bne.n	8000d12 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8000d0e:	480a      	ldr	r0, [pc, #40]	@ (8000d38 <_sbrk+0x3c>)
 8000d10:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d12:	6808      	ldr	r0, [r1, #0]
 8000d14:	18c3      	adds	r3, r0, r3
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d906      	bls.n	8000d28 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8000d1a:	f003 f89b 	bl	8003e54 <__errno>
 8000d1e:	230c      	movs	r3, #12
 8000d20:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000d22:	2001      	movs	r0, #1
 8000d24:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000d26:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000d28:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8000d2a:	e7fc      	b.n	8000d26 <_sbrk+0x2a>
 8000d2c:	00000400 	.word	0x00000400
 8000d30:	20003000 	.word	0x20003000
 8000d34:	200002e8 	.word	0x200002e8
 8000d38:	20000730 	.word	0x20000730

08000d3c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d3c:	2280      	movs	r2, #128	@ 0x80
 8000d3e:	4b02      	ldr	r3, [pc, #8]	@ (8000d48 <SystemInit+0xc>)
 8000d40:	0512      	lsls	r2, r2, #20
 8000d42:	609a      	str	r2, [r3, #8]
#endif
}
 8000d44:	4770      	bx	lr
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <Delay_us>:
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
}

static void Delay_us(uint16_t us)
{
    __HAL_TIM_SET_COUNTER(&htim14, 0);  // Reset counter
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4b05      	ldr	r3, [pc, #20]	@ (8000d64 <Delay_us+0x18>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait for reset to take effect (important!)
        while (__HAL_TIM_GET_COUNTER(&htim14) > 100);
 8000d54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d56:	2a64      	cmp	r2, #100	@ 0x64
 8000d58:	d8fc      	bhi.n	8000d54 <Delay_us+0x8>

    while (__HAL_TIM_GET_COUNTER(&htim14) < us);
 8000d5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d5c:	4282      	cmp	r2, r0
 8000d5e:	d3fc      	bcc.n	8000d5a <Delay_us+0xe>

}
 8000d60:	4770      	bx	lr
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	20000178 	.word	0x20000178

08000d68 <DHT11_Read>:
{
 8000d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6a:	b08b      	sub	sp, #44	@ 0x2c
    uint8_t bits[5] = {0};
 8000d6c:	ad03      	add	r5, sp, #12
 8000d6e:	2205      	movs	r2, #5
 8000d70:	2100      	movs	r1, #0
{
 8000d72:	9001      	str	r0, [sp, #4]
    uint8_t bits[5] = {0};
 8000d74:	0028      	movs	r0, r5
 8000d76:	f003 f817 	bl	8003da8 <memset>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	a807      	add	r0, sp, #28
 8000d80:	f003 f812 	bl	8003da8 <memset>
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000d84:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000d86:	2402      	movs	r4, #2
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d88:	2601      	movs	r6, #1
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000d8a:	a905      	add	r1, sp, #20
 8000d8c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000d8e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000d92:	f000 fc55 	bl	8001640 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000d96:	20a0      	movs	r0, #160	@ 0xa0
 8000d98:	0021      	movs	r1, r4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	05c0      	lsls	r0, r0, #23
 8000d9e:	f000 fd0f 	bl	80017c0 <HAL_GPIO_WritePin>
    BSP_delayMs(2);
 8000da2:	0020      	movs	r0, r4
 8000da4:	f7ff fb56 	bl	8000454 <BSP_delayMs>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000da8:	20a0      	movs	r0, #160	@ 0xa0
 8000daa:	0032      	movs	r2, r6
 8000dac:	0021      	movs	r1, r4
 8000dae:	05c0      	lsls	r0, r0, #23
 8000db0:	f000 fd06 	bl	80017c0 <HAL_GPIO_WritePin>
    Delay_us(30);
 8000db4:	201e      	movs	r0, #30
 8000db6:	f7ff ffc9 	bl	8000d4c <Delay_us>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dba:	2210      	movs	r2, #16
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	a806      	add	r0, sp, #24
 8000dc0:	f002 fff2 	bl	8003da8 <memset>
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000dc4:	20a0      	movs	r0, #160	@ 0xa0
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000dc6:	26a0      	movs	r6, #160	@ 0xa0
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000dc8:	a905      	add	r1, sp, #20
 8000dca:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000dcc:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000dce:	f000 fc37 	bl	8001640 <HAL_GPIO_Init>
}
 8000dd2:	3463      	adds	r4, #99	@ 0x63
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000dd4:	05f6      	lsls	r6, r6, #23
 8000dd6:	2102      	movs	r1, #2
 8000dd8:	0030      	movs	r0, r6
 8000dda:	f000 fceb 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000dde:	2801      	cmp	r0, #1
 8000de0:	d045      	beq.n	8000e6e <DHT11_Read+0x106>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8000de2:	26a0      	movs	r6, #160	@ 0xa0
 8000de4:	2465      	movs	r4, #101	@ 0x65
 8000de6:	05f6      	lsls	r6, r6, #23
 8000de8:	2102      	movs	r1, #2
 8000dea:	0030      	movs	r0, r6
 8000dec:	f000 fce2 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000df0:	2800      	cmp	r0, #0
 8000df2:	d049      	beq.n	8000e88 <DHT11_Read+0x120>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000df4:	26a0      	movs	r6, #160	@ 0xa0
 8000df6:	2465      	movs	r4, #101	@ 0x65
 8000df8:	05f6      	lsls	r6, r6, #23
 8000dfa:	2102      	movs	r1, #2
 8000dfc:	0030      	movs	r0, r6
 8000dfe:	f000 fcd9 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000e02:	2801      	cmp	r0, #1
 8000e04:	d047      	beq.n	8000e96 <DHT11_Read+0x12e>
 8000e06:	002f      	movs	r7, r5
 8000e08:	2405      	movs	r4, #5
        for (i = 0; i < 8; i++) {
 8000e0a:	2607      	movs	r6, #7
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET);
 8000e0c:	20a0      	movs	r0, #160	@ 0xa0
 8000e0e:	2102      	movs	r1, #2
 8000e10:	05c0      	lsls	r0, r0, #23
 8000e12:	f000 fccf 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d0f8      	beq.n	8000e0c <DHT11_Read+0xa4>
            Delay_us(30);
 8000e1a:	201e      	movs	r0, #30
 8000e1c:	f7ff ff96 	bl	8000d4c <Delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000e20:	20a0      	movs	r0, #160	@ 0xa0
 8000e22:	2102      	movs	r1, #2
 8000e24:	05c0      	lsls	r0, r0, #23
 8000e26:	f000 fcc5 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000e2a:	2801      	cmp	r0, #1
 8000e2c:	d103      	bne.n	8000e36 <DHT11_Read+0xce>
                bits[j] |= (1 << (7 - i));
 8000e2e:	40b0      	lsls	r0, r6
 8000e30:	783b      	ldrb	r3, [r7, #0]
 8000e32:	4303      	orrs	r3, r0
 8000e34:	703b      	strb	r3, [r7, #0]
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET);
 8000e36:	20a0      	movs	r0, #160	@ 0xa0
 8000e38:	2102      	movs	r1, #2
 8000e3a:	05c0      	lsls	r0, r0, #23
 8000e3c:	f000 fcba 	bl	80017b4 <HAL_GPIO_ReadPin>
 8000e40:	2801      	cmp	r0, #1
 8000e42:	d0f8      	beq.n	8000e36 <DHT11_Read+0xce>
        for (i = 0; i < 8; i++) {
 8000e44:	3e01      	subs	r6, #1
 8000e46:	d2e1      	bcs.n	8000e0c <DHT11_Read+0xa4>
    for (j = 0; j < 5; j++) {
 8000e48:	3c01      	subs	r4, #1
 8000e4a:	b2e4      	uxtb	r4, r4
 8000e4c:	3701      	adds	r7, #1
 8000e4e:	2c00      	cmp	r4, #0
 8000e50:	d1db      	bne.n	8000e0a <DHT11_Read+0xa2>
    if ((uint8_t)(bits[0] + bits[1] + bits[2] + bits[3]) != bits[4])
 8000e52:	7869      	ldrb	r1, [r5, #1]
 8000e54:	782b      	ldrb	r3, [r5, #0]
 8000e56:	78aa      	ldrb	r2, [r5, #2]
 8000e58:	185b      	adds	r3, r3, r1
 8000e5a:	78e9      	ldrb	r1, [r5, #3]
 8000e5c:	18d3      	adds	r3, r2, r3
 8000e5e:	185b      	adds	r3, r3, r1
 8000e60:	7929      	ldrb	r1, [r5, #4]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	4299      	cmp	r1, r3
 8000e66:	d11c      	bne.n	8000ea2 <DHT11_Read+0x13a>
    *temp_data = bits[2];
 8000e68:	9b01      	ldr	r3, [sp, #4]
 8000e6a:	701a      	strb	r2, [r3, #0]
    return 0; // success
 8000e6c:	e006      	b.n	8000e7c <DHT11_Read+0x114>
        if (++timeout > 100)
 8000e6e:	3c01      	subs	r4, #1
 8000e70:	2c00      	cmp	r4, #0
 8000e72:	d106      	bne.n	8000e82 <DHT11_Read+0x11a>
        	printf("timeout\n");
 8000e74:	480c      	ldr	r0, [pc, #48]	@ (8000ea8 <DHT11_Read+0x140>)
 8000e76:	f002 fe7f 	bl	8003b78 <puts>
        	return 1;
 8000e7a:	2401      	movs	r4, #1
}
 8000e7c:	0020      	movs	r0, r4
 8000e7e:	b00b      	add	sp, #44	@ 0x2c
 8000e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
        Delay_us(1);
 8000e82:	f7ff ff63 	bl	8000d4c <Delay_us>
 8000e86:	e7a6      	b.n	8000dd6 <DHT11_Read+0x6e>
        if (++timeout > 100) return 1;
 8000e88:	3c01      	subs	r4, #1
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d0f5      	beq.n	8000e7a <DHT11_Read+0x112>
        Delay_us(1);
 8000e8e:	2001      	movs	r0, #1
 8000e90:	f7ff ff5c 	bl	8000d4c <Delay_us>
 8000e94:	e7a8      	b.n	8000de8 <DHT11_Read+0x80>
        if (++timeout > 100) return 1;
 8000e96:	3c01      	subs	r4, #1
 8000e98:	2c00      	cmp	r4, #0
 8000e9a:	d0ee      	beq.n	8000e7a <DHT11_Read+0x112>
        Delay_us(1);
 8000e9c:	f7ff ff56 	bl	8000d4c <Delay_us>
 8000ea0:	e7ab      	b.n	8000dfa <DHT11_Read+0x92>
        return 2; // checksum error
 8000ea2:	2402      	movs	r4, #2
 8000ea4:	e7ea      	b.n	8000e7c <DHT11_Read+0x114>
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	08004cd7 	.word	0x08004cd7

08000eac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eac:	480d      	ldr	r0, [pc, #52]	@ (8000ee4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eb0:	f7ff ff44 	bl	8000d3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000eb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000eb6:	e003      	b.n	8000ec0 <LoopCopyDataInit>

08000eb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000eba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ebc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000ebe:	3104      	adds	r1, #4

08000ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ec0:	480a      	ldr	r0, [pc, #40]	@ (8000eec <LoopForever+0xa>)
  ldr r3, =_edata
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000ec4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000ec6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000ec8:	d3f6      	bcc.n	8000eb8 <CopyDataInit>
  ldr r2, =_sbss
 8000eca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000ecc:	e002      	b.n	8000ed4 <LoopFillZerobss>

08000ece <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  str  r3, [r2]
 8000ed0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed2:	3204      	adds	r2, #4

08000ed4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000ed4:	4b08      	ldr	r3, [pc, #32]	@ (8000ef8 <LoopForever+0x16>)
  cmp r2, r3
 8000ed6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000ed8:	d3f9      	bcc.n	8000ece <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000eda:	f002 ffc1 	bl	8003e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ede:	f7ff fbe1 	bl	80006a4 <main>

08000ee2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ee2:	e7fe      	b.n	8000ee2 <LoopForever>
  ldr   r0, =_estack
 8000ee4:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000ee8:	08006188 	.word	0x08006188
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ef0:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000ef4:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000ef8:	20000730 	.word	0x20000730

08000efc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000efc:	e7fe      	b.n	8000efc <ADC1_IRQHandler>
	...

08000f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f00:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <HAL_InitTick+0x44>)
{
 8000f04:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8000f06:	7819      	ldrb	r1, [r3, #0]
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	d101      	bne.n	8000f10 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f0c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8000f0e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000f10:	20fa      	movs	r0, #250	@ 0xfa
 8000f12:	0080      	lsls	r0, r0, #2
 8000f14:	f7ff f90c 	bl	8000130 <__udivsi3>
 8000f18:	4c0b      	ldr	r4, [pc, #44]	@ (8000f48 <HAL_InitTick+0x48>)
 8000f1a:	0001      	movs	r1, r0
 8000f1c:	6820      	ldr	r0, [r4, #0]
 8000f1e:	f7ff f907 	bl	8000130 <__udivsi3>
 8000f22:	f000 fb73 	bl	800160c <HAL_SYSTICK_Config>
 8000f26:	1e04      	subs	r4, r0, #0
 8000f28:	d1f0      	bne.n	8000f0c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2a:	2d03      	cmp	r5, #3
 8000f2c:	d8ee      	bhi.n	8000f0c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f2e:	0002      	movs	r2, r0
 8000f30:	2001      	movs	r0, #1
 8000f32:	0029      	movs	r1, r5
 8000f34:	4240      	negs	r0, r0
 8000f36:	f000 fb3f 	bl	80015b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <HAL_InitTick+0x4c>)
 8000f3c:	0020      	movs	r0, r4
 8000f3e:	601d      	str	r5, [r3, #0]
  return status;
 8000f40:	e7e5      	b.n	8000f0e <HAL_InitTick+0xe>
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	20000004 	.word	0x20000004
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_Init>:
{
 8000f50:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f52:	2003      	movs	r0, #3
 8000f54:	f7ff ffd4 	bl	8000f00 <HAL_InitTick>
 8000f58:	1e04      	subs	r4, r0, #0
 8000f5a:	d103      	bne.n	8000f64 <HAL_Init+0x14>
    HAL_MspInit();
 8000f5c:	f7ff fdc0 	bl	8000ae0 <HAL_MspInit>
}
 8000f60:	0020      	movs	r0, r4
 8000f62:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f64:	2401      	movs	r4, #1
 8000f66:	e7fb      	b.n	8000f60 <HAL_Init+0x10>

08000f68 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f68:	4b01      	ldr	r3, [pc, #4]	@ (8000f70 <HAL_GetTick+0x8>)
 8000f6a:	6818      	ldr	r0, [r3, #0]
}
 8000f6c:	4770      	bx	lr
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	200002ec 	.word	0x200002ec

08000f74 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f74:	6880      	ldr	r0, [r0, #8]
 8000f76:	0740      	lsls	r0, r0, #29
 8000f78:	0fc0      	lsrs	r0, r0, #31
}
 8000f7a:	4770      	bx	lr

08000f7c <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000f7c:	2300      	movs	r3, #0
{
 8000f7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f80:	b085      	sub	sp, #20
 8000f82:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8000f84:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f86:	4298      	cmp	r0, r3
 8000f88:	d100      	bne.n	8000f8c <HAL_ADC_Init+0x10>
 8000f8a:	e0ef      	b.n	800116c <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f8c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000f8e:	429d      	cmp	r5, r3
 8000f90:	d105      	bne.n	8000f9e <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f92:	f7ff fdbd 	bl	8000b10 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000f96:	0023      	movs	r3, r4
 8000f98:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8000f9a:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8000f9c:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f9e:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fa0:	6825      	ldr	r5, [r4, #0]
 8000fa2:	055b      	lsls	r3, r3, #21
 8000fa4:	68aa      	ldr	r2, [r5, #8]
 8000fa6:	421a      	tst	r2, r3
 8000fa8:	d100      	bne.n	8000fac <HAL_ADC_Init+0x30>
 8000faa:	e0a7      	b.n	80010fc <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fac:	2200      	movs	r2, #0
 8000fae:	68ab      	ldr	r3, [r5, #8]
 8000fb0:	9201      	str	r2, [sp, #4]
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	d408      	bmi.n	8000fc8 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fb6:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb8:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fba:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000fbc:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000fc4:	4333      	orrs	r3, r6
 8000fc6:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000fc8:	0028      	movs	r0, r5
 8000fca:	f7ff ffd3 	bl	8000f74 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000fce:	2210      	movs	r2, #16
 8000fd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	4303      	orrs	r3, r0
 8000fd6:	d000      	beq.n	8000fda <HAL_ADC_Init+0x5e>
 8000fd8:	e0cb      	b.n	8001172 <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fda:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000fdc:	4b67      	ldr	r3, [pc, #412]	@ (800117c <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000fde:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 8000fe0:	401a      	ands	r2, r3
 8000fe2:	3306      	adds	r3, #6
 8000fe4:	33ff      	adds	r3, #255	@ 0xff
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fea:	68ab      	ldr	r3, [r5, #8]
 8000fec:	07db      	lsls	r3, r3, #31
 8000fee:	d461      	bmi.n	80010b4 <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ff0:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8000ff2:	68e1      	ldr	r1, [r4, #12]
 8000ff4:	1e7b      	subs	r3, r7, #1
 8000ff6:	419f      	sbcs	r7, r3
 8000ff8:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000ffa:	7ea2      	ldrb	r2, [r4, #26]
 8000ffc:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000ffe:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001000:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001002:	0389      	lsls	r1, r1, #14
 8001004:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001006:	7e61      	ldrb	r1, [r4, #25]
 8001008:	03c9      	lsls	r1, r1, #15
 800100a:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800100c:	0351      	lsls	r1, r2, #13
 800100e:	430b      	orrs	r3, r1
 8001010:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001012:	2800      	cmp	r0, #0
 8001014:	db00      	blt.n	8001018 <HAL_ADC_Init+0x9c>
 8001016:	e085      	b.n	8001124 <HAL_ADC_Init+0x1a8>
 8001018:	0041      	lsls	r1, r0, #1
 800101a:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800101c:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800101e:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001020:	332c      	adds	r3, #44	@ 0x2c
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001026:	4333      	orrs	r3, r6
 8001028:	433b      	orrs	r3, r7
 800102a:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800102c:	1c61      	adds	r1, r4, #1
 800102e:	7fc9      	ldrb	r1, [r1, #31]
 8001030:	2901      	cmp	r1, #1
 8001032:	d105      	bne.n	8001040 <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001034:	2a00      	cmp	r2, #0
 8001036:	d000      	beq.n	800103a <HAL_ADC_Init+0xbe>
 8001038:	e077      	b.n	800112a <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800103a:	2280      	movs	r2, #128	@ 0x80
 800103c:	0252      	lsls	r2, r2, #9
 800103e:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001040:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001042:	2a00      	cmp	r2, #0
 8001044:	d005      	beq.n	8001052 <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001046:	21e0      	movs	r1, #224	@ 0xe0
 8001048:	0049      	lsls	r1, r1, #1
 800104a:	400a      	ands	r2, r1
 800104c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800104e:	430a      	orrs	r2, r1
 8001050:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001052:	68ea      	ldr	r2, [r5, #12]
 8001054:	494a      	ldr	r1, [pc, #296]	@ (8001180 <HAL_ADC_Init+0x204>)
 8001056:	400a      	ands	r2, r1
 8001058:	4313      	orrs	r3, r2
 800105a:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800105c:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800105e:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001060:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001062:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8001064:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001066:	0f97      	lsrs	r7, r2, #30
 8001068:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 800106a:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800106c:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 800106e:	2b01      	cmp	r3, #1
 8001070:	d108      	bne.n	8001084 <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001072:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001074:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8001076:	4333      	orrs	r3, r6
 8001078:	430b      	orrs	r3, r1
 800107a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800107c:	430b      	orrs	r3, r1
 800107e:	4661      	mov	r1, ip
 8001080:	433b      	orrs	r3, r7
 8001082:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001084:	692b      	ldr	r3, [r5, #16]
 8001086:	4f3f      	ldr	r7, [pc, #252]	@ (8001184 <HAL_ADC_Init+0x208>)
 8001088:	403b      	ands	r3, r7
 800108a:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800108c:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 800108e:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001090:	0053      	lsls	r3, r2, #1
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	05c9      	lsls	r1, r1, #23
 8001096:	428b      	cmp	r3, r1
 8001098:	d00c      	beq.n	80010b4 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800109a:	2380      	movs	r3, #128	@ 0x80
 800109c:	061b      	lsls	r3, r3, #24
 800109e:	429a      	cmp	r2, r3
 80010a0:	d008      	beq.n	80010b4 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80010a2:	4939      	ldr	r1, [pc, #228]	@ (8001188 <HAL_ADC_Init+0x20c>)
 80010a4:	4f39      	ldr	r7, [pc, #228]	@ (800118c <HAL_ADC_Init+0x210>)
 80010a6:	680b      	ldr	r3, [r1, #0]
 80010a8:	403b      	ands	r3, r7
 80010aa:	27f0      	movs	r7, #240	@ 0xf0
 80010ac:	03bf      	lsls	r7, r7, #14
 80010ae:	403a      	ands	r2, r7
 80010b0:	4313      	orrs	r3, r2
 80010b2:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 80010b4:	2107      	movs	r1, #7
 80010b6:	2770      	movs	r7, #112	@ 0x70
 80010b8:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80010ba:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80010bc:	438b      	bics	r3, r1
 80010be:	4313      	orrs	r3, r2
 80010c0:	616b      	str	r3, [r5, #20]
 80010c2:	6969      	ldr	r1, [r5, #20]
 80010c4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80010c6:	43b9      	bics	r1, r7
 80010c8:	011b      	lsls	r3, r3, #4
 80010ca:	430b      	orrs	r3, r1
 80010cc:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80010ce:	2800      	cmp	r0, #0
 80010d0:	d133      	bne.n	800113a <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80010d2:	2310      	movs	r3, #16
 80010d4:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80010d6:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80010d8:	430b      	orrs	r3, r1
 80010da:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010dc:	2107      	movs	r1, #7
 80010de:	696b      	ldr	r3, [r5, #20]
 80010e0:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d138      	bne.n	8001158 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80010e6:	2300      	movs	r3, #0
 80010e8:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010ea:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80010ec:	3303      	adds	r3, #3
 80010ee:	439a      	bics	r2, r3
 80010f0:	3b02      	subs	r3, #2
 80010f2:	4313      	orrs	r3, r2
 80010f4:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80010f6:	9801      	ldr	r0, [sp, #4]
 80010f8:	b005      	add	sp, #20
 80010fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 80010fc:	68aa      	ldr	r2, [r5, #8]
 80010fe:	4924      	ldr	r1, [pc, #144]	@ (8001190 <HAL_ADC_Init+0x214>)
 8001100:	400a      	ands	r2, r1
 8001102:	4313      	orrs	r3, r2
 8001104:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001106:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <HAL_ADC_Init+0x218>)
 8001108:	4923      	ldr	r1, [pc, #140]	@ (8001198 <HAL_ADC_Init+0x21c>)
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	f7ff f810 	bl	8000130 <__udivsi3>
 8001110:	0040      	lsls	r0, r0, #1
 8001112:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8001114:	9b03      	ldr	r3, [sp, #12]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d100      	bne.n	800111c <HAL_ADC_Init+0x1a0>
 800111a:	e747      	b.n	8000fac <HAL_ADC_Init+0x30>
      wait_loop_index--;
 800111c:	9b03      	ldr	r3, [sp, #12]
 800111e:	3b01      	subs	r3, #1
 8001120:	9303      	str	r3, [sp, #12]
 8001122:	e7f7      	b.n	8001114 <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001124:	2180      	movs	r1, #128	@ 0x80
 8001126:	0389      	lsls	r1, r1, #14
 8001128:	e778      	b.n	800101c <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800112a:	2220      	movs	r2, #32
 800112c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800112e:	433a      	orrs	r2, r7
 8001130:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001132:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001134:	4311      	orrs	r1, r2
 8001136:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8001138:	e782      	b.n	8001040 <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	039b      	lsls	r3, r3, #14
 800113e:	4298      	cmp	r0, r3
 8001140:	d1cc      	bne.n	80010dc <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 8001142:	211c      	movs	r1, #28
 8001144:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001146:	69e3      	ldr	r3, [r4, #28]
 8001148:	3b01      	subs	r3, #1
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	400b      	ands	r3, r1
 800114e:	392c      	subs	r1, #44	@ 0x2c
 8001150:	4099      	lsls	r1, r3
 8001152:	000b      	movs	r3, r1
 8001154:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8001156:	e7bf      	b.n	80010d8 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8001158:	2312      	movs	r3, #18
 800115a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800115c:	439a      	bics	r2, r3
 800115e:	3b02      	subs	r3, #2
 8001160:	4313      	orrs	r3, r2
 8001162:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001164:	2301      	movs	r3, #1
 8001166:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001168:	4313      	orrs	r3, r2
 800116a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	e7c1      	b.n	80010f6 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001172:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001174:	431a      	orrs	r2, r3
 8001176:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001178:	e7f8      	b.n	800116c <HAL_ADC_Init+0x1f0>
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	fffffefd 	.word	0xfffffefd
 8001180:	ffde0201 	.word	0xffde0201
 8001184:	1ffffc02 	.word	0x1ffffc02
 8001188:	40012708 	.word	0x40012708
 800118c:	ffc3ffff 	.word	0xffc3ffff
 8001190:	6fffffe8 	.word	0x6fffffe8
 8001194:	20000000 	.word	0x20000000
 8001198:	00030d40 	.word	0x00030d40

0800119c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800119c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800119e:	6947      	ldr	r7, [r0, #20]
{
 80011a0:	0004      	movs	r4, r0
 80011a2:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011a4:	2f08      	cmp	r7, #8
 80011a6:	d00a      	beq.n	80011be <HAL_ADC_PollForConversion+0x22>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80011a8:	6803      	ldr	r3, [r0, #0]
 80011aa:	2001      	movs	r0, #1
 80011ac:	68db      	ldr	r3, [r3, #12]

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80011ae:	2704      	movs	r7, #4
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80011b0:	4203      	tst	r3, r0
 80011b2:	d004      	beq.n	80011be <HAL_ADC_PollForConversion+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011b4:	2320      	movs	r3, #32
 80011b6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80011b8:	4313      	orrs	r3, r2
 80011ba:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
  }

  /* Return function status */
  return HAL_OK;
}
 80011bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 80011be:	f7ff fed3 	bl	8000f68 <HAL_GetTick>
 80011c2:	9001      	str	r0, [sp, #4]
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80011c4:	6825      	ldr	r5, [r4, #0]
 80011c6:	682b      	ldr	r3, [r5, #0]
 80011c8:	421f      	tst	r7, r3
 80011ca:	d024      	beq.n	8001216 <HAL_ADC_PollForConversion+0x7a>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011cc:	2380      	movs	r3, #128	@ 0x80
 80011ce:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4313      	orrs	r3, r2
 80011d4:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80011d6:	23c0      	movs	r3, #192	@ 0xc0
 80011d8:	68ea      	ldr	r2, [r5, #12]
 80011da:	011b      	lsls	r3, r3, #4
 80011dc:	421a      	tst	r2, r3
 80011de:	d115      	bne.n	800120c <HAL_ADC_PollForConversion+0x70>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80011e0:	7ea3      	ldrb	r3, [r4, #26]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d112      	bne.n	800120c <HAL_ADC_PollForConversion+0x70>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80011e6:	682b      	ldr	r3, [r5, #0]
 80011e8:	071b      	lsls	r3, r3, #28
 80011ea:	d50f      	bpl.n	800120c <HAL_ADC_PollForConversion+0x70>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011ec:	0028      	movs	r0, r5
 80011ee:	f7ff fec1 	bl	8000f74 <LL_ADC_REG_IsConversionOngoing>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d123      	bne.n	800123e <HAL_ADC_PollForConversion+0xa2>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80011f6:	220c      	movs	r2, #12
 80011f8:	686b      	ldr	r3, [r5, #4]
 80011fa:	4393      	bics	r3, r2
 80011fc:	606b      	str	r3, [r5, #4]
        ADC_STATE_CLR_SET(hadc->State,
 80011fe:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <HAL_ADC_PollForConversion+0xbc>)
 8001202:	401a      	ands	r2, r3
 8001204:	3304      	adds	r3, #4
 8001206:	33ff      	adds	r3, #255	@ 0xff
 8001208:	4313      	orrs	r3, r2
 800120a:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800120c:	7e23      	ldrb	r3, [r4, #24]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d01e      	beq.n	8001250 <HAL_ADC_PollForConversion+0xb4>
  return HAL_OK;
 8001212:	2000      	movs	r0, #0
 8001214:	e7d2      	b.n	80011bc <HAL_ADC_PollForConversion+0x20>
    if (Timeout != HAL_MAX_DELAY)
 8001216:	1c73      	adds	r3, r6, #1
 8001218:	d0d5      	beq.n	80011c6 <HAL_ADC_PollForConversion+0x2a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800121a:	f7ff fea5 	bl	8000f68 <HAL_GetTick>
 800121e:	9b01      	ldr	r3, [sp, #4]
 8001220:	1ac0      	subs	r0, r0, r3
 8001222:	42b0      	cmp	r0, r6
 8001224:	d908      	bls.n	8001238 <HAL_ADC_PollForConversion+0x9c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001226:	2304      	movs	r3, #4
 8001228:	6da2      	ldr	r2, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 800122a:	3454      	adds	r4, #84	@ 0x54
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800122c:	4313      	orrs	r3, r2
 800122e:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 8001230:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8001232:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8001234:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8001236:	e7c1      	b.n	80011bc <HAL_ADC_PollForConversion+0x20>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001238:	2e00      	cmp	r6, #0
 800123a:	d1c3      	bne.n	80011c4 <HAL_ADC_PollForConversion+0x28>
 800123c:	e7f3      	b.n	8001226 <HAL_ADC_PollForConversion+0x8a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800123e:	2320      	movs	r3, #32
 8001240:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001242:	4313      	orrs	r3, r2
 8001244:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001246:	2301      	movs	r3, #1
 8001248:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800124a:	4313      	orrs	r3, r2
 800124c:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800124e:	e7dd      	b.n	800120c <HAL_ADC_PollForConversion+0x70>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001250:	230c      	movs	r3, #12
 8001252:	602b      	str	r3, [r5, #0]
 8001254:	e7dd      	b.n	8001212 <HAL_ADC_PollForConversion+0x76>
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	fffffefe 	.word	0xfffffefe

0800125c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800125c:	6803      	ldr	r3, [r0, #0]
 800125e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8001260:	4770      	bx	lr
	...

08001264 <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001264:	2300      	movs	r3, #0
{
 8001266:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001268:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800126a:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800126c:	0003      	movs	r3, r0
{
 800126e:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8001270:	3354      	adds	r3, #84	@ 0x54
 8001272:	781a      	ldrb	r2, [r3, #0]
{
 8001274:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001276:	2002      	movs	r0, #2
 8001278:	2a01      	cmp	r2, #1
 800127a:	d04d      	beq.n	8001318 <HAL_ADC_ConfigChannel+0xb4>
 800127c:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800127e:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8001280:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001282:	6825      	ldr	r5, [r4, #0]
 8001284:	0028      	movs	r0, r5
 8001286:	f7ff fe75 	bl	8000f74 <LL_ADC_REG_IsConversionOngoing>
 800128a:	2800      	cmp	r0, #0
 800128c:	d000      	beq.n	8001290 <HAL_ADC_ConfigChannel+0x2c>
 800128e:	e0f9      	b.n	8001484 <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001290:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001292:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2180      	movs	r1, #128	@ 0x80
 8001298:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800129a:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 800129c:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800129e:	9b00      	ldr	r3, [sp, #0]
 80012a0:	0609      	lsls	r1, r1, #24
 80012a2:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80012a4:	2a02      	cmp	r2, #2
 80012a6:	d100      	bne.n	80012aa <HAL_ADC_ConfigChannel+0x46>
 80012a8:	e0c7      	b.n	800143a <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012aa:	025a      	lsls	r2, r3, #9
 80012ac:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80012ae:	428f      	cmp	r7, r1
 80012b0:	d134      	bne.n	800131c <HAL_ADC_ConfigChannel+0xb8>
 80012b2:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 80012b4:	430a      	orrs	r2, r1
 80012b6:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 80012b8:	9a00      	ldr	r2, [sp, #0]
 80012ba:	6968      	ldr	r0, [r5, #20]
 80012bc:	6892      	ldr	r2, [r2, #8]
 80012be:	0219      	lsls	r1, r3, #8
 80012c0:	4e73      	ldr	r6, [pc, #460]	@ (8001490 <HAL_ADC_ConfigChannel+0x22c>)
 80012c2:	400a      	ands	r2, r1
 80012c4:	4032      	ands	r2, r6
 80012c6:	4388      	bics	r0, r1
 80012c8:	4302      	orrs	r2, r0
 80012ca:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	da1f      	bge.n	8001310 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80012d0:	20c0      	movs	r0, #192	@ 0xc0
 80012d2:	4a70      	ldr	r2, [pc, #448]	@ (8001494 <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012d4:	4970      	ldr	r1, [pc, #448]	@ (8001498 <HAL_ADC_ConfigChannel+0x234>)
 80012d6:	6815      	ldr	r5, [r2, #0]
 80012d8:	0400      	lsls	r0, r0, #16
 80012da:	4028      	ands	r0, r5
 80012dc:	428b      	cmp	r3, r1
 80012de:	d000      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x7e>
 80012e0:	e09b      	b.n	800141a <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80012e2:	2180      	movs	r1, #128	@ 0x80
 80012e4:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012e6:	420d      	tst	r5, r1
 80012e8:	d112      	bne.n	8001310 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80012ea:	6813      	ldr	r3, [r2, #0]
 80012ec:	4d6b      	ldr	r5, [pc, #428]	@ (800149c <HAL_ADC_ConfigChannel+0x238>)
 80012ee:	402b      	ands	r3, r5
 80012f0:	4303      	orrs	r3, r0
 80012f2:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80012f4:	4b6a      	ldr	r3, [pc, #424]	@ (80014a0 <HAL_ADC_ConfigChannel+0x23c>)
 80012f6:	6011      	str	r1, [r2, #0]
 80012f8:	6818      	ldr	r0, [r3, #0]
 80012fa:	496a      	ldr	r1, [pc, #424]	@ (80014a4 <HAL_ADC_ConfigChannel+0x240>)
 80012fc:	f7fe ff18 	bl	8000130 <__udivsi3>
 8001300:	230c      	movs	r3, #12
 8001302:	4343      	muls	r3, r0
 8001304:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 8001306:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8001308:	9b03      	ldr	r3, [sp, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d000      	beq.n	8001310 <HAL_ADC_ConfigChannel+0xac>
 800130e:	e081      	b.n	8001414 <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001310:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001312:	2300      	movs	r3, #0
 8001314:	3454      	adds	r4, #84	@ 0x54
 8001316:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8001318:	b005      	add	sp, #20
 800131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800131c:	211f      	movs	r1, #31
 800131e:	4667      	mov	r7, ip
 8001320:	400f      	ands	r7, r1
 8001322:	3910      	subs	r1, #16
 8001324:	40b9      	lsls	r1, r7
 8001326:	43ce      	mvns	r6, r1
 8001328:	9601      	str	r6, [sp, #4]
 800132a:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 800132c:	438e      	bics	r6, r1
 800132e:	0031      	movs	r1, r6
 8001330:	2a00      	cmp	r2, #0
 8001332:	d112      	bne.n	800135a <HAL_ADC_ConfigChannel+0xf6>
 8001334:	0e98      	lsrs	r0, r3, #26
 8001336:	321f      	adds	r2, #31
 8001338:	4010      	ands	r0, r2
 800133a:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800133c:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800133e:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001340:	0892      	lsrs	r2, r2, #2
 8001342:	69e1      	ldr	r1, [r4, #28]
 8001344:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001346:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001348:	428a      	cmp	r2, r1
 800134a:	d8b5      	bhi.n	80012b8 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 800134c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800134e:	9801      	ldr	r0, [sp, #4]
 8001350:	009a      	lsls	r2, r3, #2
 8001352:	0f12      	lsrs	r2, r2, #28
 8001354:	40ba      	lsls	r2, r7
 8001356:	4001      	ands	r1, r0
 8001358:	e7ac      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800135a:	2201      	movs	r2, #1
 800135c:	4213      	tst	r3, r2
 800135e:	d1ec      	bne.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 8001360:	1892      	adds	r2, r2, r2
 8001362:	4213      	tst	r3, r2
 8001364:	d12c      	bne.n	80013c0 <HAL_ADC_ConfigChannel+0x15c>
 8001366:	2604      	movs	r6, #4
 8001368:	4233      	tst	r3, r6
 800136a:	d12b      	bne.n	80013c4 <HAL_ADC_ConfigChannel+0x160>
 800136c:	071a      	lsls	r2, r3, #28
 800136e:	d42b      	bmi.n	80013c8 <HAL_ADC_ConfigChannel+0x164>
 8001370:	06da      	lsls	r2, r3, #27
 8001372:	d42b      	bmi.n	80013cc <HAL_ADC_ConfigChannel+0x168>
 8001374:	069a      	lsls	r2, r3, #26
 8001376:	d42b      	bmi.n	80013d0 <HAL_ADC_ConfigChannel+0x16c>
 8001378:	065a      	lsls	r2, r3, #25
 800137a:	d42b      	bmi.n	80013d4 <HAL_ADC_ConfigChannel+0x170>
 800137c:	061a      	lsls	r2, r3, #24
 800137e:	d42b      	bmi.n	80013d8 <HAL_ADC_ConfigChannel+0x174>
 8001380:	05da      	lsls	r2, r3, #23
 8001382:	d42b      	bmi.n	80013dc <HAL_ADC_ConfigChannel+0x178>
 8001384:	059a      	lsls	r2, r3, #22
 8001386:	d42b      	bmi.n	80013e0 <HAL_ADC_ConfigChannel+0x17c>
 8001388:	055a      	lsls	r2, r3, #21
 800138a:	d42b      	bmi.n	80013e4 <HAL_ADC_ConfigChannel+0x180>
 800138c:	051a      	lsls	r2, r3, #20
 800138e:	d42b      	bmi.n	80013e8 <HAL_ADC_ConfigChannel+0x184>
 8001390:	04da      	lsls	r2, r3, #19
 8001392:	d42b      	bmi.n	80013ec <HAL_ADC_ConfigChannel+0x188>
 8001394:	049a      	lsls	r2, r3, #18
 8001396:	d42b      	bmi.n	80013f0 <HAL_ADC_ConfigChannel+0x18c>
 8001398:	045a      	lsls	r2, r3, #17
 800139a:	d42b      	bmi.n	80013f4 <HAL_ADC_ConfigChannel+0x190>
 800139c:	041a      	lsls	r2, r3, #16
 800139e:	d42b      	bmi.n	80013f8 <HAL_ADC_ConfigChannel+0x194>
 80013a0:	03da      	lsls	r2, r3, #15
 80013a2:	d42b      	bmi.n	80013fc <HAL_ADC_ConfigChannel+0x198>
 80013a4:	039a      	lsls	r2, r3, #14
 80013a6:	d42b      	bmi.n	8001400 <HAL_ADC_ConfigChannel+0x19c>
 80013a8:	035a      	lsls	r2, r3, #13
 80013aa:	d42b      	bmi.n	8001404 <HAL_ADC_ConfigChannel+0x1a0>
 80013ac:	031a      	lsls	r2, r3, #12
 80013ae:	d42b      	bmi.n	8001408 <HAL_ADC_ConfigChannel+0x1a4>
 80013b0:	02da      	lsls	r2, r3, #11
 80013b2:	d42b      	bmi.n	800140c <HAL_ADC_ConfigChannel+0x1a8>
 80013b4:	029a      	lsls	r2, r3, #10
 80013b6:	d42b      	bmi.n	8001410 <HAL_ADC_ConfigChannel+0x1ac>
 80013b8:	025a      	lsls	r2, r3, #9
 80013ba:	d5be      	bpl.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013bc:	2016      	movs	r0, #22
 80013be:	e7bc      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013c0:	2001      	movs	r0, #1
 80013c2:	e7ba      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013c4:	0010      	movs	r0, r2
 80013c6:	e7b8      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013c8:	2003      	movs	r0, #3
 80013ca:	e7b6      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013cc:	2004      	movs	r0, #4
 80013ce:	e7b4      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013d0:	2005      	movs	r0, #5
 80013d2:	e7b2      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013d4:	2006      	movs	r0, #6
 80013d6:	e7b0      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013d8:	2007      	movs	r0, #7
 80013da:	e7ae      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013dc:	2008      	movs	r0, #8
 80013de:	e7ac      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013e0:	2009      	movs	r0, #9
 80013e2:	e7aa      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013e4:	200a      	movs	r0, #10
 80013e6:	e7a8      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013e8:	200b      	movs	r0, #11
 80013ea:	e7a6      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013ec:	200c      	movs	r0, #12
 80013ee:	e7a4      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013f0:	200d      	movs	r0, #13
 80013f2:	e7a2      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013f4:	200e      	movs	r0, #14
 80013f6:	e7a0      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013f8:	200f      	movs	r0, #15
 80013fa:	e79e      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013fc:	2010      	movs	r0, #16
 80013fe:	e79c      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 8001400:	2011      	movs	r0, #17
 8001402:	e79a      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 8001404:	2012      	movs	r0, #18
 8001406:	e798      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 8001408:	2013      	movs	r0, #19
 800140a:	e796      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 800140c:	2014      	movs	r0, #20
 800140e:	e794      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 8001410:	2015      	movs	r0, #21
 8001412:	e792      	b.n	800133a <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8001414:	9b03      	ldr	r3, [sp, #12]
 8001416:	3b01      	subs	r3, #1
 8001418:	e775      	b.n	8001306 <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800141a:	4923      	ldr	r1, [pc, #140]	@ (80014a8 <HAL_ADC_ConfigChannel+0x244>)
 800141c:	428b      	cmp	r3, r1
 800141e:	d000      	beq.n	8001422 <HAL_ADC_ConfigChannel+0x1be>
 8001420:	e776      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001422:	2180      	movs	r1, #128	@ 0x80
 8001424:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001426:	420d      	tst	r5, r1
 8001428:	d000      	beq.n	800142c <HAL_ADC_ConfigChannel+0x1c8>
 800142a:	e771      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800142c:	6813      	ldr	r3, [r2, #0]
 800142e:	4d1b      	ldr	r5, [pc, #108]	@ (800149c <HAL_ADC_ConfigChannel+0x238>)
 8001430:	402b      	ands	r3, r5
 8001432:	4303      	orrs	r3, r0
 8001434:	4319      	orrs	r1, r3
 8001436:	6011      	str	r1, [r2, #0]
}
 8001438:	e76a      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800143a:	428f      	cmp	r7, r1
 800143c:	d104      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800143e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8001440:	0259      	lsls	r1, r3, #9
 8001442:	0a49      	lsrs	r1, r1, #9
 8001444:	438a      	bics	r2, r1
 8001446:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001448:	2b00      	cmp	r3, #0
 800144a:	db00      	blt.n	800144e <HAL_ADC_ConfigChannel+0x1ea>
 800144c:	e760      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800144e:	4911      	ldr	r1, [pc, #68]	@ (8001494 <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001450:	4811      	ldr	r0, [pc, #68]	@ (8001498 <HAL_ADC_ConfigChannel+0x234>)
 8001452:	680a      	ldr	r2, [r1, #0]
 8001454:	4283      	cmp	r3, r0
 8001456:	d108      	bne.n	800146a <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001458:	2380      	movs	r3, #128	@ 0x80
 800145a:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800145c:	6808      	ldr	r0, [r1, #0]
 800145e:	4013      	ands	r3, r2
 8001460:	4a0e      	ldr	r2, [pc, #56]	@ (800149c <HAL_ADC_ConfigChannel+0x238>)
 8001462:	4002      	ands	r2, r0
 8001464:	4313      	orrs	r3, r2
 8001466:	600b      	str	r3, [r1, #0]
}
 8001468:	e752      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800146a:	480f      	ldr	r0, [pc, #60]	@ (80014a8 <HAL_ADC_ConfigChannel+0x244>)
 800146c:	4283      	cmp	r3, r0
 800146e:	d000      	beq.n	8001472 <HAL_ADC_ConfigChannel+0x20e>
 8001470:	e74e      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001472:	2080      	movs	r0, #128	@ 0x80
 8001474:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001476:	680b      	ldr	r3, [r1, #0]
 8001478:	4002      	ands	r2, r0
 800147a:	4808      	ldr	r0, [pc, #32]	@ (800149c <HAL_ADC_ConfigChannel+0x238>)
 800147c:	4003      	ands	r3, r0
 800147e:	431a      	orrs	r2, r3
 8001480:	600a      	str	r2, [r1, #0]
}
 8001482:	e745      	b.n	8001310 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001484:	2320      	movs	r3, #32
 8001486:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001488:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800148a:	4313      	orrs	r3, r2
 800148c:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 800148e:	e740      	b.n	8001312 <HAL_ADC_ConfigChannel+0xae>
 8001490:	7fffff00 	.word	0x7fffff00
 8001494:	40012708 	.word	0x40012708
 8001498:	a4000200 	.word	0xa4000200
 800149c:	ff3fffff 	.word	0xff3fffff
 80014a0:	20000000 	.word	0x20000000
 80014a4:	00030d40 	.word	0x00030d40
 80014a8:	a8000400 	.word	0xa8000400

080014ac <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80014ac:	2300      	movs	r3, #0
{
 80014ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014b0:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80014b2:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014b4:	6891      	ldr	r1, [r2, #8]
 80014b6:	3301      	adds	r3, #1
{
 80014b8:	0004      	movs	r4, r0
 80014ba:	4219      	tst	r1, r3
 80014bc:	d001      	beq.n	80014c2 <ADC_Enable+0x16>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80014be:	2000      	movs	r0, #0
}
 80014c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80014c2:	6890      	ldr	r0, [r2, #8]
 80014c4:	4920      	ldr	r1, [pc, #128]	@ (8001548 <ADC_Enable+0x9c>)
 80014c6:	4208      	tst	r0, r1
 80014c8:	d008      	beq.n	80014dc <ADC_Enable+0x30>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ca:	2210      	movs	r2, #16
 80014cc:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80014ce:	430a      	orrs	r2, r1
 80014d0:	65a2      	str	r2, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d4:	4313      	orrs	r3, r2
      return HAL_ERROR;
 80014d6:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80014da:	e7f1      	b.n	80014c0 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 80014dc:	6891      	ldr	r1, [r2, #8]
 80014de:	4f1b      	ldr	r7, [pc, #108]	@ (800154c <ADC_Enable+0xa0>)
 80014e0:	4039      	ands	r1, r7
 80014e2:	430b      	orrs	r3, r1
 80014e4:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <ADC_Enable+0xa4>)
 80014e8:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80014ea:	021b      	lsls	r3, r3, #8
 80014ec:	d41d      	bmi.n	800152a <ADC_Enable+0x7e>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80014ee:	7e63      	ldrb	r3, [r4, #25]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d0e4      	beq.n	80014be <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 80014f4:	f7ff fd38 	bl	8000f68 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80014f8:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 80014fa:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80014fc:	6822      	ldr	r2, [r4, #0]
 80014fe:	6813      	ldr	r3, [r2, #0]
 8001500:	422b      	tst	r3, r5
 8001502:	d1dc      	bne.n	80014be <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001504:	6893      	ldr	r3, [r2, #8]
 8001506:	422b      	tst	r3, r5
 8001508:	d103      	bne.n	8001512 <ADC_Enable+0x66>
  MODIFY_REG(ADCx->CR,
 800150a:	6893      	ldr	r3, [r2, #8]
 800150c:	403b      	ands	r3, r7
 800150e:	432b      	orrs	r3, r5
 8001510:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001512:	f7ff fd29 	bl	8000f68 <HAL_GetTick>
 8001516:	1b80      	subs	r0, r0, r6
 8001518:	2802      	cmp	r0, #2
 800151a:	d9ef      	bls.n	80014fc <ADC_Enable+0x50>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800151c:	2310      	movs	r3, #16
 800151e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001520:	4313      	orrs	r3, r2
 8001522:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001524:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001526:	2301      	movs	r3, #1
 8001528:	e7d4      	b.n	80014d4 <ADC_Enable+0x28>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <ADC_Enable+0xa8>)
 800152c:	490a      	ldr	r1, [pc, #40]	@ (8001558 <ADC_Enable+0xac>)
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	f7fe fdfe 	bl	8000130 <__udivsi3>
 8001534:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001536:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8001538:	9b01      	ldr	r3, [sp, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0d7      	beq.n	80014ee <ADC_Enable+0x42>
        wait_loop_index--;
 800153e:	9b01      	ldr	r3, [sp, #4]
 8001540:	3b01      	subs	r3, #1
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	e7f8      	b.n	8001538 <ADC_Enable+0x8c>
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	80000017 	.word	0x80000017
 800154c:	7fffffe8 	.word	0x7fffffe8
 8001550:	40012708 	.word	0x40012708
 8001554:	20000000 	.word	0x20000000
 8001558:	00030d40 	.word	0x00030d40

0800155c <HAL_ADC_Start>:
{
 800155c:	b570      	push	{r4, r5, r6, lr}
 800155e:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001560:	6800      	ldr	r0, [r0, #0]
 8001562:	f7ff fd07 	bl	8000f74 <LL_ADC_REG_IsConversionOngoing>
 8001566:	0006      	movs	r6, r0
    __HAL_LOCK(hadc);
 8001568:	2002      	movs	r0, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800156a:	2e00      	cmp	r6, #0
 800156c:	d11d      	bne.n	80015aa <HAL_ADC_Start+0x4e>
    __HAL_LOCK(hadc);
 800156e:	0025      	movs	r5, r4
 8001570:	3554      	adds	r5, #84	@ 0x54
 8001572:	782b      	ldrb	r3, [r5, #0]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d018      	beq.n	80015aa <HAL_ADC_Start+0x4e>
 8001578:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800157a:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 800157c:	702b      	strb	r3, [r5, #0]
    tmp_hal_status = ADC_Enable(hadc);
 800157e:	f7ff ff95 	bl	80014ac <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001582:	2800      	cmp	r0, #0
 8001584:	d112      	bne.n	80015ac <HAL_ADC_Start+0x50>
      ADC_STATE_CLR_SET(hadc->State,
 8001586:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_ADC_Start+0x54>)
 800158a:	401a      	ands	r2, r3
 800158c:	2380      	movs	r3, #128	@ 0x80
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001592:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8001594:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001596:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 8001598:	65e0      	str	r0, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800159a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800159c:	7028      	strb	r0, [r5, #0]
  MODIFY_REG(ADCx->CR,
 800159e:	6899      	ldr	r1, [r3, #8]
 80015a0:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <HAL_ADC_Start+0x58>)
 80015a2:	4011      	ands	r1, r2
 80015a4:	2204      	movs	r2, #4
 80015a6:	430a      	orrs	r2, r1
 80015a8:	609a      	str	r2, [r3, #8]
}
 80015aa:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80015ac:	702e      	strb	r6, [r5, #0]
 80015ae:	e7fc      	b.n	80015aa <HAL_ADC_Start+0x4e>
 80015b0:	fffff0fe 	.word	0xfffff0fe
 80015b4:	7fffffe8 	.word	0x7fffffe8

080015b8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b8:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ba:	24ff      	movs	r4, #255	@ 0xff
 80015bc:	2203      	movs	r2, #3
 80015be:	000b      	movs	r3, r1
 80015c0:	0021      	movs	r1, r4
 80015c2:	4002      	ands	r2, r0
 80015c4:	00d2      	lsls	r2, r2, #3
 80015c6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015c8:	019b      	lsls	r3, r3, #6
 80015ca:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015cc:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015ce:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80015d0:	2800      	cmp	r0, #0
 80015d2:	db0a      	blt.n	80015ea <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d4:	24c0      	movs	r4, #192	@ 0xc0
 80015d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001604 <HAL_NVIC_SetPriority+0x4c>)
 80015d8:	0880      	lsrs	r0, r0, #2
 80015da:	0080      	lsls	r0, r0, #2
 80015dc:	1880      	adds	r0, r0, r2
 80015de:	00a4      	lsls	r4, r4, #2
 80015e0:	5902      	ldr	r2, [r0, r4]
 80015e2:	400a      	ands	r2, r1
 80015e4:	4313      	orrs	r3, r2
 80015e6:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80015e8:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ea:	220f      	movs	r2, #15
 80015ec:	4010      	ands	r0, r2
 80015ee:	3808      	subs	r0, #8
 80015f0:	4a05      	ldr	r2, [pc, #20]	@ (8001608 <HAL_NVIC_SetPriority+0x50>)
 80015f2:	0880      	lsrs	r0, r0, #2
 80015f4:	0080      	lsls	r0, r0, #2
 80015f6:	1880      	adds	r0, r0, r2
 80015f8:	69c2      	ldr	r2, [r0, #28]
 80015fa:	4011      	ands	r1, r2
 80015fc:	4319      	orrs	r1, r3
 80015fe:	61c1      	str	r1, [r0, #28]
 8001600:	e7f2      	b.n	80015e8 <HAL_NVIC_SetPriority+0x30>
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800160c:	2280      	movs	r2, #128	@ 0x80
 800160e:	1e43      	subs	r3, r0, #1
 8001610:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 8001612:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	4293      	cmp	r3, r2
 8001616:	d20d      	bcs.n	8001634 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001618:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800161a:	4a07      	ldr	r2, [pc, #28]	@ (8001638 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800161c:	4807      	ldr	r0, [pc, #28]	@ (800163c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800161e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001620:	6a03      	ldr	r3, [r0, #32]
 8001622:	0609      	lsls	r1, r1, #24
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	430b      	orrs	r3, r1
 800162a:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800162c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001630:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001632:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001634:	4770      	bx	lr
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	e000e010 	.word	0xe000e010
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001640:	2300      	movs	r3, #0
 8001642:	469c      	mov	ip, r3
{
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001648:	680b      	ldr	r3, [r1, #0]
 800164a:	4664      	mov	r4, ip
 800164c:	001a      	movs	r2, r3
 800164e:	40e2      	lsrs	r2, r4
 8001650:	d101      	bne.n	8001656 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8001652:	b005      	add	sp, #20
 8001654:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001656:	4662      	mov	r2, ip
 8001658:	2601      	movs	r6, #1
 800165a:	4096      	lsls	r6, r2
 800165c:	001a      	movs	r2, r3
 800165e:	4032      	ands	r2, r6
 8001660:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8001662:	4233      	tst	r3, r6
 8001664:	d100      	bne.n	8001668 <HAL_GPIO_Init+0x28>
 8001666:	e084      	b.n	8001772 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001668:	684f      	ldr	r7, [r1, #4]
 800166a:	2310      	movs	r3, #16
 800166c:	003d      	movs	r5, r7
 800166e:	439d      	bics	r5, r3
 8001670:	9503      	str	r5, [sp, #12]
 8001672:	2d02      	cmp	r5, #2
 8001674:	d114      	bne.n	80016a0 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8001676:	4663      	mov	r3, ip
 8001678:	08da      	lsrs	r2, r3, #3
 800167a:	0092      	lsls	r2, r2, #2
 800167c:	1882      	adds	r2, r0, r2
 800167e:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001680:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8001682:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001684:	4663      	mov	r3, ip
 8001686:	401c      	ands	r4, r3
 8001688:	230f      	movs	r3, #15
 800168a:	00a4      	lsls	r4, r4, #2
 800168c:	40a3      	lsls	r3, r4
 800168e:	439d      	bics	r5, r3
 8001690:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001692:	250f      	movs	r5, #15
 8001694:	690b      	ldr	r3, [r1, #16]
 8001696:	402b      	ands	r3, r5
 8001698:	40a3      	lsls	r3, r4
 800169a:	9c02      	ldr	r4, [sp, #8]
 800169c:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 800169e:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 80016a0:	4663      	mov	r3, ip
 80016a2:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80016a4:	2303      	movs	r3, #3
 80016a6:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80016a8:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80016aa:	43dd      	mvns	r5, r3
 80016ac:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80016ae:	2303      	movs	r3, #3
 80016b0:	403b      	ands	r3, r7
 80016b2:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80016b4:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016b6:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80016b8:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016ba:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80016bc:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016be:	2d01      	cmp	r5, #1
 80016c0:	d95a      	bls.n	8001778 <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80016c2:	2f03      	cmp	r7, #3
 80016c4:	d055      	beq.n	8001772 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 80016c6:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80016c8:	9b02      	ldr	r3, [sp, #8]
 80016ca:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80016cc:	688b      	ldr	r3, [r1, #8]
 80016ce:	4093      	lsls	r3, r2
 80016d0:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 80016d2:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	055b      	lsls	r3, r3, #21
 80016d8:	421f      	tst	r7, r3
 80016da:	d04a      	beq.n	8001772 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 80016dc:	4663      	mov	r3, ip
 80016de:	089a      	lsrs	r2, r3, #2
 80016e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001798 <HAL_GPIO_Init+0x158>)
 80016e2:	0092      	lsls	r2, r2, #2
 80016e4:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016e6:	2403      	movs	r4, #3
 80016e8:	4663      	mov	r3, ip
 80016ea:	401c      	ands	r4, r3
 80016ec:	230f      	movs	r3, #15
 80016ee:	00e4      	lsls	r4, r4, #3
 80016f0:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016f2:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 80016f4:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016f6:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016f8:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016fa:	2300      	movs	r3, #0
 80016fc:	42b0      	cmp	r0, r6
 80016fe:	d010      	beq.n	8001722 <HAL_GPIO_Init+0xe2>
 8001700:	4e26      	ldr	r6, [pc, #152]	@ (800179c <HAL_GPIO_Init+0x15c>)
 8001702:	3301      	adds	r3, #1
 8001704:	42b0      	cmp	r0, r6
 8001706:	d00c      	beq.n	8001722 <HAL_GPIO_Init+0xe2>
 8001708:	4e25      	ldr	r6, [pc, #148]	@ (80017a0 <HAL_GPIO_Init+0x160>)
 800170a:	3301      	adds	r3, #1
 800170c:	42b0      	cmp	r0, r6
 800170e:	d008      	beq.n	8001722 <HAL_GPIO_Init+0xe2>
 8001710:	4e24      	ldr	r6, [pc, #144]	@ (80017a4 <HAL_GPIO_Init+0x164>)
 8001712:	3301      	adds	r3, #1
 8001714:	42b0      	cmp	r0, r6
 8001716:	d004      	beq.n	8001722 <HAL_GPIO_Init+0xe2>
 8001718:	4b23      	ldr	r3, [pc, #140]	@ (80017a8 <HAL_GPIO_Init+0x168>)
 800171a:	18c3      	adds	r3, r0, r3
 800171c:	1e5e      	subs	r6, r3, #1
 800171e:	41b3      	sbcs	r3, r6
 8001720:	3305      	adds	r3, #5
 8001722:	40a3      	lsls	r3, r4
 8001724:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8001726:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001728:	4b20      	ldr	r3, [pc, #128]	@ (80017ac <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 800172a:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 800172c:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 800172e:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001730:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8001732:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001734:	03fe      	lsls	r6, r7, #15
 8001736:	d401      	bmi.n	800173c <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8001738:	002c      	movs	r4, r5
 800173a:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 800173c:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 800173e:	4c1c      	ldr	r4, [pc, #112]	@ (80017b0 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8001740:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8001742:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8001744:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001746:	03be      	lsls	r6, r7, #14
 8001748:	d401      	bmi.n	800174e <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 800174a:	4013      	ands	r3, r2
 800174c:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_GPIO_Init+0x158>)
 8001750:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8001752:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8001754:	9c01      	ldr	r4, [sp, #4]
 8001756:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001758:	02fe      	lsls	r6, r7, #11
 800175a:	d401      	bmi.n	8001760 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 800175c:	002c      	movs	r4, r5
 800175e:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8001760:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8001762:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8001764:	9d01      	ldr	r5, [sp, #4]
 8001766:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001768:	02bf      	lsls	r7, r7, #10
 800176a:	d401      	bmi.n	8001770 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 800176c:	4014      	ands	r4, r2
 800176e:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8001770:	605d      	str	r5, [r3, #4]
    position++;
 8001772:	2301      	movs	r3, #1
 8001774:	449c      	add	ip, r3
 8001776:	e767      	b.n	8001648 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001778:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800177a:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800177c:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800177e:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001780:	68cb      	ldr	r3, [r1, #12]
 8001782:	4093      	lsls	r3, r2
 8001784:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8001786:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001788:	093b      	lsrs	r3, r7, #4
 800178a:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 800178c:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800178e:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001790:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8001792:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001794:	e797      	b.n	80016c6 <HAL_GPIO_Init+0x86>
 8001796:	46c0      	nop			@ (mov r8, r8)
 8001798:	40021800 	.word	0x40021800
 800179c:	50000400 	.word	0x50000400
 80017a0:	50000800 	.word	0x50000800
 80017a4:	50000c00 	.word	0x50000c00
 80017a8:	afffec00 	.word	0xafffec00
 80017ac:	40021804 	.word	0x40021804
 80017b0:	40021808 	.word	0x40021808

080017b4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80017b4:	6900      	ldr	r0, [r0, #16]
 80017b6:	4008      	ands	r0, r1
 80017b8:	1e43      	subs	r3, r0, #1
 80017ba:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80017bc:	b2c0      	uxtb	r0, r0
}
 80017be:	4770      	bx	lr

080017c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017c0:	2a00      	cmp	r2, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017c4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017c6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017c8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80017ca:	e7fc      	b.n	80017c6 <HAL_GPIO_WritePin+0x6>

080017cc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80017cc:	6803      	ldr	r3, [r0, #0]
 80017ce:	699a      	ldr	r2, [r3, #24]
 80017d0:	0792      	lsls	r2, r2, #30
 80017d2:	d501      	bpl.n	80017d8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80017d4:	2200      	movs	r2, #0
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80017d8:	2201      	movs	r2, #1
 80017da:	6999      	ldr	r1, [r3, #24]
 80017dc:	4211      	tst	r1, r2
 80017de:	d102      	bne.n	80017e6 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80017e0:	6999      	ldr	r1, [r3, #24]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	619a      	str	r2, [r3, #24]
  }
}
 80017e6:	4770      	bx	lr

080017e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80017e8:	b530      	push	{r4, r5, lr}
 80017ea:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80017ec:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017ee:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017f0:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017f2:	0589      	lsls	r1, r1, #22
 80017f4:	431a      	orrs	r2, r3
 80017f6:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80017f8:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <I2C_TransferConfig+0x28>)
 80017fa:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017fc:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80017fe:	0d64      	lsrs	r4, r4, #21
 8001800:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001802:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001804:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001806:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001808:	432a      	orrs	r2, r5
 800180a:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800180c:	bd30      	pop	{r4, r5, pc}
 800180e:	46c0      	nop			@ (mov r8, r8)
 8001810:	03ff63ff 	.word	0x03ff63ff

08001814 <I2C_IsErrorOccurred>:
{
 8001814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001816:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8001818:	6802      	ldr	r2, [r0, #0]
{
 800181a:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 800181c:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800181e:	2310      	movs	r3, #16
 8001820:	000f      	movs	r7, r1
{
 8001822:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001824:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8001826:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001828:	4219      	tst	r1, r3
 800182a:	d00d      	beq.n	8001848 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 800182c:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800182e:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8001830:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	2120      	movs	r1, #32
 8001836:	699a      	ldr	r2, [r3, #24]
 8001838:	420a      	tst	r2, r1
 800183a:	d15f      	bne.n	80018fc <I2C_IsErrorOccurred+0xe8>
 800183c:	2f00      	cmp	r7, #0
 800183e:	d031      	beq.n	80018a4 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8001840:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8001842:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8001844:	9b01      	ldr	r3, [sp, #4]
 8001846:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001848:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800184a:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800184c:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 800184e:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001850:	4213      	tst	r3, r2
 8001852:	d002      	beq.n	800185a <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8001854:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001856:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001858:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800185a:	2280      	movs	r2, #128	@ 0x80
 800185c:	00d2      	lsls	r2, r2, #3
 800185e:	4213      	tst	r3, r2
 8001860:	d003      	beq.n	800186a <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8001862:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8001864:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001866:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001868:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800186a:	2280      	movs	r2, #128	@ 0x80
 800186c:	0092      	lsls	r2, r2, #2
 800186e:	4213      	tst	r3, r2
 8001870:	d049      	beq.n	8001906 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8001872:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001874:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001876:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8001878:	0020      	movs	r0, r4
 800187a:	f7ff ffa7 	bl	80017cc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800187e:	686b      	ldr	r3, [r5, #4]
 8001880:	4a22      	ldr	r2, [pc, #136]	@ (800190c <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8001882:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001884:	4013      	ands	r3, r2
 8001886:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8001888:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800188a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800188c:	433b      	orrs	r3, r7
 800188e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001890:	0023      	movs	r3, r4
 8001892:	3341      	adds	r3, #65	@ 0x41
 8001894:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001896:	0022      	movs	r2, r4
 8001898:	2300      	movs	r3, #0
 800189a:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 800189c:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800189e:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80018a0:	7023      	strb	r3, [r4, #0]
 80018a2:	e032      	b.n	800190a <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 80018a4:	1c72      	adds	r2, r6, #1
 80018a6:	d0c5      	beq.n	8001834 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80018a8:	f7ff fb5e 	bl	8000f68 <HAL_GetTick>
 80018ac:	1b40      	subs	r0, r0, r5
 80018ae:	42b0      	cmp	r0, r6
 80018b0:	d801      	bhi.n	80018b6 <I2C_IsErrorOccurred+0xa2>
 80018b2:	2e00      	cmp	r6, #0
 80018b4:	d1bd      	bne.n	8001832 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 80018b6:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80018b8:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80018ba:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80018bc:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80018be:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80018c0:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 80018c2:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80018c4:	0412      	lsls	r2, r2, #16
 80018c6:	d50b      	bpl.n	80018e0 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80018c8:	2280      	movs	r2, #128	@ 0x80
 80018ca:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80018cc:	4210      	tst	r0, r2
 80018ce:	d107      	bne.n	80018e0 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 80018d0:	2920      	cmp	r1, #32
 80018d2:	d005      	beq.n	80018e0 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80018d4:	6859      	ldr	r1, [r3, #4]
 80018d6:	430a      	orrs	r2, r1
 80018d8:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80018da:	f7ff fb45 	bl	8000f68 <HAL_GetTick>
 80018de:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018e0:	2220      	movs	r2, #32
 80018e2:	6823      	ldr	r3, [r4, #0]
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	4213      	tst	r3, r2
 80018e8:	d1a3      	bne.n	8001832 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80018ea:	f7ff fb3d 	bl	8000f68 <HAL_GetTick>
 80018ee:	1b40      	subs	r0, r0, r5
 80018f0:	2819      	cmp	r0, #25
 80018f2:	d9f5      	bls.n	80018e0 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80018f4:	2320      	movs	r3, #32
              status = HAL_ERROR;
 80018f6:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	e79a      	b.n	8001832 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 80018fc:	2f00      	cmp	r7, #0
 80018fe:	d19f      	bne.n	8001840 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001900:	2220      	movs	r2, #32
 8001902:	61da      	str	r2, [r3, #28]
 8001904:	e79c      	b.n	8001840 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8001906:	2800      	cmp	r0, #0
 8001908:	d1b6      	bne.n	8001878 <I2C_IsErrorOccurred+0x64>
}
 800190a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800190c:	fe00e800 	.word	0xfe00e800

08001910 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001912:	0004      	movs	r4, r0
 8001914:	000d      	movs	r5, r1
 8001916:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001918:	2702      	movs	r7, #2
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	423b      	tst	r3, r7
 8001920:	d001      	beq.n	8001926 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001922:	2000      	movs	r0, #0
 8001924:	e021      	b.n	800196a <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001926:	0032      	movs	r2, r6
 8001928:	0029      	movs	r1, r5
 800192a:	0020      	movs	r0, r4
 800192c:	f7ff ff72 	bl	8001814 <I2C_IsErrorOccurred>
 8001930:	2800      	cmp	r0, #0
 8001932:	d119      	bne.n	8001968 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8001934:	1c6b      	adds	r3, r5, #1
 8001936:	d0f0      	beq.n	800191a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001938:	f7ff fb16 	bl	8000f68 <HAL_GetTick>
 800193c:	1b80      	subs	r0, r0, r6
 800193e:	42a8      	cmp	r0, r5
 8001940:	d801      	bhi.n	8001946 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001942:	2d00      	cmp	r5, #0
 8001944:	d1e9      	bne.n	800191a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	6999      	ldr	r1, [r3, #24]
 800194a:	2302      	movs	r3, #2
 800194c:	000a      	movs	r2, r1
 800194e:	401a      	ands	r2, r3
 8001950:	4219      	tst	r1, r3
 8001952:	d1e2      	bne.n	800191a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001954:	2120      	movs	r1, #32
 8001956:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001958:	430b      	orrs	r3, r1
 800195a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800195c:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 800195e:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8001960:	3341      	adds	r3, #65	@ 0x41
 8001962:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001964:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8001966:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001968:	2001      	movs	r0, #1
}
 800196a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800196c <I2C_WaitOnFlagUntilTimeout>:
{
 800196c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800196e:	0004      	movs	r4, r0
 8001970:	000d      	movs	r5, r1
 8001972:	0017      	movs	r7, r2
 8001974:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001976:	6823      	ldr	r3, [r4, #0]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	402b      	ands	r3, r5
 800197c:	1b5b      	subs	r3, r3, r5
 800197e:	425a      	negs	r2, r3
 8001980:	4153      	adcs	r3, r2
 8001982:	42bb      	cmp	r3, r7
 8001984:	d001      	beq.n	800198a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001986:	2000      	movs	r0, #0
 8001988:	e026      	b.n	80019d8 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800198a:	0031      	movs	r1, r6
 800198c:	0020      	movs	r0, r4
 800198e:	9a06      	ldr	r2, [sp, #24]
 8001990:	f7ff ff40 	bl	8001814 <I2C_IsErrorOccurred>
 8001994:	2800      	cmp	r0, #0
 8001996:	d11e      	bne.n	80019d6 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001998:	1c73      	adds	r3, r6, #1
 800199a:	d0ec      	beq.n	8001976 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800199c:	f7ff fae4 	bl	8000f68 <HAL_GetTick>
 80019a0:	9b06      	ldr	r3, [sp, #24]
 80019a2:	1ac0      	subs	r0, r0, r3
 80019a4:	42b0      	cmp	r0, r6
 80019a6:	d801      	bhi.n	80019ac <I2C_WaitOnFlagUntilTimeout+0x40>
 80019a8:	2e00      	cmp	r6, #0
 80019aa:	d1e4      	bne.n	8001976 <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019ac:	6823      	ldr	r3, [r4, #0]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	402b      	ands	r3, r5
 80019b2:	1b5b      	subs	r3, r3, r5
 80019b4:	425a      	negs	r2, r3
 80019b6:	4153      	adcs	r3, r2
 80019b8:	42bb      	cmp	r3, r7
 80019ba:	d1dc      	bne.n	8001976 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019bc:	2220      	movs	r2, #32
 80019be:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80019c0:	4313      	orrs	r3, r2
 80019c2:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019c4:	0023      	movs	r3, r4
 80019c6:	3341      	adds	r3, #65	@ 0x41
 80019c8:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ca:	0022      	movs	r2, r4
 80019cc:	2300      	movs	r3, #0
 80019ce:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 80019d0:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80019d2:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80019d4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80019d6:	2001      	movs	r0, #1
}
 80019d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019da <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80019da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019dc:	0004      	movs	r4, r0
 80019de:	000e      	movs	r6, r1
 80019e0:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019e2:	2520      	movs	r5, #32
 80019e4:	6823      	ldr	r3, [r4, #0]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	422b      	tst	r3, r5
 80019ea:	d001      	beq.n	80019f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80019ec:	2000      	movs	r0, #0
 80019ee:	e01d      	b.n	8001a2c <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019f0:	003a      	movs	r2, r7
 80019f2:	0031      	movs	r1, r6
 80019f4:	0020      	movs	r0, r4
 80019f6:	f7ff ff0d 	bl	8001814 <I2C_IsErrorOccurred>
 80019fa:	2800      	cmp	r0, #0
 80019fc:	d115      	bne.n	8001a2a <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019fe:	f7ff fab3 	bl	8000f68 <HAL_GetTick>
 8001a02:	1bc0      	subs	r0, r0, r7
 8001a04:	42b0      	cmp	r0, r6
 8001a06:	d801      	bhi.n	8001a0c <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001a08:	2e00      	cmp	r6, #0
 8001a0a:	d1eb      	bne.n	80019e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a0c:	6823      	ldr	r3, [r4, #0]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	001a      	movs	r2, r3
 8001a12:	402a      	ands	r2, r5
 8001a14:	422b      	tst	r3, r5
 8001a16:	d1e5      	bne.n	80019e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a18:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a1a:	432b      	orrs	r3, r5
 8001a1c:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001a1e:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8001a20:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001a22:	3341      	adds	r3, #65	@ 0x41
 8001a24:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a26:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8001a28:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001a2a:	2001      	movs	r0, #1
}
 8001a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001a30 <HAL_I2C_Init>:
{
 8001a30:	b570      	push	{r4, r5, r6, lr}
 8001a32:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001a34:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001a36:	2c00      	cmp	r4, #0
 8001a38:	d04e      	beq.n	8001ad8 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a3a:	0025      	movs	r5, r4
 8001a3c:	3541      	adds	r5, #65	@ 0x41
 8001a3e:	782b      	ldrb	r3, [r5, #0]
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d105      	bne.n	8001a52 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001a46:	0023      	movs	r3, r4
 8001a48:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001a4a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001a4c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001a4e:	f7ff f89d 	bl	8000b8c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a52:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001a54:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a56:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001a58:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a5a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001a5c:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a5e:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001a60:	438a      	bics	r2, r1
 8001a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a64:	491d      	ldr	r1, [pc, #116]	@ (8001adc <HAL_I2C_Init+0xac>)
 8001a66:	6862      	ldr	r2, [r4, #4]
 8001a68:	400a      	ands	r2, r1
 8001a6a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	491c      	ldr	r1, [pc, #112]	@ (8001ae0 <HAL_I2C_Init+0xb0>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a74:	2801      	cmp	r0, #1
 8001a76:	d107      	bne.n	8001a88 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a78:	2280      	movs	r2, #128	@ 0x80
 8001a7a:	0212      	lsls	r2, r2, #8
 8001a7c:	4332      	orrs	r2, r6
 8001a7e:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	4818      	ldr	r0, [pc, #96]	@ (8001ae4 <HAL_I2C_Init+0xb4>)
 8001a84:	4002      	ands	r2, r0
 8001a86:	e009      	b.n	8001a9c <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a88:	2284      	movs	r2, #132	@ 0x84
 8001a8a:	0212      	lsls	r2, r2, #8
 8001a8c:	4332      	orrs	r2, r6
 8001a8e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a90:	2802      	cmp	r0, #2
 8001a92:	d1f5      	bne.n	8001a80 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a94:	2280      	movs	r2, #128	@ 0x80
 8001a96:	6858      	ldr	r0, [r3, #4]
 8001a98:	0112      	lsls	r2, r2, #4
 8001a9a:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a9c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a9e:	6858      	ldr	r0, [r3, #4]
 8001aa0:	4a11      	ldr	r2, [pc, #68]	@ (8001ae8 <HAL_I2C_Init+0xb8>)
 8001aa2:	4302      	orrs	r2, r0
 8001aa4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001aa6:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aa8:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001aaa:	400a      	ands	r2, r1
 8001aac:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aae:	6961      	ldr	r1, [r4, #20]
 8001ab0:	6922      	ldr	r2, [r4, #16]
 8001ab2:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ab4:	69a1      	ldr	r1, [r4, #24]
 8001ab6:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001abc:	6a21      	ldr	r1, [r4, #32]
 8001abe:	69e2      	ldr	r2, [r4, #28]
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	6819      	ldr	r1, [r3, #0]
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001acc:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ace:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ad0:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ad2:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ad4:	3442      	adds	r4, #66	@ 0x42
 8001ad6:	7020      	strb	r0, [r4, #0]
}
 8001ad8:	bd70      	pop	{r4, r5, r6, pc}
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	f0ffffff 	.word	0xf0ffffff
 8001ae0:	ffff7fff 	.word	0xffff7fff
 8001ae4:	fffff7ff 	.word	0xfffff7ff
 8001ae8:	02008000 	.word	0x02008000

08001aec <HAL_I2C_Mem_Write>:
{
 8001aec:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aee:	0007      	movs	r7, r0
{
 8001af0:	b087      	sub	sp, #28
 8001af2:	9303      	str	r3, [sp, #12]
 8001af4:	ab0c      	add	r3, sp, #48	@ 0x30
 8001af6:	9202      	str	r2, [sp, #8]
 8001af8:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001afa:	3741      	adds	r7, #65	@ 0x41
{
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	9204      	str	r2, [sp, #16]
 8001b00:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b02:	783b      	ldrb	r3, [r7, #0]
{
 8001b04:	0004      	movs	r4, r0
 8001b06:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8001b08:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b0a:	2b20      	cmp	r3, #32
 8001b0c:	d108      	bne.n	8001b20 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8001b0e:	2a00      	cmp	r2, #0
 8001b10:	d002      	beq.n	8001b18 <HAL_I2C_Mem_Write+0x2c>
 8001b12:	9b05      	ldr	r3, [sp, #20]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001b18:	2380      	movs	r3, #128	@ 0x80
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8001b1e:	2001      	movs	r0, #1
}
 8001b20:	b007      	add	sp, #28
 8001b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8001b24:	0023      	movs	r3, r4
 8001b26:	3340      	adds	r3, #64	@ 0x40
 8001b28:	781a      	ldrb	r2, [r3, #0]
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	2a01      	cmp	r2, #1
 8001b2e:	d0f7      	beq.n	8001b20 <HAL_I2C_Mem_Write+0x34>
 8001b30:	2201      	movs	r2, #1
 8001b32:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001b34:	f7ff fa18 	bl	8000f68 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b38:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8001b3a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b3c:	9000      	str	r0, [sp, #0]
 8001b3e:	2319      	movs	r3, #25
 8001b40:	2201      	movs	r2, #1
 8001b42:	0020      	movs	r0, r4
 8001b44:	0209      	lsls	r1, r1, #8
 8001b46:	f7ff ff11 	bl	800196c <I2C_WaitOnFlagUntilTimeout>
 8001b4a:	2800      	cmp	r0, #0
 8001b4c:	d1e7      	bne.n	8001b1e <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b4e:	2321      	movs	r3, #33	@ 0x21
 8001b50:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b52:	0027      	movs	r7, r4
 8001b54:	331f      	adds	r3, #31
 8001b56:	3742      	adds	r7, #66	@ 0x42
 8001b58:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8001b5a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b5c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8001b5e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b60:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8001b62:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001b64:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001b66:	466b      	mov	r3, sp
 8001b68:	7b1a      	ldrb	r2, [r3, #12]
 8001b6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c98 <HAL_I2C_Mem_Write+0x1ac>)
 8001b6c:	0031      	movs	r1, r6
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	2380      	movs	r3, #128	@ 0x80
 8001b72:	0020      	movs	r0, r4
 8001b74:	045b      	lsls	r3, r3, #17
 8001b76:	f7ff fe37 	bl	80017e8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b7a:	002a      	movs	r2, r5
 8001b7c:	0020      	movs	r0, r4
 8001b7e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001b80:	f7ff fec6 	bl	8001910 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b84:	2800      	cmp	r0, #0
 8001b86:	d129      	bne.n	8001bdc <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b88:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b8a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b8c:	2a01      	cmp	r2, #1
 8001b8e:	d116      	bne.n	8001bbe <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b90:	466a      	mov	r2, sp
 8001b92:	7a12      	ldrb	r2, [r2, #8]
 8001b94:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001b96:	2200      	movs	r2, #0
 8001b98:	2180      	movs	r1, #128	@ 0x80
 8001b9a:	0020      	movs	r0, r4
 8001b9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001b9e:	9500      	str	r5, [sp, #0]
 8001ba0:	f7ff fee4 	bl	800196c <I2C_WaitOnFlagUntilTimeout>
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d119      	bne.n	8001bdc <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ba8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001baa:	2bff      	cmp	r3, #255	@ 0xff
 8001bac:	d81a      	bhi.n	8001be4 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001bae:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8001bb0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001bb2:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8001bb4:	b292      	uxth	r2, r2
 8001bb6:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	9000      	str	r0, [sp, #0]
 8001bbc:	e017      	b.n	8001bee <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001bbe:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc0:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001bc2:	0a12      	lsrs	r2, r2, #8
 8001bc4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001bc8:	002a      	movs	r2, r5
 8001bca:	f7ff fea1 	bl	8001910 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bce:	2800      	cmp	r0, #0
 8001bd0:	d104      	bne.n	8001bdc <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001bd2:	466b      	mov	r3, sp
 8001bd4:	6822      	ldr	r2, [r4, #0]
 8001bd6:	7a1b      	ldrb	r3, [r3, #8]
 8001bd8:	6293      	str	r3, [r2, #40]	@ 0x28
 8001bda:	e7dc      	b.n	8001b96 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8001bdc:	2300      	movs	r3, #0
 8001bde:	3440      	adds	r4, #64	@ 0x40
 8001be0:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001be2:	e79c      	b.n	8001b1e <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001be4:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001be6:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001be8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001bea:	045b      	lsls	r3, r3, #17
 8001bec:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001bee:	0031      	movs	r1, r6
 8001bf0:	0020      	movs	r0, r4
 8001bf2:	f7ff fdf9 	bl	80017e8 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bf6:	002a      	movs	r2, r5
 8001bf8:	0020      	movs	r0, r4
 8001bfa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001bfc:	f7ff fe88 	bl	8001910 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c00:	2800      	cmp	r0, #0
 8001c02:	d000      	beq.n	8001c06 <HAL_I2C_Mem_Write+0x11a>
 8001c04:	e78b      	b.n	8001b1e <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001c08:	6822      	ldr	r2, [r4, #0]
 8001c0a:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8001c0c:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c0e:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8001c10:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001c12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c14:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8001c16:	3b01      	subs	r3, #1
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c1c:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c1e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c20:	b292      	uxth	r2, r2
 8001c22:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d016      	beq.n	8001c56 <HAL_I2C_Mem_Write+0x16a>
 8001c28:	2a00      	cmp	r2, #0
 8001c2a:	d114      	bne.n	8001c56 <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c2c:	2180      	movs	r1, #128	@ 0x80
 8001c2e:	0020      	movs	r0, r4
 8001c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001c32:	9500      	str	r5, [sp, #0]
 8001c34:	f7ff fe9a 	bl	800196c <I2C_WaitOnFlagUntilTimeout>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	d000      	beq.n	8001c3e <HAL_I2C_Mem_Write+0x152>
 8001c3c:	e76f      	b.n	8001b1e <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c3e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001c40:	2bff      	cmp	r3, #255	@ 0xff
 8001c42:	d921      	bls.n	8001c88 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c44:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c46:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c48:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c4a:	045b      	lsls	r3, r3, #17
 8001c4c:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c4e:	0031      	movs	r1, r6
 8001c50:	0020      	movs	r0, r4
 8001c52:	f7ff fdc9 	bl	80017e8 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8001c56:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1cc      	bne.n	8001bf6 <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c5c:	002a      	movs	r2, r5
 8001c5e:	0020      	movs	r0, r4
 8001c60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001c62:	f7ff feba 	bl	80019da <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c66:	2800      	cmp	r0, #0
 8001c68:	d000      	beq.n	8001c6c <HAL_I2C_Mem_Write+0x180>
 8001c6a:	e758      	b.n	8001b1e <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c6c:	2120      	movs	r1, #32
 8001c6e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001c70:	4d0a      	ldr	r5, [pc, #40]	@ (8001c9c <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c72:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	402a      	ands	r2, r5
 8001c78:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c7a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001c7c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001c7e:	3341      	adds	r3, #65	@ 0x41
 8001c80:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c82:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8001c84:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001c86:	e74b      	b.n	8001b20 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c88:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8001c8a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c8c:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8001c8e:	b292      	uxth	r2, r2
 8001c90:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	9000      	str	r0, [sp, #0]
 8001c96:	e7da      	b.n	8001c4e <HAL_I2C_Mem_Write+0x162>
 8001c98:	80002000 	.word	0x80002000
 8001c9c:	fe00e800 	.word	0xfe00e800

08001ca0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ca2:	0004      	movs	r4, r0
 8001ca4:	3441      	adds	r4, #65	@ 0x41
 8001ca6:	7822      	ldrb	r2, [r4, #0]
{
 8001ca8:	0003      	movs	r3, r0
 8001caa:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cac:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cae:	b2d6      	uxtb	r6, r2
 8001cb0:	2a20      	cmp	r2, #32
 8001cb2:	d118      	bne.n	8001ce6 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8001cb4:	001d      	movs	r5, r3
 8001cb6:	3540      	adds	r5, #64	@ 0x40
 8001cb8:	782a      	ldrb	r2, [r5, #0]
 8001cba:	2a01      	cmp	r2, #1
 8001cbc:	d013      	beq.n	8001ce6 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cbe:	2224      	movs	r2, #36	@ 0x24
 8001cc0:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	3a23      	subs	r2, #35	@ 0x23
 8001cc6:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001cc8:	4807      	ldr	r0, [pc, #28]	@ (8001ce8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8001cca:	4391      	bics	r1, r2
 8001ccc:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001cce:	6819      	ldr	r1, [r3, #0]
 8001cd0:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cd2:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001cd4:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001cd6:	6819      	ldr	r1, [r3, #0]
 8001cd8:	4339      	orrs	r1, r7
 8001cda:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001cdc:	6819      	ldr	r1, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ce2:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001ce4:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce8:	ffffefff 	.word	0xffffefff

08001cec <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cec:	0002      	movs	r2, r0
{
 8001cee:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf0:	3241      	adds	r2, #65	@ 0x41
 8001cf2:	7814      	ldrb	r4, [r2, #0]
{
 8001cf4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf6:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cf8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cfa:	2c20      	cmp	r4, #32
 8001cfc:	d117      	bne.n	8001d2e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001cfe:	001c      	movs	r4, r3
 8001d00:	3440      	adds	r4, #64	@ 0x40
 8001d02:	7826      	ldrb	r6, [r4, #0]
 8001d04:	2e01      	cmp	r6, #1
 8001d06:	d012      	beq.n	8001d2e <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d08:	3022      	adds	r0, #34	@ 0x22
 8001d0a:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	3823      	subs	r0, #35	@ 0x23
 8001d10:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001d12:	4f07      	ldr	r7, [pc, #28]	@ (8001d30 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8001d14:	4386      	bics	r6, r0
 8001d16:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8001d18:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d1a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001d1c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001d1e:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d20:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d22:	6819      	ldr	r1, [r3, #0]
 8001d24:	4308      	orrs	r0, r1
 8001d26:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d28:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001d2a:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001d2c:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d30:	fffff0ff 	.word	0xfffff0ff

08001d34 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d36:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d38:	d101      	bne.n	8001d3e <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8001d3a:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8001d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d3e:	6803      	ldr	r3, [r0, #0]
 8001d40:	07db      	lsls	r3, r3, #31
 8001d42:	d40d      	bmi.n	8001d60 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d44:	682b      	ldr	r3, [r5, #0]
 8001d46:	079b      	lsls	r3, r3, #30
 8001d48:	d44f      	bmi.n	8001dea <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4a:	682b      	ldr	r3, [r5, #0]
 8001d4c:	071b      	lsls	r3, r3, #28
 8001d4e:	d500      	bpl.n	8001d52 <HAL_RCC_OscConfig+0x1e>
 8001d50:	e0a4      	b.n	8001e9c <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d52:	2204      	movs	r2, #4
 8001d54:	682b      	ldr	r3, [r5, #0]
 8001d56:	4213      	tst	r3, r2
 8001d58:	d000      	beq.n	8001d5c <HAL_RCC_OscConfig+0x28>
 8001d5a:	e0cf      	b.n	8001efc <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	e7ed      	b.n	8001d3c <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d60:	2138      	movs	r1, #56	@ 0x38
 8001d62:	4c85      	ldr	r4, [pc, #532]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001d64:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d66:	68a2      	ldr	r2, [r4, #8]
 8001d68:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001d6a:	2a08      	cmp	r2, #8
 8001d6c:	d102      	bne.n	8001d74 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1e8      	bne.n	8001d44 <HAL_RCC_OscConfig+0x10>
 8001d72:	e7e2      	b.n	8001d3a <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d74:	2280      	movs	r2, #128	@ 0x80
 8001d76:	0252      	lsls	r2, r2, #9
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d111      	bne.n	8001da0 <HAL_RCC_OscConfig+0x6c>
 8001d7c:	6822      	ldr	r2, [r4, #0]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d82:	f7ff f8f1 	bl	8000f68 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d86:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001d88:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d8a:	02bf      	lsls	r7, r7, #10
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	423b      	tst	r3, r7
 8001d90:	d1d8      	bne.n	8001d44 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d92:	f7ff f8e9 	bl	8000f68 <HAL_GetTick>
 8001d96:	1b80      	subs	r0, r0, r6
 8001d98:	2864      	cmp	r0, #100	@ 0x64
 8001d9a:	d9f7      	bls.n	8001d8c <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8001d9c:	2003      	movs	r0, #3
 8001d9e:	e7cd      	b.n	8001d3c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da0:	21a0      	movs	r1, #160	@ 0xa0
 8001da2:	02c9      	lsls	r1, r1, #11
 8001da4:	428b      	cmp	r3, r1
 8001da6:	d108      	bne.n	8001dba <HAL_RCC_OscConfig+0x86>
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	6821      	ldr	r1, [r4, #0]
 8001dac:	02db      	lsls	r3, r3, #11
 8001dae:	430b      	orrs	r3, r1
 8001db0:	6023      	str	r3, [r4, #0]
 8001db2:	6823      	ldr	r3, [r4, #0]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db8:	e7e3      	b.n	8001d82 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dba:	6822      	ldr	r2, [r4, #0]
 8001dbc:	496f      	ldr	r1, [pc, #444]	@ (8001f7c <HAL_RCC_OscConfig+0x248>)
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	6022      	str	r2, [r4, #0]
 8001dc2:	6822      	ldr	r2, [r4, #0]
 8001dc4:	496e      	ldr	r1, [pc, #440]	@ (8001f80 <HAL_RCC_OscConfig+0x24c>)
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1d9      	bne.n	8001d82 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8001dce:	f7ff f8cb 	bl	8000f68 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dd2:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001dd4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dd6:	02bf      	lsls	r7, r7, #10
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	423b      	tst	r3, r7
 8001ddc:	d0b2      	beq.n	8001d44 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001dde:	f7ff f8c3 	bl	8000f68 <HAL_GetTick>
 8001de2:	1b80      	subs	r0, r0, r6
 8001de4:	2864      	cmp	r0, #100	@ 0x64
 8001de6:	d9f7      	bls.n	8001dd8 <HAL_RCC_OscConfig+0xa4>
 8001de8:	e7d8      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dea:	2238      	movs	r2, #56	@ 0x38
 8001dec:	4c62      	ldr	r4, [pc, #392]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001dee:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001df0:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001df2:	4211      	tst	r1, r2
 8001df4:	d11c      	bne.n	8001e30 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d09f      	beq.n	8001d3a <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfa:	6862      	ldr	r2, [r4, #4]
 8001dfc:	696b      	ldr	r3, [r5, #20]
 8001dfe:	4961      	ldr	r1, [pc, #388]	@ (8001f84 <HAL_RCC_OscConfig+0x250>)
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	400a      	ands	r2, r1
 8001e04:	4313      	orrs	r3, r2
 8001e06:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e08:	6823      	ldr	r3, [r4, #0]
 8001e0a:	4a5f      	ldr	r2, [pc, #380]	@ (8001f88 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e0c:	495f      	ldr	r1, [pc, #380]	@ (8001f8c <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e0e:	4013      	ands	r3, r2
 8001e10:	692a      	ldr	r2, [r5, #16]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e16:	6823      	ldr	r3, [r4, #0]
 8001e18:	4a5d      	ldr	r2, [pc, #372]	@ (8001f90 <HAL_RCC_OscConfig+0x25c>)
 8001e1a:	049b      	lsls	r3, r3, #18
 8001e1c:	0f5b      	lsrs	r3, r3, #29
 8001e1e:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e20:	4b5c      	ldr	r3, [pc, #368]	@ (8001f94 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e22:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	f7ff f86b 	bl	8000f00 <HAL_InitTick>
 8001e2a:	2800      	cmp	r0, #0
 8001e2c:	d08d      	beq.n	8001d4a <HAL_RCC_OscConfig+0x16>
 8001e2e:	e784      	b.n	8001d3a <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d020      	beq.n	8001e76 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e34:	6823      	ldr	r3, [r4, #0]
 8001e36:	4a54      	ldr	r2, [pc, #336]	@ (8001f88 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e38:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e3e:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e40:	4313      	orrs	r3, r2
 8001e42:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8001e44:	2380      	movs	r3, #128	@ 0x80
 8001e46:	6822      	ldr	r2, [r4, #0]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e4e:	f7ff f88b 	bl	8000f68 <HAL_GetTick>
 8001e52:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	423b      	tst	r3, r7
 8001e58:	d007      	beq.n	8001e6a <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e5a:	6862      	ldr	r2, [r4, #4]
 8001e5c:	696b      	ldr	r3, [r5, #20]
 8001e5e:	4949      	ldr	r1, [pc, #292]	@ (8001f84 <HAL_RCC_OscConfig+0x250>)
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	400a      	ands	r2, r1
 8001e64:	4313      	orrs	r3, r2
 8001e66:	6063      	str	r3, [r4, #4]
 8001e68:	e76f      	b.n	8001d4a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e6a:	f7ff f87d 	bl	8000f68 <HAL_GetTick>
 8001e6e:	1b80      	subs	r0, r0, r6
 8001e70:	2802      	cmp	r0, #2
 8001e72:	d9ef      	bls.n	8001e54 <HAL_RCC_OscConfig+0x120>
 8001e74:	e792      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8001e76:	6823      	ldr	r3, [r4, #0]
 8001e78:	4a47      	ldr	r2, [pc, #284]	@ (8001f98 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e7a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e80:	f7ff f872 	bl	8000f68 <HAL_GetTick>
 8001e84:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e86:	00ff      	lsls	r7, r7, #3
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	423b      	tst	r3, r7
 8001e8c:	d100      	bne.n	8001e90 <HAL_RCC_OscConfig+0x15c>
 8001e8e:	e75c      	b.n	8001d4a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e90:	f7ff f86a 	bl	8000f68 <HAL_GetTick>
 8001e94:	1b80      	subs	r0, r0, r6
 8001e96:	2802      	cmp	r0, #2
 8001e98:	d9f6      	bls.n	8001e88 <HAL_RCC_OscConfig+0x154>
 8001e9a:	e77f      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001e9c:	2138      	movs	r1, #56	@ 0x38
 8001e9e:	4c36      	ldr	r4, [pc, #216]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001ea0:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001ea2:	68a3      	ldr	r3, [r4, #8]
 8001ea4:	400b      	ands	r3, r1
 8001ea6:	2b18      	cmp	r3, #24
 8001ea8:	d103      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001eaa:	2a00      	cmp	r2, #0
 8001eac:	d000      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x17c>
 8001eae:	e750      	b.n	8001d52 <HAL_RCC_OscConfig+0x1e>
 8001eb0:	e743      	b.n	8001d3a <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	2a00      	cmp	r2, #0
 8001eb6:	d010      	beq.n	8001eda <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8001eb8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eba:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f852 	bl	8000f68 <HAL_GetTick>
 8001ec4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001ec6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001ec8:	423b      	tst	r3, r7
 8001eca:	d000      	beq.n	8001ece <HAL_RCC_OscConfig+0x19a>
 8001ecc:	e741      	b.n	8001d52 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001ece:	f7ff f84b 	bl	8000f68 <HAL_GetTick>
 8001ed2:	1b80      	subs	r0, r0, r6
 8001ed4:	2802      	cmp	r0, #2
 8001ed6:	d9f6      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x192>
 8001ed8:	e760      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8001eda:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001edc:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001ede:	439a      	bics	r2, r3
 8001ee0:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001ee2:	f7ff f841 	bl	8000f68 <HAL_GetTick>
 8001ee6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001ee8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001eea:	423b      	tst	r3, r7
 8001eec:	d100      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x1bc>
 8001eee:	e730      	b.n	8001d52 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001ef0:	f7ff f83a 	bl	8000f68 <HAL_GetTick>
 8001ef4:	1b80      	subs	r0, r0, r6
 8001ef6:	2802      	cmp	r0, #2
 8001ef8:	d9f6      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x1b4>
 8001efa:	e74f      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001efc:	2138      	movs	r1, #56	@ 0x38
 8001efe:	4c1e      	ldr	r4, [pc, #120]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001f00:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001f02:	68a3      	ldr	r3, [r4, #8]
 8001f04:	400b      	ands	r3, r1
 8001f06:	2b20      	cmp	r3, #32
 8001f08:	d103      	bne.n	8001f12 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001f0a:	4243      	negs	r3, r0
 8001f0c:	4158      	adcs	r0, r3
 8001f0e:	b2c0      	uxtb	r0, r0
 8001f10:	e714      	b.n	8001d3c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f12:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001f14:	2801      	cmp	r0, #1
 8001f16:	d110      	bne.n	8001f3a <HAL_RCC_OscConfig+0x206>
 8001f18:	4303      	orrs	r3, r0
 8001f1a:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8001f1c:	f7ff f824 	bl	8000f68 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001f20:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8001f22:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001f24:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001f26:	4233      	tst	r3, r6
 8001f28:	d000      	beq.n	8001f2c <HAL_RCC_OscConfig+0x1f8>
 8001f2a:	e717      	b.n	8001d5c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2c:	f7ff f81c 	bl	8000f68 <HAL_GetTick>
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_RCC_OscConfig+0x268>)
 8001f32:	1b40      	subs	r0, r0, r5
 8001f34:	4298      	cmp	r0, r3
 8001f36:	d9f5      	bls.n	8001f24 <HAL_RCC_OscConfig+0x1f0>
 8001f38:	e730      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f3a:	2805      	cmp	r0, #5
 8001f3c:	d105      	bne.n	8001f4a <HAL_RCC_OscConfig+0x216>
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8001f42:	2301      	movs	r3, #1
 8001f44:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f46:	4313      	orrs	r3, r2
 8001f48:	e7e7      	b.n	8001f1a <HAL_RCC_OscConfig+0x1e6>
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	438b      	bics	r3, r1
 8001f4e:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8001f50:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001f52:	4393      	bics	r3, r2
 8001f54:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f56:	2800      	cmp	r0, #0
 8001f58:	d1e0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 8001f5a:	f7ff f805 	bl	8000f68 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001f5e:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8001f60:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001f62:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001f64:	4233      	tst	r3, r6
 8001f66:	d100      	bne.n	8001f6a <HAL_RCC_OscConfig+0x236>
 8001f68:	e6f8      	b.n	8001d5c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7fe fffd 	bl	8000f68 <HAL_GetTick>
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_RCC_OscConfig+0x268>)
 8001f70:	1b40      	subs	r0, r0, r5
 8001f72:	4298      	cmp	r0, r3
 8001f74:	d9f5      	bls.n	8001f62 <HAL_RCC_OscConfig+0x22e>
 8001f76:	e711      	b.n	8001d9c <HAL_RCC_OscConfig+0x68>
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	fffeffff 	.word	0xfffeffff
 8001f80:	fffbffff 	.word	0xfffbffff
 8001f84:	ffff80ff 	.word	0xffff80ff
 8001f88:	ffffc7ff 	.word	0xffffc7ff
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	02dc6c00 	.word	0x02dc6c00
 8001f94:	20000008 	.word	0x20000008
 8001f98:	fffffeff 	.word	0xfffffeff
 8001f9c:	00001388 	.word	0x00001388

08001fa0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fa0:	2238      	movs	r2, #56	@ 0x38
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0x40>)
 8001fa4:	6899      	ldr	r1, [r3, #8]
 8001fa6:	4211      	tst	r1, r2
 8001fa8:	d105      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001faa:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fac:	480d      	ldr	r0, [pc, #52]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fae:	049b      	lsls	r3, r3, #18
 8001fb0:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fb2:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001fb4:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fb6:	6899      	ldr	r1, [r3, #8]
 8001fb8:	4011      	ands	r1, r2
 8001fba:	2908      	cmp	r1, #8
 8001fbc:	d00b      	beq.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001fbe:	6899      	ldr	r1, [r3, #8]
 8001fc0:	4011      	ands	r1, r2
 8001fc2:	2920      	cmp	r1, #32
 8001fc4:	d009      	beq.n	8001fda <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001fc6:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8001fc8:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b18      	cmp	r3, #24
 8001fce:	d1f1      	bne.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 8001fd0:	20fa      	movs	r0, #250	@ 0xfa
 8001fd2:	01c0      	lsls	r0, r0, #7
 8001fd4:	e7ee      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 8001fd6:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x44>)
 8001fd8:	e7ec      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 8001fda:	2080      	movs	r0, #128	@ 0x80
 8001fdc:	0200      	lsls	r0, r0, #8
 8001fde:	e7e9      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x14>
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	02dc6c00 	.word	0x02dc6c00

08001fe8 <HAL_RCC_ClockConfig>:
{
 8001fe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001fea:	0004      	movs	r4, r0
 8001fec:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001fee:	2800      	cmp	r0, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001ff2:	2001      	movs	r0, #1
}
 8001ff4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff6:	2707      	movs	r7, #7
 8001ff8:	4e48      	ldr	r6, [pc, #288]	@ (800211c <HAL_RCC_ClockConfig+0x134>)
 8001ffa:	6833      	ldr	r3, [r6, #0]
 8001ffc:	403b      	ands	r3, r7
 8001ffe:	428b      	cmp	r3, r1
 8002000:	d32a      	bcc.n	8002058 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002002:	6822      	ldr	r2, [r4, #0]
 8002004:	0793      	lsls	r3, r2, #30
 8002006:	d43b      	bmi.n	8002080 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002008:	07d2      	lsls	r2, r2, #31
 800200a:	d44a      	bmi.n	80020a2 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800200c:	2707      	movs	r7, #7
 800200e:	6833      	ldr	r3, [r6, #0]
 8002010:	403b      	ands	r3, r7
 8002012:	42ab      	cmp	r3, r5
 8002014:	d90a      	bls.n	800202c <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	6833      	ldr	r3, [r6, #0]
 8002018:	43bb      	bics	r3, r7
 800201a:	432b      	orrs	r3, r5
 800201c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800201e:	f7fe ffa3 	bl	8000f68 <HAL_GetTick>
 8002022:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002024:	6833      	ldr	r3, [r6, #0]
 8002026:	403b      	ands	r3, r7
 8002028:	42ab      	cmp	r3, r5
 800202a:	d167      	bne.n	80020fc <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800202c:	6823      	ldr	r3, [r4, #0]
 800202e:	4d3c      	ldr	r5, [pc, #240]	@ (8002120 <HAL_RCC_ClockConfig+0x138>)
 8002030:	075b      	lsls	r3, r3, #29
 8002032:	d46b      	bmi.n	800210c <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002034:	f7ff ffb4 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8002038:	68ab      	ldr	r3, [r5, #8]
 800203a:	493a      	ldr	r1, [pc, #232]	@ (8002124 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800203c:	051b      	lsls	r3, r3, #20
 800203e:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002040:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002042:	585b      	ldr	r3, [r3, r1]
 8002044:	211f      	movs	r1, #31
 8002046:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002048:	40d8      	lsrs	r0, r3
 800204a:	4a37      	ldr	r2, [pc, #220]	@ (8002128 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 800204c:	4b37      	ldr	r3, [pc, #220]	@ (800212c <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800204e:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8002050:	6818      	ldr	r0, [r3, #0]
 8002052:	f7fe ff55 	bl	8000f00 <HAL_InitTick>
 8002056:	e7cd      	b.n	8001ff4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002058:	6833      	ldr	r3, [r6, #0]
 800205a:	43bb      	bics	r3, r7
 800205c:	430b      	orrs	r3, r1
 800205e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002060:	f7fe ff82 	bl	8000f68 <HAL_GetTick>
 8002064:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002066:	6833      	ldr	r3, [r6, #0]
 8002068:	403b      	ands	r3, r7
 800206a:	42ab      	cmp	r3, r5
 800206c:	d0c9      	beq.n	8002002 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800206e:	f7fe ff7b 	bl	8000f68 <HAL_GetTick>
 8002072:	9b01      	ldr	r3, [sp, #4]
 8002074:	1ac0      	subs	r0, r0, r3
 8002076:	4b2e      	ldr	r3, [pc, #184]	@ (8002130 <HAL_RCC_ClockConfig+0x148>)
 8002078:	4298      	cmp	r0, r3
 800207a:	d9f4      	bls.n	8002066 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 800207c:	2003      	movs	r0, #3
 800207e:	e7b9      	b.n	8001ff4 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002080:	4927      	ldr	r1, [pc, #156]	@ (8002120 <HAL_RCC_ClockConfig+0x138>)
 8002082:	0753      	lsls	r3, r2, #29
 8002084:	d506      	bpl.n	8002094 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002086:	6888      	ldr	r0, [r1, #8]
 8002088:	4b2a      	ldr	r3, [pc, #168]	@ (8002134 <HAL_RCC_ClockConfig+0x14c>)
 800208a:	4018      	ands	r0, r3
 800208c:	23b0      	movs	r3, #176	@ 0xb0
 800208e:	011b      	lsls	r3, r3, #4
 8002090:	4303      	orrs	r3, r0
 8002092:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	688b      	ldr	r3, [r1, #8]
 8002096:	4828      	ldr	r0, [pc, #160]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 8002098:	4003      	ands	r3, r0
 800209a:	68e0      	ldr	r0, [r4, #12]
 800209c:	4303      	orrs	r3, r0
 800209e:	608b      	str	r3, [r1, #8]
 80020a0:	e7b2      	b.n	8002008 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a2:	6862      	ldr	r2, [r4, #4]
 80020a4:	4f1e      	ldr	r7, [pc, #120]	@ (8002120 <HAL_RCC_ClockConfig+0x138>)
 80020a6:	2a01      	cmp	r2, #1
 80020a8:	d119      	bne.n	80020de <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	039b      	lsls	r3, r3, #14
 80020ae:	d5a0      	bpl.n	8001ff2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020b0:	2107      	movs	r1, #7
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	438b      	bics	r3, r1
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80020ba:	f7fe ff55 	bl	8000f68 <HAL_GetTick>
 80020be:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c0:	2338      	movs	r3, #56	@ 0x38
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	401a      	ands	r2, r3
 80020c6:	6863      	ldr	r3, [r4, #4]
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d09e      	beq.n	800200c <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80020ce:	f7fe ff4b 	bl	8000f68 <HAL_GetTick>
 80020d2:	9b01      	ldr	r3, [sp, #4]
 80020d4:	1ac0      	subs	r0, r0, r3
 80020d6:	4b16      	ldr	r3, [pc, #88]	@ (8002130 <HAL_RCC_ClockConfig+0x148>)
 80020d8:	4298      	cmp	r0, r3
 80020da:	d9f1      	bls.n	80020c0 <HAL_RCC_ClockConfig+0xd8>
 80020dc:	e7ce      	b.n	800207c <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020de:	2a00      	cmp	r2, #0
 80020e0:	d103      	bne.n	80020ea <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	055b      	lsls	r3, r3, #21
 80020e6:	d4e3      	bmi.n	80020b0 <HAL_RCC_ClockConfig+0xc8>
 80020e8:	e783      	b.n	8001ff2 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80020ea:	2302      	movs	r3, #2
 80020ec:	2a03      	cmp	r2, #3
 80020ee:	d103      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80020f0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80020f2:	4219      	tst	r1, r3
 80020f4:	d1dc      	bne.n	80020b0 <HAL_RCC_ClockConfig+0xc8>
 80020f6:	e77c      	b.n	8001ff2 <HAL_RCC_ClockConfig+0xa>
 80020f8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80020fa:	e7fa      	b.n	80020f2 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80020fc:	f7fe ff34 	bl	8000f68 <HAL_GetTick>
 8002100:	9b01      	ldr	r3, [sp, #4]
 8002102:	1ac0      	subs	r0, r0, r3
 8002104:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <HAL_RCC_ClockConfig+0x148>)
 8002106:	4298      	cmp	r0, r3
 8002108:	d98c      	bls.n	8002024 <HAL_RCC_ClockConfig+0x3c>
 800210a:	e7b7      	b.n	800207c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800210c:	68ab      	ldr	r3, [r5, #8]
 800210e:	4a0b      	ldr	r2, [pc, #44]	@ (800213c <HAL_RCC_ClockConfig+0x154>)
 8002110:	4013      	ands	r3, r2
 8002112:	6922      	ldr	r2, [r4, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	60ab      	str	r3, [r5, #8]
 8002118:	e78c      	b.n	8002034 <HAL_RCC_ClockConfig+0x4c>
 800211a:	46c0      	nop			@ (mov r8, r8)
 800211c:	40022000 	.word	0x40022000
 8002120:	40021000 	.word	0x40021000
 8002124:	08004d40 	.word	0x08004d40
 8002128:	20000000 	.word	0x20000000
 800212c:	20000008 	.word	0x20000008
 8002130:	00001388 	.word	0x00001388
 8002134:	ffff84ff 	.word	0xffff84ff
 8002138:	fffff0ff 	.word	0xfffff0ff
 800213c:	ffff8fff 	.word	0xffff8fff

08002140 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002140:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002142:	f7ff ff2d 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8002146:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_RCC_GetHCLKFreq+0x20>)
 8002148:	4a06      	ldr	r2, [pc, #24]	@ (8002164 <HAL_RCC_GetHCLKFreq+0x24>)
 800214a:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800214c:	051b      	lsls	r3, r3, #20
 800214e:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002150:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002152:	589b      	ldr	r3, [r3, r2]
 8002154:	221f      	movs	r2, #31
 8002156:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002158:	40d8      	lsrs	r0, r3
 800215a:	4b03      	ldr	r3, [pc, #12]	@ (8002168 <HAL_RCC_GetHCLKFreq+0x28>)
 800215c:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 800215e:	bd10      	pop	{r4, pc}
 8002160:	40021000 	.word	0x40021000
 8002164:	08004d40 	.word	0x08004d40
 8002168:	20000000 	.word	0x20000000

0800216c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800216c:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 800216e:	f7ff ffe7 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 8002172:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002174:	4a05      	ldr	r2, [pc, #20]	@ (800218c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	045b      	lsls	r3, r3, #17
 800217a:	0f5b      	lsrs	r3, r3, #29
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	589b      	ldr	r3, [r3, r2]
 8002180:	221f      	movs	r2, #31
 8002182:	4013      	ands	r3, r2
 8002184:	40d8      	lsrs	r0, r3
}
 8002186:	bd10      	pop	{r4, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	08004d20 	.word	0x08004d20

08002190 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002190:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002192:	6803      	ldr	r3, [r0, #0]
{
 8002194:	0005      	movs	r5, r0
 8002196:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002198:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800219a:	065b      	lsls	r3, r3, #25
 800219c:	d523      	bpl.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219e:	2280      	movs	r2, #128	@ 0x80
 80021a0:	4c39      	ldr	r4, [pc, #228]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80021a2:	0552      	lsls	r2, r2, #21
 80021a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80021a6:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021a8:	4213      	tst	r3, r2
 80021aa:	d107      	bne.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80021ae:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b0:	4313      	orrs	r3, r2
 80021b2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80021b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80021b6:	4013      	ands	r3, r2
 80021b8:	9303      	str	r3, [sp, #12]
 80021ba:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80021bc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80021be:	23c0      	movs	r3, #192	@ 0xc0
 80021c0:	0011      	movs	r1, r2
 80021c2:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021c4:	69a8      	ldr	r0, [r5, #24]
 80021c6:	4f31      	ldr	r7, [pc, #196]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80021c8:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021ca:	421a      	tst	r2, r3
 80021cc:	d13b      	bne.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021ce:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021d2:	69aa      	ldr	r2, [r5, #24]
 80021d4:	403b      	ands	r3, r7
 80021d6:	4313      	orrs	r3, r2
 80021d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021da:	2e01      	cmp	r6, #1
 80021dc:	d103      	bne.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021de:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80021e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80021e2:	4013      	ands	r3, r2
 80021e4:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021e6:	682a      	ldr	r2, [r5, #0]
 80021e8:	07d3      	lsls	r3, r2, #31
 80021ea:	d506      	bpl.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021ec:	2403      	movs	r4, #3
 80021ee:	4926      	ldr	r1, [pc, #152]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80021f0:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80021f2:	43a3      	bics	r3, r4
 80021f4:	68ac      	ldr	r4, [r5, #8]
 80021f6:	4323      	orrs	r3, r4
 80021f8:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021fa:	0793      	lsls	r3, r2, #30
 80021fc:	d506      	bpl.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021fe:	4922      	ldr	r1, [pc, #136]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002200:	4c24      	ldr	r4, [pc, #144]	@ (8002294 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002202:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002204:	4023      	ands	r3, r4
 8002206:	68ec      	ldr	r4, [r5, #12]
 8002208:	4323      	orrs	r3, r4
 800220a:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800220c:	0693      	lsls	r3, r2, #26
 800220e:	d506      	bpl.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002210:	491d      	ldr	r1, [pc, #116]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002212:	696c      	ldr	r4, [r5, #20]
 8002214:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	4323      	orrs	r3, r4
 800221c:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800221e:	0753      	lsls	r3, r2, #29
 8002220:	d506      	bpl.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002222:	4919      	ldr	r1, [pc, #100]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002224:	4c1c      	ldr	r4, [pc, #112]	@ (8002298 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002226:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002228:	4023      	ands	r3, r4
 800222a:	692c      	ldr	r4, [r5, #16]
 800222c:	4323      	orrs	r3, r4
 800222e:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002230:	0612      	lsls	r2, r2, #24
 8002232:	d506      	bpl.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002234:	21e0      	movs	r1, #224	@ 0xe0
 8002236:	4a14      	ldr	r2, [pc, #80]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002238:	6813      	ldr	r3, [r2, #0]
 800223a:	438b      	bics	r3, r1
 800223c:	6869      	ldr	r1, [r5, #4]
 800223e:	430b      	orrs	r3, r1
 8002240:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8002242:	b005      	add	sp, #20
 8002244:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002246:	4288      	cmp	r0, r1
 8002248:	d0c1      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 800224a:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800224c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 800224e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002250:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002252:	0252      	lsls	r2, r2, #9
 8002254:	4302      	orrs	r2, r0
 8002256:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002258:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800225a:	4810      	ldr	r0, [pc, #64]	@ (800229c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800225c:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 800225e:	4002      	ands	r2, r0
 8002260:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 8002262:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002264:	07db      	lsls	r3, r3, #31
 8002266:	d5b2      	bpl.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 8002268:	f7fe fe7e 	bl	8000f68 <HAL_GetTick>
 800226c:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800226e:	2202      	movs	r2, #2
 8002270:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002272:	4213      	tst	r3, r2
 8002274:	d1ab      	bne.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002276:	f7fe fe77 	bl	8000f68 <HAL_GetTick>
 800227a:	9b01      	ldr	r3, [sp, #4]
 800227c:	1ac0      	subs	r0, r0, r3
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002280:	4298      	cmp	r0, r3
 8002282:	d9f4      	bls.n	800226e <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 8002284:	2003      	movs	r0, #3
 8002286:	e7a8      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002288:	40021000 	.word	0x40021000
 800228c:	fffffcff 	.word	0xfffffcff
 8002290:	efffffff 	.word	0xefffffff
 8002294:	ffffcfff 	.word	0xffffcfff
 8002298:	ffff3fff 	.word	0xffff3fff
 800229c:	fffeffff 	.word	0xfffeffff
 80022a0:	00001388 	.word	0x00001388

080022a4 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022a4:	0001      	movs	r1, r0
{
 80022a6:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 80022a8:	2001      	movs	r0, #1
{
 80022aa:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80022ac:	313d      	adds	r1, #61	@ 0x3d
 80022ae:	780c      	ldrb	r4, [r1, #0]
 80022b0:	b2e2      	uxtb	r2, r4
 80022b2:	4284      	cmp	r4, r0
 80022b4:	d115      	bne.n	80022e2 <HAL_TIM_Base_Start+0x3e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b6:	1800      	adds	r0, r0, r0
 80022b8:	7008      	strb	r0, [r1, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	490a      	ldr	r1, [pc, #40]	@ (80022e8 <HAL_TIM_Base_Start+0x44>)
 80022be:	428b      	cmp	r3, r1
 80022c0:	d002      	beq.n	80022c8 <HAL_TIM_Base_Start+0x24>
 80022c2:	490a      	ldr	r1, [pc, #40]	@ (80022ec <HAL_TIM_Base_Start+0x48>)
 80022c4:	428b      	cmp	r3, r1
 80022c6:	d10d      	bne.n	80022e4 <HAL_TIM_Base_Start+0x40>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	4909      	ldr	r1, [pc, #36]	@ (80022f0 <HAL_TIM_Base_Start+0x4c>)
 80022cc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ce:	2a06      	cmp	r2, #6
 80022d0:	d006      	beq.n	80022e0 <HAL_TIM_Base_Start+0x3c>
 80022d2:	3907      	subs	r1, #7
 80022d4:	428a      	cmp	r2, r1
 80022d6:	d003      	beq.n	80022e0 <HAL_TIM_Base_Start+0x3c>
    {
      __HAL_TIM_ENABLE(htim);
 80022d8:	2201      	movs	r2, #1
 80022da:	6819      	ldr	r1, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80022e0:	2000      	movs	r0, #0
}
 80022e2:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 80022e4:	6819      	ldr	r1, [r3, #0]
 80022e6:	e7f9      	b.n	80022dc <HAL_TIM_Base_Start+0x38>
 80022e8:	40012c00 	.word	0x40012c00
 80022ec:	40000400 	.word	0x40000400
 80022f0:	00010007 	.word	0x00010007

080022f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022f4:	b510      	push	{r4, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022f6:	4c1a      	ldr	r4, [pc, #104]	@ (8002360 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80022f8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022fa:	42a0      	cmp	r0, r4
 80022fc:	d00a      	beq.n	8002314 <TIM_Base_SetConfig+0x20>
 80022fe:	4a19      	ldr	r2, [pc, #100]	@ (8002364 <TIM_Base_SetConfig+0x70>)
 8002300:	4290      	cmp	r0, r2
 8002302:	d007      	beq.n	8002314 <TIM_Base_SetConfig+0x20>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002304:	4a18      	ldr	r2, [pc, #96]	@ (8002368 <TIM_Base_SetConfig+0x74>)
 8002306:	4290      	cmp	r0, r2
 8002308:	d109      	bne.n	800231e <TIM_Base_SetConfig+0x2a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800230a:	4a18      	ldr	r2, [pc, #96]	@ (800236c <TIM_Base_SetConfig+0x78>)
 800230c:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800230e:	68cb      	ldr	r3, [r1, #12]
 8002310:	4313      	orrs	r3, r2
 8002312:	e00a      	b.n	800232a <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002314:	2270      	movs	r2, #112	@ 0x70
 8002316:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002318:	684a      	ldr	r2, [r1, #4]
 800231a:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800231c:	e7f5      	b.n	800230a <TIM_Base_SetConfig+0x16>
 800231e:	4a14      	ldr	r2, [pc, #80]	@ (8002370 <TIM_Base_SetConfig+0x7c>)
 8002320:	4290      	cmp	r0, r2
 8002322:	d0f2      	beq.n	800230a <TIM_Base_SetConfig+0x16>
 8002324:	4a13      	ldr	r2, [pc, #76]	@ (8002374 <TIM_Base_SetConfig+0x80>)
 8002326:	4290      	cmp	r0, r2
 8002328:	d0ef      	beq.n	800230a <TIM_Base_SetConfig+0x16>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800232a:	2280      	movs	r2, #128	@ 0x80
 800232c:	4393      	bics	r3, r2
 800232e:	694a      	ldr	r2, [r1, #20]
 8002330:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002332:	688a      	ldr	r2, [r1, #8]
 8002334:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002336:	680a      	ldr	r2, [r1, #0]
 8002338:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800233a:	42a0      	cmp	r0, r4
 800233c:	d005      	beq.n	800234a <TIM_Base_SetConfig+0x56>
 800233e:	4a0c      	ldr	r2, [pc, #48]	@ (8002370 <TIM_Base_SetConfig+0x7c>)
 8002340:	4290      	cmp	r0, r2
 8002342:	d002      	beq.n	800234a <TIM_Base_SetConfig+0x56>
 8002344:	4a0b      	ldr	r2, [pc, #44]	@ (8002374 <TIM_Base_SetConfig+0x80>)
 8002346:	4290      	cmp	r0, r2
 8002348:	d101      	bne.n	800234e <TIM_Base_SetConfig+0x5a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800234a:	690a      	ldr	r2, [r1, #16]
 800234c:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800234e:	2204      	movs	r2, #4
 8002350:	6801      	ldr	r1, [r0, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002356:	2201      	movs	r2, #1
 8002358:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 800235a:	6003      	str	r3, [r0, #0]
}
 800235c:	bd10      	pop	{r4, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	40012c00 	.word	0x40012c00
 8002364:	40000400 	.word	0x40000400
 8002368:	40002000 	.word	0x40002000
 800236c:	fffffcff 	.word	0xfffffcff
 8002370:	40014400 	.word	0x40014400
 8002374:	40014800 	.word	0x40014800

08002378 <HAL_TIM_Base_Init>:
{
 8002378:	b570      	push	{r4, r5, r6, lr}
 800237a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800237c:	2001      	movs	r0, #1
  if (htim == NULL)
 800237e:	2c00      	cmp	r4, #0
 8002380:	d023      	beq.n	80023ca <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002382:	0025      	movs	r5, r4
 8002384:	353d      	adds	r5, #61	@ 0x3d
 8002386:	782b      	ldrb	r3, [r5, #0]
 8002388:	b2da      	uxtb	r2, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d105      	bne.n	800239a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800238e:	0023      	movs	r3, r4
 8002390:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002392:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002394:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8002396:	f7fe fc3b 	bl	8000c10 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800239a:	2302      	movs	r3, #2
 800239c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800239e:	6820      	ldr	r0, [r4, #0]
 80023a0:	1d21      	adds	r1, r4, #4
 80023a2:	f7ff ffa7 	bl	80022f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023a6:	0022      	movs	r2, r4
 80023a8:	2301      	movs	r3, #1
  return HAL_OK;
 80023aa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023ac:	3248      	adds	r2, #72	@ 0x48
 80023ae:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b0:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b2:	3a0a      	subs	r2, #10
 80023b4:	7013      	strb	r3, [r2, #0]
 80023b6:	7053      	strb	r3, [r2, #1]
 80023b8:	7093      	strb	r3, [r2, #2]
 80023ba:	70d3      	strb	r3, [r2, #3]
 80023bc:	7113      	strb	r3, [r2, #4]
 80023be:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023c0:	7193      	strb	r3, [r2, #6]
 80023c2:	71d3      	strb	r3, [r2, #7]
 80023c4:	7213      	strb	r3, [r2, #8]
 80023c6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80023c8:	702b      	strb	r3, [r5, #0]
}
 80023ca:	bd70      	pop	{r4, r5, r6, pc}

080023cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023cc:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80023ce:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d2:	2201      	movs	r2, #1
 80023d4:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80023d8:	6801      	ldr	r1, [r0, #0]
 80023da:	4d13      	ldr	r5, [pc, #76]	@ (8002428 <UART_EndRxTransfer+0x5c>)
 80023dc:	680b      	ldr	r3, [r1, #0]
 80023de:	402b      	ands	r3, r5
 80023e0:	600b      	str	r3, [r1, #0]
 80023e2:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80023e6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ea:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80023ee:	6802      	ldr	r2, [r0, #0]
 80023f0:	4c0e      	ldr	r4, [pc, #56]	@ (800242c <UART_EndRxTransfer+0x60>)
 80023f2:	6893      	ldr	r3, [r2, #8]
 80023f4:	4023      	ands	r3, r4
 80023f6:	6093      	str	r3, [r2, #8]
 80023f8:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023fc:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d10a      	bne.n	8002418 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002402:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002406:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800240a:	2410      	movs	r4, #16
 800240c:	6802      	ldr	r2, [r0, #0]
 800240e:	6813      	ldr	r3, [r2, #0]
 8002410:	43a3      	bics	r3, r4
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002418:	0003      	movs	r3, r0
 800241a:	2220      	movs	r2, #32
 800241c:	338c      	adds	r3, #140	@ 0x8c
 800241e:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002420:	2300      	movs	r3, #0
 8002422:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002424:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002426:	bd30      	pop	{r4, r5, pc}
 8002428:	fffffedf 	.word	0xfffffedf
 800242c:	effffffe 	.word	0xeffffffe

08002430 <UART_SetConfig>:
{
 8002430:	b570      	push	{r4, r5, r6, lr}
 8002432:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002434:	6925      	ldr	r5, [r4, #16]
 8002436:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002438:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800243a:	4329      	orrs	r1, r5
 800243c:	6965      	ldr	r5, [r4, #20]
 800243e:	69c2      	ldr	r2, [r0, #28]
 8002440:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002442:	6818      	ldr	r0, [r3, #0]
 8002444:	4d50      	ldr	r5, [pc, #320]	@ (8002588 <UART_SetConfig+0x158>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002446:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002448:	4028      	ands	r0, r5
 800244a:	4301      	orrs	r1, r0
 800244c:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800244e:	6859      	ldr	r1, [r3, #4]
 8002450:	484e      	ldr	r0, [pc, #312]	@ (800258c <UART_SetConfig+0x15c>)
  tmpreg |= huart->Init.OneBitSampling;
 8002452:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002454:	4001      	ands	r1, r0
 8002456:	68e0      	ldr	r0, [r4, #12]
 8002458:	4301      	orrs	r1, r0
 800245a:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800245c:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800245e:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8002460:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002462:	4d4b      	ldr	r5, [pc, #300]	@ (8002590 <UART_SetConfig+0x160>)
 8002464:	4028      	ands	r0, r5
 8002466:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002468:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800246a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800246c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800246e:	4381      	bics	r1, r0
 8002470:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002472:	4301      	orrs	r1, r0
 8002474:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002476:	4947      	ldr	r1, [pc, #284]	@ (8002594 <UART_SetConfig+0x164>)
 8002478:	428b      	cmp	r3, r1
 800247a:	d115      	bne.n	80024a8 <UART_SetConfig+0x78>
 800247c:	2103      	movs	r1, #3
 800247e:	4b46      	ldr	r3, [pc, #280]	@ (8002598 <UART_SetConfig+0x168>)
 8002480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002482:	400b      	ands	r3, r1
 8002484:	3b01      	subs	r3, #1
 8002486:	2b02      	cmp	r3, #2
 8002488:	d86f      	bhi.n	800256a <UART_SetConfig+0x13a>
 800248a:	4944      	ldr	r1, [pc, #272]	@ (800259c <UART_SetConfig+0x16c>)
 800248c:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800248e:	2380      	movs	r3, #128	@ 0x80
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	429a      	cmp	r2, r3
 8002494:	d137      	bne.n	8002506 <UART_SetConfig+0xd6>
    switch (clocksource)
 8002496:	2808      	cmp	r0, #8
 8002498:	d865      	bhi.n	8002566 <UART_SetConfig+0x136>
 800249a:	f7fd fe35 	bl	8000108 <__gnu_thumb1_case_uqi>
 800249e:	646a      	.short	0x646a
 80024a0:	6431640b 	.word	0x6431640b
 80024a4:	6464      	.short	0x6464
 80024a6:	14          	.byte	0x14
 80024a7:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024a8:	493d      	ldr	r1, [pc, #244]	@ (80025a0 <UART_SetConfig+0x170>)
 80024aa:	185b      	adds	r3, r3, r1
 80024ac:	1e59      	subs	r1, r3, #1
 80024ae:	418b      	sbcs	r3, r1
 80024b0:	0118      	lsls	r0, r3, #4
 80024b2:	e7ec      	b.n	800248e <UART_SetConfig+0x5e>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80024b4:	4b38      	ldr	r3, [pc, #224]	@ (8002598 <UART_SetConfig+0x168>)
 80024b6:	483b      	ldr	r0, [pc, #236]	@ (80025a4 <UART_SetConfig+0x174>)
 80024b8:	6819      	ldr	r1, [r3, #0]
 80024ba:	0609      	lsls	r1, r1, #24
 80024bc:	0f49      	lsrs	r1, r1, #29
 80024be:	3101      	adds	r1, #1
 80024c0:	f7fd fe36 	bl	8000130 <__udivsi3>
 80024c4:	0002      	movs	r2, r0
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80024c6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80024c8:	4b37      	ldr	r3, [pc, #220]	@ (80025a8 <UART_SetConfig+0x178>)
 80024ca:	0049      	lsls	r1, r1, #1
 80024cc:	0010      	movs	r0, r2
 80024ce:	5ac9      	ldrh	r1, [r1, r3]
 80024d0:	f7fd fe2e 	bl	8000130 <__udivsi3>
 80024d4:	6865      	ldr	r5, [r4, #4]
 80024d6:	0040      	lsls	r0, r0, #1
 80024d8:	086b      	lsrs	r3, r5, #1
 80024da:	18c0      	adds	r0, r0, r3
 80024dc:	0029      	movs	r1, r5
 80024de:	f7fd fe27 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024e2:	0002      	movs	r2, r0
 80024e4:	4b31      	ldr	r3, [pc, #196]	@ (80025ac <UART_SetConfig+0x17c>)
 80024e6:	3a10      	subs	r2, #16
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d83c      	bhi.n	8002566 <UART_SetConfig+0x136>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024ec:	230f      	movs	r3, #15
 80024ee:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024f0:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024f2:	439a      	bics	r2, r3
 80024f4:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024f6:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80024f8:	6822      	ldr	r2, [r4, #0]
 80024fa:	4303      	orrs	r3, r0
 80024fc:	60d3      	str	r3, [r2, #12]
 80024fe:	e03c      	b.n	800257a <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 8002500:	f7ff fd4e 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8002504:	e037      	b.n	8002576 <UART_SetConfig+0x146>
    switch (clocksource)
 8002506:	2808      	cmp	r0, #8
 8002508:	d82d      	bhi.n	8002566 <UART_SetConfig+0x136>
 800250a:	f7fd fdfd 	bl	8000108 <__gnu_thumb1_case_uqi>
 800250e:	2c05      	.short	0x2c05
 8002510:	2c262c0a 	.word	0x2c262c0a
 8002514:	2c2c      	.short	0x2c2c
 8002516:	29          	.byte	0x29
 8002517:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8002518:	f7ff fe28 	bl	800216c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800251c:	2800      	cmp	r0, #0
 800251e:	d02c      	beq.n	800257a <UART_SetConfig+0x14a>
 8002520:	e007      	b.n	8002532 <UART_SetConfig+0x102>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002522:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <UART_SetConfig+0x168>)
 8002524:	481f      	ldr	r0, [pc, #124]	@ (80025a4 <UART_SetConfig+0x174>)
 8002526:	6819      	ldr	r1, [r3, #0]
 8002528:	0609      	lsls	r1, r1, #24
 800252a:	0f49      	lsrs	r1, r1, #29
 800252c:	3101      	adds	r1, #1
 800252e:	f7fd fdff 	bl	8000130 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002532:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002534:	4b1c      	ldr	r3, [pc, #112]	@ (80025a8 <UART_SetConfig+0x178>)
 8002536:	0052      	lsls	r2, r2, #1
 8002538:	5ad1      	ldrh	r1, [r2, r3]
 800253a:	f7fd fdf9 	bl	8000130 <__udivsi3>
 800253e:	6865      	ldr	r5, [r4, #4]
 8002540:	086b      	lsrs	r3, r5, #1
 8002542:	18c0      	adds	r0, r0, r3
 8002544:	0029      	movs	r1, r5
 8002546:	f7fd fdf3 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800254a:	0002      	movs	r2, r0
 800254c:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <UART_SetConfig+0x17c>)
 800254e:	3a10      	subs	r2, #16
 8002550:	429a      	cmp	r2, r3
 8002552:	d808      	bhi.n	8002566 <UART_SetConfig+0x136>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002554:	6823      	ldr	r3, [r4, #0]
 8002556:	60d8      	str	r0, [r3, #12]
 8002558:	e00f      	b.n	800257a <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 800255a:	f7ff fd21 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
        break;
 800255e:	e7dd      	b.n	800251c <UART_SetConfig+0xec>
    switch (clocksource)
 8002560:	2080      	movs	r0, #128	@ 0x80
 8002562:	0200      	lsls	r0, r0, #8
 8002564:	e7e5      	b.n	8002532 <UART_SetConfig+0x102>
        ret = HAL_ERROR;
 8002566:	2001      	movs	r0, #1
 8002568:	e008      	b.n	800257c <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800256a:	2380      	movs	r3, #128	@ 0x80
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	429a      	cmp	r2, r3
 8002570:	d1d2      	bne.n	8002518 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002572:	f7ff fdfb 	bl	800216c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8002576:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8002578:	d1a5      	bne.n	80024c6 <UART_SetConfig+0x96>
    switch (clocksource)
 800257a:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 800257c:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <UART_SetConfig+0x180>)
 800257e:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8002580:	2300      	movs	r3, #0
 8002582:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002584:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002586:	bd70      	pop	{r4, r5, r6, pc}
 8002588:	cfff69f3 	.word	0xcfff69f3
 800258c:	ffffcfff 	.word	0xffffcfff
 8002590:	11fff4ff 	.word	0x11fff4ff
 8002594:	40013800 	.word	0x40013800
 8002598:	40021000 	.word	0x40021000
 800259c:	08004d80 	.word	0x08004d80
 80025a0:	bfffbc00 	.word	0xbfffbc00
 80025a4:	02dc6c00 	.word	0x02dc6c00
 80025a8:	08004d84 	.word	0x08004d84
 80025ac:	0000ffef 	.word	0x0000ffef
 80025b0:	00010001 	.word	0x00010001

080025b4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 80025b6:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025b8:	071a      	lsls	r2, r3, #28
 80025ba:	d506      	bpl.n	80025ca <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025bc:	6801      	ldr	r1, [r0, #0]
 80025be:	4c28      	ldr	r4, [pc, #160]	@ (8002660 <UART_AdvFeatureConfig+0xac>)
 80025c0:	684a      	ldr	r2, [r1, #4]
 80025c2:	4022      	ands	r2, r4
 80025c4:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80025c6:	4322      	orrs	r2, r4
 80025c8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025ca:	07da      	lsls	r2, r3, #31
 80025cc:	d506      	bpl.n	80025dc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025ce:	6801      	ldr	r1, [r0, #0]
 80025d0:	4c24      	ldr	r4, [pc, #144]	@ (8002664 <UART_AdvFeatureConfig+0xb0>)
 80025d2:	684a      	ldr	r2, [r1, #4]
 80025d4:	4022      	ands	r2, r4
 80025d6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80025d8:	4322      	orrs	r2, r4
 80025da:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025dc:	079a      	lsls	r2, r3, #30
 80025de:	d506      	bpl.n	80025ee <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025e0:	6801      	ldr	r1, [r0, #0]
 80025e2:	4c21      	ldr	r4, [pc, #132]	@ (8002668 <UART_AdvFeatureConfig+0xb4>)
 80025e4:	684a      	ldr	r2, [r1, #4]
 80025e6:	4022      	ands	r2, r4
 80025e8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80025ea:	4322      	orrs	r2, r4
 80025ec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025ee:	075a      	lsls	r2, r3, #29
 80025f0:	d506      	bpl.n	8002600 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025f2:	6801      	ldr	r1, [r0, #0]
 80025f4:	4c1d      	ldr	r4, [pc, #116]	@ (800266c <UART_AdvFeatureConfig+0xb8>)
 80025f6:	684a      	ldr	r2, [r1, #4]
 80025f8:	4022      	ands	r2, r4
 80025fa:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80025fc:	4322      	orrs	r2, r4
 80025fe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002600:	06da      	lsls	r2, r3, #27
 8002602:	d506      	bpl.n	8002612 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002604:	6801      	ldr	r1, [r0, #0]
 8002606:	4c1a      	ldr	r4, [pc, #104]	@ (8002670 <UART_AdvFeatureConfig+0xbc>)
 8002608:	688a      	ldr	r2, [r1, #8]
 800260a:	4022      	ands	r2, r4
 800260c:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800260e:	4322      	orrs	r2, r4
 8002610:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002612:	069a      	lsls	r2, r3, #26
 8002614:	d506      	bpl.n	8002624 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002616:	6801      	ldr	r1, [r0, #0]
 8002618:	4c16      	ldr	r4, [pc, #88]	@ (8002674 <UART_AdvFeatureConfig+0xc0>)
 800261a:	688a      	ldr	r2, [r1, #8]
 800261c:	4022      	ands	r2, r4
 800261e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002620:	4322      	orrs	r2, r4
 8002622:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002624:	065a      	lsls	r2, r3, #25
 8002626:	d510      	bpl.n	800264a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002628:	6801      	ldr	r1, [r0, #0]
 800262a:	4d13      	ldr	r5, [pc, #76]	@ (8002678 <UART_AdvFeatureConfig+0xc4>)
 800262c:	684a      	ldr	r2, [r1, #4]
 800262e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8002630:	402a      	ands	r2, r5
 8002632:	4322      	orrs	r2, r4
 8002634:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002636:	2280      	movs	r2, #128	@ 0x80
 8002638:	0352      	lsls	r2, r2, #13
 800263a:	4294      	cmp	r4, r2
 800263c:	d105      	bne.n	800264a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800263e:	684a      	ldr	r2, [r1, #4]
 8002640:	4c0e      	ldr	r4, [pc, #56]	@ (800267c <UART_AdvFeatureConfig+0xc8>)
 8002642:	4022      	ands	r2, r4
 8002644:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8002646:	4322      	orrs	r2, r4
 8002648:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800264a:	061b      	lsls	r3, r3, #24
 800264c:	d506      	bpl.n	800265c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800264e:	6802      	ldr	r2, [r0, #0]
 8002650:	490b      	ldr	r1, [pc, #44]	@ (8002680 <UART_AdvFeatureConfig+0xcc>)
 8002652:	6853      	ldr	r3, [r2, #4]
 8002654:	400b      	ands	r3, r1
 8002656:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002658:	430b      	orrs	r3, r1
 800265a:	6053      	str	r3, [r2, #4]
}
 800265c:	bd30      	pop	{r4, r5, pc}
 800265e:	46c0      	nop			@ (mov r8, r8)
 8002660:	ffff7fff 	.word	0xffff7fff
 8002664:	fffdffff 	.word	0xfffdffff
 8002668:	fffeffff 	.word	0xfffeffff
 800266c:	fffbffff 	.word	0xfffbffff
 8002670:	ffffefff 	.word	0xffffefff
 8002674:	ffffdfff 	.word	0xffffdfff
 8002678:	ffefffff 	.word	0xffefffff
 800267c:	ff9fffff 	.word	0xff9fffff
 8002680:	fff7ffff 	.word	0xfff7ffff

08002684 <UART_WaitOnFlagUntilTimeout>:
{
 8002684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002686:	0004      	movs	r4, r0
 8002688:	000d      	movs	r5, r1
 800268a:	0017      	movs	r7, r2
 800268c:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800268e:	6822      	ldr	r2, [r4, #0]
 8002690:	69d3      	ldr	r3, [r2, #28]
 8002692:	402b      	ands	r3, r5
 8002694:	1b5b      	subs	r3, r3, r5
 8002696:	4259      	negs	r1, r3
 8002698:	414b      	adcs	r3, r1
 800269a:	42bb      	cmp	r3, r7
 800269c:	d001      	beq.n	80026a2 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800269e:	2000      	movs	r0, #0
 80026a0:	e026      	b.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80026a2:	9b08      	ldr	r3, [sp, #32]
 80026a4:	3301      	adds	r3, #1
 80026a6:	d0f3      	beq.n	8002690 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026a8:	f7fe fc5e 	bl	8000f68 <HAL_GetTick>
 80026ac:	9b00      	ldr	r3, [sp, #0]
 80026ae:	1ac0      	subs	r0, r0, r3
 80026b0:	9b08      	ldr	r3, [sp, #32]
 80026b2:	4298      	cmp	r0, r3
 80026b4:	d82d      	bhi.n	8002712 <UART_WaitOnFlagUntilTimeout+0x8e>
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d02b      	beq.n	8002712 <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	0752      	lsls	r2, r2, #29
 80026c0:	d5e5      	bpl.n	800268e <UART_WaitOnFlagUntilTimeout+0xa>
 80026c2:	002a      	movs	r2, r5
 80026c4:	2140      	movs	r1, #64	@ 0x40
 80026c6:	3a40      	subs	r2, #64	@ 0x40
 80026c8:	438a      	bics	r2, r1
 80026ca:	d0e0      	beq.n	800268e <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026cc:	69da      	ldr	r2, [r3, #28]
 80026ce:	2608      	movs	r6, #8
 80026d0:	0011      	movs	r1, r2
 80026d2:	4031      	ands	r1, r6
 80026d4:	9101      	str	r1, [sp, #4]
 80026d6:	4232      	tst	r2, r6
 80026d8:	d00b      	beq.n	80026f2 <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 80026da:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80026dc:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80026de:	f7ff fe75 	bl	80023cc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026e2:	0023      	movs	r3, r4
 80026e4:	3390      	adds	r3, #144	@ 0x90
 80026e6:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 80026e8:	2300      	movs	r3, #0
          return HAL_ERROR;
 80026ea:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80026ec:	3484      	adds	r4, #132	@ 0x84
 80026ee:	7023      	strb	r3, [r4, #0]
}
 80026f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80026f2:	2280      	movs	r2, #128	@ 0x80
 80026f4:	69d9      	ldr	r1, [r3, #28]
 80026f6:	0112      	lsls	r2, r2, #4
 80026f8:	4211      	tst	r1, r2
 80026fa:	d0c8      	beq.n	800268e <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80026fc:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80026fe:	0020      	movs	r0, r4
 8002700:	f7ff fe64 	bl	80023cc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002704:	0023      	movs	r3, r4
 8002706:	2220      	movs	r2, #32
 8002708:	3390      	adds	r3, #144	@ 0x90
 800270a:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 800270c:	9b01      	ldr	r3, [sp, #4]
 800270e:	3484      	adds	r4, #132	@ 0x84
 8002710:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8002712:	2003      	movs	r0, #3
 8002714:	e7ec      	b.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x6c>

08002716 <HAL_UART_Transmit>:
{
 8002716:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002718:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800271a:	0002      	movs	r2, r0
{
 800271c:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 800271e:	3288      	adds	r2, #136	@ 0x88
{
 8002720:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002722:	6813      	ldr	r3, [r2, #0]
{
 8002724:	0004      	movs	r4, r0
 8002726:	000d      	movs	r5, r1
    return HAL_BUSY;
 8002728:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800272a:	2b20      	cmp	r3, #32
 800272c:	d139      	bne.n	80027a2 <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 800272e:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002730:	2900      	cmp	r1, #0
 8002732:	d036      	beq.n	80027a2 <HAL_UART_Transmit+0x8c>
 8002734:	2f00      	cmp	r7, #0
 8002736:	d034      	beq.n	80027a2 <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002738:	2380      	movs	r3, #128	@ 0x80
 800273a:	68a1      	ldr	r1, [r4, #8]
 800273c:	015b      	lsls	r3, r3, #5
 800273e:	4299      	cmp	r1, r3
 8002740:	d104      	bne.n	800274c <HAL_UART_Transmit+0x36>
 8002742:	6923      	ldr	r3, [r4, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002748:	4205      	tst	r5, r0
 800274a:	d12a      	bne.n	80027a2 <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800274c:	0023      	movs	r3, r4
 800274e:	2600      	movs	r6, #0
 8002750:	3390      	adds	r3, #144	@ 0x90
 8002752:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002754:	2321      	movs	r3, #33	@ 0x21
 8002756:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002758:	f7fe fc06 	bl	8000f68 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800275c:	0023      	movs	r3, r4
 800275e:	3354      	adds	r3, #84	@ 0x54
 8002760:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8002762:	3302      	adds	r3, #2
 8002764:	9303      	str	r3, [sp, #12]
 8002766:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800276c:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800276e:	015b      	lsls	r3, r3, #5
 8002770:	429a      	cmp	r2, r3
 8002772:	d104      	bne.n	800277e <HAL_UART_Transmit+0x68>
 8002774:	6923      	ldr	r3, [r4, #16]
 8002776:	42b3      	cmp	r3, r6
 8002778:	d101      	bne.n	800277e <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800277a:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 800277c:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800277e:	0023      	movs	r3, r4
 8002780:	3356      	adds	r3, #86	@ 0x56
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	b29a      	uxth	r2, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10d      	bne.n	80027a6 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800278a:	9b05      	ldr	r3, [sp, #20]
 800278c:	0020      	movs	r0, r4
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	2140      	movs	r1, #64	@ 0x40
 8002792:	9b04      	ldr	r3, [sp, #16]
 8002794:	f7ff ff76 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 8002798:	2320      	movs	r3, #32
 800279a:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 800279c:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800279e:	2800      	cmp	r0, #0
 80027a0:	d10e      	bne.n	80027c0 <HAL_UART_Transmit+0xaa>
}
 80027a2:	b007      	add	sp, #28
 80027a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027a6:	9b05      	ldr	r3, [sp, #20]
 80027a8:	2200      	movs	r2, #0
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	2180      	movs	r1, #128	@ 0x80
 80027ae:	0020      	movs	r0, r4
 80027b0:	9b04      	ldr	r3, [sp, #16]
 80027b2:	f7ff ff67 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 80027b6:	2800      	cmp	r0, #0
 80027b8:	d004      	beq.n	80027c4 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 80027ba:	2320      	movs	r3, #32
 80027bc:	3488      	adds	r4, #136	@ 0x88
 80027be:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 80027c0:	2003      	movs	r0, #3
 80027c2:	e7ee      	b.n	80027a2 <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027c4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80027c6:	2d00      	cmp	r5, #0
 80027c8:	d10b      	bne.n	80027e2 <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ca:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 80027cc:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ce:	05db      	lsls	r3, r3, #23
 80027d0:	0ddb      	lsrs	r3, r3, #23
 80027d2:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80027d4:	9b03      	ldr	r3, [sp, #12]
 80027d6:	9a03      	ldr	r2, [sp, #12]
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	3b01      	subs	r3, #1
 80027dc:	b29b      	uxth	r3, r3
 80027de:	8013      	strh	r3, [r2, #0]
 80027e0:	e7cd      	b.n	800277e <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027e2:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80027e4:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027e6:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 80027e8:	e7f4      	b.n	80027d4 <HAL_UART_Transmit+0xbe>
	...

080027ec <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ec:	0003      	movs	r3, r0
{
 80027ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f0:	2600      	movs	r6, #0
{
 80027f2:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f4:	3390      	adds	r3, #144	@ 0x90
 80027f6:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 80027f8:	f7fe fbb6 	bl	8000f68 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027fc:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80027fe:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	071b      	lsls	r3, r3, #28
 8002804:	d51f      	bpl.n	8002846 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002806:	2180      	movs	r1, #128	@ 0x80
 8002808:	4b28      	ldr	r3, [pc, #160]	@ (80028ac <UART_CheckIdleState+0xc0>)
 800280a:	0032      	movs	r2, r6
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	0389      	lsls	r1, r1, #14
 8002810:	0003      	movs	r3, r0
 8002812:	0020      	movs	r0, r4
 8002814:	f7ff ff36 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 8002818:	42b0      	cmp	r0, r6
 800281a:	d014      	beq.n	8002846 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800281c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002820:	2301      	movs	r3, #1
 8002822:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002826:	2080      	movs	r0, #128	@ 0x80
 8002828:	6822      	ldr	r2, [r4, #0]
 800282a:	6813      	ldr	r3, [r2, #0]
 800282c:	4383      	bics	r3, r0
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8002834:	0023      	movs	r3, r4
 8002836:	2220      	movs	r2, #32
 8002838:	3388      	adds	r3, #136	@ 0x88
 800283a:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 800283c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800283e:	2300      	movs	r3, #0
 8002840:	3484      	adds	r4, #132	@ 0x84
 8002842:	7023      	strb	r3, [r4, #0]
}
 8002844:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002846:	0026      	movs	r6, r4
 8002848:	6823      	ldr	r3, [r4, #0]
 800284a:	368c      	adds	r6, #140	@ 0x8c
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	075b      	lsls	r3, r3, #29
 8002850:	d523      	bpl.n	800289a <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002852:	2180      	movs	r1, #128	@ 0x80
 8002854:	4b15      	ldr	r3, [pc, #84]	@ (80028ac <UART_CheckIdleState+0xc0>)
 8002856:	2200      	movs	r2, #0
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	0020      	movs	r0, r4
 800285c:	002b      	movs	r3, r5
 800285e:	03c9      	lsls	r1, r1, #15
 8002860:	f7ff ff10 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 8002864:	2800      	cmp	r0, #0
 8002866:	d018      	beq.n	800289a <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002868:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800286c:	2201      	movs	r2, #1
 800286e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002872:	6821      	ldr	r1, [r4, #0]
 8002874:	4d0e      	ldr	r5, [pc, #56]	@ (80028b0 <UART_CheckIdleState+0xc4>)
 8002876:	680b      	ldr	r3, [r1, #0]
 8002878:	402b      	ands	r3, r5
 800287a:	600b      	str	r3, [r1, #0]
 800287c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002880:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002884:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002888:	6821      	ldr	r1, [r4, #0]
 800288a:	688b      	ldr	r3, [r1, #8]
 800288c:	4393      	bics	r3, r2
 800288e:	608b      	str	r3, [r1, #8]
 8002890:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002894:	2320      	movs	r3, #32
 8002896:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8002898:	e7d0      	b.n	800283c <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800289a:	0023      	movs	r3, r4
 800289c:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800289e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80028a0:	3388      	adds	r3, #136	@ 0x88
 80028a2:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80028a4:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028a6:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028a8:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 80028aa:	e7c8      	b.n	800283e <UART_CheckIdleState+0x52>
 80028ac:	01ffffff 	.word	0x01ffffff
 80028b0:	fffffedf 	.word	0xfffffedf

080028b4 <HAL_UART_Init>:
{
 80028b4:	b570      	push	{r4, r5, r6, lr}
 80028b6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80028b8:	d101      	bne.n	80028be <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80028ba:	2001      	movs	r0, #1
}
 80028bc:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80028be:	0005      	movs	r5, r0
 80028c0:	3588      	adds	r5, #136	@ 0x88
 80028c2:	682b      	ldr	r3, [r5, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d104      	bne.n	80028d2 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 80028c8:	0002      	movs	r2, r0
 80028ca:	3284      	adds	r2, #132	@ 0x84
 80028cc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80028ce:	f7fe f9b5 	bl	8000c3c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80028d2:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80028d4:	2101      	movs	r1, #1
 80028d6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028d8:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80028da:	6813      	ldr	r3, [r2, #0]
 80028dc:	438b      	bics	r3, r1
 80028de:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028e0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 80028e6:	0020      	movs	r0, r4
 80028e8:	f7ff fe64 	bl	80025b4 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028ec:	0020      	movs	r0, r4
 80028ee:	f7ff fd9f 	bl	8002430 <UART_SetConfig>
 80028f2:	2801      	cmp	r0, #1
 80028f4:	d0e1      	beq.n	80028ba <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028f6:	6823      	ldr	r3, [r4, #0]
 80028f8:	4907      	ldr	r1, [pc, #28]	@ (8002918 <HAL_UART_Init+0x64>)
 80028fa:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80028fc:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028fe:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002900:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002902:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	438a      	bics	r2, r1
 8002908:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800290a:	2201      	movs	r2, #1
 800290c:	6819      	ldr	r1, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002912:	f7ff ff6b 	bl	80027ec <UART_CheckIdleState>
 8002916:	e7d1      	b.n	80028bc <HAL_UART_Init+0x8>
 8002918:	ffffb7ff 	.word	0xffffb7ff

0800291c <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800291c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800291e:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002920:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 8002922:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002924:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 8002926:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002928:	9302      	str	r3, [sp, #8]
 800292a:	3302      	adds	r3, #2
 800292c:	9200      	str	r2, [sp, #0]
 800292e:	2178      	movs	r1, #120	@ 0x78
 8002930:	2200      	movs	r2, #0
 8002932:	9301      	str	r3, [sp, #4]
 8002934:	4802      	ldr	r0, [pc, #8]	@ (8002940 <ssd1306_WriteCommand+0x24>)
 8002936:	f7ff f8d9 	bl	8001aec <HAL_I2C_Mem_Write>
}
 800293a:	b007      	add	sp, #28
 800293c:	bd00      	pop	{pc}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	200001c4 	.word	0x200001c4

08002944 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002944:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002946:	2301      	movs	r3, #1
 8002948:	4c06      	ldr	r4, [pc, #24]	@ (8002964 <ssd1306_WriteData+0x20>)
 800294a:	425b      	negs	r3, r3
 800294c:	b289      	uxth	r1, r1
 800294e:	9302      	str	r3, [sp, #8]
 8002950:	9101      	str	r1, [sp, #4]
 8002952:	9000      	str	r0, [sp, #0]
 8002954:	2240      	movs	r2, #64	@ 0x40
 8002956:	2178      	movs	r1, #120	@ 0x78
 8002958:	0020      	movs	r0, r4
 800295a:	3302      	adds	r3, #2
 800295c:	f7ff f8c6 	bl	8001aec <HAL_I2C_Mem_Write>
}
 8002960:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	200001c4 	.word	0x200001c4

08002968 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002968:	1e43      	subs	r3, r0, #1
 800296a:	4198      	sbcs	r0, r3
 800296c:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 800296e:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002970:	4241      	negs	r1, r0
 8002972:	b2c9      	uxtb	r1, r1
 8002974:	4802      	ldr	r0, [pc, #8]	@ (8002980 <ssd1306_Fill+0x18>)
 8002976:	0092      	lsls	r2, r2, #2
 8002978:	f001 fa16 	bl	8003da8 <memset>
}
 800297c:	bd10      	pop	{r4, pc}
 800297e:	46c0      	nop			@ (mov r8, r8)
 8002980:	200002f6 	.word	0x200002f6

08002984 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002984:	b570      	push	{r4, r5, r6, lr}
 8002986:	24b0      	movs	r4, #176	@ 0xb0
 8002988:	4d09      	ldr	r5, [pc, #36]	@ (80029b0 <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800298a:	0020      	movs	r0, r4
 800298c:	f7ff ffc6 	bl	800291c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002990:	2000      	movs	r0, #0
 8002992:	f7ff ffc3 	bl	800291c <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002996:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002998:	2010      	movs	r0, #16
 800299a:	f7ff ffbf 	bl	800291c <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800299e:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80029a0:	0028      	movs	r0, r5
 80029a2:	2180      	movs	r1, #128	@ 0x80
 80029a4:	f7ff ffce 	bl	8002944 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029a8:	3580      	adds	r5, #128	@ 0x80
 80029aa:	2cb4      	cmp	r4, #180	@ 0xb4
 80029ac:	d1ed      	bne.n	800298a <ssd1306_UpdateScreen+0x6>
    }
}
 80029ae:	bd70      	pop	{r4, r5, r6, pc}
 80029b0:	200002f6 	.word	0x200002f6

080029b4 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029b4:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80029b6:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	db0e      	blt.n	80029da <ssd1306_DrawPixel+0x26>
 80029bc:	291f      	cmp	r1, #31
 80029be:	d80c      	bhi.n	80029da <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029c0:	2407      	movs	r4, #7
 80029c2:	08cb      	lsrs	r3, r1, #3
 80029c4:	01db      	lsls	r3, r3, #7
 80029c6:	4d06      	ldr	r5, [pc, #24]	@ (80029e0 <ssd1306_DrawPixel+0x2c>)
 80029c8:	4021      	ands	r1, r4
 80029ca:	1818      	adds	r0, r3, r0
 80029cc:	3c06      	subs	r4, #6
 80029ce:	408c      	lsls	r4, r1
 80029d0:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 80029d2:	2a01      	cmp	r2, #1
 80029d4:	d102      	bne.n	80029dc <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029d6:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80029d8:	542b      	strb	r3, [r5, r0]
    }
}
 80029da:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80029dc:	43a3      	bics	r3, r4
 80029de:	e7fb      	b.n	80029d8 <ssd1306_DrawPixel+0x24>
 80029e0:	200002f6 	.word	0x200002f6

080029e4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029e6:	0004      	movs	r4, r0
 80029e8:	b08b      	sub	sp, #44	@ 0x2c
 80029ea:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80029ec:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80029f0:	ab10      	add	r3, sp, #64	@ 0x40
 80029f2:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 80029f4:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029f6:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 80029f8:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029fa:	a807      	add	r0, sp, #28
 80029fc:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 80029fe:	2b5e      	cmp	r3, #94	@ 0x5e
 8002a00:	d844      	bhi.n	8002a8c <ssd1306_WriteChar+0xa8>
 8002a02:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01d      	beq.n	8002a44 <ssd1306_WriteChar+0x60>
 8002a08:	191b      	adds	r3, r3, r4
 8002a0a:	3b20      	subs	r3, #32
 8002a0c:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <ssd1306_WriteChar+0xac>)
 8002a10:	8819      	ldrh	r1, [r3, #0]
 8002a12:	9101      	str	r1, [sp, #4]
 8002a14:	1949      	adds	r1, r1, r5
 8002a16:	2980      	cmp	r1, #128	@ 0x80
 8002a18:	dc38      	bgt.n	8002a8c <ssd1306_WriteChar+0xa8>
 8002a1a:	7841      	ldrb	r1, [r0, #1]
 8002a1c:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002a1e:	885b      	ldrh	r3, [r3, #2]
 8002a20:	9304      	str	r3, [sp, #16]
 8002a22:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002a24:	2b20      	cmp	r3, #32
 8002a26:	dc31      	bgt.n	8002a8c <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002a28:	2700      	movs	r7, #0
 8002a2a:	434a      	muls	r2, r1
 8002a2c:	0053      	lsls	r3, r2, #1
 8002a2e:	9302      	str	r3, [sp, #8]
 8002a30:	9b03      	ldr	r3, [sp, #12]
 8002a32:	42bb      	cmp	r3, r7
 8002a34:	d808      	bhi.n	8002a48 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002a36:	9a01      	ldr	r2, [sp, #4]
 8002a38:	4b15      	ldr	r3, [pc, #84]	@ (8002a90 <ssd1306_WriteChar+0xac>)
 8002a3a:	18ad      	adds	r5, r5, r2
 8002a3c:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8002a3e:	0020      	movs	r0, r4
 8002a40:	b00b      	add	sp, #44	@ 0x2c
 8002a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002a44:	7805      	ldrb	r5, [r0, #0]
 8002a46:	e7e2      	b.n	8002a0e <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 8002a48:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8002a4a:	9b08      	ldr	r3, [sp, #32]
 8002a4c:	9a02      	ldr	r2, [sp, #8]
 8002a4e:	5a9b      	ldrh	r3, [r3, r2]
 8002a50:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 8002a52:	42b5      	cmp	r5, r6
 8002a54:	d804      	bhi.n	8002a60 <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 8002a56:	9b02      	ldr	r3, [sp, #8]
 8002a58:	3701      	adds	r7, #1
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	9302      	str	r3, [sp, #8]
 8002a5e:	e7e7      	b.n	8002a30 <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a60:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 8002a62:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a64:	18f0      	adds	r0, r6, r3
 8002a66:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8002a68:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a6a:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8002a6c:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a6e:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 8002a70:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a72:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8002a74:	4213      	tst	r3, r2
 8002a76:	d004      	beq.n	8002a82 <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a78:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002a7a:	f7ff ff9b 	bl	80029b4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002a7e:	3601      	adds	r6, #1
 8002a80:	e7e7      	b.n	8002a52 <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002a82:	9b05      	ldr	r3, [sp, #20]
 8002a84:	425a      	negs	r2, r3
 8002a86:	415a      	adcs	r2, r3
 8002a88:	b2d2      	uxtb	r2, r2
 8002a8a:	e7f6      	b.n	8002a7a <ssd1306_WriteChar+0x96>
        return 0;
 8002a8c:	2400      	movs	r4, #0
 8002a8e:	e7d6      	b.n	8002a3e <ssd1306_WriteChar+0x5a>
 8002a90:	200002f0 	.word	0x200002f0

08002a94 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002a94:	b530      	push	{r4, r5, lr}
 8002a96:	0004      	movs	r4, r0
 8002a98:	b087      	sub	sp, #28
 8002a9a:	9305      	str	r3, [sp, #20]
 8002a9c:	ab0a      	add	r3, sp, #40	@ 0x28
 8002a9e:	781d      	ldrb	r5, [r3, #0]
 8002aa0:	9103      	str	r1, [sp, #12]
 8002aa2:	9204      	str	r2, [sp, #16]
    while (*str) {
 8002aa4:	7820      	ldrb	r0, [r4, #0]
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	d101      	bne.n	8002aae <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8002aaa:	b007      	add	sp, #28
 8002aac:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002aae:	9b05      	ldr	r3, [sp, #20]
 8002ab0:	9903      	ldr	r1, [sp, #12]
 8002ab2:	9a04      	ldr	r2, [sp, #16]
 8002ab4:	9500      	str	r5, [sp, #0]
 8002ab6:	f7ff ff95 	bl	80029e4 <ssd1306_WriteChar>
 8002aba:	0003      	movs	r3, r0
 8002abc:	7820      	ldrb	r0, [r4, #0]
 8002abe:	4283      	cmp	r3, r0
 8002ac0:	d1f3      	bne.n	8002aaa <ssd1306_WriteString+0x16>
        str++;
 8002ac2:	3401      	adds	r4, #1
 8002ac4:	e7ee      	b.n	8002aa4 <ssd1306_WriteString+0x10>
	...

08002ac8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8002ac8:	4b01      	ldr	r3, [pc, #4]	@ (8002ad0 <ssd1306_SetCursor+0x8>)
 8002aca:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8002acc:	8059      	strh	r1, [r3, #2]
}
 8002ace:	4770      	bx	lr
 8002ad0:	200002f0 	.word	0x200002f0

08002ad4 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ad6:	ac08      	add	r4, sp, #32
 8002ad8:	7824      	ldrb	r4, [r4, #0]
 8002ada:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002adc:	1c04      	adds	r4, r0, #0
 8002ade:	4290      	cmp	r0, r2
 8002ae0:	d900      	bls.n	8002ae4 <ssd1306_FillRectangle+0x10>
 8002ae2:	1c14      	adds	r4, r2, #0
 8002ae4:	b2e4      	uxtb	r4, r4
 8002ae6:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002ae8:	1c06      	adds	r6, r0, #0
 8002aea:	4290      	cmp	r0, r2
 8002aec:	d200      	bcs.n	8002af0 <ssd1306_FillRectangle+0x1c>
 8002aee:	1c16      	adds	r6, r2, #0
 8002af0:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002af2:	1c0c      	adds	r4, r1, #0
 8002af4:	4299      	cmp	r1, r3
 8002af6:	d900      	bls.n	8002afa <ssd1306_FillRectangle+0x26>
 8002af8:	1c1c      	adds	r4, r3, #0
 8002afa:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002afc:	1c0f      	adds	r7, r1, #0
 8002afe:	4299      	cmp	r1, r3
 8002b00:	d200      	bcs.n	8002b04 <ssd1306_FillRectangle+0x30>
 8002b02:	1c1f      	adds	r7, r3, #0
 8002b04:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002b06:	42bc      	cmp	r4, r7
 8002b08:	d801      	bhi.n	8002b0e <ssd1306_FillRectangle+0x3a>
 8002b0a:	2c1f      	cmp	r4, #31
 8002b0c:	d900      	bls.n	8002b10 <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 8002b0e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002b10:	9d00      	ldr	r5, [sp, #0]
 8002b12:	e009      	b.n	8002b28 <ssd1306_FillRectangle+0x54>
 8002b14:	b26b      	sxtb	r3, r5
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	db08      	blt.n	8002b2c <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8002b1a:	0028      	movs	r0, r5
 8002b1c:	0021      	movs	r1, r4
 8002b1e:	9a01      	ldr	r2, [sp, #4]
 8002b20:	f7ff ff48 	bl	80029b4 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002b24:	3501      	adds	r5, #1
 8002b26:	b2ed      	uxtb	r5, r5
 8002b28:	42b5      	cmp	r5, r6
 8002b2a:	d9f3      	bls.n	8002b14 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002b2c:	3401      	adds	r4, #1
 8002b2e:	b2e4      	uxtb	r4, r4
 8002b30:	e7e9      	b.n	8002b06 <ssd1306_FillRectangle+0x32>

08002b32 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002b32:	b510      	push	{r4, lr}
 8002b34:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002b36:	2081      	movs	r0, #129	@ 0x81
 8002b38:	f7ff fef0 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002b3c:	0020      	movs	r0, r4
 8002b3e:	f7ff feed 	bl	800291c <ssd1306_WriteCommand>
}
 8002b42:	bd10      	pop	{r4, pc}

08002b44 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002b44:	0003      	movs	r3, r0
 8002b46:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8002b48:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 8002b4e:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8002b50:	18c0      	adds	r0, r0, r3
 8002b52:	4a02      	ldr	r2, [pc, #8]	@ (8002b5c <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8002b54:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8002b56:	f7ff fee1 	bl	800291c <ssd1306_WriteCommand>
}
 8002b5a:	bd10      	pop	{r4, pc}
 8002b5c:	200002f0 	.word	0x200002f0

08002b60 <ssd1306_Init>:
void ssd1306_Init(void) {
 8002b60:	b510      	push	{r4, lr}
    BSP_delayMs(10);
 8002b62:	200a      	movs	r0, #10
 8002b64:	f7fd fc76 	bl	8000454 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f7ff ffeb 	bl	8002b44 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002b6e:	2020      	movs	r0, #32
 8002b70:	f7ff fed4 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002b74:	2000      	movs	r0, #0
 8002b76:	f7ff fed1 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002b7a:	20b0      	movs	r0, #176	@ 0xb0
 8002b7c:	f7ff fece 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002b80:	20c8      	movs	r0, #200	@ 0xc8
 8002b82:	f7ff fecb 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8002b86:	2000      	movs	r0, #0
 8002b88:	f7ff fec8 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002b8c:	2010      	movs	r0, #16
 8002b8e:	f7ff fec5 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002b92:	2040      	movs	r0, #64	@ 0x40
 8002b94:	f7ff fec2 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8002b98:	20ff      	movs	r0, #255	@ 0xff
 8002b9a:	f7ff ffca 	bl	8002b32 <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002b9e:	20a1      	movs	r0, #161	@ 0xa1
 8002ba0:	f7ff febc 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002ba4:	20a6      	movs	r0, #166	@ 0xa6
 8002ba6:	f7ff feb9 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002baa:	20a8      	movs	r0, #168	@ 0xa8
 8002bac:	f7ff feb6 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 8002bb0:	201f      	movs	r0, #31
 8002bb2:	f7ff feb3 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002bb6:	20a4      	movs	r0, #164	@ 0xa4
 8002bb8:	f7ff feb0 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002bbc:	20d3      	movs	r0, #211	@ 0xd3
 8002bbe:	f7ff fead 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f7ff feaa 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002bc8:	20d5      	movs	r0, #213	@ 0xd5
 8002bca:	f7ff fea7 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002bce:	20f0      	movs	r0, #240	@ 0xf0
 8002bd0:	f7ff fea4 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002bd4:	20d9      	movs	r0, #217	@ 0xd9
 8002bd6:	f7ff fea1 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002bda:	2022      	movs	r0, #34	@ 0x22
 8002bdc:	f7ff fe9e 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002be0:	20da      	movs	r0, #218	@ 0xda
 8002be2:	f7ff fe9b 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8002be6:	2002      	movs	r0, #2
 8002be8:	f7ff fe98 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002bec:	20db      	movs	r0, #219	@ 0xdb
 8002bee:	f7ff fe95 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002bf2:	2020      	movs	r0, #32
 8002bf4:	f7ff fe92 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002bf8:	208d      	movs	r0, #141	@ 0x8d
 8002bfa:	f7ff fe8f 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002bfe:	2014      	movs	r0, #20
 8002c00:	f7ff fe8c 	bl	800291c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002c04:	2001      	movs	r0, #1
 8002c06:	f7ff ff9d 	bl	8002b44 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f7ff feac 	bl	8002968 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8002c10:	f7ff feb8 	bl	8002984 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8002c14:	2200      	movs	r2, #0
 8002c16:	4b03      	ldr	r3, [pc, #12]	@ (8002c24 <ssd1306_Init+0xc4>)
 8002c18:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002c1a:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8002c1c:	3201      	adds	r2, #1
 8002c1e:	711a      	strb	r2, [r3, #4]
}
 8002c20:	bd10      	pop	{r4, pc}
 8002c22:	46c0      	nop			@ (mov r8, r8)
 8002c24:	200002f0 	.word	0x200002f0

08002c28 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8002c28:	f3ef 8010 	mrs	r0, PRIMASK
 8002c2c:	b672      	cpsid	i
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d100      	bne.n	8002c34 <QF_int_disable_error>
 8002c32:	4770      	bx	lr

08002c34 <QF_int_disable_error>:
 8002c34:	4801      	ldr	r0, [pc, #4]	@ (8002c3c <QF_int_disable_error+0x8>)
 8002c36:	2164      	movs	r1, #100	@ 0x64
 8002c38:	4a01      	ldr	r2, [pc, #4]	@ (8002c40 <QF_int_disable_error+0xc>)
 8002c3a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002c3c:	080060f4 	.word	0x080060f4
 8002c40:	0800041d 	.word	0x0800041d

08002c44 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8002c44:	f3ef 8010 	mrs	r0, PRIMASK
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	d001      	beq.n	8002c50 <QF_int_enable_error>
 8002c4c:	b662      	cpsie	i
 8002c4e:	4770      	bx	lr

08002c50 <QF_int_enable_error>:
 8002c50:	4801      	ldr	r0, [pc, #4]	@ (8002c58 <QF_int_enable_error+0x8>)
 8002c52:	2165      	movs	r1, #101	@ 0x65
 8002c54:	4a01      	ldr	r2, [pc, #4]	@ (8002c5c <QF_int_enable_error+0xc>)
 8002c56:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002c58:	080060f4 	.word	0x080060f4
 8002c5c:	0800041d 	.word	0x0800041d

08002c60 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8002c60:	f3ef 8010 	mrs	r0, PRIMASK
 8002c64:	b672      	cpsid	i
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d100      	bne.n	8002c6c <QF_crit_entry_error>
 8002c6a:	4770      	bx	lr

08002c6c <QF_crit_entry_error>:
 8002c6c:	4801      	ldr	r0, [pc, #4]	@ (8002c74 <QF_crit_entry_error+0x8>)
 8002c6e:	216e      	movs	r1, #110	@ 0x6e
 8002c70:	4a01      	ldr	r2, [pc, #4]	@ (8002c78 <QF_crit_entry_error+0xc>)
 8002c72:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002c74:	080060f4 	.word	0x080060f4
 8002c78:	0800041d 	.word	0x0800041d

08002c7c <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8002c7c:	f3ef 8010 	mrs	r0, PRIMASK
 8002c80:	2800      	cmp	r0, #0
 8002c82:	d001      	beq.n	8002c88 <QF_crit_exit_error>
 8002c84:	b662      	cpsie	i
 8002c86:	4770      	bx	lr

08002c88 <QF_crit_exit_error>:
 8002c88:	4801      	ldr	r0, [pc, #4]	@ (8002c90 <QF_crit_exit_error+0x8>)
 8002c8a:	216f      	movs	r1, #111	@ 0x6f
 8002c8c:	4a01      	ldr	r2, [pc, #4]	@ (8002c94 <QF_crit_exit_error+0xc>)
 8002c8e:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002c90:	080060f4 	.word	0x080060f4
 8002c94:	0800041d 	.word	0x0800041d

08002c98 <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8002c98:	23ff      	movs	r3, #255	@ 0xff
 8002c9a:	4a03      	ldr	r2, [pc, #12]	@ (8002ca8 <QK_init+0x10>)
 8002c9c:	041b      	lsls	r3, r3, #16
 8002c9e:	6811      	ldr	r1, [r2, #0]
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8002ca4:	4770      	bx	lr
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	e000ed20 	.word	0xe000ed20

08002cac <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8002cac:	b501      	push	{r0, lr}
 8002cae:	4808      	ldr	r0, [pc, #32]	@ (8002cd0 <PendSV_Handler+0x24>)
 8002cb0:	4780      	blx	r0
 8002cb2:	4a08      	ldr	r2, [pc, #32]	@ (8002cd4 <PendSV_Handler+0x28>)
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	06c9      	lsls	r1, r1, #27
 8002cb8:	6011      	str	r1, [r2, #0]
 8002cba:	08cb      	lsrs	r3, r1, #3
 8002cbc:	4a06      	ldr	r2, [pc, #24]	@ (8002cd8 <PendSV_Handler+0x2c>)
 8002cbe:	3a01      	subs	r2, #1
 8002cc0:	4906      	ldr	r1, [pc, #24]	@ (8002cdc <PendSV_Handler+0x30>)
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	a805      	add	r0, sp, #20
 8002cc6:	c00e      	stmia	r0!, {r1, r2, r3}
 8002cc8:	2006      	movs	r0, #6
 8002cca:	43c0      	mvns	r0, r0
 8002ccc:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8002cce:	0000      	.short	0x0000
 8002cd0:	08002c29 	.word	0x08002c29
 8002cd4:	e000ed04 	.word	0xe000ed04
 8002cd8:	080037cd 	.word	0x080037cd
 8002cdc:	08002ce1 	.word	0x08002ce1

08002ce0 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8002ce0:	4804      	ldr	r0, [pc, #16]	@ (8002cf4 <QK_thread_ret+0x14>)
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	07c9      	lsls	r1, r1, #31
 8002ce6:	6001      	str	r1, [r0, #0]
 8002ce8:	4803      	ldr	r0, [pc, #12]	@ (8002cf8 <QK_thread_ret+0x18>)
 8002cea:	4780      	blx	r0
 8002cec:	4803      	ldr	r0, [pc, #12]	@ (8002cfc <QK_thread_ret+0x1c>)
 8002cee:	2179      	movs	r1, #121	@ 0x79
 8002cf0:	4a03      	ldr	r2, [pc, #12]	@ (8002d00 <QK_thread_ret+0x20>)
 8002cf2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002cf4:	e000ed04 	.word	0xe000ed04
 8002cf8:	08002c29 	.word	0x08002c29
 8002cfc:	080060f4 	.word	0x080060f4
 8002d00:	0800041d 	.word	0x0800041d

08002d04 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8002d04:	b008      	add	sp, #32
 8002d06:	4801      	ldr	r0, [pc, #4]	@ (8002d0c <NMI_Handler+0x8>)
 8002d08:	4780      	blx	r0
 8002d0a:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8002d0c:	08002c45 	.word	0x08002c45

08002d10 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8002d10:	2100      	movs	r1, #0
 8002d12:	0c02      	lsrs	r2, r0, #16
 8002d14:	d001      	beq.n	8002d1a <QF_qlog2_1>
 8002d16:	2110      	movs	r1, #16
 8002d18:	1c10      	adds	r0, r2, #0

08002d1a <QF_qlog2_1>:
 8002d1a:	0a02      	lsrs	r2, r0, #8
 8002d1c:	d001      	beq.n	8002d22 <QF_qlog2_2>
 8002d1e:	3108      	adds	r1, #8
 8002d20:	1c10      	adds	r0, r2, #0

08002d22 <QF_qlog2_2>:
 8002d22:	0902      	lsrs	r2, r0, #4
 8002d24:	d001      	beq.n	8002d2a <QF_qlog2_3>
 8002d26:	3104      	adds	r1, #4
 8002d28:	1c10      	adds	r0, r2, #0

08002d2a <QF_qlog2_3>:
 8002d2a:	4a06      	ldr	r2, [pc, #24]	@ (8002d44 <QF_qlog2_LUT+0x10>)
 8002d2c:	5c10      	ldrb	r0, [r2, r0]
 8002d2e:	1808      	adds	r0, r1, r0
 8002d30:	4770      	bx	lr
 8002d32:	46c0      	nop			@ (mov r8, r8)

08002d34 <QF_qlog2_LUT>:
 8002d34:	02020100 	.word	0x02020100
 8002d38:	03030303 	.word	0x03030303
 8002d3c:	04040404 	.word	0x04040404
 8002d40:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8002d44:	08002d34 	.word	0x08002d34

08002d48 <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 8002d48:	2005      	movs	r0, #5
 8002d4a:	4770      	bx	lr

08002d4c <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8002d4c:	6840      	ldr	r0, [r0, #4]
}
 8002d4e:	4770      	bx	lr

08002d50 <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 8002d50:	6882      	ldr	r2, [r0, #8]
 8002d52:	6843      	ldr	r3, [r0, #4]
 8002d54:	43d2      	mvns	r2, r2
{
 8002d56:	b570      	push	{r4, r5, r6, lr}
 8002d58:	0004      	movs	r4, r0
 8002d5a:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d006      	beq.n	8002d6e <QHsm_isIn_+0x1e>
 8002d60:	f7ff ff7e 	bl	8002c60 <QF_crit_entry_>
 8002d64:	21af      	movs	r1, #175	@ 0xaf
 8002d66:	4809      	ldr	r0, [pc, #36]	@ (8002d8c <QHsm_isIn_+0x3c>)
 8002d68:	0089      	lsls	r1, r1, #2
 8002d6a:	f7fd fb57 	bl	800041c <Q_onError>
        if (s == stateHndl) { // do the states match?
 8002d6e:	42ab      	cmp	r3, r5
 8002d70:	d00a      	beq.n	8002d88 <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002d72:	0020      	movs	r0, r4
 8002d74:	4906      	ldr	r1, [pc, #24]	@ (8002d90 <QHsm_isIn_+0x40>)
 8002d76:	4798      	blx	r3
        s = me->temp.fun;
 8002d78:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 8002d7a:	2800      	cmp	r0, #0
 8002d7c:	d0f7      	beq.n	8002d6e <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8002d7e:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8002d80:	6863      	ldr	r3, [r4, #4]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	60a3      	str	r3, [r4, #8]
}
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 8002d88:	2001      	movs	r0, #1
 8002d8a:	e7f9      	b.n	8002d80 <QHsm_isIn_+0x30>
 8002d8c:	0800612c 	.word	0x0800612c
 8002d90:	0800610c 	.word	0x0800610c

08002d94 <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 8002d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d96:	0004      	movs	r4, r0
 8002d98:	000e      	movs	r6, r1
 8002d9a:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 8002d9c:	2d00      	cmp	r5, #0
 8002d9e:	da06      	bge.n	8002dae <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8002da0:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 8002da2:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8002da4:	491b      	ldr	r1, [pc, #108]	@ (8002e14 <QHsm_enter_target_.isra.0+0x80>)
 8002da6:	47b8      	blx	r7
 8002da8:	2803      	cmp	r0, #3
 8002daa:	d007      	beq.n	8002dbc <QHsm_enter_target_.isra.0+0x28>
}
 8002dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8002dae:	00ab      	lsls	r3, r5, #2
 8002db0:	0020      	movs	r0, r4
 8002db2:	4919      	ldr	r1, [pc, #100]	@ (8002e18 <QHsm_enter_target_.isra.0+0x84>)
 8002db4:	58f3      	ldr	r3, [r6, r3]
 8002db6:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8002db8:	3d01      	subs	r5, #1
 8002dba:	e7ef      	b.n	8002d9c <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8002dbc:	68a3      	ldr	r3, [r4, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d105      	bne.n	8002dce <QHsm_enter_target_.isra.0+0x3a>
 8002dc2:	f7ff ff4d 	bl	8002c60 <QF_crit_entry_>
 8002dc6:	4815      	ldr	r0, [pc, #84]	@ (8002e1c <QHsm_enter_target_.isra.0+0x88>)
 8002dc8:	4915      	ldr	r1, [pc, #84]	@ (8002e20 <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8002dca:	f7fd fb27 	bl	800041c <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8002dce:	2501      	movs	r5, #1
 8002dd0:	426d      	negs	r5, r5
            ++ip;
 8002dd2:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8002dd4:	2d06      	cmp	r5, #6
 8002dd6:	d105      	bne.n	8002de4 <QHsm_enter_target_.isra.0+0x50>
 8002dd8:	f7ff ff42 	bl	8002c60 <QF_crit_entry_>
 8002ddc:	21a5      	movs	r1, #165	@ 0xa5
 8002dde:	480f      	ldr	r0, [pc, #60]	@ (8002e1c <QHsm_enter_target_.isra.0+0x88>)
 8002de0:	0089      	lsls	r1, r1, #2
 8002de2:	e7f2      	b.n	8002dca <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 8002de4:	68a3      	ldr	r3, [r4, #8]
 8002de6:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002de8:	0020      	movs	r0, r4
 8002dea:	490e      	ldr	r1, [pc, #56]	@ (8002e24 <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 8002dec:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002dee:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8002df0:	2800      	cmp	r0, #0
 8002df2:	d004      	beq.n	8002dfe <QHsm_enter_target_.isra.0+0x6a>
 8002df4:	f7ff ff34 	bl	8002c60 <QF_crit_entry_>
 8002df8:	21aa      	movs	r1, #170	@ 0xaa
 8002dfa:	4808      	ldr	r0, [pc, #32]	@ (8002e1c <QHsm_enter_target_.isra.0+0x88>)
 8002dfc:	e7f0      	b.n	8002de0 <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8002dfe:	68a3      	ldr	r3, [r4, #8]
 8002e00:	42bb      	cmp	r3, r7
 8002e02:	d1e6      	bne.n	8002dd2 <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8002e04:	00ab      	lsls	r3, r5, #2
 8002e06:	0020      	movs	r0, r4
 8002e08:	4903      	ldr	r1, [pc, #12]	@ (8002e18 <QHsm_enter_target_.isra.0+0x84>)
 8002e0a:	58f3      	ldr	r3, [r6, r3]
 8002e0c:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 8002e0e:	3d01      	subs	r5, #1
 8002e10:	d2f8      	bcs.n	8002e04 <QHsm_enter_target_.isra.0+0x70>
 8002e12:	e7c5      	b.n	8002da0 <QHsm_enter_target_.isra.0+0xc>
 8002e14:	08006124 	.word	0x08006124
 8002e18:	08006114 	.word	0x08006114
 8002e1c:	0800612c 	.word	0x0800612c
 8002e20:	0000028a 	.word	0x0000028a
 8002e24:	0800610c 	.word	0x0800610c

08002e28 <QHsm_init_>:
{
 8002e28:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8002e2a:	6843      	ldr	r3, [r0, #4]
 8002e2c:	4e24      	ldr	r6, [pc, #144]	@ (8002ec0 <QHsm_init_+0x98>)
{
 8002e2e:	0004      	movs	r4, r0
 8002e30:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8002e32:	42b3      	cmp	r3, r6
 8002e34:	d005      	beq.n	8002e42 <QHsm_init_+0x1a>
 8002e36:	f7ff ff13 	bl	8002c60 <QF_crit_entry_>
 8002e3a:	21c8      	movs	r1, #200	@ 0xc8
 8002e3c:	4821      	ldr	r0, [pc, #132]	@ (8002ec4 <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8002e3e:	f7fd faed 	bl	800041c <Q_onError>
 8002e42:	6883      	ldr	r3, [r0, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d104      	bne.n	8002e52 <QHsm_init_+0x2a>
 8002e48:	f7ff ff0a 	bl	8002c60 <QF_crit_entry_>
 8002e4c:	21d2      	movs	r1, #210	@ 0xd2
 8002e4e:	481d      	ldr	r0, [pc, #116]	@ (8002ec4 <QHsm_init_+0x9c>)
 8002e50:	e7f5      	b.n	8002e3e <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8002e52:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8002e54:	2803      	cmp	r0, #3
 8002e56:	d004      	beq.n	8002e62 <QHsm_init_+0x3a>
 8002e58:	f7ff ff02 	bl	8002c60 <QF_crit_entry_>
 8002e5c:	21f0      	movs	r1, #240	@ 0xf0
 8002e5e:	4819      	ldr	r0, [pc, #100]	@ (8002ec4 <QHsm_init_+0x9c>)
 8002e60:	e7ed      	b.n	8002e3e <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8002e62:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8002e64:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8002e66:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d104      	bne.n	8002e76 <QHsm_init_+0x4e>
 8002e6c:	f7ff fef8 	bl	8002c60 <QF_crit_entry_>
 8002e70:	21fa      	movs	r1, #250	@ 0xfa
 8002e72:	4814      	ldr	r0, [pc, #80]	@ (8002ec4 <QHsm_init_+0x9c>)
 8002e74:	e7e3      	b.n	8002e3e <QHsm_init_+0x16>
        ++ip;
 8002e76:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8002e78:	2d06      	cmp	r5, #6
 8002e7a:	d105      	bne.n	8002e88 <QHsm_init_+0x60>
 8002e7c:	f7ff fef0 	bl	8002c60 <QF_crit_entry_>
 8002e80:	2182      	movs	r1, #130	@ 0x82
 8002e82:	4810      	ldr	r0, [pc, #64]	@ (8002ec4 <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8002e84:	0049      	lsls	r1, r1, #1
 8002e86:	e7da      	b.n	8002e3e <QHsm_init_+0x16>
 8002e88:	68a3      	ldr	r3, [r4, #8]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d104      	bne.n	8002e98 <QHsm_init_+0x70>
 8002e8e:	f7ff fee7 	bl	8002c60 <QF_crit_entry_>
 8002e92:	2187      	movs	r1, #135	@ 0x87
 8002e94:	480b      	ldr	r0, [pc, #44]	@ (8002ec4 <QHsm_init_+0x9c>)
 8002e96:	e7f5      	b.n	8002e84 <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 8002e98:	4669      	mov	r1, sp
 8002e9a:	00aa      	lsls	r2, r5, #2
 8002e9c:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002e9e:	0020      	movs	r0, r4
 8002ea0:	4909      	ldr	r1, [pc, #36]	@ (8002ec8 <QHsm_init_+0xa0>)
 8002ea2:	4798      	blx	r3
    } while (me->temp.fun != s);
 8002ea4:	68a3      	ldr	r3, [r4, #8]
 8002ea6:	42b3      	cmp	r3, r6
 8002ea8:	d1e5      	bne.n	8002e76 <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8002eaa:	002a      	movs	r2, r5
 8002eac:	4669      	mov	r1, sp
 8002eae:	0020      	movs	r0, r4
 8002eb0:	f7ff ff70 	bl	8002d94 <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 8002eb4:	9b00      	ldr	r3, [sp, #0]
 8002eb6:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	60a3      	str	r3, [r4, #8]
}
 8002ebc:	b006      	add	sp, #24
 8002ebe:	bd70      	pop	{r4, r5, r6, pc}
 8002ec0:	08002d49 	.word	0x08002d49
 8002ec4:	0800612c 	.word	0x0800612c
 8002ec8:	0800610c 	.word	0x0800610c

08002ecc <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 8002ecc:	6883      	ldr	r3, [r0, #8]
{
 8002ece:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	6842      	ldr	r2, [r0, #4]
{
 8002ed4:	0004      	movs	r4, r0
 8002ed6:	000f      	movs	r7, r1
 8002ed8:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d006      	beq.n	8002eec <QHsm_dispatch_+0x20>
 8002ede:	f7ff febf 	bl	8002c60 <QF_crit_entry_>
 8002ee2:	2196      	movs	r1, #150	@ 0x96
 8002ee4:	485f      	ldr	r0, [pc, #380]	@ (8003064 <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8002ee6:	0049      	lsls	r1, r1, #1
 8002ee8:	f7fd fa98 	bl	800041c <Q_onError>
 8002eec:	2900      	cmp	r1, #0
 8002eee:	d104      	bne.n	8002efa <QHsm_dispatch_+0x2e>
 8002ef0:	f7ff feb6 	bl	8002c60 <QF_crit_entry_>
 8002ef4:	219b      	movs	r1, #155	@ 0x9b
 8002ef6:	485b      	ldr	r0, [pc, #364]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002ef8:	e7f5      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8002efa:	2506      	movs	r5, #6
    me->temp.fun = s;
 8002efc:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8002efe:	3d01      	subs	r5, #1
 8002f00:	d204      	bcs.n	8002f0c <QHsm_dispatch_+0x40>
 8002f02:	f7ff fead 	bl	8002c60 <QF_crit_entry_>
 8002f06:	21aa      	movs	r1, #170	@ 0xaa
 8002f08:	4856      	ldr	r0, [pc, #344]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002f0a:	e7ec      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 8002f0c:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 8002f0e:	00ab      	lsls	r3, r5, #2
 8002f10:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 8002f12:	0039      	movs	r1, r7
 8002f14:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 8002f16:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8002f18:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8002f1a:	2801      	cmp	r0, #1
 8002f1c:	d102      	bne.n	8002f24 <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002f1e:	0020      	movs	r0, r4
 8002f20:	4951      	ldr	r1, [pc, #324]	@ (8003068 <QHsm_dispatch_+0x19c>)
 8002f22:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d0ea      	beq.n	8002efe <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8002f28:	2805      	cmp	r0, #5
 8002f2a:	d021      	beq.n	8002f70 <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8002f2c:	2802      	cmp	r0, #2
 8002f2e:	d01f      	beq.n	8002f70 <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8002f30:	3803      	subs	r0, #3
 8002f32:	2801      	cmp	r0, #1
 8002f34:	d900      	bls.n	8002f38 <QHsm_dispatch_+0x6c>
 8002f36:	e08f      	b.n	8003058 <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8002f38:	68a3      	ldr	r3, [r4, #8]
 8002f3a:	9302      	str	r3, [sp, #8]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d104      	bne.n	8002f4a <QHsm_dispatch_+0x7e>
 8002f40:	f7ff fe8e 	bl	8002c60 <QF_crit_entry_>
 8002f44:	21af      	movs	r1, #175	@ 0xaf
 8002f46:	4847      	ldr	r0, [pc, #284]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002f48:	e7cd      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8002f4a:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 8002f4c:	9b02      	ldr	r3, [sp, #8]
 8002f4e:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8002f50:	42bd      	cmp	r5, r7
 8002f52:	d112      	bne.n	8002f7a <QHsm_dispatch_+0xae>
    if (s == t) {
 8002f54:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 8002f56:	9606      	str	r6, [sp, #24]
    if (s == t) {
 8002f58:	429e      	cmp	r6, r3
 8002f5a:	d116      	bne.n	8002f8a <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002f5c:	0020      	movs	r0, r4
 8002f5e:	4943      	ldr	r1, [pc, #268]	@ (800306c <QHsm_dispatch_+0x1a0>)
 8002f60:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8002f62:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8002f64:	0020      	movs	r0, r4
 8002f66:	a904      	add	r1, sp, #16
 8002f68:	f7ff ff14 	bl	8002d94 <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 8002f6c:	9b04      	ldr	r3, [sp, #16]
 8002f6e:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8002f70:	6863      	ldr	r3, [r4, #4]
 8002f72:	43db      	mvns	r3, r3
 8002f74:	60a3      	str	r3, [r4, #8]
}
 8002f76:	b00b      	add	sp, #44	@ 0x2c
 8002f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002f7a:	00bb      	lsls	r3, r7, #2
 8002f7c:	aa04      	add	r2, sp, #16
 8002f7e:	0020      	movs	r0, r4
 8002f80:	493a      	ldr	r1, [pc, #232]	@ (800306c <QHsm_dispatch_+0x1a0>)
 8002f82:	58d3      	ldr	r3, [r2, r3]
 8002f84:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8002f86:	3f01      	subs	r7, #1
 8002f88:	e7e2      	b.n	8002f50 <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002f8a:	4b37      	ldr	r3, [pc, #220]	@ (8003068 <QHsm_dispatch_+0x19c>)
 8002f8c:	0020      	movs	r0, r4
 8002f8e:	0019      	movs	r1, r3
 8002f90:	9303      	str	r3, [sp, #12]
 8002f92:	9b02      	ldr	r3, [sp, #8]
 8002f94:	4798      	blx	r3
 8002f96:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8002f98:	d004      	beq.n	8002fa4 <QHsm_dispatch_+0xd8>
 8002f9a:	f7ff fe61 	bl	8002c60 <QF_crit_entry_>
 8002f9e:	21dc      	movs	r1, #220	@ 0xdc
 8002fa0:	4830      	ldr	r0, [pc, #192]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002fa2:	e7a0      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8002fa4:	68a7      	ldr	r7, [r4, #8]
 8002fa6:	2f00      	cmp	r7, #0
 8002fa8:	d104      	bne.n	8002fb4 <QHsm_dispatch_+0xe8>
 8002faa:	f7ff fe59 	bl	8002c60 <QF_crit_entry_>
 8002fae:	21e1      	movs	r1, #225	@ 0xe1
 8002fb0:	482c      	ldr	r0, [pc, #176]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002fb2:	e798      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
        if (s != t) {
 8002fb4:	42be      	cmp	r6, r7
 8002fb6:	d0d4      	beq.n	8002f62 <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002fb8:	0020      	movs	r0, r4
 8002fba:	9903      	ldr	r1, [sp, #12]
 8002fbc:	47b0      	blx	r6
            if (me->temp.fun == t) {
 8002fbe:	68a3      	ldr	r3, [r4, #8]
 8002fc0:	9301      	str	r3, [sp, #4]
 8002fc2:	429f      	cmp	r7, r3
 8002fc4:	d0ca      	beq.n	8002f5c <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 8002fc6:	9b02      	ldr	r3, [sp, #8]
 8002fc8:	9a01      	ldr	r2, [sp, #4]
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d105      	bne.n	8002fda <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002fce:	0020      	movs	r0, r4
 8002fd0:	4926      	ldr	r1, [pc, #152]	@ (800306c <QHsm_dispatch_+0x1a0>)
 8002fd2:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4252      	negs	r2, r2
 8002fd8:	e7c4      	b.n	8002f64 <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 8002fda:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 8002fdc:	60a7      	str	r7, [r4, #8]
        ++ip;
 8002fde:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8002fe0:	2d06      	cmp	r5, #6
 8002fe2:	d105      	bne.n	8002ff0 <QHsm_dispatch_+0x124>
 8002fe4:	f7ff fe3c 	bl	8002c60 <QF_crit_entry_>
 8002fe8:	2187      	movs	r1, #135	@ 0x87
 8002fea:	481e      	ldr	r0, [pc, #120]	@ (8003064 <QHsm_dispatch_+0x198>)
 8002fec:	0089      	lsls	r1, r1, #2
 8002fee:	e77b      	b.n	8002ee8 <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 8002ff0:	68a3      	ldr	r3, [r4, #8]
 8002ff2:	00aa      	lsls	r2, r5, #2
 8002ff4:	a904      	add	r1, sp, #16
 8002ff6:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002ff8:	0020      	movs	r0, r4
 8002ffa:	9903      	ldr	r1, [sp, #12]
 8002ffc:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 8002ffe:	68a3      	ldr	r3, [r4, #8]
 8003000:	429e      	cmp	r6, r3
 8003002:	d027      	beq.n	8003054 <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8003004:	2800      	cmp	r0, #0
 8003006:	d0ea      	beq.n	8002fde <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8003008:	4f18      	ldr	r7, [pc, #96]	@ (800306c <QHsm_dispatch_+0x1a0>)
 800300a:	0020      	movs	r0, r4
 800300c:	0039      	movs	r1, r7
 800300e:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003010:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 8003012:	0093      	lsls	r3, r2, #2
 8003014:	a904      	add	r1, sp, #16
 8003016:	58cb      	ldr	r3, [r1, r3]
 8003018:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 800301a:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 800301c:	4299      	cmp	r1, r3
 800301e:	d0a1      	beq.n	8002f64 <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 8003020:	1c53      	adds	r3, r2, #1
 8003022:	d1f6      	bne.n	8003012 <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003024:	0039      	movs	r1, r7
 8003026:	0020      	movs	r0, r4
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4798      	blx	r3
 800302c:	2802      	cmp	r0, #2
 800302e:	d103      	bne.n	8003038 <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003030:	0020      	movs	r0, r4
 8003032:	9903      	ldr	r1, [sp, #12]
 8003034:	9b01      	ldr	r3, [sp, #4]
 8003036:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003038:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 800303a:	68a3      	ldr	r3, [r4, #8]
 800303c:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 800303e:	0093      	lsls	r3, r2, #2
 8003040:	a904      	add	r1, sp, #16
 8003042:	58cb      	ldr	r3, [r1, r3]
 8003044:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 8003046:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 8003048:	4299      	cmp	r1, r3
 800304a:	d100      	bne.n	800304e <QHsm_dispatch_+0x182>
 800304c:	e78a      	b.n	8002f64 <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 800304e:	1c53      	adds	r3, r2, #1
 8003050:	d1f5      	bne.n	800303e <QHsm_dispatch_+0x172>
 8003052:	e7e7      	b.n	8003024 <QHsm_dispatch_+0x158>
        ++ip;
 8003054:	002a      	movs	r2, r5
 8003056:	e785      	b.n	8002f64 <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8003058:	f7ff fe02 	bl	8002c60 <QF_crit_entry_>
 800305c:	21b4      	movs	r1, #180	@ 0xb4
 800305e:	4801      	ldr	r0, [pc, #4]	@ (8003064 <QHsm_dispatch_+0x198>)
 8003060:	e741      	b.n	8002ee6 <QHsm_dispatch_+0x1a>
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	0800612c 	.word	0x0800612c
 8003068:	0800610c 	.word	0x0800610c
 800306c:	0800611c 	.word	0x0800611c

08003070 <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003070:	4b02      	ldr	r3, [pc, #8]	@ (800307c <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 8003072:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003074:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8003076:	4b02      	ldr	r3, [pc, #8]	@ (8003080 <QHsm_ctor+0x10>)
 8003078:	6043      	str	r3, [r0, #4]
}
 800307a:	4770      	bx	lr
 800307c:	080060fc 	.word	0x080060fc
 8003080:	08002d49 	.word	0x08002d49

08003084 <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 8003084:	4b01      	ldr	r3, [pc, #4]	@ (800308c <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 8003086:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 8003088:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 800308a:	4770      	bx	lr
 800308c:	ffffe000 	.word	0xffffe000

08003090 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 8003090:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 8003092:	78c3      	ldrb	r3, [r0, #3]
 8003094:	2b3f      	cmp	r3, #63	@ 0x3f
 8003096:	d903      	bls.n	80030a0 <QEvt_refCtr_inc_+0x10>
 8003098:	21c8      	movs	r1, #200	@ 0xc8
 800309a:	4803      	ldr	r0, [pc, #12]	@ (80030a8 <QEvt_refCtr_inc_+0x18>)
 800309c:	f7fd f9be 	bl	800041c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 80030a0:	3301      	adds	r3, #1
 80030a2:	70c3      	strb	r3, [r0, #3]
}
 80030a4:	bd10      	pop	{r4, pc}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	08006134 	.word	0x08006134

080030ac <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 80030ac:	78c3      	ldrb	r3, [r0, #3]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	70c3      	strb	r3, [r0, #3]
}
 80030b2:	4770      	bx	lr

080030b4 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 80030b4:	b570      	push	{r4, r5, r6, lr}
 80030b6:	000e      	movs	r6, r1
 80030b8:	0004      	movs	r4, r0
 80030ba:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80030bc:	f7ff fdd0 	bl	8002c60 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 80030c0:	2e00      	cmp	r6, #0
 80030c2:	d103      	bne.n	80030cc <QActive_post_+0x18>
 80030c4:	2164      	movs	r1, #100	@ 0x64
 80030c6:	4824      	ldr	r0, [pc, #144]	@ (8003158 <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 80030c8:	f7fd f9a8 	bl	800041c <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80030cc:	4a23      	ldr	r2, [pc, #140]	@ (800315c <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 80030ce:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80030d0:	4295      	cmp	r5, r2
 80030d2:	d105      	bne.n	80030e0 <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 80030d4:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d106      	bne.n	80030e8 <QActive_post_+0x34>
 80030da:	2182      	movs	r1, #130	@ 0x82
 80030dc:	481e      	ldr	r0, [pc, #120]	@ (8003158 <QActive_post_+0xa4>)
 80030de:	e7f3      	b.n	80030c8 <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 80030e0:	b2ed      	uxtb	r5, r5
 80030e2:	429d      	cmp	r5, r3
 80030e4:	41ad      	sbcs	r5, r5
 80030e6:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 80030e8:	78b3      	ldrb	r3, [r6, #2]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d002      	beq.n	80030f4 <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 80030ee:	0030      	movs	r0, r6
 80030f0:	f7ff ffce 	bl	8003090 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 80030f4:	2d00      	cmp	r5, #0
 80030f6:	d028      	beq.n	800314a <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80030f8:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 80030fa:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 8003100:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 8003102:	7fd1      	ldrb	r1, [r2, #31]
 8003104:	4299      	cmp	r1, r3
 8003106:	d900      	bls.n	800310a <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 8003108:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 800310a:	6963      	ldr	r3, [r4, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d112      	bne.n	8003136 <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8003110:	7b21      	ldrb	r1, [r4, #12]
 8003112:	4813      	ldr	r0, [pc, #76]	@ (8003160 <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 8003114:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8003116:	f000 fa21 	bl	800355c <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 800311a:	f3ef 8305 	mrs	r3, IPSR
 800311e:	2b00      	cmp	r3, #0
 8003120:	d105      	bne.n	800312e <QActive_post_+0x7a>
 8003122:	f000 fb1d 	bl	8003760 <QK_sched_>
 8003126:	2800      	cmp	r0, #0
 8003128:	d001      	beq.n	800312e <QActive_post_+0x7a>
 800312a:	f000 fb4f 	bl	80037cc <QK_activate_>
        QF_CRIT_EXIT();
 800312e:	f7ff fda5 	bl	8002c7c <QF_crit_exit_>
}
 8003132:	0028      	movs	r0, r5
 8003134:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8003136:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 8003138:	69a2      	ldr	r2, [r4, #24]
 800313a:	0099      	lsls	r1, r3, #2
 800313c:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 800313e:	2b00      	cmp	r3, #0
 8003140:	d100      	bne.n	8003144 <QActive_post_+0x90>
            head = me->eQueue.end;
 8003142:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 8003144:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 8003146:	7763      	strb	r3, [r4, #29]
 8003148:	e7f1      	b.n	800312e <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 800314a:	f7ff fd97 	bl	8002c7c <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 800314e:	0030      	movs	r0, r6
 8003150:	f000 f8bc 	bl	80032cc <QF_gc>
 8003154:	e7ed      	b.n	8003132 <QActive_post_+0x7e>
 8003156:	46c0      	nop			@ (mov r8, r8)
 8003158:	0800613b 	.word	0x0800613b
 800315c:	0000ffff 	.word	0x0000ffff
 8003160:	200005d8 	.word	0x200005d8

08003164 <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 8003164:	b570      	push	{r4, r5, r6, lr}
 8003166:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8003168:	f7ff fd7a 	bl	8002c60 <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 800316c:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 800316e:	2d00      	cmp	r5, #0
 8003170:	d104      	bne.n	800317c <QActive_get_+0x18>
 8003172:	219b      	movs	r1, #155	@ 0x9b
 8003174:	4813      	ldr	r0, [pc, #76]	@ (80031c4 <QActive_get_+0x60>)
 8003176:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8003178:	f7fd f950 	bl	800041c <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 800317c:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 800317e:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 8003180:	3201      	adds	r2, #1
 8003182:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 8003184:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8003186:	4293      	cmp	r3, r2
 8003188:	d313      	bcc.n	80031b2 <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 800318a:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 800318c:	69a1      	ldr	r1, [r4, #24]
 800318e:	0090      	lsls	r0, r2, #2
 8003190:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8003192:	2900      	cmp	r1, #0
 8003194:	d103      	bne.n	800319e <QActive_get_+0x3a>
 8003196:	480b      	ldr	r0, [pc, #44]	@ (80031c4 <QActive_get_+0x60>)
 8003198:	315f      	adds	r1, #95	@ 0x5f
 800319a:	31ff      	adds	r1, #255	@ 0xff
 800319c:	e7ec      	b.n	8003178 <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 800319e:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 80031a0:	2a00      	cmp	r2, #0
 80031a2:	d000      	beq.n	80031a6 <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80031a4:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 80031a6:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 80031a8:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 80031aa:	f7ff fd67 	bl	8002c7c <QF_crit_exit_>
}
 80031ae:	0028      	movs	r0, r5
 80031b0:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80031b2:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80031b4:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80031b6:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d0f6      	beq.n	80031aa <QActive_get_+0x46>
 80031bc:	4801      	ldr	r0, [pc, #4]	@ (80031c4 <QActive_get_+0x60>)
 80031be:	3169      	adds	r1, #105	@ 0x69
 80031c0:	e7eb      	b.n	800319a <QActive_get_+0x36>
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	0800613b 	.word	0x0800613b

080031c8 <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 80031c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 80031ca:	4b14      	ldr	r3, [pc, #80]	@ (800321c <QF_poolInit+0x54>)
{
 80031cc:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 80031ce:	781d      	ldrb	r5, [r3, #0]
{
 80031d0:	000f      	movs	r7, r1
 80031d2:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 80031d4:	4c12      	ldr	r4, [pc, #72]	@ (8003220 <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80031d6:	f7ff fd43 	bl	8002c60 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 80031da:	2d02      	cmp	r5, #2
 80031dc:	d903      	bls.n	80031e6 <QF_poolInit+0x1e>
 80031de:	2164      	movs	r1, #100	@ 0x64
 80031e0:	4810      	ldr	r0, [pc, #64]	@ (8003224 <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 80031e2:	f7fd f91b 	bl	800041c <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 80031e6:	2d00      	cmp	r5, #0
 80031e8:	d009      	beq.n	80031fe <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 80031ea:	2314      	movs	r3, #20
 80031ec:	1e6a      	subs	r2, r5, #1
 80031ee:	4353      	muls	r3, r2
 80031f0:	18e3      	adds	r3, r4, r3
 80031f2:	899b      	ldrh	r3, [r3, #12]
 80031f4:	42b3      	cmp	r3, r6
 80031f6:	d302      	bcc.n	80031fe <QF_poolInit+0x36>
 80031f8:	216e      	movs	r1, #110	@ 0x6e
 80031fa:	480a      	ldr	r0, [pc, #40]	@ (8003224 <QF_poolInit+0x5c>)
 80031fc:	e7f1      	b.n	80031e2 <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 80031fe:	0023      	movs	r3, r4
 8003200:	1c6a      	adds	r2, r5, #1
 8003202:	333c      	adds	r3, #60	@ 0x3c
 8003204:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 8003206:	f7ff fd39 	bl	8002c7c <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 800320a:	2314      	movs	r3, #20
 800320c:	436b      	muls	r3, r5
 800320e:	003a      	movs	r2, r7
 8003210:	18e0      	adds	r0, r4, r3
 8003212:	9901      	ldr	r1, [sp, #4]
 8003214:	0033      	movs	r3, r6
 8003216:	f000 f891 	bl	800333c <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 800321a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800321c:	20000534 	.word	0x20000534
 8003220:	200004f8 	.word	0x200004f8
 8003224:	08006143 	.word	0x08006143

08003228 <QF_newX_>:
//! @static @private @memberof QF
QEvt * QF_newX_(
    uint_fast16_t const evtSize,
    uint_fast16_t const margin,
    enum_t const sig)
{
 8003228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800322a:	0017      	movs	r7, r2
 800322c:	0006      	movs	r6, r0
 800322e:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003230:	f7ff fd16 	bl	8002c60 <QF_crit_entry_>

    uint8_t const maxPool = QF_priv_.maxPool_;
 8003234:	4b1e      	ldr	r3, [pc, #120]	@ (80032b0 <QF_newX_+0x88>)
 8003236:	4c1f      	ldr	r4, [pc, #124]	@ (80032b4 <QF_newX_+0x8c>)
 8003238:	781a      	ldrb	r2, [r3, #0]

    // the maximum count of initialized pools must be in configured range
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 800323a:	2a03      	cmp	r2, #3
 800323c:	d80f      	bhi.n	800325e <QF_newX_+0x36>
 800323e:	0021      	movs	r1, r4

    // find the pool that fits the requested event size...
    uint8_t poolNum = 0U; // zero-based poolNum initially
 8003240:	2300      	movs	r3, #0
    for (; poolNum < maxPool; ++poolNum) {
 8003242:	4293      	cmp	r3, r2
 8003244:	d007      	beq.n	8003256 <QF_newX_+0x2e>
        // call port-specific operation for the event-size in a given pool
        if (evtSize <= QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum])) {
 8003246:	8988      	ldrh	r0, [r1, #12]
 8003248:	3114      	adds	r1, #20
 800324a:	4684      	mov	ip, r0
 800324c:	1c58      	adds	r0, r3, #1
 800324e:	45b4      	cmp	ip, r6
 8003250:	d309      	bcc.n	8003266 <QF_newX_+0x3e>
        }
    }

    // event pool must be found, which means that the reqeusted event size
    // fits in one of the initialized pools
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 8003252:	4293      	cmp	r3, r2
 8003254:	d309      	bcc.n	800326a <QF_newX_+0x42>
 8003256:	219b      	movs	r1, #155	@ 0x9b
 8003258:	4817      	ldr	r0, [pc, #92]	@ (80032b8 <QF_newX_+0x90>)
 800325a:	0089      	lsls	r1, r1, #2
 800325c:	e001      	b.n	8003262 <QF_newX_+0x3a>
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 800325e:	4816      	ldr	r0, [pc, #88]	@ (80032b8 <QF_newX_+0x90>)
 8003260:	4916      	ldr	r1, [pc, #88]	@ (80032bc <QF_newX_+0x94>)
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 8003262:	f7fd f8db 	bl	800041c <Q_onError>
    for (; poolNum < maxPool; ++poolNum) {
 8003266:	b2c3      	uxtb	r3, r0
 8003268:	e7eb      	b.n	8003242 <QF_newX_+0x1a>

    ++poolNum; // convert to 1-based poolNum
 800326a:	b2c6      	uxtb	r6, r0

    QF_CRIT_EXIT();
 800326c:	f7ff fd06 	bl	8002c7c <QF_crit_exit_>
#ifdef Q_SPY
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
                  ((margin != QF_NO_MARGIN) ? margin : 0U),
                  QS_ID_EP + poolNum);
#else
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
 8003270:	2314      	movs	r3, #20
 8003272:	1e72      	subs	r2, r6, #1
 8003274:	4353      	muls	r3, r2
 8003276:	18e0      	adds	r0, r4, r3
 8003278:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <QF_newX_+0x98>)
 800327a:	2200      	movs	r2, #0
 800327c:	18e9      	adds	r1, r5, r3
 800327e:	1e4b      	subs	r3, r1, #1
 8003280:	4199      	sbcs	r1, r3
 8003282:	4249      	negs	r1, r1
 8003284:	4029      	ands	r1, r5
 8003286:	f000 f899 	bl	80033bc <QMPool_get>
 800328a:	1e04      	subs	r4, r0, #0
                  ((margin != QF_NO_MARGIN) ? margin : 0U), 0U);
#endif

    if (e != (QEvt *)0) { // was e allocated correctly?
 800328c:	d005      	beq.n	800329a <QF_newX_+0x72>
        e->sig      = (QSignal)sig; // set the signal
        e->poolNum_ = poolNum;
        e->refCtr_  = 0U; // reference count starts at 0
 800328e:	2300      	movs	r3, #0
        e->sig      = (QSignal)sig; // set the signal
 8003290:	8007      	strh	r7, [r0, #0]
        e->poolNum_ = poolNum;
 8003292:	7086      	strb	r6, [r0, #2]
        e->refCtr_  = 0U; // reference count starts at 0
 8003294:	70c3      	strb	r3, [r0, #3]
    }

    // if we can't tolerate failed allocation (margin != QF_NO_MARGIN),
    // the returned event e is guaranteed to be valid (not NULL).
    return e;
}
 8003296:	0020      	movs	r0, r4
 8003298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        QF_CRIT_ENTRY();
 800329a:	f7ff fce1 	bl	8002c60 <QF_crit_entry_>
        Q_ASSERT_INCRIT(630, margin != QF_NO_MARGIN);
 800329e:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <QF_newX_+0x9c>)
 80032a0:	429d      	cmp	r5, r3
 80032a2:	d102      	bne.n	80032aa <QF_newX_+0x82>
 80032a4:	4804      	ldr	r0, [pc, #16]	@ (80032b8 <QF_newX_+0x90>)
 80032a6:	4908      	ldr	r1, [pc, #32]	@ (80032c8 <QF_newX_+0xa0>)
 80032a8:	e7db      	b.n	8003262 <QF_newX_+0x3a>
        QF_CRIT_EXIT();
 80032aa:	f7ff fce7 	bl	8002c7c <QF_crit_exit_>
    return e;
 80032ae:	e7f2      	b.n	8003296 <QF_newX_+0x6e>
 80032b0:	20000534 	.word	0x20000534
 80032b4:	200004f8 	.word	0x200004f8
 80032b8:	08006143 	.word	0x08006143
 80032bc:	00000262 	.word	0x00000262
 80032c0:	ffff0001 	.word	0xffff0001
 80032c4:	0000ffff 	.word	0x0000ffff
 80032c8:	00000276 	.word	0x00000276

080032cc <QF_gc>:

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80032d0:	f7ff fcc6 	bl	8002c60 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 80032d4:	2c00      	cmp	r4, #0
 80032d6:	d104      	bne.n	80032e2 <QF_gc+0x16>
 80032d8:	21af      	movs	r1, #175	@ 0xaf
 80032da:	4814      	ldr	r0, [pc, #80]	@ (800332c <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 80032dc:	0089      	lsls	r1, r1, #2
 80032de:	f7fd f89d 	bl	800041c <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 80032e2:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 80032e4:	2e00      	cmp	r6, #0
 80032e6:	d005      	beq.n	80032f4 <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 80032e8:	78e3      	ldrb	r3, [r4, #3]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d905      	bls.n	80032fa <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 80032ee:	0020      	movs	r0, r4
 80032f0:	f7ff fedc 	bl	80030ac <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 80032f4:	f7ff fcc2 	bl	8002c7c <QF_crit_exit_>
    }
}
 80032f8:	e016      	b.n	8003328 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <QF_gc+0x64>)
 80032fc:	4d0d      	ldr	r5, [pc, #52]	@ (8003334 <QF_gc+0x68>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8003300:	2b03      	cmp	r3, #3
 8003302:	d902      	bls.n	800330a <QF_gc+0x3e>
 8003304:	21b9      	movs	r1, #185	@ 0xb9
 8003306:	4809      	ldr	r0, [pc, #36]	@ (800332c <QF_gc+0x60>)
 8003308:	e7e8      	b.n	80032dc <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 800330a:	429e      	cmp	r6, r3
 800330c:	d902      	bls.n	8003314 <QF_gc+0x48>
 800330e:	4807      	ldr	r0, [pc, #28]	@ (800332c <QF_gc+0x60>)
 8003310:	4909      	ldr	r1, [pc, #36]	@ (8003338 <QF_gc+0x6c>)
 8003312:	e7e4      	b.n	80032de <QF_gc+0x12>
            QF_CRIT_EXIT();
 8003314:	f7ff fcb2 	bl	8002c7c <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8003318:	2014      	movs	r0, #20
 800331a:	3e01      	subs	r6, #1
 800331c:	4370      	muls	r0, r6
 800331e:	2200      	movs	r2, #0
 8003320:	0021      	movs	r1, r4
 8003322:	1940      	adds	r0, r0, r5
 8003324:	f000 f88a 	bl	800343c <QMPool_put>
}
 8003328:	bd70      	pop	{r4, r5, r6, pc}
 800332a:	46c0      	nop			@ (mov r8, r8)
 800332c:	08006143 	.word	0x08006143
 8003330:	20000534 	.word	0x20000534
 8003334:	200004f8 	.word	0x200004f8
 8003338:	000002ee 	.word	0x000002ee

0800333c <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	000c      	movs	r4, r1
 8003340:	0005      	movs	r5, r0
 8003342:	0016      	movs	r6, r2
 8003344:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003346:	f7ff fc8b 	bl	8002c60 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 800334a:	2c00      	cmp	r4, #0
 800334c:	d103      	bne.n	8003356 <QMPool_init+0x1a>
 800334e:	2164      	movs	r1, #100	@ 0x64
 8003350:	4818      	ldr	r0, [pc, #96]	@ (80033b4 <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8003352:	f7fd f863 	bl	800041c <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 8003356:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 8003358:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 800335a:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 800335c:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 800335e:	b2bf      	uxth	r7, r7
 8003360:	429f      	cmp	r7, r3
 8003362:	d805      	bhi.n	8003370 <QMPool_init+0x34>
 8003364:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8003366:	42b3      	cmp	r3, r6
 8003368:	d906      	bls.n	8003378 <QMPool_init+0x3c>
 800336a:	216e      	movs	r1, #110	@ 0x6e
 800336c:	4811      	ldr	r0, [pc, #68]	@ (80033b4 <QMPool_init+0x78>)
 800336e:	e7f0      	b.n	8003352 <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 8003370:	3304      	adds	r3, #4
 8003372:	b29b      	uxth	r3, r3
        ++index;
 8003374:	3101      	adds	r1, #1
 8003376:	e7f3      	b.n	8003360 <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 8003378:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 800337a:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 800337c:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 800337e:	42b3      	cmp	r3, r6
 8003380:	d907      	bls.n	8003392 <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 8003382:	2300      	movs	r3, #0
 8003384:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 8003386:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <QMPool_init+0x7c>)
 8003388:	429a      	cmp	r2, r3
 800338a:	d909      	bls.n	80033a0 <QMPool_init+0x64>
 800338c:	21a0      	movs	r1, #160	@ 0xa0
 800338e:	4809      	ldr	r0, [pc, #36]	@ (80033b4 <QMPool_init+0x78>)
 8003390:	e7df      	b.n	8003352 <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 8003392:	1860      	adds	r0, r4, r1
 8003394:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8003396:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 8003398:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 800339a:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 800339c:	1af6      	subs	r6, r6, r3
 800339e:	e7ee      	b.n	800337e <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 80033a0:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80033a2:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 80033a4:	b292      	uxth	r2, r2
 80033a6:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 80033a8:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 80033aa:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80033ac:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 80033ae:	f7ff fc65 	bl	8002c7c <QF_crit_exit_>
}
 80033b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033b4:	0800614a 	.word	0x0800614a
 80033b8:	0000fffe 	.word	0x0000fffe

080033bc <QMPool_get>:
//............................................................................
//! @public @memberof QMPool
void * QMPool_get(QMPool * const me,
    uint_fast16_t const margin,
    uint_fast8_t const qsId)
{
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	0004      	movs	r4, r0
 80033c0:	000e      	movs	r6, r1
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80033c2:	f7ff fc4d 	bl	8002c60 <QF_crit_entry_>

    // get members into temporaries
    void * *pfb     = me->freeHead; // pointer to free block
    QMPoolCtr nFree = me->nFree;    // get member into temporary
 80033c6:	8a23      	ldrh	r3, [r4, #16]

    // have more free blocks than the requested margin?
    if (nFree > (QMPoolCtr)margin) {
 80033c8:	b2b6      	uxth	r6, r6
    void * *pfb     = me->freeHead; // pointer to free block
 80033ca:	68a5      	ldr	r5, [r4, #8]
    if (nFree > (QMPoolCtr)margin) {
 80033cc:	429e      	cmp	r6, r3
 80033ce:	d230      	bcs.n	8003432 <QMPool_get+0x76>
        // the free block pointer must be valid
        Q_ASSERT_INCRIT(330, pfb != (void * *)0);
 80033d0:	2d00      	cmp	r5, #0
 80033d2:	d104      	bne.n	80033de <QMPool_get+0x22>
 80033d4:	21a5      	movs	r1, #165	@ 0xa5
 80033d6:	4818      	ldr	r0, [pc, #96]	@ (8003438 <QMPool_get+0x7c>)

        // fast temporary
        void * * const pfb_next = (void * *)pfb[0];

        // the free block must have integrity (Duplicate Storage, NOT inverted)
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 80033d8:	0049      	lsls	r1, r1, #1
 80033da:	f7fd f81f 	bl	800041c <Q_onError>
        void * * const pfb_next = (void * *)pfb[0];
 80033de:	682a      	ldr	r2, [r5, #0]
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 80033e0:	6869      	ldr	r1, [r5, #4]
 80033e2:	4291      	cmp	r1, r2
 80033e4:	d002      	beq.n	80033ec <QMPool_get+0x30>
 80033e6:	21ab      	movs	r1, #171	@ 0xab
 80033e8:	4813      	ldr	r0, [pc, #76]	@ (8003438 <QMPool_get+0x7c>)
 80033ea:	e7f5      	b.n	80033d8 <QMPool_get+0x1c>

        --nFree; // one less free block
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29b      	uxth	r3, r3
        if (nFree == 0U) { // is the pool becoming empty?
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10f      	bne.n	8003414 <QMPool_get+0x58>
            // pool is becoming empty, so the next free block must be NULL
            Q_ASSERT_INCRIT(350, pfb_next == (void * *)0);
 80033f4:	2900      	cmp	r1, #0
 80033f6:	d002      	beq.n	80033fe <QMPool_get+0x42>
 80033f8:	21af      	movs	r1, #175	@ 0xaf
 80033fa:	480f      	ldr	r0, [pc, #60]	@ (8003438 <QMPool_get+0x7c>)
 80033fc:	e7ec      	b.n	80033d8 <QMPool_get+0x1c>

            me->nFree = 0U; // no more free blocks
 80033fe:	6122      	str	r2, [r4, #16]

        me->freeHead = pfb_next; // set the head to the next free block

        // change the allocated block contents so that it is different
        // than a free block inside the pool.
        pfb[0] = &me->end[1]; // invalid location beyond the end
 8003400:	6863      	ldr	r3, [r4, #4]
        me->freeHead = pfb_next; // set the head to the next free block
 8003402:	60a2      	str	r2, [r4, #8]
        pfb[0] = &me->end[1]; // invalid location beyond the end
 8003404:	3304      	adds	r3, #4
 8003406:	602b      	str	r3, [r5, #0]
#ifndef Q_UNSAFE
        pfb[1] = (void *)0; // invalidate the Duplicate Storage
 8003408:	2300      	movs	r3, #0
 800340a:	606b      	str	r3, [r5, #4]
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(margin);    // the requested margin
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 800340c:	f7ff fc36 	bl	8002c7c <QF_crit_exit_>

    return (void *)pfb; // return the block or NULL
}
 8003410:	0028      	movs	r0, r5
 8003412:	bd70      	pop	{r4, r5, r6, pc}
            Q_ASSERT_INCRIT(360,
 8003414:	6821      	ldr	r1, [r4, #0]
 8003416:	4291      	cmp	r1, r2
 8003418:	d802      	bhi.n	8003420 <QMPool_get+0x64>
 800341a:	6861      	ldr	r1, [r4, #4]
 800341c:	4291      	cmp	r1, r2
 800341e:	d202      	bcs.n	8003426 <QMPool_get+0x6a>
 8003420:	21b4      	movs	r1, #180	@ 0xb4
 8003422:	4805      	ldr	r0, [pc, #20]	@ (8003438 <QMPool_get+0x7c>)
 8003424:	e7d8      	b.n	80033d8 <QMPool_get+0x1c>
            if (me->nMin > nFree) { // is this the new minimum?
 8003426:	8a61      	ldrh	r1, [r4, #18]
            me->nFree = nFree; // update the original
 8003428:	8223      	strh	r3, [r4, #16]
            if (me->nMin > nFree) { // is this the new minimum?
 800342a:	4299      	cmp	r1, r3
 800342c:	d9e8      	bls.n	8003400 <QMPool_get+0x44>
                me->nMin = nFree; // remember the minimum so far
 800342e:	8263      	strh	r3, [r4, #18]
 8003430:	e7e6      	b.n	8003400 <QMPool_get+0x44>
        pfb = (void * *)0;
 8003432:	2500      	movs	r5, #0
 8003434:	e7ea      	b.n	800340c <QMPool_get+0x50>
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	0800614a 	.word	0x0800614a

0800343c <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	000c      	movs	r4, r1
 8003440:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003442:	f7ff fc0d 	bl	8002c60 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8003446:	2c00      	cmp	r4, #0
 8003448:	d104      	bne.n	8003454 <QMPool_put+0x18>
 800344a:	21c8      	movs	r1, #200	@ 0xc8
 800344c:	4811      	ldr	r0, [pc, #68]	@ (8003494 <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 800344e:	0049      	lsls	r1, r1, #1
 8003450:	f7fc ffe4 	bl	800041c <Q_onError>
 8003454:	682b      	ldr	r3, [r5, #0]
 8003456:	42a3      	cmp	r3, r4
 8003458:	d802      	bhi.n	8003460 <QMPool_put+0x24>
 800345a:	686b      	ldr	r3, [r5, #4]
 800345c:	42a3      	cmp	r3, r4
 800345e:	d202      	bcs.n	8003466 <QMPool_put+0x2a>
 8003460:	21cd      	movs	r1, #205	@ 0xcd
 8003462:	480c      	ldr	r0, [pc, #48]	@ (8003494 <QMPool_put+0x58>)
 8003464:	e7f3      	b.n	800344e <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8003466:	6822      	ldr	r2, [r4, #0]
 8003468:	6863      	ldr	r3, [r4, #4]
 800346a:	429a      	cmp	r2, r3
 800346c:	d102      	bne.n	8003474 <QMPool_put+0x38>
 800346e:	21d3      	movs	r1, #211	@ 0xd3
 8003470:	4808      	ldr	r0, [pc, #32]	@ (8003494 <QMPool_put+0x58>)
 8003472:	e7ec      	b.n	800344e <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 8003474:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8003476:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 8003478:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 800347a:	4299      	cmp	r1, r3
 800347c:	d802      	bhi.n	8003484 <QMPool_put+0x48>
 800347e:	21e1      	movs	r1, #225	@ 0xe1
 8003480:	4804      	ldr	r0, [pc, #16]	@ (8003494 <QMPool_put+0x58>)
 8003482:	e7e4      	b.n	800344e <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 8003484:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 8003486:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 8003488:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 800348a:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 800348c:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 800348e:	f7ff fbf5 	bl	8002c7c <QF_crit_exit_>
}
 8003492:	bd70      	pop	{r4, r5, r6, pc}
 8003494:	0800614a 	.word	0x0800614a

08003498 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8003498:	b510      	push	{r4, lr}
 800349a:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 800349c:	f7ff fde8 	bl	8003070 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 80034a0:	4b01      	ldr	r3, [pc, #4]	@ (80034a8 <QActive_ctor+0x10>)
 80034a2:	6023      	str	r3, [r4, #0]
}
 80034a4:	bd10      	pop	{r4, pc}
 80034a6:	46c0      	nop			@ (mov r8, r8)
 80034a8:	08006154 	.word	0x08006154

080034ac <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 80034ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ae:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80034b0:	f7ff fbd6 	bl	8002c60 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80034b4:	7b62      	ldrb	r2, [r4, #13]
 80034b6:	7b23      	ldrb	r3, [r4, #12]
 80034b8:	2a00      	cmp	r2, #0
 80034ba:	d100      	bne.n	80034be <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 80034bc:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80034be:	1e5a      	subs	r2, r3, #1
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	2a1f      	cmp	r2, #31
 80034c4:	d903      	bls.n	80034ce <QActive_register_+0x22>
 80034c6:	2164      	movs	r1, #100	@ 0x64
 80034c8:	481c      	ldr	r0, [pc, #112]	@ (800353c <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80034ca:	f7fc ffa7 	bl	800041c <Q_onError>
 80034ce:	4d1c      	ldr	r5, [pc, #112]	@ (8003540 <QActive_register_+0x94>)
 80034d0:	009e      	lsls	r6, r3, #2
 80034d2:	5971      	ldr	r1, [r6, r5]
 80034d4:	2900      	cmp	r1, #0
 80034d6:	d002      	beq.n	80034de <QActive_register_+0x32>
 80034d8:	216e      	movs	r1, #110	@ 0x6e
 80034da:	4818      	ldr	r0, [pc, #96]	@ (800353c <QActive_register_+0x90>)
 80034dc:	e7f5      	b.n	80034ca <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80034de:	7b61      	ldrb	r1, [r4, #13]
 80034e0:	428b      	cmp	r3, r1
 80034e2:	d805      	bhi.n	80034f0 <QActive_register_+0x44>
 80034e4:	0090      	lsls	r0, r2, #2
 80034e6:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 80034e8:	2a00      	cmp	r2, #0
 80034ea:	d104      	bne.n	80034f6 <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 80034ec:	000a      	movs	r2, r1
 80034ee:	e007      	b.n	8003500 <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80034f0:	2182      	movs	r1, #130	@ 0x82
 80034f2:	4812      	ldr	r0, [pc, #72]	@ (800353c <QActive_register_+0x90>)
 80034f4:	e7e9      	b.n	80034ca <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 80034f6:	6807      	ldr	r7, [r0, #0]
 80034f8:	3804      	subs	r0, #4
 80034fa:	2f00      	cmp	r7, #0
 80034fc:	d009      	beq.n	8003512 <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 80034fe:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8003500:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 8003502:	4f10      	ldr	r7, [pc, #64]	@ (8003544 <QActive_register_+0x98>)
 8003504:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8003506:	b2d8      	uxtb	r0, r3
 8003508:	2821      	cmp	r0, #33	@ 0x21
 800350a:	d105      	bne.n	8003518 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 800350c:	4291      	cmp	r1, r2
 800350e:	d210      	bcs.n	8003532 <QActive_register_+0x86>
 8003510:	e00a      	b.n	8003528 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8003512:	3a01      	subs	r2, #1
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	e7e7      	b.n	80034e8 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8003518:	3301      	adds	r3, #1
 800351a:	0098      	lsls	r0, r3, #2
 800351c:	5838      	ldr	r0, [r7, r0]
 800351e:	2800      	cmp	r0, #0
 8003520:	d0f1      	beq.n	8003506 <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 8003522:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 8003524:	4291      	cmp	r1, r2
 8003526:	d202      	bcs.n	800352e <QActive_register_+0x82>
 8003528:	21a0      	movs	r1, #160	@ 0xa0
 800352a:	4804      	ldr	r0, [pc, #16]	@ (800353c <QActive_register_+0x90>)
 800352c:	e7cd      	b.n	80034ca <QActive_register_+0x1e>
 800352e:	4299      	cmp	r1, r3
 8003530:	d8fa      	bhi.n	8003528 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 8003532:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 8003534:	f7ff fba2 	bl	8002c7c <QF_crit_exit_>
}
 8003538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800353a:	46c0      	nop			@ (mov r8, r8)
 800353c:	08006164 	.word	0x08006164
 8003540:	20000538 	.word	0x20000538
 8003544:	20000534 	.word	0x20000534

08003548 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8003548:	6800      	ldr	r0, [r0, #0]
 800354a:	4243      	negs	r3, r0
 800354c:	4158      	adcs	r0, r3
 800354e:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 8003550:	4770      	bx	lr

08003552 <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 8003552:	6800      	ldr	r0, [r0, #0]
 8003554:	1e43      	subs	r3, r0, #1
 8003556:	4198      	sbcs	r0, r3
 8003558:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 800355a:	4770      	bx	lr

0800355c <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 800355c:	2201      	movs	r2, #1
 800355e:	3901      	subs	r1, #1
 8003560:	408a      	lsls	r2, r1
 8003562:	6803      	ldr	r3, [r0, #0]
 8003564:	4313      	orrs	r3, r2
 8003566:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8003568:	4770      	bx	lr

0800356a <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 800356a:	2201      	movs	r2, #1
 800356c:	3901      	subs	r1, #1
 800356e:	408a      	lsls	r2, r1
 8003570:	6803      	ldr	r3, [r0, #0]
 8003572:	4393      	bics	r3, r2
 8003574:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 8003576:	4770      	bx	lr

08003578 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 8003578:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 800357a:	6800      	ldr	r0, [r0, #0]
 800357c:	f7ff fbc8 	bl	8002d10 <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 8003580:	bd10      	pop	{r4, pc}
	...

08003584 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 8003584:	b570      	push	{r4, r5, r6, lr}
 8003586:	0015      	movs	r5, r2
 8003588:	0004      	movs	r4, r0
 800358a:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800358c:	f7ff fb68 	bl	8002c60 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 8003590:	2dfe      	cmp	r5, #254	@ 0xfe
 8003592:	d903      	bls.n	800359c <QEQueue_init+0x18>
 8003594:	210a      	movs	r1, #10
 8003596:	4809      	ldr	r0, [pc, #36]	@ (80035bc <QEQueue_init+0x38>)
 8003598:	f7fc ff40 	bl	800041c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 800359c:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 800359e:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 80035a0:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 80035a2:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80035a4:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 80035a6:	4295      	cmp	r5, r2
 80035a8:	d001      	beq.n	80035ae <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 80035aa:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 80035ac:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 80035ae:	3301      	adds	r3, #1
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 80035b4:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 80035b6:	f7ff fb61 	bl	8002c7c <QF_crit_exit_>
}
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	0800616c 	.word	0x0800616c

080035c0 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80035c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c2:	0016      	movs	r6, r2
 80035c4:	0004      	movs	r4, r0
 80035c6:	000f      	movs	r7, r1
 80035c8:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80035ca:	f7ff fb49 	bl	8002c60 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80035ce:	2e00      	cmp	r6, #0
 80035d0:	d104      	bne.n	80035dc <QTimeEvt_ctorX+0x1c>
 80035d2:	2196      	movs	r1, #150	@ 0x96
 80035d4:	480a      	ldr	r0, [pc, #40]	@ (8003600 <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80035d6:	0049      	lsls	r1, r1, #1
 80035d8:	f7fc ff20 	bl	800041c <Q_onError>
 80035dc:	2d00      	cmp	r5, #0
 80035de:	d002      	beq.n	80035e6 <QTimeEvt_ctorX+0x26>
 80035e0:	219b      	movs	r1, #155	@ 0x9b
 80035e2:	4807      	ldr	r0, [pc, #28]	@ (8003600 <QTimeEvt_ctorX+0x40>)
 80035e4:	e7f7      	b.n	80035d6 <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 80035e6:	f7ff fb49 	bl	8002c7c <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 80035ea:	0031      	movs	r1, r6
 80035ec:	0020      	movs	r0, r4
 80035ee:	f7ff fd49 	bl	8003084 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 80035f2:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 80035f4:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 80035f6:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 80035f8:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 80035fa:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 80035fc:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 80035fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003600:	08006173 	.word	0x08006173

08003604 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	0004      	movs	r4, r0
 8003608:	0016      	movs	r6, r2
 800360a:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800360c:	f7ff fb28 	bl	8002c60 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 8003610:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 8003612:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 8003614:	2d00      	cmp	r5, #0
 8003616:	d104      	bne.n	8003622 <QTimeEvt_armX+0x1e>
 8003618:	21dc      	movs	r1, #220	@ 0xdc
 800361a:	4813      	ldr	r0, [pc, #76]	@ (8003668 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 800361c:	0049      	lsls	r1, r1, #1
 800361e:	f7fc fefd 	bl	800041c <Q_onError>
 8003622:	2a00      	cmp	r2, #0
 8003624:	d002      	beq.n	800362c <QTimeEvt_armX+0x28>
 8003626:	21e1      	movs	r1, #225	@ 0xe1
 8003628:	480f      	ldr	r0, [pc, #60]	@ (8003668 <QTimeEvt_armX+0x64>)
 800362a:	e7f7      	b.n	800361c <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 800362c:	68e2      	ldr	r2, [r4, #12]
 800362e:	2a00      	cmp	r2, #0
 8003630:	d102      	bne.n	8003638 <QTimeEvt_armX+0x34>
 8003632:	21e6      	movs	r1, #230	@ 0xe6
 8003634:	480c      	ldr	r0, [pc, #48]	@ (8003668 <QTimeEvt_armX+0x64>)
 8003636:	e7f1      	b.n	800361c <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <QTimeEvt_armX+0x3e>
 800363c:	21eb      	movs	r1, #235	@ 0xeb
 800363e:	480a      	ldr	r0, [pc, #40]	@ (8003668 <QTimeEvt_armX+0x64>)
 8003640:	e7ec      	b.n	800361c <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8003642:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 8003644:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 8003646:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8003648:	56e3      	ldrsb	r3, [r4, r3]
 800364a:	7e62      	ldrb	r2, [r4, #25]
 800364c:	2b00      	cmp	r3, #0
 800364e:	db07      	blt.n	8003660 <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 8003650:	2380      	movs	r3, #128	@ 0x80
 8003652:	425b      	negs	r3, r3
 8003654:	4313      	orrs	r3, r2
 8003656:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 8003658:	4b04      	ldr	r3, [pc, #16]	@ (800366c <QTimeEvt_armX+0x68>)
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 800365e:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8003660:	f7ff fb0c 	bl	8002c7c <QF_crit_exit_>
}
 8003664:	bd70      	pop	{r4, r5, r6, pc}
 8003666:	46c0      	nop			@ (mov r8, r8)
 8003668:	08006173 	.word	0x08006173
 800366c:	200005bc 	.word	0x200005bc

08003670 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8003670:	b510      	push	{r4, lr}
 8003672:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003674:	f7ff faf4 	bl	8002c60 <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 8003678:	6923      	ldr	r3, [r4, #16]
 800367a:	2140      	movs	r1, #64	@ 0x40
 800367c:	7e62      	ldrb	r2, [r4, #25]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d008      	beq.n	8003694 <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 8003682:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 8003684:	4311      	orrs	r1, r2
 8003686:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 8003688:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 800368a:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 800368c:	f7ff faf6 	bl	8002c7c <QF_crit_exit_>

    return wasArmed;
}
 8003690:	0020      	movs	r0, r4
 8003692:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 8003694:	438a      	bics	r2, r1
 8003696:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 8003698:	001c      	movs	r4, r3
 800369a:	e7f7      	b.n	800368c <QTimeEvt_disarm+0x1c>

0800369c <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 800369c:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 800369e:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80036a0:	2204      	movs	r2, #4
 80036a2:	0019      	movs	r1, r3
 80036a4:	4801      	ldr	r0, [pc, #4]	@ (80036ac <QTimeEvt_init+0x10>)
 80036a6:	f7ff ff8b 	bl	80035c0 <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 80036aa:	bd10      	pop	{r4, pc}
 80036ac:	200005bc 	.word	0x200005bc

080036b0 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 80036b0:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 80036b2:	695a      	ldr	r2, [r3, #20]
{
 80036b4:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 80036b6:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 80036b8:	2a00      	cmp	r2, #0
 80036ba:	d001      	beq.n	80036c0 <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 80036bc:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 80036be:	4770      	bx	lr
        prev->next = me->next;
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80036c4:	217f      	movs	r1, #127	@ 0x7f
 80036c6:	7e5a      	ldrb	r2, [r3, #25]
 80036c8:	400a      	ands	r2, r1
 80036ca:	765a      	strb	r2, [r3, #25]
    return prev;
 80036cc:	e7f7      	b.n	80036be <QTimeEvt_expire_+0xe>
	...

080036d0 <QTimeEvt_tick_>:
{
 80036d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d2:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 80036d4:	f7ff fac4 	bl	8002c60 <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 80036d8:	4d1e      	ldr	r5, [pc, #120]	@ (8003754 <QTimeEvt_tick_+0x84>)
 80036da:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 80036dc:	2c00      	cmp	r4, #0
 80036de:	d004      	beq.n	80036ea <QTimeEvt_tick_+0x1a>
 80036e0:	21c8      	movs	r1, #200	@ 0xc8
 80036e2:	481d      	ldr	r0, [pc, #116]	@ (8003758 <QTimeEvt_tick_+0x88>)
 80036e4:	0089      	lsls	r1, r1, #2
 80036e6:	f7fc fe99 	bl	800041c <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 80036ea:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 80036ec:	2c00      	cmp	r4, #0
 80036ee:	d105      	bne.n	80036fc <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 80036f0:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 80036f2:	2c00      	cmp	r4, #0
 80036f4:	d02a      	beq.n	800374c <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80036f6:	2300      	movs	r3, #0
            prev->next = te;
 80036f8:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80036fa:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 80036fc:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10c      	bne.n	800371c <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8003702:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 8003704:	68a3      	ldr	r3, [r4, #8]
 8003706:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8003708:	7e63      	ldrb	r3, [r4, #25]
 800370a:	4013      	ands	r3, r2
 800370c:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 800370e:	f7ff fab5 	bl	8002c7c <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8003712:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8003714:	f7ff faa4 	bl	8002c60 <QF_crit_entry_>
    for (;;) {
 8003718:	0025      	movs	r5, r4
 800371a:	e7e6      	b.n	80036ea <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 800371c:	2b01      	cmp	r3, #1
 800371e:	d110      	bne.n	8003742 <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 8003720:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8003722:	0029      	movs	r1, r5
 8003724:	003a      	movs	r2, r7
 8003726:	2300      	movs	r3, #0
 8003728:	0020      	movs	r0, r4
 800372a:	f7ff ffc1 	bl	80036b0 <QTimeEvt_expire_>
 800372e:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 8003730:	f7ff faa4 	bl	8002c7c <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 8003734:	2300      	movs	r3, #0
 8003736:	0021      	movs	r1, r4
 8003738:	0038      	movs	r0, r7
 800373a:	4a08      	ldr	r2, [pc, #32]	@ (800375c <QTimeEvt_tick_+0x8c>)
 800373c:	f7ff fcba 	bl	80030b4 <QActive_post_>
 8003740:	e7e7      	b.n	8003712 <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 8003742:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 8003744:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8003746:	f7ff fa99 	bl	8002c7c <QF_crit_exit_>
 800374a:	e7e3      	b.n	8003714 <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 800374c:	f7ff fa96 	bl	8002c7c <QF_crit_exit_>
}
 8003750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	200005bc 	.word	0x200005bc
 8003758:	08006173 	.word	0x08006173
 800375c:	0000ffff 	.word	0x0000ffff

08003760 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8003760:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8003762:	4c0a      	ldr	r4, [pc, #40]	@ (800378c <QK_sched_+0x2c>)
 8003764:	0020      	movs	r0, r4
 8003766:	f7ff fef4 	bl	8003552 <QPSet_notEmpty>
 800376a:	2800      	cmp	r0, #0
 800376c:	d101      	bne.n	8003772 <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 800376e:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8003770:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8003772:	0020      	movs	r0, r4
 8003774:	f7ff ff00 	bl	8003578 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 8003778:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 800377a:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 800377c:	4283      	cmp	r3, r0
 800377e:	d2f6      	bcs.n	800376e <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 8003780:	79e3      	ldrb	r3, [r4, #7]
 8003782:	4283      	cmp	r3, r0
 8003784:	d2f3      	bcs.n	800376e <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 8003786:	7160      	strb	r0, [r4, #5]
 8003788:	e7f2      	b.n	8003770 <QK_sched_+0x10>
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	200005d8 	.word	0x200005d8

08003790 <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8003790:	6943      	ldr	r3, [r0, #20]
{
 8003792:	b570      	push	{r4, r5, r6, lr}
 8003794:	000d      	movs	r5, r1
 8003796:	4c0c      	ldr	r4, [pc, #48]	@ (80037c8 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8003798:	2b00      	cmp	r3, #0
 800379a:	d103      	bne.n	80037a4 <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 800379c:	7b01      	ldrb	r1, [r0, #12]
 800379e:	0020      	movs	r0, r4
 80037a0:	f7ff fee3 	bl	800356a <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 80037a4:	0020      	movs	r0, r4
 80037a6:	f7ff fecf 	bl	8003548 <QPSet_isEmpty>
 80037aa:	2800      	cmp	r0, #0
 80037ac:	d001      	beq.n	80037b2 <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 80037ae:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 80037b0:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80037b2:	0020      	movs	r0, r4
 80037b4:	f7ff fee0 	bl	8003578 <QPSet_findMax>
        if (p <= pthre_in) {
 80037b8:	b2c3      	uxtb	r3, r0
 80037ba:	429d      	cmp	r5, r3
 80037bc:	d2f7      	bcs.n	80037ae <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 80037be:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80037c0:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 80037c2:	4283      	cmp	r3, r0
 80037c4:	d2f3      	bcs.n	80037ae <QK_sched_act_+0x1e>
 80037c6:	e7f3      	b.n	80037b0 <QK_sched_act_+0x20>
 80037c8:	200005d8 	.word	0x200005d8

080037cc <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 80037cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80037ce:	4b24      	ldr	r3, [pc, #144]	@ (8003860 <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 80037d0:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80037d2:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 80037d4:	1e62      	subs	r2, r4, #1
 80037d6:	2a1f      	cmp	r2, #31
 80037d8:	d903      	bls.n	80037e2 <QK_activate_+0x16>
 80037da:	2182      	movs	r1, #130	@ 0x82
 80037dc:	4821      	ldr	r0, [pc, #132]	@ (8003864 <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 80037de:	0089      	lsls	r1, r1, #2
 80037e0:	e003      	b.n	80037ea <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 80037e2:	42a6      	cmp	r6, r4
 80037e4:	d303      	bcc.n	80037ee <QK_activate_+0x22>
 80037e6:	481f      	ldr	r0, [pc, #124]	@ (8003864 <QK_activate_+0x98>)
 80037e8:	491f      	ldr	r1, [pc, #124]	@ (8003868 <QK_activate_+0x9c>)
 80037ea:	f7fc fe17 	bl	800041c <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 80037ee:	2200      	movs	r2, #0
 80037f0:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 80037f2:	4296      	cmp	r6, r2
 80037f4:	d011      	beq.n	800381a <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 80037f6:	4b1d      	ldr	r3, [pc, #116]	@ (800386c <QK_activate_+0xa0>)
 80037f8:	00b2      	lsls	r2, r6, #2
 80037fa:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d102      	bne.n	8003806 <QK_activate_+0x3a>
 8003800:	2187      	movs	r1, #135	@ 0x87
 8003802:	4818      	ldr	r0, [pc, #96]	@ (8003864 <QK_activate_+0x98>)
 8003804:	e7eb      	b.n	80037de <QK_activate_+0x12>

        pthre_in = a->pthre;
 8003806:	7b5b      	ldrb	r3, [r3, #13]
 8003808:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 800380a:	4b18      	ldr	r3, [pc, #96]	@ (800386c <QK_activate_+0xa0>)
 800380c:	00a2      	lsls	r2, r4, #2
 800380e:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8003810:	2d00      	cmp	r5, #0
 8003812:	d104      	bne.n	800381e <QK_activate_+0x52>
 8003814:	4813      	ldr	r0, [pc, #76]	@ (8003864 <QK_activate_+0x98>)
 8003816:	4916      	ldr	r1, [pc, #88]	@ (8003870 <QK_activate_+0xa4>)
 8003818:	e7e7      	b.n	80037ea <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 800381a:	9600      	str	r6, [sp, #0]
 800381c:	e7f5      	b.n	800380a <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 800381e:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8003820:	4f0f      	ldr	r7, [pc, #60]	@ (8003860 <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 8003822:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 8003824:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8003826:	f7ff fa0d 	bl	8002c44 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 800382a:	0028      	movs	r0, r5
 800382c:	f7ff fc9a 	bl	8003164 <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8003830:	682b      	ldr	r3, [r5, #0]
 8003832:	0022      	movs	r2, r4
 8003834:	0001      	movs	r1, r0
 8003836:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 8003838:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 800383a:	0028      	movs	r0, r5
 800383c:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 800383e:	9801      	ldr	r0, [sp, #4]
 8003840:	f7ff fd44 	bl	80032cc <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8003844:	f7ff f9f0 	bl	8002c28 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8003848:	0028      	movs	r0, r5
 800384a:	9900      	ldr	r1, [sp, #0]
 800384c:	f7ff ffa0 	bl	8003790 <QK_sched_act_>
 8003850:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 8003852:	2c00      	cmp	r4, #0
 8003854:	d1d9      	bne.n	800380a <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 8003856:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 8003858:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 800385a:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 800385c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	200005d8 	.word	0x200005d8
 8003864:	0800617b 	.word	0x0800617b
 8003868:	00000212 	.word	0x00000212
 800386c:	20000538 	.word	0x20000538
 8003870:	0000023a 	.word	0x0000023a

08003874 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8003874:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 8003876:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8003878:	4b03      	ldr	r3, [pc, #12]	@ (8003888 <QF_init+0x14>)
 800387a:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 800387c:	f7ff ff0e 	bl	800369c <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8003880:	f7ff fa0a 	bl	8002c98 <QK_init>
#endif
}
 8003884:	bd10      	pop	{r4, pc}
 8003886:	46c0      	nop			@ (mov r8, r8)
 8003888:	200005d8 	.word	0x200005d8

0800388c <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 800388c:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 800388e:	f7ff f9cb 	bl	8002c28 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8003892:	2200      	movs	r2, #0
 8003894:	4b07      	ldr	r3, [pc, #28]	@ (80038b4 <QF_run+0x28>)
 8003896:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8003898:	f7ff ff62 	bl	8003760 <QK_sched_>
 800389c:	2800      	cmp	r0, #0
 800389e:	d001      	beq.n	80038a4 <QF_run+0x18>
        QK_activate_();
 80038a0:	f7ff ff94 	bl	80037cc <QK_activate_>
    }

    QF_INT_ENABLE();
 80038a4:	f7ff f9ce 	bl	8002c44 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 80038a8:	f7fc fe3e 	bl	8000528 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 80038ac:	f7fc fe76 	bl	800059c <QK_onIdle>
    for (;;) { // QK idle loop...
 80038b0:	e7fc      	b.n	80038ac <QF_run+0x20>
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	200005d8 	.word	0x200005d8

080038b8 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 80038b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ba:	0004      	movs	r4, r0
 80038bc:	001e      	movs	r6, r3
 80038be:	000f      	movs	r7, r1
 80038c0:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80038c2:	f7ff f9cd 	bl	8002c60 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d104      	bne.n	80038d6 <QActive_start+0x1e>
 80038cc:	21e1      	movs	r1, #225	@ 0xe1
 80038ce:	4813      	ldr	r0, [pc, #76]	@ (800391c <QActive_start+0x64>)
 80038d0:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 80038d2:	f7fc fda3 	bl	800041c <Q_onError>
 80038d6:	9b06      	ldr	r3, [sp, #24]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <QActive_start+0x2a>
 80038dc:	480f      	ldr	r0, [pc, #60]	@ (800391c <QActive_start+0x64>)
 80038de:	4910      	ldr	r1, [pc, #64]	@ (8003920 <QActive_start+0x68>)
 80038e0:	e7f7      	b.n	80038d2 <QActive_start+0x1a>
    QF_CRIT_EXIT();
 80038e2:	f7ff f9cb 	bl	8002c7c <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 80038e6:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 80038e8:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 80038ea:	f7ff fddf 	bl	80034ac <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 80038ee:	0020      	movs	r0, r4
 80038f0:	0032      	movs	r2, r6
 80038f2:	0029      	movs	r1, r5
 80038f4:	3014      	adds	r0, #20
 80038f6:	f7ff fe45 	bl	8003584 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	0020      	movs	r0, r4
 80038fe:	7b22      	ldrb	r2, [r4, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	9908      	ldr	r1, [sp, #32]
 8003904:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8003906:	f7ff f9ab 	bl	8002c60 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 800390a:	f7ff ff29 	bl	8003760 <QK_sched_>
 800390e:	2800      	cmp	r0, #0
 8003910:	d001      	beq.n	8003916 <QActive_start+0x5e>
        QK_activate_();
 8003912:	f7ff ff5b 	bl	80037cc <QK_activate_>
    }
    QF_CRIT_EXIT();
 8003916:	f7ff f9b1 	bl	8002c7c <QF_crit_exit_>
}
 800391a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800391c:	0800617b 	.word	0x0800617b
 8003920:	0000038e 	.word	0x0000038e

08003924 <std>:
 8003924:	2300      	movs	r3, #0
 8003926:	b510      	push	{r4, lr}
 8003928:	0004      	movs	r4, r0
 800392a:	6003      	str	r3, [r0, #0]
 800392c:	6043      	str	r3, [r0, #4]
 800392e:	6083      	str	r3, [r0, #8]
 8003930:	8181      	strh	r1, [r0, #12]
 8003932:	6643      	str	r3, [r0, #100]	@ 0x64
 8003934:	81c2      	strh	r2, [r0, #14]
 8003936:	6103      	str	r3, [r0, #16]
 8003938:	6143      	str	r3, [r0, #20]
 800393a:	6183      	str	r3, [r0, #24]
 800393c:	0019      	movs	r1, r3
 800393e:	2208      	movs	r2, #8
 8003940:	305c      	adds	r0, #92	@ 0x5c
 8003942:	f000 fa31 	bl	8003da8 <memset>
 8003946:	4b0b      	ldr	r3, [pc, #44]	@ (8003974 <std+0x50>)
 8003948:	6224      	str	r4, [r4, #32]
 800394a:	6263      	str	r3, [r4, #36]	@ 0x24
 800394c:	4b0a      	ldr	r3, [pc, #40]	@ (8003978 <std+0x54>)
 800394e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003950:	4b0a      	ldr	r3, [pc, #40]	@ (800397c <std+0x58>)
 8003952:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003954:	4b0a      	ldr	r3, [pc, #40]	@ (8003980 <std+0x5c>)
 8003956:	6323      	str	r3, [r4, #48]	@ 0x30
 8003958:	4b0a      	ldr	r3, [pc, #40]	@ (8003984 <std+0x60>)
 800395a:	429c      	cmp	r4, r3
 800395c:	d005      	beq.n	800396a <std+0x46>
 800395e:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <std+0x64>)
 8003960:	429c      	cmp	r4, r3
 8003962:	d002      	beq.n	800396a <std+0x46>
 8003964:	4b09      	ldr	r3, [pc, #36]	@ (800398c <std+0x68>)
 8003966:	429c      	cmp	r4, r3
 8003968:	d103      	bne.n	8003972 <std+0x4e>
 800396a:	0020      	movs	r0, r4
 800396c:	3058      	adds	r0, #88	@ 0x58
 800396e:	f000 fa9b 	bl	8003ea8 <__retarget_lock_init_recursive>
 8003972:	bd10      	pop	{r4, pc}
 8003974:	08003bd1 	.word	0x08003bd1
 8003978:	08003bf9 	.word	0x08003bf9
 800397c:	08003c31 	.word	0x08003c31
 8003980:	08003c5d 	.word	0x08003c5d
 8003984:	200005e4 	.word	0x200005e4
 8003988:	2000064c 	.word	0x2000064c
 800398c:	200006b4 	.word	0x200006b4

08003990 <stdio_exit_handler>:
 8003990:	b510      	push	{r4, lr}
 8003992:	4a03      	ldr	r2, [pc, #12]	@ (80039a0 <stdio_exit_handler+0x10>)
 8003994:	4903      	ldr	r1, [pc, #12]	@ (80039a4 <stdio_exit_handler+0x14>)
 8003996:	4804      	ldr	r0, [pc, #16]	@ (80039a8 <stdio_exit_handler+0x18>)
 8003998:	f000 f86c 	bl	8003a74 <_fwalk_sglue>
 800399c:	bd10      	pop	{r4, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	2000000c 	.word	0x2000000c
 80039a4:	08004a01 	.word	0x08004a01
 80039a8:	2000001c 	.word	0x2000001c

080039ac <cleanup_stdio>:
 80039ac:	6841      	ldr	r1, [r0, #4]
 80039ae:	4b0b      	ldr	r3, [pc, #44]	@ (80039dc <cleanup_stdio+0x30>)
 80039b0:	b510      	push	{r4, lr}
 80039b2:	0004      	movs	r4, r0
 80039b4:	4299      	cmp	r1, r3
 80039b6:	d001      	beq.n	80039bc <cleanup_stdio+0x10>
 80039b8:	f001 f822 	bl	8004a00 <_fflush_r>
 80039bc:	68a1      	ldr	r1, [r4, #8]
 80039be:	4b08      	ldr	r3, [pc, #32]	@ (80039e0 <cleanup_stdio+0x34>)
 80039c0:	4299      	cmp	r1, r3
 80039c2:	d002      	beq.n	80039ca <cleanup_stdio+0x1e>
 80039c4:	0020      	movs	r0, r4
 80039c6:	f001 f81b 	bl	8004a00 <_fflush_r>
 80039ca:	68e1      	ldr	r1, [r4, #12]
 80039cc:	4b05      	ldr	r3, [pc, #20]	@ (80039e4 <cleanup_stdio+0x38>)
 80039ce:	4299      	cmp	r1, r3
 80039d0:	d002      	beq.n	80039d8 <cleanup_stdio+0x2c>
 80039d2:	0020      	movs	r0, r4
 80039d4:	f001 f814 	bl	8004a00 <_fflush_r>
 80039d8:	bd10      	pop	{r4, pc}
 80039da:	46c0      	nop			@ (mov r8, r8)
 80039dc:	200005e4 	.word	0x200005e4
 80039e0:	2000064c 	.word	0x2000064c
 80039e4:	200006b4 	.word	0x200006b4

080039e8 <global_stdio_init.part.0>:
 80039e8:	b510      	push	{r4, lr}
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <global_stdio_init.part.0+0x28>)
 80039ec:	4a09      	ldr	r2, [pc, #36]	@ (8003a14 <global_stdio_init.part.0+0x2c>)
 80039ee:	2104      	movs	r1, #4
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	4809      	ldr	r0, [pc, #36]	@ (8003a18 <global_stdio_init.part.0+0x30>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	f7ff ff95 	bl	8003924 <std>
 80039fa:	2201      	movs	r2, #1
 80039fc:	2109      	movs	r1, #9
 80039fe:	4807      	ldr	r0, [pc, #28]	@ (8003a1c <global_stdio_init.part.0+0x34>)
 8003a00:	f7ff ff90 	bl	8003924 <std>
 8003a04:	2202      	movs	r2, #2
 8003a06:	2112      	movs	r1, #18
 8003a08:	4805      	ldr	r0, [pc, #20]	@ (8003a20 <global_stdio_init.part.0+0x38>)
 8003a0a:	f7ff ff8b 	bl	8003924 <std>
 8003a0e:	bd10      	pop	{r4, pc}
 8003a10:	2000071c 	.word	0x2000071c
 8003a14:	08003991 	.word	0x08003991
 8003a18:	200005e4 	.word	0x200005e4
 8003a1c:	2000064c 	.word	0x2000064c
 8003a20:	200006b4 	.word	0x200006b4

08003a24 <__sfp_lock_acquire>:
 8003a24:	b510      	push	{r4, lr}
 8003a26:	4802      	ldr	r0, [pc, #8]	@ (8003a30 <__sfp_lock_acquire+0xc>)
 8003a28:	f000 fa3f 	bl	8003eaa <__retarget_lock_acquire_recursive>
 8003a2c:	bd10      	pop	{r4, pc}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	20000725 	.word	0x20000725

08003a34 <__sfp_lock_release>:
 8003a34:	b510      	push	{r4, lr}
 8003a36:	4802      	ldr	r0, [pc, #8]	@ (8003a40 <__sfp_lock_release+0xc>)
 8003a38:	f000 fa38 	bl	8003eac <__retarget_lock_release_recursive>
 8003a3c:	bd10      	pop	{r4, pc}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	20000725 	.word	0x20000725

08003a44 <__sinit>:
 8003a44:	b510      	push	{r4, lr}
 8003a46:	0004      	movs	r4, r0
 8003a48:	f7ff ffec 	bl	8003a24 <__sfp_lock_acquire>
 8003a4c:	6a23      	ldr	r3, [r4, #32]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <__sinit+0x14>
 8003a52:	f7ff ffef 	bl	8003a34 <__sfp_lock_release>
 8003a56:	bd10      	pop	{r4, pc}
 8003a58:	4b04      	ldr	r3, [pc, #16]	@ (8003a6c <__sinit+0x28>)
 8003a5a:	6223      	str	r3, [r4, #32]
 8003a5c:	4b04      	ldr	r3, [pc, #16]	@ (8003a70 <__sinit+0x2c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f6      	bne.n	8003a52 <__sinit+0xe>
 8003a64:	f7ff ffc0 	bl	80039e8 <global_stdio_init.part.0>
 8003a68:	e7f3      	b.n	8003a52 <__sinit+0xe>
 8003a6a:	46c0      	nop			@ (mov r8, r8)
 8003a6c:	080039ad 	.word	0x080039ad
 8003a70:	2000071c 	.word	0x2000071c

08003a74 <_fwalk_sglue>:
 8003a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a76:	0014      	movs	r4, r2
 8003a78:	2600      	movs	r6, #0
 8003a7a:	9000      	str	r0, [sp, #0]
 8003a7c:	9101      	str	r1, [sp, #4]
 8003a7e:	68a5      	ldr	r5, [r4, #8]
 8003a80:	6867      	ldr	r7, [r4, #4]
 8003a82:	3f01      	subs	r7, #1
 8003a84:	d504      	bpl.n	8003a90 <_fwalk_sglue+0x1c>
 8003a86:	6824      	ldr	r4, [r4, #0]
 8003a88:	2c00      	cmp	r4, #0
 8003a8a:	d1f8      	bne.n	8003a7e <_fwalk_sglue+0xa>
 8003a8c:	0030      	movs	r0, r6
 8003a8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a90:	89ab      	ldrh	r3, [r5, #12]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d908      	bls.n	8003aa8 <_fwalk_sglue+0x34>
 8003a96:	220e      	movs	r2, #14
 8003a98:	5eab      	ldrsh	r3, [r5, r2]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	d004      	beq.n	8003aa8 <_fwalk_sglue+0x34>
 8003a9e:	0029      	movs	r1, r5
 8003aa0:	9800      	ldr	r0, [sp, #0]
 8003aa2:	9b01      	ldr	r3, [sp, #4]
 8003aa4:	4798      	blx	r3
 8003aa6:	4306      	orrs	r6, r0
 8003aa8:	3568      	adds	r5, #104	@ 0x68
 8003aaa:	e7ea      	b.n	8003a82 <_fwalk_sglue+0xe>

08003aac <iprintf>:
 8003aac:	b40f      	push	{r0, r1, r2, r3}
 8003aae:	b507      	push	{r0, r1, r2, lr}
 8003ab0:	4905      	ldr	r1, [pc, #20]	@ (8003ac8 <iprintf+0x1c>)
 8003ab2:	ab04      	add	r3, sp, #16
 8003ab4:	6808      	ldr	r0, [r1, #0]
 8003ab6:	cb04      	ldmia	r3!, {r2}
 8003ab8:	6881      	ldr	r1, [r0, #8]
 8003aba:	9301      	str	r3, [sp, #4]
 8003abc:	f000 fc82 	bl	80043c4 <_vfiprintf_r>
 8003ac0:	b003      	add	sp, #12
 8003ac2:	bc08      	pop	{r3}
 8003ac4:	b004      	add	sp, #16
 8003ac6:	4718      	bx	r3
 8003ac8:	20000018 	.word	0x20000018

08003acc <_puts_r>:
 8003acc:	6a03      	ldr	r3, [r0, #32]
 8003ace:	b570      	push	{r4, r5, r6, lr}
 8003ad0:	0005      	movs	r5, r0
 8003ad2:	000e      	movs	r6, r1
 8003ad4:	6884      	ldr	r4, [r0, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <_puts_r+0x12>
 8003ada:	f7ff ffb3 	bl	8003a44 <__sinit>
 8003ade:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ae0:	07db      	lsls	r3, r3, #31
 8003ae2:	d405      	bmi.n	8003af0 <_puts_r+0x24>
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	059b      	lsls	r3, r3, #22
 8003ae8:	d402      	bmi.n	8003af0 <_puts_r+0x24>
 8003aea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003aec:	f000 f9dd 	bl	8003eaa <__retarget_lock_acquire_recursive>
 8003af0:	89a3      	ldrh	r3, [r4, #12]
 8003af2:	071b      	lsls	r3, r3, #28
 8003af4:	d502      	bpl.n	8003afc <_puts_r+0x30>
 8003af6:	6923      	ldr	r3, [r4, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d11f      	bne.n	8003b3c <_puts_r+0x70>
 8003afc:	0021      	movs	r1, r4
 8003afe:	0028      	movs	r0, r5
 8003b00:	f000 f8f4 	bl	8003cec <__swsetup_r>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	d019      	beq.n	8003b3c <_puts_r+0x70>
 8003b08:	2501      	movs	r5, #1
 8003b0a:	426d      	negs	r5, r5
 8003b0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b0e:	07db      	lsls	r3, r3, #31
 8003b10:	d405      	bmi.n	8003b1e <_puts_r+0x52>
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	059b      	lsls	r3, r3, #22
 8003b16:	d402      	bmi.n	8003b1e <_puts_r+0x52>
 8003b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b1a:	f000 f9c7 	bl	8003eac <__retarget_lock_release_recursive>
 8003b1e:	0028      	movs	r0, r5
 8003b20:	bd70      	pop	{r4, r5, r6, pc}
 8003b22:	3601      	adds	r6, #1
 8003b24:	60a3      	str	r3, [r4, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	da04      	bge.n	8003b34 <_puts_r+0x68>
 8003b2a:	69a2      	ldr	r2, [r4, #24]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	dc16      	bgt.n	8003b5e <_puts_r+0x92>
 8003b30:	290a      	cmp	r1, #10
 8003b32:	d014      	beq.n	8003b5e <_puts_r+0x92>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	1c5a      	adds	r2, r3, #1
 8003b38:	6022      	str	r2, [r4, #0]
 8003b3a:	7019      	strb	r1, [r3, #0]
 8003b3c:	68a3      	ldr	r3, [r4, #8]
 8003b3e:	7831      	ldrb	r1, [r6, #0]
 8003b40:	3b01      	subs	r3, #1
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d1ed      	bne.n	8003b22 <_puts_r+0x56>
 8003b46:	60a3      	str	r3, [r4, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	da0f      	bge.n	8003b6c <_puts_r+0xa0>
 8003b4c:	0022      	movs	r2, r4
 8003b4e:	0028      	movs	r0, r5
 8003b50:	310a      	adds	r1, #10
 8003b52:	f000 f889 	bl	8003c68 <__swbuf_r>
 8003b56:	3001      	adds	r0, #1
 8003b58:	d0d6      	beq.n	8003b08 <_puts_r+0x3c>
 8003b5a:	250a      	movs	r5, #10
 8003b5c:	e7d6      	b.n	8003b0c <_puts_r+0x40>
 8003b5e:	0022      	movs	r2, r4
 8003b60:	0028      	movs	r0, r5
 8003b62:	f000 f881 	bl	8003c68 <__swbuf_r>
 8003b66:	3001      	adds	r0, #1
 8003b68:	d1e8      	bne.n	8003b3c <_puts_r+0x70>
 8003b6a:	e7cd      	b.n	8003b08 <_puts_r+0x3c>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	6022      	str	r2, [r4, #0]
 8003b72:	220a      	movs	r2, #10
 8003b74:	701a      	strb	r2, [r3, #0]
 8003b76:	e7f0      	b.n	8003b5a <_puts_r+0x8e>

08003b78 <puts>:
 8003b78:	b510      	push	{r4, lr}
 8003b7a:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <puts+0x10>)
 8003b7c:	0001      	movs	r1, r0
 8003b7e:	6818      	ldr	r0, [r3, #0]
 8003b80:	f7ff ffa4 	bl	8003acc <_puts_r>
 8003b84:	bd10      	pop	{r4, pc}
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	20000018 	.word	0x20000018

08003b8c <siprintf>:
 8003b8c:	b40e      	push	{r1, r2, r3}
 8003b8e:	b510      	push	{r4, lr}
 8003b90:	2400      	movs	r4, #0
 8003b92:	490c      	ldr	r1, [pc, #48]	@ (8003bc4 <siprintf+0x38>)
 8003b94:	b09d      	sub	sp, #116	@ 0x74
 8003b96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003b98:	9002      	str	r0, [sp, #8]
 8003b9a:	9006      	str	r0, [sp, #24]
 8003b9c:	9107      	str	r1, [sp, #28]
 8003b9e:	9104      	str	r1, [sp, #16]
 8003ba0:	4809      	ldr	r0, [pc, #36]	@ (8003bc8 <siprintf+0x3c>)
 8003ba2:	490a      	ldr	r1, [pc, #40]	@ (8003bcc <siprintf+0x40>)
 8003ba4:	cb04      	ldmia	r3!, {r2}
 8003ba6:	9105      	str	r1, [sp, #20]
 8003ba8:	6800      	ldr	r0, [r0, #0]
 8003baa:	a902      	add	r1, sp, #8
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003bb0:	f000 fae2 	bl	8004178 <_svfiprintf_r>
 8003bb4:	9b02      	ldr	r3, [sp, #8]
 8003bb6:	701c      	strb	r4, [r3, #0]
 8003bb8:	b01d      	add	sp, #116	@ 0x74
 8003bba:	bc10      	pop	{r4}
 8003bbc:	bc08      	pop	{r3}
 8003bbe:	b003      	add	sp, #12
 8003bc0:	4718      	bx	r3
 8003bc2:	46c0      	nop			@ (mov r8, r8)
 8003bc4:	7fffffff 	.word	0x7fffffff
 8003bc8:	20000018 	.word	0x20000018
 8003bcc:	ffff0208 	.word	0xffff0208

08003bd0 <__sread>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	000c      	movs	r4, r1
 8003bd4:	250e      	movs	r5, #14
 8003bd6:	5f49      	ldrsh	r1, [r1, r5]
 8003bd8:	f000 f914 	bl	8003e04 <_read_r>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	db03      	blt.n	8003be8 <__sread+0x18>
 8003be0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003be2:	181b      	adds	r3, r3, r0
 8003be4:	6563      	str	r3, [r4, #84]	@ 0x54
 8003be6:	bd70      	pop	{r4, r5, r6, pc}
 8003be8:	89a3      	ldrh	r3, [r4, #12]
 8003bea:	4a02      	ldr	r2, [pc, #8]	@ (8003bf4 <__sread+0x24>)
 8003bec:	4013      	ands	r3, r2
 8003bee:	81a3      	strh	r3, [r4, #12]
 8003bf0:	e7f9      	b.n	8003be6 <__sread+0x16>
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	ffffefff 	.word	0xffffefff

08003bf8 <__swrite>:
 8003bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfa:	001f      	movs	r7, r3
 8003bfc:	898b      	ldrh	r3, [r1, #12]
 8003bfe:	0005      	movs	r5, r0
 8003c00:	000c      	movs	r4, r1
 8003c02:	0016      	movs	r6, r2
 8003c04:	05db      	lsls	r3, r3, #23
 8003c06:	d505      	bpl.n	8003c14 <__swrite+0x1c>
 8003c08:	230e      	movs	r3, #14
 8003c0a:	5ec9      	ldrsh	r1, [r1, r3]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2302      	movs	r3, #2
 8003c10:	f000 f8e4 	bl	8003ddc <_lseek_r>
 8003c14:	89a3      	ldrh	r3, [r4, #12]
 8003c16:	4a05      	ldr	r2, [pc, #20]	@ (8003c2c <__swrite+0x34>)
 8003c18:	0028      	movs	r0, r5
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	81a3      	strh	r3, [r4, #12]
 8003c1e:	0032      	movs	r2, r6
 8003c20:	230e      	movs	r3, #14
 8003c22:	5ee1      	ldrsh	r1, [r4, r3]
 8003c24:	003b      	movs	r3, r7
 8003c26:	f000 f901 	bl	8003e2c <_write_r>
 8003c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c2c:	ffffefff 	.word	0xffffefff

08003c30 <__sseek>:
 8003c30:	b570      	push	{r4, r5, r6, lr}
 8003c32:	000c      	movs	r4, r1
 8003c34:	250e      	movs	r5, #14
 8003c36:	5f49      	ldrsh	r1, [r1, r5]
 8003c38:	f000 f8d0 	bl	8003ddc <_lseek_r>
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	1c42      	adds	r2, r0, #1
 8003c40:	d103      	bne.n	8003c4a <__sseek+0x1a>
 8003c42:	4a05      	ldr	r2, [pc, #20]	@ (8003c58 <__sseek+0x28>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	81a3      	strh	r3, [r4, #12]
 8003c48:	bd70      	pop	{r4, r5, r6, pc}
 8003c4a:	2280      	movs	r2, #128	@ 0x80
 8003c4c:	0152      	lsls	r2, r2, #5
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	81a3      	strh	r3, [r4, #12]
 8003c52:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c54:	e7f8      	b.n	8003c48 <__sseek+0x18>
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	ffffefff 	.word	0xffffefff

08003c5c <__sclose>:
 8003c5c:	b510      	push	{r4, lr}
 8003c5e:	230e      	movs	r3, #14
 8003c60:	5ec9      	ldrsh	r1, [r1, r3]
 8003c62:	f000 f8a9 	bl	8003db8 <_close_r>
 8003c66:	bd10      	pop	{r4, pc}

08003c68 <__swbuf_r>:
 8003c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6a:	0006      	movs	r6, r0
 8003c6c:	000d      	movs	r5, r1
 8003c6e:	0014      	movs	r4, r2
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d004      	beq.n	8003c7e <__swbuf_r+0x16>
 8003c74:	6a03      	ldr	r3, [r0, #32]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <__swbuf_r+0x16>
 8003c7a:	f7ff fee3 	bl	8003a44 <__sinit>
 8003c7e:	69a3      	ldr	r3, [r4, #24]
 8003c80:	60a3      	str	r3, [r4, #8]
 8003c82:	89a3      	ldrh	r3, [r4, #12]
 8003c84:	071b      	lsls	r3, r3, #28
 8003c86:	d502      	bpl.n	8003c8e <__swbuf_r+0x26>
 8003c88:	6923      	ldr	r3, [r4, #16]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <__swbuf_r+0x3a>
 8003c8e:	0021      	movs	r1, r4
 8003c90:	0030      	movs	r0, r6
 8003c92:	f000 f82b 	bl	8003cec <__swsetup_r>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	d003      	beq.n	8003ca2 <__swbuf_r+0x3a>
 8003c9a:	2501      	movs	r5, #1
 8003c9c:	426d      	negs	r5, r5
 8003c9e:	0028      	movs	r0, r5
 8003ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ca2:	6923      	ldr	r3, [r4, #16]
 8003ca4:	6820      	ldr	r0, [r4, #0]
 8003ca6:	b2ef      	uxtb	r7, r5
 8003ca8:	1ac0      	subs	r0, r0, r3
 8003caa:	6963      	ldr	r3, [r4, #20]
 8003cac:	b2ed      	uxtb	r5, r5
 8003cae:	4283      	cmp	r3, r0
 8003cb0:	dc05      	bgt.n	8003cbe <__swbuf_r+0x56>
 8003cb2:	0021      	movs	r1, r4
 8003cb4:	0030      	movs	r0, r6
 8003cb6:	f000 fea3 	bl	8004a00 <_fflush_r>
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d1ed      	bne.n	8003c9a <__swbuf_r+0x32>
 8003cbe:	68a3      	ldr	r3, [r4, #8]
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	60a3      	str	r3, [r4, #8]
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	6022      	str	r2, [r4, #0]
 8003ccc:	701f      	strb	r7, [r3, #0]
 8003cce:	6963      	ldr	r3, [r4, #20]
 8003cd0:	4283      	cmp	r3, r0
 8003cd2:	d004      	beq.n	8003cde <__swbuf_r+0x76>
 8003cd4:	89a3      	ldrh	r3, [r4, #12]
 8003cd6:	07db      	lsls	r3, r3, #31
 8003cd8:	d5e1      	bpl.n	8003c9e <__swbuf_r+0x36>
 8003cda:	2d0a      	cmp	r5, #10
 8003cdc:	d1df      	bne.n	8003c9e <__swbuf_r+0x36>
 8003cde:	0021      	movs	r1, r4
 8003ce0:	0030      	movs	r0, r6
 8003ce2:	f000 fe8d 	bl	8004a00 <_fflush_r>
 8003ce6:	2800      	cmp	r0, #0
 8003ce8:	d0d9      	beq.n	8003c9e <__swbuf_r+0x36>
 8003cea:	e7d6      	b.n	8003c9a <__swbuf_r+0x32>

08003cec <__swsetup_r>:
 8003cec:	4b2d      	ldr	r3, [pc, #180]	@ (8003da4 <__swsetup_r+0xb8>)
 8003cee:	b570      	push	{r4, r5, r6, lr}
 8003cf0:	0005      	movs	r5, r0
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	000c      	movs	r4, r1
 8003cf6:	2800      	cmp	r0, #0
 8003cf8:	d004      	beq.n	8003d04 <__swsetup_r+0x18>
 8003cfa:	6a03      	ldr	r3, [r0, #32]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <__swsetup_r+0x18>
 8003d00:	f7ff fea0 	bl	8003a44 <__sinit>
 8003d04:	220c      	movs	r2, #12
 8003d06:	5ea3      	ldrsh	r3, [r4, r2]
 8003d08:	071a      	lsls	r2, r3, #28
 8003d0a:	d423      	bmi.n	8003d54 <__swsetup_r+0x68>
 8003d0c:	06da      	lsls	r2, r3, #27
 8003d0e:	d407      	bmi.n	8003d20 <__swsetup_r+0x34>
 8003d10:	2209      	movs	r2, #9
 8003d12:	602a      	str	r2, [r5, #0]
 8003d14:	2240      	movs	r2, #64	@ 0x40
 8003d16:	2001      	movs	r0, #1
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	81a3      	strh	r3, [r4, #12]
 8003d1c:	4240      	negs	r0, r0
 8003d1e:	e03a      	b.n	8003d96 <__swsetup_r+0xaa>
 8003d20:	075b      	lsls	r3, r3, #29
 8003d22:	d513      	bpl.n	8003d4c <__swsetup_r+0x60>
 8003d24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d26:	2900      	cmp	r1, #0
 8003d28:	d008      	beq.n	8003d3c <__swsetup_r+0x50>
 8003d2a:	0023      	movs	r3, r4
 8003d2c:	3344      	adds	r3, #68	@ 0x44
 8003d2e:	4299      	cmp	r1, r3
 8003d30:	d002      	beq.n	8003d38 <__swsetup_r+0x4c>
 8003d32:	0028      	movs	r0, r5
 8003d34:	f000 f8c4 	bl	8003ec0 <_free_r>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d3c:	2224      	movs	r2, #36	@ 0x24
 8003d3e:	89a3      	ldrh	r3, [r4, #12]
 8003d40:	4393      	bics	r3, r2
 8003d42:	81a3      	strh	r3, [r4, #12]
 8003d44:	2300      	movs	r3, #0
 8003d46:	6063      	str	r3, [r4, #4]
 8003d48:	6923      	ldr	r3, [r4, #16]
 8003d4a:	6023      	str	r3, [r4, #0]
 8003d4c:	2308      	movs	r3, #8
 8003d4e:	89a2      	ldrh	r2, [r4, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	81a3      	strh	r3, [r4, #12]
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10b      	bne.n	8003d72 <__swsetup_r+0x86>
 8003d5a:	21a0      	movs	r1, #160	@ 0xa0
 8003d5c:	2280      	movs	r2, #128	@ 0x80
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	0089      	lsls	r1, r1, #2
 8003d62:	0092      	lsls	r2, r2, #2
 8003d64:	400b      	ands	r3, r1
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <__swsetup_r+0x86>
 8003d6a:	0021      	movs	r1, r4
 8003d6c:	0028      	movs	r0, r5
 8003d6e:	f000 fe9d 	bl	8004aac <__smakebuf_r>
 8003d72:	220c      	movs	r2, #12
 8003d74:	5ea3      	ldrsh	r3, [r4, r2]
 8003d76:	2101      	movs	r1, #1
 8003d78:	001a      	movs	r2, r3
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	420b      	tst	r3, r1
 8003d7e:	d00b      	beq.n	8003d98 <__swsetup_r+0xac>
 8003d80:	2200      	movs	r2, #0
 8003d82:	60a2      	str	r2, [r4, #8]
 8003d84:	6962      	ldr	r2, [r4, #20]
 8003d86:	4252      	negs	r2, r2
 8003d88:	61a2      	str	r2, [r4, #24]
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	6922      	ldr	r2, [r4, #16]
 8003d8e:	4282      	cmp	r2, r0
 8003d90:	d101      	bne.n	8003d96 <__swsetup_r+0xaa>
 8003d92:	061a      	lsls	r2, r3, #24
 8003d94:	d4be      	bmi.n	8003d14 <__swsetup_r+0x28>
 8003d96:	bd70      	pop	{r4, r5, r6, pc}
 8003d98:	0799      	lsls	r1, r3, #30
 8003d9a:	d400      	bmi.n	8003d9e <__swsetup_r+0xb2>
 8003d9c:	6962      	ldr	r2, [r4, #20]
 8003d9e:	60a2      	str	r2, [r4, #8]
 8003da0:	e7f3      	b.n	8003d8a <__swsetup_r+0x9e>
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	20000018 	.word	0x20000018

08003da8 <memset>:
 8003da8:	0003      	movs	r3, r0
 8003daa:	1882      	adds	r2, r0, r2
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d100      	bne.n	8003db2 <memset+0xa>
 8003db0:	4770      	bx	lr
 8003db2:	7019      	strb	r1, [r3, #0]
 8003db4:	3301      	adds	r3, #1
 8003db6:	e7f9      	b.n	8003dac <memset+0x4>

08003db8 <_close_r>:
 8003db8:	2300      	movs	r3, #0
 8003dba:	b570      	push	{r4, r5, r6, lr}
 8003dbc:	4d06      	ldr	r5, [pc, #24]	@ (8003dd8 <_close_r+0x20>)
 8003dbe:	0004      	movs	r4, r0
 8003dc0:	0008      	movs	r0, r1
 8003dc2:	602b      	str	r3, [r5, #0]
 8003dc4:	f7fc ff8e 	bl	8000ce4 <_close>
 8003dc8:	1c43      	adds	r3, r0, #1
 8003dca:	d103      	bne.n	8003dd4 <_close_r+0x1c>
 8003dcc:	682b      	ldr	r3, [r5, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d000      	beq.n	8003dd4 <_close_r+0x1c>
 8003dd2:	6023      	str	r3, [r4, #0]
 8003dd4:	bd70      	pop	{r4, r5, r6, pc}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	20000720 	.word	0x20000720

08003ddc <_lseek_r>:
 8003ddc:	b570      	push	{r4, r5, r6, lr}
 8003dde:	0004      	movs	r4, r0
 8003de0:	0008      	movs	r0, r1
 8003de2:	0011      	movs	r1, r2
 8003de4:	001a      	movs	r2, r3
 8003de6:	2300      	movs	r3, #0
 8003de8:	4d05      	ldr	r5, [pc, #20]	@ (8003e00 <_lseek_r+0x24>)
 8003dea:	602b      	str	r3, [r5, #0]
 8003dec:	f7fc ff84 	bl	8000cf8 <_lseek>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d103      	bne.n	8003dfc <_lseek_r+0x20>
 8003df4:	682b      	ldr	r3, [r5, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d000      	beq.n	8003dfc <_lseek_r+0x20>
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	bd70      	pop	{r4, r5, r6, pc}
 8003dfe:	46c0      	nop			@ (mov r8, r8)
 8003e00:	20000720 	.word	0x20000720

08003e04 <_read_r>:
 8003e04:	b570      	push	{r4, r5, r6, lr}
 8003e06:	0004      	movs	r4, r0
 8003e08:	0008      	movs	r0, r1
 8003e0a:	0011      	movs	r1, r2
 8003e0c:	001a      	movs	r2, r3
 8003e0e:	2300      	movs	r3, #0
 8003e10:	4d05      	ldr	r5, [pc, #20]	@ (8003e28 <_read_r+0x24>)
 8003e12:	602b      	str	r3, [r5, #0]
 8003e14:	f7fc ff4b 	bl	8000cae <_read>
 8003e18:	1c43      	adds	r3, r0, #1
 8003e1a:	d103      	bne.n	8003e24 <_read_r+0x20>
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d000      	beq.n	8003e24 <_read_r+0x20>
 8003e22:	6023      	str	r3, [r4, #0]
 8003e24:	bd70      	pop	{r4, r5, r6, pc}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	20000720 	.word	0x20000720

08003e2c <_write_r>:
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	0004      	movs	r4, r0
 8003e30:	0008      	movs	r0, r1
 8003e32:	0011      	movs	r1, r2
 8003e34:	001a      	movs	r2, r3
 8003e36:	2300      	movs	r3, #0
 8003e38:	4d05      	ldr	r5, [pc, #20]	@ (8003e50 <_write_r+0x24>)
 8003e3a:	602b      	str	r3, [r5, #0]
 8003e3c:	f7fc ff44 	bl	8000cc8 <_write>
 8003e40:	1c43      	adds	r3, r0, #1
 8003e42:	d103      	bne.n	8003e4c <_write_r+0x20>
 8003e44:	682b      	ldr	r3, [r5, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d000      	beq.n	8003e4c <_write_r+0x20>
 8003e4a:	6023      	str	r3, [r4, #0]
 8003e4c:	bd70      	pop	{r4, r5, r6, pc}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	20000720 	.word	0x20000720

08003e54 <__errno>:
 8003e54:	4b01      	ldr	r3, [pc, #4]	@ (8003e5c <__errno+0x8>)
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	4770      	bx	lr
 8003e5a:	46c0      	nop			@ (mov r8, r8)
 8003e5c:	20000018 	.word	0x20000018

08003e60 <__libc_init_array>:
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	2600      	movs	r6, #0
 8003e64:	4c0c      	ldr	r4, [pc, #48]	@ (8003e98 <__libc_init_array+0x38>)
 8003e66:	4d0d      	ldr	r5, [pc, #52]	@ (8003e9c <__libc_init_array+0x3c>)
 8003e68:	1b64      	subs	r4, r4, r5
 8003e6a:	10a4      	asrs	r4, r4, #2
 8003e6c:	42a6      	cmp	r6, r4
 8003e6e:	d109      	bne.n	8003e84 <__libc_init_array+0x24>
 8003e70:	2600      	movs	r6, #0
 8003e72:	f000 fee9 	bl	8004c48 <_init>
 8003e76:	4c0a      	ldr	r4, [pc, #40]	@ (8003ea0 <__libc_init_array+0x40>)
 8003e78:	4d0a      	ldr	r5, [pc, #40]	@ (8003ea4 <__libc_init_array+0x44>)
 8003e7a:	1b64      	subs	r4, r4, r5
 8003e7c:	10a4      	asrs	r4, r4, #2
 8003e7e:	42a6      	cmp	r6, r4
 8003e80:	d105      	bne.n	8003e8e <__libc_init_array+0x2e>
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	00b3      	lsls	r3, r6, #2
 8003e86:	58eb      	ldr	r3, [r5, r3]
 8003e88:	4798      	blx	r3
 8003e8a:	3601      	adds	r6, #1
 8003e8c:	e7ee      	b.n	8003e6c <__libc_init_array+0xc>
 8003e8e:	00b3      	lsls	r3, r6, #2
 8003e90:	58eb      	ldr	r3, [r5, r3]
 8003e92:	4798      	blx	r3
 8003e94:	3601      	adds	r6, #1
 8003e96:	e7f2      	b.n	8003e7e <__libc_init_array+0x1e>
 8003e98:	08006180 	.word	0x08006180
 8003e9c:	08006180 	.word	0x08006180
 8003ea0:	08006184 	.word	0x08006184
 8003ea4:	08006180 	.word	0x08006180

08003ea8 <__retarget_lock_init_recursive>:
 8003ea8:	4770      	bx	lr

08003eaa <__retarget_lock_acquire_recursive>:
 8003eaa:	4770      	bx	lr

08003eac <__retarget_lock_release_recursive>:
 8003eac:	4770      	bx	lr

08003eae <memcpy>:
 8003eae:	2300      	movs	r3, #0
 8003eb0:	b510      	push	{r4, lr}
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d100      	bne.n	8003eb8 <memcpy+0xa>
 8003eb6:	bd10      	pop	{r4, pc}
 8003eb8:	5ccc      	ldrb	r4, [r1, r3]
 8003eba:	54c4      	strb	r4, [r0, r3]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	e7f8      	b.n	8003eb2 <memcpy+0x4>

08003ec0 <_free_r>:
 8003ec0:	b570      	push	{r4, r5, r6, lr}
 8003ec2:	0005      	movs	r5, r0
 8003ec4:	1e0c      	subs	r4, r1, #0
 8003ec6:	d010      	beq.n	8003eea <_free_r+0x2a>
 8003ec8:	3c04      	subs	r4, #4
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	da00      	bge.n	8003ed2 <_free_r+0x12>
 8003ed0:	18e4      	adds	r4, r4, r3
 8003ed2:	0028      	movs	r0, r5
 8003ed4:	f000 f8e0 	bl	8004098 <__malloc_lock>
 8003ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f50 <_free_r+0x90>)
 8003eda:	6813      	ldr	r3, [r2, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d105      	bne.n	8003eec <_free_r+0x2c>
 8003ee0:	6063      	str	r3, [r4, #4]
 8003ee2:	6014      	str	r4, [r2, #0]
 8003ee4:	0028      	movs	r0, r5
 8003ee6:	f000 f8df 	bl	80040a8 <__malloc_unlock>
 8003eea:	bd70      	pop	{r4, r5, r6, pc}
 8003eec:	42a3      	cmp	r3, r4
 8003eee:	d908      	bls.n	8003f02 <_free_r+0x42>
 8003ef0:	6820      	ldr	r0, [r4, #0]
 8003ef2:	1821      	adds	r1, r4, r0
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d1f3      	bne.n	8003ee0 <_free_r+0x20>
 8003ef8:	6819      	ldr	r1, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	1809      	adds	r1, r1, r0
 8003efe:	6021      	str	r1, [r4, #0]
 8003f00:	e7ee      	b.n	8003ee0 <_free_r+0x20>
 8003f02:	001a      	movs	r2, r3
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <_free_r+0x4e>
 8003f0a:	42a3      	cmp	r3, r4
 8003f0c:	d9f9      	bls.n	8003f02 <_free_r+0x42>
 8003f0e:	6811      	ldr	r1, [r2, #0]
 8003f10:	1850      	adds	r0, r2, r1
 8003f12:	42a0      	cmp	r0, r4
 8003f14:	d10b      	bne.n	8003f2e <_free_r+0x6e>
 8003f16:	6820      	ldr	r0, [r4, #0]
 8003f18:	1809      	adds	r1, r1, r0
 8003f1a:	1850      	adds	r0, r2, r1
 8003f1c:	6011      	str	r1, [r2, #0]
 8003f1e:	4283      	cmp	r3, r0
 8003f20:	d1e0      	bne.n	8003ee4 <_free_r+0x24>
 8003f22:	6818      	ldr	r0, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	1841      	adds	r1, r0, r1
 8003f28:	6011      	str	r1, [r2, #0]
 8003f2a:	6053      	str	r3, [r2, #4]
 8003f2c:	e7da      	b.n	8003ee4 <_free_r+0x24>
 8003f2e:	42a0      	cmp	r0, r4
 8003f30:	d902      	bls.n	8003f38 <_free_r+0x78>
 8003f32:	230c      	movs	r3, #12
 8003f34:	602b      	str	r3, [r5, #0]
 8003f36:	e7d5      	b.n	8003ee4 <_free_r+0x24>
 8003f38:	6820      	ldr	r0, [r4, #0]
 8003f3a:	1821      	adds	r1, r4, r0
 8003f3c:	428b      	cmp	r3, r1
 8003f3e:	d103      	bne.n	8003f48 <_free_r+0x88>
 8003f40:	6819      	ldr	r1, [r3, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	1809      	adds	r1, r1, r0
 8003f46:	6021      	str	r1, [r4, #0]
 8003f48:	6063      	str	r3, [r4, #4]
 8003f4a:	6054      	str	r4, [r2, #4]
 8003f4c:	e7ca      	b.n	8003ee4 <_free_r+0x24>
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	2000072c 	.word	0x2000072c

08003f54 <sbrk_aligned>:
 8003f54:	b570      	push	{r4, r5, r6, lr}
 8003f56:	4e0f      	ldr	r6, [pc, #60]	@ (8003f94 <sbrk_aligned+0x40>)
 8003f58:	000d      	movs	r5, r1
 8003f5a:	6831      	ldr	r1, [r6, #0]
 8003f5c:	0004      	movs	r4, r0
 8003f5e:	2900      	cmp	r1, #0
 8003f60:	d102      	bne.n	8003f68 <sbrk_aligned+0x14>
 8003f62:	f000 fe1b 	bl	8004b9c <_sbrk_r>
 8003f66:	6030      	str	r0, [r6, #0]
 8003f68:	0029      	movs	r1, r5
 8003f6a:	0020      	movs	r0, r4
 8003f6c:	f000 fe16 	bl	8004b9c <_sbrk_r>
 8003f70:	1c43      	adds	r3, r0, #1
 8003f72:	d103      	bne.n	8003f7c <sbrk_aligned+0x28>
 8003f74:	2501      	movs	r5, #1
 8003f76:	426d      	negs	r5, r5
 8003f78:	0028      	movs	r0, r5
 8003f7a:	bd70      	pop	{r4, r5, r6, pc}
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	1cc5      	adds	r5, r0, #3
 8003f80:	439d      	bics	r5, r3
 8003f82:	42a8      	cmp	r0, r5
 8003f84:	d0f8      	beq.n	8003f78 <sbrk_aligned+0x24>
 8003f86:	1a29      	subs	r1, r5, r0
 8003f88:	0020      	movs	r0, r4
 8003f8a:	f000 fe07 	bl	8004b9c <_sbrk_r>
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d1f2      	bne.n	8003f78 <sbrk_aligned+0x24>
 8003f92:	e7ef      	b.n	8003f74 <sbrk_aligned+0x20>
 8003f94:	20000728 	.word	0x20000728

08003f98 <_malloc_r>:
 8003f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	1ccb      	adds	r3, r1, #3
 8003f9e:	4393      	bics	r3, r2
 8003fa0:	3308      	adds	r3, #8
 8003fa2:	0005      	movs	r5, r0
 8003fa4:	001f      	movs	r7, r3
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d234      	bcs.n	8004014 <_malloc_r+0x7c>
 8003faa:	270c      	movs	r7, #12
 8003fac:	42b9      	cmp	r1, r7
 8003fae:	d833      	bhi.n	8004018 <_malloc_r+0x80>
 8003fb0:	0028      	movs	r0, r5
 8003fb2:	f000 f871 	bl	8004098 <__malloc_lock>
 8003fb6:	4e37      	ldr	r6, [pc, #220]	@ (8004094 <_malloc_r+0xfc>)
 8003fb8:	6833      	ldr	r3, [r6, #0]
 8003fba:	001c      	movs	r4, r3
 8003fbc:	2c00      	cmp	r4, #0
 8003fbe:	d12f      	bne.n	8004020 <_malloc_r+0x88>
 8003fc0:	0039      	movs	r1, r7
 8003fc2:	0028      	movs	r0, r5
 8003fc4:	f7ff ffc6 	bl	8003f54 <sbrk_aligned>
 8003fc8:	0004      	movs	r4, r0
 8003fca:	1c43      	adds	r3, r0, #1
 8003fcc:	d15f      	bne.n	800408e <_malloc_r+0xf6>
 8003fce:	6834      	ldr	r4, [r6, #0]
 8003fd0:	9400      	str	r4, [sp, #0]
 8003fd2:	9b00      	ldr	r3, [sp, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d14a      	bne.n	800406e <_malloc_r+0xd6>
 8003fd8:	2c00      	cmp	r4, #0
 8003fda:	d052      	beq.n	8004082 <_malloc_r+0xea>
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	0028      	movs	r0, r5
 8003fe0:	18e3      	adds	r3, r4, r3
 8003fe2:	9900      	ldr	r1, [sp, #0]
 8003fe4:	9301      	str	r3, [sp, #4]
 8003fe6:	f000 fdd9 	bl	8004b9c <_sbrk_r>
 8003fea:	9b01      	ldr	r3, [sp, #4]
 8003fec:	4283      	cmp	r3, r0
 8003fee:	d148      	bne.n	8004082 <_malloc_r+0xea>
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	0028      	movs	r0, r5
 8003ff4:	1aff      	subs	r7, r7, r3
 8003ff6:	0039      	movs	r1, r7
 8003ff8:	f7ff ffac 	bl	8003f54 <sbrk_aligned>
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	d040      	beq.n	8004082 <_malloc_r+0xea>
 8004000:	6823      	ldr	r3, [r4, #0]
 8004002:	19db      	adds	r3, r3, r7
 8004004:	6023      	str	r3, [r4, #0]
 8004006:	6833      	ldr	r3, [r6, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	2a00      	cmp	r2, #0
 800400c:	d133      	bne.n	8004076 <_malloc_r+0xde>
 800400e:	9b00      	ldr	r3, [sp, #0]
 8004010:	6033      	str	r3, [r6, #0]
 8004012:	e019      	b.n	8004048 <_malloc_r+0xb0>
 8004014:	2b00      	cmp	r3, #0
 8004016:	dac9      	bge.n	8003fac <_malloc_r+0x14>
 8004018:	230c      	movs	r3, #12
 800401a:	602b      	str	r3, [r5, #0]
 800401c:	2000      	movs	r0, #0
 800401e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004020:	6821      	ldr	r1, [r4, #0]
 8004022:	1bc9      	subs	r1, r1, r7
 8004024:	d420      	bmi.n	8004068 <_malloc_r+0xd0>
 8004026:	290b      	cmp	r1, #11
 8004028:	d90a      	bls.n	8004040 <_malloc_r+0xa8>
 800402a:	19e2      	adds	r2, r4, r7
 800402c:	6027      	str	r7, [r4, #0]
 800402e:	42a3      	cmp	r3, r4
 8004030:	d104      	bne.n	800403c <_malloc_r+0xa4>
 8004032:	6032      	str	r2, [r6, #0]
 8004034:	6863      	ldr	r3, [r4, #4]
 8004036:	6011      	str	r1, [r2, #0]
 8004038:	6053      	str	r3, [r2, #4]
 800403a:	e005      	b.n	8004048 <_malloc_r+0xb0>
 800403c:	605a      	str	r2, [r3, #4]
 800403e:	e7f9      	b.n	8004034 <_malloc_r+0x9c>
 8004040:	6862      	ldr	r2, [r4, #4]
 8004042:	42a3      	cmp	r3, r4
 8004044:	d10e      	bne.n	8004064 <_malloc_r+0xcc>
 8004046:	6032      	str	r2, [r6, #0]
 8004048:	0028      	movs	r0, r5
 800404a:	f000 f82d 	bl	80040a8 <__malloc_unlock>
 800404e:	0020      	movs	r0, r4
 8004050:	2207      	movs	r2, #7
 8004052:	300b      	adds	r0, #11
 8004054:	1d23      	adds	r3, r4, #4
 8004056:	4390      	bics	r0, r2
 8004058:	1ac2      	subs	r2, r0, r3
 800405a:	4298      	cmp	r0, r3
 800405c:	d0df      	beq.n	800401e <_malloc_r+0x86>
 800405e:	1a1b      	subs	r3, r3, r0
 8004060:	50a3      	str	r3, [r4, r2]
 8004062:	e7dc      	b.n	800401e <_malloc_r+0x86>
 8004064:	605a      	str	r2, [r3, #4]
 8004066:	e7ef      	b.n	8004048 <_malloc_r+0xb0>
 8004068:	0023      	movs	r3, r4
 800406a:	6864      	ldr	r4, [r4, #4]
 800406c:	e7a6      	b.n	8003fbc <_malloc_r+0x24>
 800406e:	9c00      	ldr	r4, [sp, #0]
 8004070:	6863      	ldr	r3, [r4, #4]
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	e7ad      	b.n	8003fd2 <_malloc_r+0x3a>
 8004076:	001a      	movs	r2, r3
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	42a3      	cmp	r3, r4
 800407c:	d1fb      	bne.n	8004076 <_malloc_r+0xde>
 800407e:	2300      	movs	r3, #0
 8004080:	e7da      	b.n	8004038 <_malloc_r+0xa0>
 8004082:	230c      	movs	r3, #12
 8004084:	0028      	movs	r0, r5
 8004086:	602b      	str	r3, [r5, #0]
 8004088:	f000 f80e 	bl	80040a8 <__malloc_unlock>
 800408c:	e7c6      	b.n	800401c <_malloc_r+0x84>
 800408e:	6007      	str	r7, [r0, #0]
 8004090:	e7da      	b.n	8004048 <_malloc_r+0xb0>
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	2000072c 	.word	0x2000072c

08004098 <__malloc_lock>:
 8004098:	b510      	push	{r4, lr}
 800409a:	4802      	ldr	r0, [pc, #8]	@ (80040a4 <__malloc_lock+0xc>)
 800409c:	f7ff ff05 	bl	8003eaa <__retarget_lock_acquire_recursive>
 80040a0:	bd10      	pop	{r4, pc}
 80040a2:	46c0      	nop			@ (mov r8, r8)
 80040a4:	20000724 	.word	0x20000724

080040a8 <__malloc_unlock>:
 80040a8:	b510      	push	{r4, lr}
 80040aa:	4802      	ldr	r0, [pc, #8]	@ (80040b4 <__malloc_unlock+0xc>)
 80040ac:	f7ff fefe 	bl	8003eac <__retarget_lock_release_recursive>
 80040b0:	bd10      	pop	{r4, pc}
 80040b2:	46c0      	nop			@ (mov r8, r8)
 80040b4:	20000724 	.word	0x20000724

080040b8 <__ssputs_r>:
 80040b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ba:	688e      	ldr	r6, [r1, #8]
 80040bc:	b085      	sub	sp, #20
 80040be:	001f      	movs	r7, r3
 80040c0:	000c      	movs	r4, r1
 80040c2:	680b      	ldr	r3, [r1, #0]
 80040c4:	9002      	str	r0, [sp, #8]
 80040c6:	9203      	str	r2, [sp, #12]
 80040c8:	42be      	cmp	r6, r7
 80040ca:	d830      	bhi.n	800412e <__ssputs_r+0x76>
 80040cc:	210c      	movs	r1, #12
 80040ce:	5e62      	ldrsh	r2, [r4, r1]
 80040d0:	2190      	movs	r1, #144	@ 0x90
 80040d2:	00c9      	lsls	r1, r1, #3
 80040d4:	420a      	tst	r2, r1
 80040d6:	d028      	beq.n	800412a <__ssputs_r+0x72>
 80040d8:	2003      	movs	r0, #3
 80040da:	6921      	ldr	r1, [r4, #16]
 80040dc:	1a5b      	subs	r3, r3, r1
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	6963      	ldr	r3, [r4, #20]
 80040e2:	4343      	muls	r3, r0
 80040e4:	9801      	ldr	r0, [sp, #4]
 80040e6:	0fdd      	lsrs	r5, r3, #31
 80040e8:	18ed      	adds	r5, r5, r3
 80040ea:	1c7b      	adds	r3, r7, #1
 80040ec:	181b      	adds	r3, r3, r0
 80040ee:	106d      	asrs	r5, r5, #1
 80040f0:	42ab      	cmp	r3, r5
 80040f2:	d900      	bls.n	80040f6 <__ssputs_r+0x3e>
 80040f4:	001d      	movs	r5, r3
 80040f6:	0552      	lsls	r2, r2, #21
 80040f8:	d528      	bpl.n	800414c <__ssputs_r+0x94>
 80040fa:	0029      	movs	r1, r5
 80040fc:	9802      	ldr	r0, [sp, #8]
 80040fe:	f7ff ff4b 	bl	8003f98 <_malloc_r>
 8004102:	1e06      	subs	r6, r0, #0
 8004104:	d02c      	beq.n	8004160 <__ssputs_r+0xa8>
 8004106:	9a01      	ldr	r2, [sp, #4]
 8004108:	6921      	ldr	r1, [r4, #16]
 800410a:	f7ff fed0 	bl	8003eae <memcpy>
 800410e:	89a2      	ldrh	r2, [r4, #12]
 8004110:	4b18      	ldr	r3, [pc, #96]	@ (8004174 <__ssputs_r+0xbc>)
 8004112:	401a      	ands	r2, r3
 8004114:	2380      	movs	r3, #128	@ 0x80
 8004116:	4313      	orrs	r3, r2
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	9b01      	ldr	r3, [sp, #4]
 800411c:	6126      	str	r6, [r4, #16]
 800411e:	18f6      	adds	r6, r6, r3
 8004120:	6026      	str	r6, [r4, #0]
 8004122:	003e      	movs	r6, r7
 8004124:	6165      	str	r5, [r4, #20]
 8004126:	1aed      	subs	r5, r5, r3
 8004128:	60a5      	str	r5, [r4, #8]
 800412a:	42be      	cmp	r6, r7
 800412c:	d900      	bls.n	8004130 <__ssputs_r+0x78>
 800412e:	003e      	movs	r6, r7
 8004130:	0032      	movs	r2, r6
 8004132:	9903      	ldr	r1, [sp, #12]
 8004134:	6820      	ldr	r0, [r4, #0]
 8004136:	f000 fcfa 	bl	8004b2e <memmove>
 800413a:	2000      	movs	r0, #0
 800413c:	68a3      	ldr	r3, [r4, #8]
 800413e:	1b9b      	subs	r3, r3, r6
 8004140:	60a3      	str	r3, [r4, #8]
 8004142:	6823      	ldr	r3, [r4, #0]
 8004144:	199b      	adds	r3, r3, r6
 8004146:	6023      	str	r3, [r4, #0]
 8004148:	b005      	add	sp, #20
 800414a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800414c:	002a      	movs	r2, r5
 800414e:	9802      	ldr	r0, [sp, #8]
 8004150:	f000 fd41 	bl	8004bd6 <_realloc_r>
 8004154:	1e06      	subs	r6, r0, #0
 8004156:	d1e0      	bne.n	800411a <__ssputs_r+0x62>
 8004158:	6921      	ldr	r1, [r4, #16]
 800415a:	9802      	ldr	r0, [sp, #8]
 800415c:	f7ff feb0 	bl	8003ec0 <_free_r>
 8004160:	230c      	movs	r3, #12
 8004162:	2001      	movs	r0, #1
 8004164:	9a02      	ldr	r2, [sp, #8]
 8004166:	4240      	negs	r0, r0
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	89a2      	ldrh	r2, [r4, #12]
 800416c:	3334      	adds	r3, #52	@ 0x34
 800416e:	4313      	orrs	r3, r2
 8004170:	81a3      	strh	r3, [r4, #12]
 8004172:	e7e9      	b.n	8004148 <__ssputs_r+0x90>
 8004174:	fffffb7f 	.word	0xfffffb7f

08004178 <_svfiprintf_r>:
 8004178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800417a:	b0a1      	sub	sp, #132	@ 0x84
 800417c:	9003      	str	r0, [sp, #12]
 800417e:	001d      	movs	r5, r3
 8004180:	898b      	ldrh	r3, [r1, #12]
 8004182:	000f      	movs	r7, r1
 8004184:	0016      	movs	r6, r2
 8004186:	061b      	lsls	r3, r3, #24
 8004188:	d511      	bpl.n	80041ae <_svfiprintf_r+0x36>
 800418a:	690b      	ldr	r3, [r1, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10e      	bne.n	80041ae <_svfiprintf_r+0x36>
 8004190:	2140      	movs	r1, #64	@ 0x40
 8004192:	f7ff ff01 	bl	8003f98 <_malloc_r>
 8004196:	6038      	str	r0, [r7, #0]
 8004198:	6138      	str	r0, [r7, #16]
 800419a:	2800      	cmp	r0, #0
 800419c:	d105      	bne.n	80041aa <_svfiprintf_r+0x32>
 800419e:	230c      	movs	r3, #12
 80041a0:	9a03      	ldr	r2, [sp, #12]
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	2001      	movs	r0, #1
 80041a6:	4240      	negs	r0, r0
 80041a8:	e0cf      	b.n	800434a <_svfiprintf_r+0x1d2>
 80041aa:	2340      	movs	r3, #64	@ 0x40
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	2300      	movs	r3, #0
 80041b0:	ac08      	add	r4, sp, #32
 80041b2:	6163      	str	r3, [r4, #20]
 80041b4:	3320      	adds	r3, #32
 80041b6:	7663      	strb	r3, [r4, #25]
 80041b8:	3310      	adds	r3, #16
 80041ba:	76a3      	strb	r3, [r4, #26]
 80041bc:	9507      	str	r5, [sp, #28]
 80041be:	0035      	movs	r5, r6
 80041c0:	782b      	ldrb	r3, [r5, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <_svfiprintf_r+0x52>
 80041c6:	2b25      	cmp	r3, #37	@ 0x25
 80041c8:	d148      	bne.n	800425c <_svfiprintf_r+0xe4>
 80041ca:	1bab      	subs	r3, r5, r6
 80041cc:	9305      	str	r3, [sp, #20]
 80041ce:	42b5      	cmp	r5, r6
 80041d0:	d00b      	beq.n	80041ea <_svfiprintf_r+0x72>
 80041d2:	0032      	movs	r2, r6
 80041d4:	0039      	movs	r1, r7
 80041d6:	9803      	ldr	r0, [sp, #12]
 80041d8:	f7ff ff6e 	bl	80040b8 <__ssputs_r>
 80041dc:	3001      	adds	r0, #1
 80041de:	d100      	bne.n	80041e2 <_svfiprintf_r+0x6a>
 80041e0:	e0ae      	b.n	8004340 <_svfiprintf_r+0x1c8>
 80041e2:	6963      	ldr	r3, [r4, #20]
 80041e4:	9a05      	ldr	r2, [sp, #20]
 80041e6:	189b      	adds	r3, r3, r2
 80041e8:	6163      	str	r3, [r4, #20]
 80041ea:	782b      	ldrb	r3, [r5, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d100      	bne.n	80041f2 <_svfiprintf_r+0x7a>
 80041f0:	e0a6      	b.n	8004340 <_svfiprintf_r+0x1c8>
 80041f2:	2201      	movs	r2, #1
 80041f4:	2300      	movs	r3, #0
 80041f6:	4252      	negs	r2, r2
 80041f8:	6062      	str	r2, [r4, #4]
 80041fa:	a904      	add	r1, sp, #16
 80041fc:	3254      	adds	r2, #84	@ 0x54
 80041fe:	1852      	adds	r2, r2, r1
 8004200:	1c6e      	adds	r6, r5, #1
 8004202:	6023      	str	r3, [r4, #0]
 8004204:	60e3      	str	r3, [r4, #12]
 8004206:	60a3      	str	r3, [r4, #8]
 8004208:	7013      	strb	r3, [r2, #0]
 800420a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800420c:	4b54      	ldr	r3, [pc, #336]	@ (8004360 <_svfiprintf_r+0x1e8>)
 800420e:	2205      	movs	r2, #5
 8004210:	0018      	movs	r0, r3
 8004212:	7831      	ldrb	r1, [r6, #0]
 8004214:	9305      	str	r3, [sp, #20]
 8004216:	f000 fcd3 	bl	8004bc0 <memchr>
 800421a:	1c75      	adds	r5, r6, #1
 800421c:	2800      	cmp	r0, #0
 800421e:	d11f      	bne.n	8004260 <_svfiprintf_r+0xe8>
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	06d3      	lsls	r3, r2, #27
 8004224:	d504      	bpl.n	8004230 <_svfiprintf_r+0xb8>
 8004226:	2353      	movs	r3, #83	@ 0x53
 8004228:	a904      	add	r1, sp, #16
 800422a:	185b      	adds	r3, r3, r1
 800422c:	2120      	movs	r1, #32
 800422e:	7019      	strb	r1, [r3, #0]
 8004230:	0713      	lsls	r3, r2, #28
 8004232:	d504      	bpl.n	800423e <_svfiprintf_r+0xc6>
 8004234:	2353      	movs	r3, #83	@ 0x53
 8004236:	a904      	add	r1, sp, #16
 8004238:	185b      	adds	r3, r3, r1
 800423a:	212b      	movs	r1, #43	@ 0x2b
 800423c:	7019      	strb	r1, [r3, #0]
 800423e:	7833      	ldrb	r3, [r6, #0]
 8004240:	2b2a      	cmp	r3, #42	@ 0x2a
 8004242:	d016      	beq.n	8004272 <_svfiprintf_r+0xfa>
 8004244:	0035      	movs	r5, r6
 8004246:	2100      	movs	r1, #0
 8004248:	200a      	movs	r0, #10
 800424a:	68e3      	ldr	r3, [r4, #12]
 800424c:	782a      	ldrb	r2, [r5, #0]
 800424e:	1c6e      	adds	r6, r5, #1
 8004250:	3a30      	subs	r2, #48	@ 0x30
 8004252:	2a09      	cmp	r2, #9
 8004254:	d950      	bls.n	80042f8 <_svfiprintf_r+0x180>
 8004256:	2900      	cmp	r1, #0
 8004258:	d111      	bne.n	800427e <_svfiprintf_r+0x106>
 800425a:	e017      	b.n	800428c <_svfiprintf_r+0x114>
 800425c:	3501      	adds	r5, #1
 800425e:	e7af      	b.n	80041c0 <_svfiprintf_r+0x48>
 8004260:	9b05      	ldr	r3, [sp, #20]
 8004262:	6822      	ldr	r2, [r4, #0]
 8004264:	1ac0      	subs	r0, r0, r3
 8004266:	2301      	movs	r3, #1
 8004268:	4083      	lsls	r3, r0
 800426a:	4313      	orrs	r3, r2
 800426c:	002e      	movs	r6, r5
 800426e:	6023      	str	r3, [r4, #0]
 8004270:	e7cc      	b.n	800420c <_svfiprintf_r+0x94>
 8004272:	9b07      	ldr	r3, [sp, #28]
 8004274:	1d19      	adds	r1, r3, #4
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	9107      	str	r1, [sp, #28]
 800427a:	2b00      	cmp	r3, #0
 800427c:	db01      	blt.n	8004282 <_svfiprintf_r+0x10a>
 800427e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004280:	e004      	b.n	800428c <_svfiprintf_r+0x114>
 8004282:	425b      	negs	r3, r3
 8004284:	60e3      	str	r3, [r4, #12]
 8004286:	2302      	movs	r3, #2
 8004288:	4313      	orrs	r3, r2
 800428a:	6023      	str	r3, [r4, #0]
 800428c:	782b      	ldrb	r3, [r5, #0]
 800428e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004290:	d10c      	bne.n	80042ac <_svfiprintf_r+0x134>
 8004292:	786b      	ldrb	r3, [r5, #1]
 8004294:	2b2a      	cmp	r3, #42	@ 0x2a
 8004296:	d134      	bne.n	8004302 <_svfiprintf_r+0x18a>
 8004298:	9b07      	ldr	r3, [sp, #28]
 800429a:	3502      	adds	r5, #2
 800429c:	1d1a      	adds	r2, r3, #4
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	9207      	str	r2, [sp, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	da01      	bge.n	80042aa <_svfiprintf_r+0x132>
 80042a6:	2301      	movs	r3, #1
 80042a8:	425b      	negs	r3, r3
 80042aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80042ac:	4e2d      	ldr	r6, [pc, #180]	@ (8004364 <_svfiprintf_r+0x1ec>)
 80042ae:	2203      	movs	r2, #3
 80042b0:	0030      	movs	r0, r6
 80042b2:	7829      	ldrb	r1, [r5, #0]
 80042b4:	f000 fc84 	bl	8004bc0 <memchr>
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d006      	beq.n	80042ca <_svfiprintf_r+0x152>
 80042bc:	2340      	movs	r3, #64	@ 0x40
 80042be:	1b80      	subs	r0, r0, r6
 80042c0:	4083      	lsls	r3, r0
 80042c2:	6822      	ldr	r2, [r4, #0]
 80042c4:	3501      	adds	r5, #1
 80042c6:	4313      	orrs	r3, r2
 80042c8:	6023      	str	r3, [r4, #0]
 80042ca:	7829      	ldrb	r1, [r5, #0]
 80042cc:	2206      	movs	r2, #6
 80042ce:	4826      	ldr	r0, [pc, #152]	@ (8004368 <_svfiprintf_r+0x1f0>)
 80042d0:	1c6e      	adds	r6, r5, #1
 80042d2:	7621      	strb	r1, [r4, #24]
 80042d4:	f000 fc74 	bl	8004bc0 <memchr>
 80042d8:	2800      	cmp	r0, #0
 80042da:	d038      	beq.n	800434e <_svfiprintf_r+0x1d6>
 80042dc:	4b23      	ldr	r3, [pc, #140]	@ (800436c <_svfiprintf_r+0x1f4>)
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d122      	bne.n	8004328 <_svfiprintf_r+0x1b0>
 80042e2:	2207      	movs	r2, #7
 80042e4:	9b07      	ldr	r3, [sp, #28]
 80042e6:	3307      	adds	r3, #7
 80042e8:	4393      	bics	r3, r2
 80042ea:	3308      	adds	r3, #8
 80042ec:	9307      	str	r3, [sp, #28]
 80042ee:	6963      	ldr	r3, [r4, #20]
 80042f0:	9a04      	ldr	r2, [sp, #16]
 80042f2:	189b      	adds	r3, r3, r2
 80042f4:	6163      	str	r3, [r4, #20]
 80042f6:	e762      	b.n	80041be <_svfiprintf_r+0x46>
 80042f8:	4343      	muls	r3, r0
 80042fa:	0035      	movs	r5, r6
 80042fc:	2101      	movs	r1, #1
 80042fe:	189b      	adds	r3, r3, r2
 8004300:	e7a4      	b.n	800424c <_svfiprintf_r+0xd4>
 8004302:	2300      	movs	r3, #0
 8004304:	200a      	movs	r0, #10
 8004306:	0019      	movs	r1, r3
 8004308:	3501      	adds	r5, #1
 800430a:	6063      	str	r3, [r4, #4]
 800430c:	782a      	ldrb	r2, [r5, #0]
 800430e:	1c6e      	adds	r6, r5, #1
 8004310:	3a30      	subs	r2, #48	@ 0x30
 8004312:	2a09      	cmp	r2, #9
 8004314:	d903      	bls.n	800431e <_svfiprintf_r+0x1a6>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d0c8      	beq.n	80042ac <_svfiprintf_r+0x134>
 800431a:	9109      	str	r1, [sp, #36]	@ 0x24
 800431c:	e7c6      	b.n	80042ac <_svfiprintf_r+0x134>
 800431e:	4341      	muls	r1, r0
 8004320:	0035      	movs	r5, r6
 8004322:	2301      	movs	r3, #1
 8004324:	1889      	adds	r1, r1, r2
 8004326:	e7f1      	b.n	800430c <_svfiprintf_r+0x194>
 8004328:	aa07      	add	r2, sp, #28
 800432a:	9200      	str	r2, [sp, #0]
 800432c:	0021      	movs	r1, r4
 800432e:	003a      	movs	r2, r7
 8004330:	4b0f      	ldr	r3, [pc, #60]	@ (8004370 <_svfiprintf_r+0x1f8>)
 8004332:	9803      	ldr	r0, [sp, #12]
 8004334:	e000      	b.n	8004338 <_svfiprintf_r+0x1c0>
 8004336:	bf00      	nop
 8004338:	9004      	str	r0, [sp, #16]
 800433a:	9b04      	ldr	r3, [sp, #16]
 800433c:	3301      	adds	r3, #1
 800433e:	d1d6      	bne.n	80042ee <_svfiprintf_r+0x176>
 8004340:	89bb      	ldrh	r3, [r7, #12]
 8004342:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004344:	065b      	lsls	r3, r3, #25
 8004346:	d500      	bpl.n	800434a <_svfiprintf_r+0x1d2>
 8004348:	e72c      	b.n	80041a4 <_svfiprintf_r+0x2c>
 800434a:	b021      	add	sp, #132	@ 0x84
 800434c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800434e:	aa07      	add	r2, sp, #28
 8004350:	9200      	str	r2, [sp, #0]
 8004352:	0021      	movs	r1, r4
 8004354:	003a      	movs	r2, r7
 8004356:	4b06      	ldr	r3, [pc, #24]	@ (8004370 <_svfiprintf_r+0x1f8>)
 8004358:	9803      	ldr	r0, [sp, #12]
 800435a:	f000 f9bf 	bl	80046dc <_printf_i>
 800435e:	e7eb      	b.n	8004338 <_svfiprintf_r+0x1c0>
 8004360:	08004cdf 	.word	0x08004cdf
 8004364:	08004ce5 	.word	0x08004ce5
 8004368:	08004ce9 	.word	0x08004ce9
 800436c:	00000000 	.word	0x00000000
 8004370:	080040b9 	.word	0x080040b9

08004374 <__sfputc_r>:
 8004374:	6893      	ldr	r3, [r2, #8]
 8004376:	b510      	push	{r4, lr}
 8004378:	3b01      	subs	r3, #1
 800437a:	6093      	str	r3, [r2, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	da04      	bge.n	800438a <__sfputc_r+0x16>
 8004380:	6994      	ldr	r4, [r2, #24]
 8004382:	42a3      	cmp	r3, r4
 8004384:	db07      	blt.n	8004396 <__sfputc_r+0x22>
 8004386:	290a      	cmp	r1, #10
 8004388:	d005      	beq.n	8004396 <__sfputc_r+0x22>
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	1c58      	adds	r0, r3, #1
 800438e:	6010      	str	r0, [r2, #0]
 8004390:	7019      	strb	r1, [r3, #0]
 8004392:	0008      	movs	r0, r1
 8004394:	bd10      	pop	{r4, pc}
 8004396:	f7ff fc67 	bl	8003c68 <__swbuf_r>
 800439a:	0001      	movs	r1, r0
 800439c:	e7f9      	b.n	8004392 <__sfputc_r+0x1e>

0800439e <__sfputs_r>:
 800439e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a0:	0006      	movs	r6, r0
 80043a2:	000f      	movs	r7, r1
 80043a4:	0014      	movs	r4, r2
 80043a6:	18d5      	adds	r5, r2, r3
 80043a8:	42ac      	cmp	r4, r5
 80043aa:	d101      	bne.n	80043b0 <__sfputs_r+0x12>
 80043ac:	2000      	movs	r0, #0
 80043ae:	e007      	b.n	80043c0 <__sfputs_r+0x22>
 80043b0:	7821      	ldrb	r1, [r4, #0]
 80043b2:	003a      	movs	r2, r7
 80043b4:	0030      	movs	r0, r6
 80043b6:	f7ff ffdd 	bl	8004374 <__sfputc_r>
 80043ba:	3401      	adds	r4, #1
 80043bc:	1c43      	adds	r3, r0, #1
 80043be:	d1f3      	bne.n	80043a8 <__sfputs_r+0xa>
 80043c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080043c4 <_vfiprintf_r>:
 80043c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043c6:	b0a1      	sub	sp, #132	@ 0x84
 80043c8:	000f      	movs	r7, r1
 80043ca:	0015      	movs	r5, r2
 80043cc:	001e      	movs	r6, r3
 80043ce:	9003      	str	r0, [sp, #12]
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d004      	beq.n	80043de <_vfiprintf_r+0x1a>
 80043d4:	6a03      	ldr	r3, [r0, #32]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <_vfiprintf_r+0x1a>
 80043da:	f7ff fb33 	bl	8003a44 <__sinit>
 80043de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043e0:	07db      	lsls	r3, r3, #31
 80043e2:	d405      	bmi.n	80043f0 <_vfiprintf_r+0x2c>
 80043e4:	89bb      	ldrh	r3, [r7, #12]
 80043e6:	059b      	lsls	r3, r3, #22
 80043e8:	d402      	bmi.n	80043f0 <_vfiprintf_r+0x2c>
 80043ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80043ec:	f7ff fd5d 	bl	8003eaa <__retarget_lock_acquire_recursive>
 80043f0:	89bb      	ldrh	r3, [r7, #12]
 80043f2:	071b      	lsls	r3, r3, #28
 80043f4:	d502      	bpl.n	80043fc <_vfiprintf_r+0x38>
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d113      	bne.n	8004424 <_vfiprintf_r+0x60>
 80043fc:	0039      	movs	r1, r7
 80043fe:	9803      	ldr	r0, [sp, #12]
 8004400:	f7ff fc74 	bl	8003cec <__swsetup_r>
 8004404:	2800      	cmp	r0, #0
 8004406:	d00d      	beq.n	8004424 <_vfiprintf_r+0x60>
 8004408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800440a:	07db      	lsls	r3, r3, #31
 800440c:	d503      	bpl.n	8004416 <_vfiprintf_r+0x52>
 800440e:	2001      	movs	r0, #1
 8004410:	4240      	negs	r0, r0
 8004412:	b021      	add	sp, #132	@ 0x84
 8004414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004416:	89bb      	ldrh	r3, [r7, #12]
 8004418:	059b      	lsls	r3, r3, #22
 800441a:	d4f8      	bmi.n	800440e <_vfiprintf_r+0x4a>
 800441c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800441e:	f7ff fd45 	bl	8003eac <__retarget_lock_release_recursive>
 8004422:	e7f4      	b.n	800440e <_vfiprintf_r+0x4a>
 8004424:	2300      	movs	r3, #0
 8004426:	ac08      	add	r4, sp, #32
 8004428:	6163      	str	r3, [r4, #20]
 800442a:	3320      	adds	r3, #32
 800442c:	7663      	strb	r3, [r4, #25]
 800442e:	3310      	adds	r3, #16
 8004430:	76a3      	strb	r3, [r4, #26]
 8004432:	9607      	str	r6, [sp, #28]
 8004434:	002e      	movs	r6, r5
 8004436:	7833      	ldrb	r3, [r6, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <_vfiprintf_r+0x7c>
 800443c:	2b25      	cmp	r3, #37	@ 0x25
 800443e:	d148      	bne.n	80044d2 <_vfiprintf_r+0x10e>
 8004440:	1b73      	subs	r3, r6, r5
 8004442:	9305      	str	r3, [sp, #20]
 8004444:	42ae      	cmp	r6, r5
 8004446:	d00b      	beq.n	8004460 <_vfiprintf_r+0x9c>
 8004448:	002a      	movs	r2, r5
 800444a:	0039      	movs	r1, r7
 800444c:	9803      	ldr	r0, [sp, #12]
 800444e:	f7ff ffa6 	bl	800439e <__sfputs_r>
 8004452:	3001      	adds	r0, #1
 8004454:	d100      	bne.n	8004458 <_vfiprintf_r+0x94>
 8004456:	e0ae      	b.n	80045b6 <_vfiprintf_r+0x1f2>
 8004458:	6963      	ldr	r3, [r4, #20]
 800445a:	9a05      	ldr	r2, [sp, #20]
 800445c:	189b      	adds	r3, r3, r2
 800445e:	6163      	str	r3, [r4, #20]
 8004460:	7833      	ldrb	r3, [r6, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d100      	bne.n	8004468 <_vfiprintf_r+0xa4>
 8004466:	e0a6      	b.n	80045b6 <_vfiprintf_r+0x1f2>
 8004468:	2201      	movs	r2, #1
 800446a:	2300      	movs	r3, #0
 800446c:	4252      	negs	r2, r2
 800446e:	6062      	str	r2, [r4, #4]
 8004470:	a904      	add	r1, sp, #16
 8004472:	3254      	adds	r2, #84	@ 0x54
 8004474:	1852      	adds	r2, r2, r1
 8004476:	1c75      	adds	r5, r6, #1
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	60e3      	str	r3, [r4, #12]
 800447c:	60a3      	str	r3, [r4, #8]
 800447e:	7013      	strb	r3, [r2, #0]
 8004480:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004482:	4b59      	ldr	r3, [pc, #356]	@ (80045e8 <_vfiprintf_r+0x224>)
 8004484:	2205      	movs	r2, #5
 8004486:	0018      	movs	r0, r3
 8004488:	7829      	ldrb	r1, [r5, #0]
 800448a:	9305      	str	r3, [sp, #20]
 800448c:	f000 fb98 	bl	8004bc0 <memchr>
 8004490:	1c6e      	adds	r6, r5, #1
 8004492:	2800      	cmp	r0, #0
 8004494:	d11f      	bne.n	80044d6 <_vfiprintf_r+0x112>
 8004496:	6822      	ldr	r2, [r4, #0]
 8004498:	06d3      	lsls	r3, r2, #27
 800449a:	d504      	bpl.n	80044a6 <_vfiprintf_r+0xe2>
 800449c:	2353      	movs	r3, #83	@ 0x53
 800449e:	a904      	add	r1, sp, #16
 80044a0:	185b      	adds	r3, r3, r1
 80044a2:	2120      	movs	r1, #32
 80044a4:	7019      	strb	r1, [r3, #0]
 80044a6:	0713      	lsls	r3, r2, #28
 80044a8:	d504      	bpl.n	80044b4 <_vfiprintf_r+0xf0>
 80044aa:	2353      	movs	r3, #83	@ 0x53
 80044ac:	a904      	add	r1, sp, #16
 80044ae:	185b      	adds	r3, r3, r1
 80044b0:	212b      	movs	r1, #43	@ 0x2b
 80044b2:	7019      	strb	r1, [r3, #0]
 80044b4:	782b      	ldrb	r3, [r5, #0]
 80044b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80044b8:	d016      	beq.n	80044e8 <_vfiprintf_r+0x124>
 80044ba:	002e      	movs	r6, r5
 80044bc:	2100      	movs	r1, #0
 80044be:	200a      	movs	r0, #10
 80044c0:	68e3      	ldr	r3, [r4, #12]
 80044c2:	7832      	ldrb	r2, [r6, #0]
 80044c4:	1c75      	adds	r5, r6, #1
 80044c6:	3a30      	subs	r2, #48	@ 0x30
 80044c8:	2a09      	cmp	r2, #9
 80044ca:	d950      	bls.n	800456e <_vfiprintf_r+0x1aa>
 80044cc:	2900      	cmp	r1, #0
 80044ce:	d111      	bne.n	80044f4 <_vfiprintf_r+0x130>
 80044d0:	e017      	b.n	8004502 <_vfiprintf_r+0x13e>
 80044d2:	3601      	adds	r6, #1
 80044d4:	e7af      	b.n	8004436 <_vfiprintf_r+0x72>
 80044d6:	9b05      	ldr	r3, [sp, #20]
 80044d8:	6822      	ldr	r2, [r4, #0]
 80044da:	1ac0      	subs	r0, r0, r3
 80044dc:	2301      	movs	r3, #1
 80044de:	4083      	lsls	r3, r0
 80044e0:	4313      	orrs	r3, r2
 80044e2:	0035      	movs	r5, r6
 80044e4:	6023      	str	r3, [r4, #0]
 80044e6:	e7cc      	b.n	8004482 <_vfiprintf_r+0xbe>
 80044e8:	9b07      	ldr	r3, [sp, #28]
 80044ea:	1d19      	adds	r1, r3, #4
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	9107      	str	r1, [sp, #28]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	db01      	blt.n	80044f8 <_vfiprintf_r+0x134>
 80044f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044f6:	e004      	b.n	8004502 <_vfiprintf_r+0x13e>
 80044f8:	425b      	negs	r3, r3
 80044fa:	60e3      	str	r3, [r4, #12]
 80044fc:	2302      	movs	r3, #2
 80044fe:	4313      	orrs	r3, r2
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	7833      	ldrb	r3, [r6, #0]
 8004504:	2b2e      	cmp	r3, #46	@ 0x2e
 8004506:	d10c      	bne.n	8004522 <_vfiprintf_r+0x15e>
 8004508:	7873      	ldrb	r3, [r6, #1]
 800450a:	2b2a      	cmp	r3, #42	@ 0x2a
 800450c:	d134      	bne.n	8004578 <_vfiprintf_r+0x1b4>
 800450e:	9b07      	ldr	r3, [sp, #28]
 8004510:	3602      	adds	r6, #2
 8004512:	1d1a      	adds	r2, r3, #4
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	9207      	str	r2, [sp, #28]
 8004518:	2b00      	cmp	r3, #0
 800451a:	da01      	bge.n	8004520 <_vfiprintf_r+0x15c>
 800451c:	2301      	movs	r3, #1
 800451e:	425b      	negs	r3, r3
 8004520:	9309      	str	r3, [sp, #36]	@ 0x24
 8004522:	4d32      	ldr	r5, [pc, #200]	@ (80045ec <_vfiprintf_r+0x228>)
 8004524:	2203      	movs	r2, #3
 8004526:	0028      	movs	r0, r5
 8004528:	7831      	ldrb	r1, [r6, #0]
 800452a:	f000 fb49 	bl	8004bc0 <memchr>
 800452e:	2800      	cmp	r0, #0
 8004530:	d006      	beq.n	8004540 <_vfiprintf_r+0x17c>
 8004532:	2340      	movs	r3, #64	@ 0x40
 8004534:	1b40      	subs	r0, r0, r5
 8004536:	4083      	lsls	r3, r0
 8004538:	6822      	ldr	r2, [r4, #0]
 800453a:	3601      	adds	r6, #1
 800453c:	4313      	orrs	r3, r2
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	7831      	ldrb	r1, [r6, #0]
 8004542:	2206      	movs	r2, #6
 8004544:	482a      	ldr	r0, [pc, #168]	@ (80045f0 <_vfiprintf_r+0x22c>)
 8004546:	1c75      	adds	r5, r6, #1
 8004548:	7621      	strb	r1, [r4, #24]
 800454a:	f000 fb39 	bl	8004bc0 <memchr>
 800454e:	2800      	cmp	r0, #0
 8004550:	d040      	beq.n	80045d4 <_vfiprintf_r+0x210>
 8004552:	4b28      	ldr	r3, [pc, #160]	@ (80045f4 <_vfiprintf_r+0x230>)
 8004554:	2b00      	cmp	r3, #0
 8004556:	d122      	bne.n	800459e <_vfiprintf_r+0x1da>
 8004558:	2207      	movs	r2, #7
 800455a:	9b07      	ldr	r3, [sp, #28]
 800455c:	3307      	adds	r3, #7
 800455e:	4393      	bics	r3, r2
 8004560:	3308      	adds	r3, #8
 8004562:	9307      	str	r3, [sp, #28]
 8004564:	6963      	ldr	r3, [r4, #20]
 8004566:	9a04      	ldr	r2, [sp, #16]
 8004568:	189b      	adds	r3, r3, r2
 800456a:	6163      	str	r3, [r4, #20]
 800456c:	e762      	b.n	8004434 <_vfiprintf_r+0x70>
 800456e:	4343      	muls	r3, r0
 8004570:	002e      	movs	r6, r5
 8004572:	2101      	movs	r1, #1
 8004574:	189b      	adds	r3, r3, r2
 8004576:	e7a4      	b.n	80044c2 <_vfiprintf_r+0xfe>
 8004578:	2300      	movs	r3, #0
 800457a:	200a      	movs	r0, #10
 800457c:	0019      	movs	r1, r3
 800457e:	3601      	adds	r6, #1
 8004580:	6063      	str	r3, [r4, #4]
 8004582:	7832      	ldrb	r2, [r6, #0]
 8004584:	1c75      	adds	r5, r6, #1
 8004586:	3a30      	subs	r2, #48	@ 0x30
 8004588:	2a09      	cmp	r2, #9
 800458a:	d903      	bls.n	8004594 <_vfiprintf_r+0x1d0>
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0c8      	beq.n	8004522 <_vfiprintf_r+0x15e>
 8004590:	9109      	str	r1, [sp, #36]	@ 0x24
 8004592:	e7c6      	b.n	8004522 <_vfiprintf_r+0x15e>
 8004594:	4341      	muls	r1, r0
 8004596:	002e      	movs	r6, r5
 8004598:	2301      	movs	r3, #1
 800459a:	1889      	adds	r1, r1, r2
 800459c:	e7f1      	b.n	8004582 <_vfiprintf_r+0x1be>
 800459e:	aa07      	add	r2, sp, #28
 80045a0:	9200      	str	r2, [sp, #0]
 80045a2:	0021      	movs	r1, r4
 80045a4:	003a      	movs	r2, r7
 80045a6:	4b14      	ldr	r3, [pc, #80]	@ (80045f8 <_vfiprintf_r+0x234>)
 80045a8:	9803      	ldr	r0, [sp, #12]
 80045aa:	e000      	b.n	80045ae <_vfiprintf_r+0x1ea>
 80045ac:	bf00      	nop
 80045ae:	9004      	str	r0, [sp, #16]
 80045b0:	9b04      	ldr	r3, [sp, #16]
 80045b2:	3301      	adds	r3, #1
 80045b4:	d1d6      	bne.n	8004564 <_vfiprintf_r+0x1a0>
 80045b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045b8:	07db      	lsls	r3, r3, #31
 80045ba:	d405      	bmi.n	80045c8 <_vfiprintf_r+0x204>
 80045bc:	89bb      	ldrh	r3, [r7, #12]
 80045be:	059b      	lsls	r3, r3, #22
 80045c0:	d402      	bmi.n	80045c8 <_vfiprintf_r+0x204>
 80045c2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80045c4:	f7ff fc72 	bl	8003eac <__retarget_lock_release_recursive>
 80045c8:	89bb      	ldrh	r3, [r7, #12]
 80045ca:	065b      	lsls	r3, r3, #25
 80045cc:	d500      	bpl.n	80045d0 <_vfiprintf_r+0x20c>
 80045ce:	e71e      	b.n	800440e <_vfiprintf_r+0x4a>
 80045d0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80045d2:	e71e      	b.n	8004412 <_vfiprintf_r+0x4e>
 80045d4:	aa07      	add	r2, sp, #28
 80045d6:	9200      	str	r2, [sp, #0]
 80045d8:	0021      	movs	r1, r4
 80045da:	003a      	movs	r2, r7
 80045dc:	4b06      	ldr	r3, [pc, #24]	@ (80045f8 <_vfiprintf_r+0x234>)
 80045de:	9803      	ldr	r0, [sp, #12]
 80045e0:	f000 f87c 	bl	80046dc <_printf_i>
 80045e4:	e7e3      	b.n	80045ae <_vfiprintf_r+0x1ea>
 80045e6:	46c0      	nop			@ (mov r8, r8)
 80045e8:	08004cdf 	.word	0x08004cdf
 80045ec:	08004ce5 	.word	0x08004ce5
 80045f0:	08004ce9 	.word	0x08004ce9
 80045f4:	00000000 	.word	0x00000000
 80045f8:	0800439f 	.word	0x0800439f

080045fc <_printf_common>:
 80045fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045fe:	0016      	movs	r6, r2
 8004600:	9301      	str	r3, [sp, #4]
 8004602:	688a      	ldr	r2, [r1, #8]
 8004604:	690b      	ldr	r3, [r1, #16]
 8004606:	000c      	movs	r4, r1
 8004608:	9000      	str	r0, [sp, #0]
 800460a:	4293      	cmp	r3, r2
 800460c:	da00      	bge.n	8004610 <_printf_common+0x14>
 800460e:	0013      	movs	r3, r2
 8004610:	0022      	movs	r2, r4
 8004612:	6033      	str	r3, [r6, #0]
 8004614:	3243      	adds	r2, #67	@ 0x43
 8004616:	7812      	ldrb	r2, [r2, #0]
 8004618:	2a00      	cmp	r2, #0
 800461a:	d001      	beq.n	8004620 <_printf_common+0x24>
 800461c:	3301      	adds	r3, #1
 800461e:	6033      	str	r3, [r6, #0]
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	069b      	lsls	r3, r3, #26
 8004624:	d502      	bpl.n	800462c <_printf_common+0x30>
 8004626:	6833      	ldr	r3, [r6, #0]
 8004628:	3302      	adds	r3, #2
 800462a:	6033      	str	r3, [r6, #0]
 800462c:	6822      	ldr	r2, [r4, #0]
 800462e:	2306      	movs	r3, #6
 8004630:	0015      	movs	r5, r2
 8004632:	401d      	ands	r5, r3
 8004634:	421a      	tst	r2, r3
 8004636:	d027      	beq.n	8004688 <_printf_common+0x8c>
 8004638:	0023      	movs	r3, r4
 800463a:	3343      	adds	r3, #67	@ 0x43
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	1e5a      	subs	r2, r3, #1
 8004640:	4193      	sbcs	r3, r2
 8004642:	6822      	ldr	r2, [r4, #0]
 8004644:	0692      	lsls	r2, r2, #26
 8004646:	d430      	bmi.n	80046aa <_printf_common+0xae>
 8004648:	0022      	movs	r2, r4
 800464a:	9901      	ldr	r1, [sp, #4]
 800464c:	9800      	ldr	r0, [sp, #0]
 800464e:	9d08      	ldr	r5, [sp, #32]
 8004650:	3243      	adds	r2, #67	@ 0x43
 8004652:	47a8      	blx	r5
 8004654:	3001      	adds	r0, #1
 8004656:	d025      	beq.n	80046a4 <_printf_common+0xa8>
 8004658:	2206      	movs	r2, #6
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	2500      	movs	r5, #0
 800465e:	4013      	ands	r3, r2
 8004660:	2b04      	cmp	r3, #4
 8004662:	d105      	bne.n	8004670 <_printf_common+0x74>
 8004664:	6833      	ldr	r3, [r6, #0]
 8004666:	68e5      	ldr	r5, [r4, #12]
 8004668:	1aed      	subs	r5, r5, r3
 800466a:	43eb      	mvns	r3, r5
 800466c:	17db      	asrs	r3, r3, #31
 800466e:	401d      	ands	r5, r3
 8004670:	68a3      	ldr	r3, [r4, #8]
 8004672:	6922      	ldr	r2, [r4, #16]
 8004674:	4293      	cmp	r3, r2
 8004676:	dd01      	ble.n	800467c <_printf_common+0x80>
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	18ed      	adds	r5, r5, r3
 800467c:	2600      	movs	r6, #0
 800467e:	42b5      	cmp	r5, r6
 8004680:	d120      	bne.n	80046c4 <_printf_common+0xc8>
 8004682:	2000      	movs	r0, #0
 8004684:	e010      	b.n	80046a8 <_printf_common+0xac>
 8004686:	3501      	adds	r5, #1
 8004688:	68e3      	ldr	r3, [r4, #12]
 800468a:	6832      	ldr	r2, [r6, #0]
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	42ab      	cmp	r3, r5
 8004690:	ddd2      	ble.n	8004638 <_printf_common+0x3c>
 8004692:	0022      	movs	r2, r4
 8004694:	2301      	movs	r3, #1
 8004696:	9901      	ldr	r1, [sp, #4]
 8004698:	9800      	ldr	r0, [sp, #0]
 800469a:	9f08      	ldr	r7, [sp, #32]
 800469c:	3219      	adds	r2, #25
 800469e:	47b8      	blx	r7
 80046a0:	3001      	adds	r0, #1
 80046a2:	d1f0      	bne.n	8004686 <_printf_common+0x8a>
 80046a4:	2001      	movs	r0, #1
 80046a6:	4240      	negs	r0, r0
 80046a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046aa:	2030      	movs	r0, #48	@ 0x30
 80046ac:	18e1      	adds	r1, r4, r3
 80046ae:	3143      	adds	r1, #67	@ 0x43
 80046b0:	7008      	strb	r0, [r1, #0]
 80046b2:	0021      	movs	r1, r4
 80046b4:	1c5a      	adds	r2, r3, #1
 80046b6:	3145      	adds	r1, #69	@ 0x45
 80046b8:	7809      	ldrb	r1, [r1, #0]
 80046ba:	18a2      	adds	r2, r4, r2
 80046bc:	3243      	adds	r2, #67	@ 0x43
 80046be:	3302      	adds	r3, #2
 80046c0:	7011      	strb	r1, [r2, #0]
 80046c2:	e7c1      	b.n	8004648 <_printf_common+0x4c>
 80046c4:	0022      	movs	r2, r4
 80046c6:	2301      	movs	r3, #1
 80046c8:	9901      	ldr	r1, [sp, #4]
 80046ca:	9800      	ldr	r0, [sp, #0]
 80046cc:	9f08      	ldr	r7, [sp, #32]
 80046ce:	321a      	adds	r2, #26
 80046d0:	47b8      	blx	r7
 80046d2:	3001      	adds	r0, #1
 80046d4:	d0e6      	beq.n	80046a4 <_printf_common+0xa8>
 80046d6:	3601      	adds	r6, #1
 80046d8:	e7d1      	b.n	800467e <_printf_common+0x82>
	...

080046dc <_printf_i>:
 80046dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046de:	b08b      	sub	sp, #44	@ 0x2c
 80046e0:	9206      	str	r2, [sp, #24]
 80046e2:	000a      	movs	r2, r1
 80046e4:	3243      	adds	r2, #67	@ 0x43
 80046e6:	9307      	str	r3, [sp, #28]
 80046e8:	9005      	str	r0, [sp, #20]
 80046ea:	9203      	str	r2, [sp, #12]
 80046ec:	7e0a      	ldrb	r2, [r1, #24]
 80046ee:	000c      	movs	r4, r1
 80046f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80046f2:	2a78      	cmp	r2, #120	@ 0x78
 80046f4:	d809      	bhi.n	800470a <_printf_i+0x2e>
 80046f6:	2a62      	cmp	r2, #98	@ 0x62
 80046f8:	d80b      	bhi.n	8004712 <_printf_i+0x36>
 80046fa:	2a00      	cmp	r2, #0
 80046fc:	d100      	bne.n	8004700 <_printf_i+0x24>
 80046fe:	e0ba      	b.n	8004876 <_printf_i+0x19a>
 8004700:	497a      	ldr	r1, [pc, #488]	@ (80048ec <_printf_i+0x210>)
 8004702:	9104      	str	r1, [sp, #16]
 8004704:	2a58      	cmp	r2, #88	@ 0x58
 8004706:	d100      	bne.n	800470a <_printf_i+0x2e>
 8004708:	e08e      	b.n	8004828 <_printf_i+0x14c>
 800470a:	0025      	movs	r5, r4
 800470c:	3542      	adds	r5, #66	@ 0x42
 800470e:	702a      	strb	r2, [r5, #0]
 8004710:	e022      	b.n	8004758 <_printf_i+0x7c>
 8004712:	0010      	movs	r0, r2
 8004714:	3863      	subs	r0, #99	@ 0x63
 8004716:	2815      	cmp	r0, #21
 8004718:	d8f7      	bhi.n	800470a <_printf_i+0x2e>
 800471a:	f7fb fcff 	bl	800011c <__gnu_thumb1_case_shi>
 800471e:	0016      	.short	0x0016
 8004720:	fff6001f 	.word	0xfff6001f
 8004724:	fff6fff6 	.word	0xfff6fff6
 8004728:	001ffff6 	.word	0x001ffff6
 800472c:	fff6fff6 	.word	0xfff6fff6
 8004730:	fff6fff6 	.word	0xfff6fff6
 8004734:	0036009f 	.word	0x0036009f
 8004738:	fff6007e 	.word	0xfff6007e
 800473c:	00b0fff6 	.word	0x00b0fff6
 8004740:	0036fff6 	.word	0x0036fff6
 8004744:	fff6fff6 	.word	0xfff6fff6
 8004748:	0082      	.short	0x0082
 800474a:	0025      	movs	r5, r4
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	3542      	adds	r5, #66	@ 0x42
 8004750:	1d11      	adds	r1, r2, #4
 8004752:	6019      	str	r1, [r3, #0]
 8004754:	6813      	ldr	r3, [r2, #0]
 8004756:	702b      	strb	r3, [r5, #0]
 8004758:	2301      	movs	r3, #1
 800475a:	e09e      	b.n	800489a <_printf_i+0x1be>
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	6809      	ldr	r1, [r1, #0]
 8004760:	1d02      	adds	r2, r0, #4
 8004762:	060d      	lsls	r5, r1, #24
 8004764:	d50b      	bpl.n	800477e <_printf_i+0xa2>
 8004766:	6806      	ldr	r6, [r0, #0]
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	2e00      	cmp	r6, #0
 800476c:	da03      	bge.n	8004776 <_printf_i+0x9a>
 800476e:	232d      	movs	r3, #45	@ 0x2d
 8004770:	9a03      	ldr	r2, [sp, #12]
 8004772:	4276      	negs	r6, r6
 8004774:	7013      	strb	r3, [r2, #0]
 8004776:	4b5d      	ldr	r3, [pc, #372]	@ (80048ec <_printf_i+0x210>)
 8004778:	270a      	movs	r7, #10
 800477a:	9304      	str	r3, [sp, #16]
 800477c:	e018      	b.n	80047b0 <_printf_i+0xd4>
 800477e:	6806      	ldr	r6, [r0, #0]
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	0649      	lsls	r1, r1, #25
 8004784:	d5f1      	bpl.n	800476a <_printf_i+0x8e>
 8004786:	b236      	sxth	r6, r6
 8004788:	e7ef      	b.n	800476a <_printf_i+0x8e>
 800478a:	6808      	ldr	r0, [r1, #0]
 800478c:	6819      	ldr	r1, [r3, #0]
 800478e:	c940      	ldmia	r1!, {r6}
 8004790:	0605      	lsls	r5, r0, #24
 8004792:	d402      	bmi.n	800479a <_printf_i+0xbe>
 8004794:	0640      	lsls	r0, r0, #25
 8004796:	d500      	bpl.n	800479a <_printf_i+0xbe>
 8004798:	b2b6      	uxth	r6, r6
 800479a:	6019      	str	r1, [r3, #0]
 800479c:	4b53      	ldr	r3, [pc, #332]	@ (80048ec <_printf_i+0x210>)
 800479e:	270a      	movs	r7, #10
 80047a0:	9304      	str	r3, [sp, #16]
 80047a2:	2a6f      	cmp	r2, #111	@ 0x6f
 80047a4:	d100      	bne.n	80047a8 <_printf_i+0xcc>
 80047a6:	3f02      	subs	r7, #2
 80047a8:	0023      	movs	r3, r4
 80047aa:	2200      	movs	r2, #0
 80047ac:	3343      	adds	r3, #67	@ 0x43
 80047ae:	701a      	strb	r2, [r3, #0]
 80047b0:	6863      	ldr	r3, [r4, #4]
 80047b2:	60a3      	str	r3, [r4, #8]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	db06      	blt.n	80047c6 <_printf_i+0xea>
 80047b8:	2104      	movs	r1, #4
 80047ba:	6822      	ldr	r2, [r4, #0]
 80047bc:	9d03      	ldr	r5, [sp, #12]
 80047be:	438a      	bics	r2, r1
 80047c0:	6022      	str	r2, [r4, #0]
 80047c2:	4333      	orrs	r3, r6
 80047c4:	d00c      	beq.n	80047e0 <_printf_i+0x104>
 80047c6:	9d03      	ldr	r5, [sp, #12]
 80047c8:	0030      	movs	r0, r6
 80047ca:	0039      	movs	r1, r7
 80047cc:	f7fb fd36 	bl	800023c <__aeabi_uidivmod>
 80047d0:	9b04      	ldr	r3, [sp, #16]
 80047d2:	3d01      	subs	r5, #1
 80047d4:	5c5b      	ldrb	r3, [r3, r1]
 80047d6:	702b      	strb	r3, [r5, #0]
 80047d8:	0033      	movs	r3, r6
 80047da:	0006      	movs	r6, r0
 80047dc:	429f      	cmp	r7, r3
 80047de:	d9f3      	bls.n	80047c8 <_printf_i+0xec>
 80047e0:	2f08      	cmp	r7, #8
 80047e2:	d109      	bne.n	80047f8 <_printf_i+0x11c>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	07db      	lsls	r3, r3, #31
 80047e8:	d506      	bpl.n	80047f8 <_printf_i+0x11c>
 80047ea:	6862      	ldr	r2, [r4, #4]
 80047ec:	6923      	ldr	r3, [r4, #16]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	dc02      	bgt.n	80047f8 <_printf_i+0x11c>
 80047f2:	2330      	movs	r3, #48	@ 0x30
 80047f4:	3d01      	subs	r5, #1
 80047f6:	702b      	strb	r3, [r5, #0]
 80047f8:	9b03      	ldr	r3, [sp, #12]
 80047fa:	1b5b      	subs	r3, r3, r5
 80047fc:	6123      	str	r3, [r4, #16]
 80047fe:	9b07      	ldr	r3, [sp, #28]
 8004800:	0021      	movs	r1, r4
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	9805      	ldr	r0, [sp, #20]
 8004806:	9b06      	ldr	r3, [sp, #24]
 8004808:	aa09      	add	r2, sp, #36	@ 0x24
 800480a:	f7ff fef7 	bl	80045fc <_printf_common>
 800480e:	3001      	adds	r0, #1
 8004810:	d148      	bne.n	80048a4 <_printf_i+0x1c8>
 8004812:	2001      	movs	r0, #1
 8004814:	4240      	negs	r0, r0
 8004816:	b00b      	add	sp, #44	@ 0x2c
 8004818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800481a:	2220      	movs	r2, #32
 800481c:	6809      	ldr	r1, [r1, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	6022      	str	r2, [r4, #0]
 8004822:	2278      	movs	r2, #120	@ 0x78
 8004824:	4932      	ldr	r1, [pc, #200]	@ (80048f0 <_printf_i+0x214>)
 8004826:	9104      	str	r1, [sp, #16]
 8004828:	0021      	movs	r1, r4
 800482a:	3145      	adds	r1, #69	@ 0x45
 800482c:	700a      	strb	r2, [r1, #0]
 800482e:	6819      	ldr	r1, [r3, #0]
 8004830:	6822      	ldr	r2, [r4, #0]
 8004832:	c940      	ldmia	r1!, {r6}
 8004834:	0610      	lsls	r0, r2, #24
 8004836:	d402      	bmi.n	800483e <_printf_i+0x162>
 8004838:	0650      	lsls	r0, r2, #25
 800483a:	d500      	bpl.n	800483e <_printf_i+0x162>
 800483c:	b2b6      	uxth	r6, r6
 800483e:	6019      	str	r1, [r3, #0]
 8004840:	07d3      	lsls	r3, r2, #31
 8004842:	d502      	bpl.n	800484a <_printf_i+0x16e>
 8004844:	2320      	movs	r3, #32
 8004846:	4313      	orrs	r3, r2
 8004848:	6023      	str	r3, [r4, #0]
 800484a:	2e00      	cmp	r6, #0
 800484c:	d001      	beq.n	8004852 <_printf_i+0x176>
 800484e:	2710      	movs	r7, #16
 8004850:	e7aa      	b.n	80047a8 <_printf_i+0xcc>
 8004852:	2220      	movs	r2, #32
 8004854:	6823      	ldr	r3, [r4, #0]
 8004856:	4393      	bics	r3, r2
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	e7f8      	b.n	800484e <_printf_i+0x172>
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	680d      	ldr	r5, [r1, #0]
 8004860:	1d10      	adds	r0, r2, #4
 8004862:	6949      	ldr	r1, [r1, #20]
 8004864:	6018      	str	r0, [r3, #0]
 8004866:	6813      	ldr	r3, [r2, #0]
 8004868:	062e      	lsls	r6, r5, #24
 800486a:	d501      	bpl.n	8004870 <_printf_i+0x194>
 800486c:	6019      	str	r1, [r3, #0]
 800486e:	e002      	b.n	8004876 <_printf_i+0x19a>
 8004870:	066d      	lsls	r5, r5, #25
 8004872:	d5fb      	bpl.n	800486c <_printf_i+0x190>
 8004874:	8019      	strh	r1, [r3, #0]
 8004876:	2300      	movs	r3, #0
 8004878:	9d03      	ldr	r5, [sp, #12]
 800487a:	6123      	str	r3, [r4, #16]
 800487c:	e7bf      	b.n	80047fe <_printf_i+0x122>
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	1d11      	adds	r1, r2, #4
 8004882:	6019      	str	r1, [r3, #0]
 8004884:	6815      	ldr	r5, [r2, #0]
 8004886:	2100      	movs	r1, #0
 8004888:	0028      	movs	r0, r5
 800488a:	6862      	ldr	r2, [r4, #4]
 800488c:	f000 f998 	bl	8004bc0 <memchr>
 8004890:	2800      	cmp	r0, #0
 8004892:	d001      	beq.n	8004898 <_printf_i+0x1bc>
 8004894:	1b40      	subs	r0, r0, r5
 8004896:	6060      	str	r0, [r4, #4]
 8004898:	6863      	ldr	r3, [r4, #4]
 800489a:	6123      	str	r3, [r4, #16]
 800489c:	2300      	movs	r3, #0
 800489e:	9a03      	ldr	r2, [sp, #12]
 80048a0:	7013      	strb	r3, [r2, #0]
 80048a2:	e7ac      	b.n	80047fe <_printf_i+0x122>
 80048a4:	002a      	movs	r2, r5
 80048a6:	6923      	ldr	r3, [r4, #16]
 80048a8:	9906      	ldr	r1, [sp, #24]
 80048aa:	9805      	ldr	r0, [sp, #20]
 80048ac:	9d07      	ldr	r5, [sp, #28]
 80048ae:	47a8      	blx	r5
 80048b0:	3001      	adds	r0, #1
 80048b2:	d0ae      	beq.n	8004812 <_printf_i+0x136>
 80048b4:	6823      	ldr	r3, [r4, #0]
 80048b6:	079b      	lsls	r3, r3, #30
 80048b8:	d415      	bmi.n	80048e6 <_printf_i+0x20a>
 80048ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048bc:	68e0      	ldr	r0, [r4, #12]
 80048be:	4298      	cmp	r0, r3
 80048c0:	daa9      	bge.n	8004816 <_printf_i+0x13a>
 80048c2:	0018      	movs	r0, r3
 80048c4:	e7a7      	b.n	8004816 <_printf_i+0x13a>
 80048c6:	0022      	movs	r2, r4
 80048c8:	2301      	movs	r3, #1
 80048ca:	9906      	ldr	r1, [sp, #24]
 80048cc:	9805      	ldr	r0, [sp, #20]
 80048ce:	9e07      	ldr	r6, [sp, #28]
 80048d0:	3219      	adds	r2, #25
 80048d2:	47b0      	blx	r6
 80048d4:	3001      	adds	r0, #1
 80048d6:	d09c      	beq.n	8004812 <_printf_i+0x136>
 80048d8:	3501      	adds	r5, #1
 80048da:	68e3      	ldr	r3, [r4, #12]
 80048dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	42ab      	cmp	r3, r5
 80048e2:	dcf0      	bgt.n	80048c6 <_printf_i+0x1ea>
 80048e4:	e7e9      	b.n	80048ba <_printf_i+0x1de>
 80048e6:	2500      	movs	r5, #0
 80048e8:	e7f7      	b.n	80048da <_printf_i+0x1fe>
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	08004cf0 	.word	0x08004cf0
 80048f0:	08004d01 	.word	0x08004d01

080048f4 <__sflush_r>:
 80048f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f6:	220c      	movs	r2, #12
 80048f8:	5e8b      	ldrsh	r3, [r1, r2]
 80048fa:	0005      	movs	r5, r0
 80048fc:	000c      	movs	r4, r1
 80048fe:	071a      	lsls	r2, r3, #28
 8004900:	d456      	bmi.n	80049b0 <__sflush_r+0xbc>
 8004902:	684a      	ldr	r2, [r1, #4]
 8004904:	2a00      	cmp	r2, #0
 8004906:	dc02      	bgt.n	800490e <__sflush_r+0x1a>
 8004908:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800490a:	2a00      	cmp	r2, #0
 800490c:	dd4e      	ble.n	80049ac <__sflush_r+0xb8>
 800490e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004910:	2f00      	cmp	r7, #0
 8004912:	d04b      	beq.n	80049ac <__sflush_r+0xb8>
 8004914:	2200      	movs	r2, #0
 8004916:	2080      	movs	r0, #128	@ 0x80
 8004918:	682e      	ldr	r6, [r5, #0]
 800491a:	602a      	str	r2, [r5, #0]
 800491c:	001a      	movs	r2, r3
 800491e:	0140      	lsls	r0, r0, #5
 8004920:	6a21      	ldr	r1, [r4, #32]
 8004922:	4002      	ands	r2, r0
 8004924:	4203      	tst	r3, r0
 8004926:	d033      	beq.n	8004990 <__sflush_r+0x9c>
 8004928:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800492a:	89a3      	ldrh	r3, [r4, #12]
 800492c:	075b      	lsls	r3, r3, #29
 800492e:	d506      	bpl.n	800493e <__sflush_r+0x4a>
 8004930:	6863      	ldr	r3, [r4, #4]
 8004932:	1ad2      	subs	r2, r2, r3
 8004934:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <__sflush_r+0x4a>
 800493a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800493c:	1ad2      	subs	r2, r2, r3
 800493e:	2300      	movs	r3, #0
 8004940:	0028      	movs	r0, r5
 8004942:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004944:	6a21      	ldr	r1, [r4, #32]
 8004946:	47b8      	blx	r7
 8004948:	89a2      	ldrh	r2, [r4, #12]
 800494a:	1c43      	adds	r3, r0, #1
 800494c:	d106      	bne.n	800495c <__sflush_r+0x68>
 800494e:	6829      	ldr	r1, [r5, #0]
 8004950:	291d      	cmp	r1, #29
 8004952:	d846      	bhi.n	80049e2 <__sflush_r+0xee>
 8004954:	4b29      	ldr	r3, [pc, #164]	@ (80049fc <__sflush_r+0x108>)
 8004956:	40cb      	lsrs	r3, r1
 8004958:	07db      	lsls	r3, r3, #31
 800495a:	d542      	bpl.n	80049e2 <__sflush_r+0xee>
 800495c:	2300      	movs	r3, #0
 800495e:	6063      	str	r3, [r4, #4]
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	6023      	str	r3, [r4, #0]
 8004964:	04d2      	lsls	r2, r2, #19
 8004966:	d505      	bpl.n	8004974 <__sflush_r+0x80>
 8004968:	1c43      	adds	r3, r0, #1
 800496a:	d102      	bne.n	8004972 <__sflush_r+0x7e>
 800496c:	682b      	ldr	r3, [r5, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d100      	bne.n	8004974 <__sflush_r+0x80>
 8004972:	6560      	str	r0, [r4, #84]	@ 0x54
 8004974:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004976:	602e      	str	r6, [r5, #0]
 8004978:	2900      	cmp	r1, #0
 800497a:	d017      	beq.n	80049ac <__sflush_r+0xb8>
 800497c:	0023      	movs	r3, r4
 800497e:	3344      	adds	r3, #68	@ 0x44
 8004980:	4299      	cmp	r1, r3
 8004982:	d002      	beq.n	800498a <__sflush_r+0x96>
 8004984:	0028      	movs	r0, r5
 8004986:	f7ff fa9b 	bl	8003ec0 <_free_r>
 800498a:	2300      	movs	r3, #0
 800498c:	6363      	str	r3, [r4, #52]	@ 0x34
 800498e:	e00d      	b.n	80049ac <__sflush_r+0xb8>
 8004990:	2301      	movs	r3, #1
 8004992:	0028      	movs	r0, r5
 8004994:	47b8      	blx	r7
 8004996:	0002      	movs	r2, r0
 8004998:	1c43      	adds	r3, r0, #1
 800499a:	d1c6      	bne.n	800492a <__sflush_r+0x36>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0c3      	beq.n	800492a <__sflush_r+0x36>
 80049a2:	2b1d      	cmp	r3, #29
 80049a4:	d001      	beq.n	80049aa <__sflush_r+0xb6>
 80049a6:	2b16      	cmp	r3, #22
 80049a8:	d11a      	bne.n	80049e0 <__sflush_r+0xec>
 80049aa:	602e      	str	r6, [r5, #0]
 80049ac:	2000      	movs	r0, #0
 80049ae:	e01e      	b.n	80049ee <__sflush_r+0xfa>
 80049b0:	690e      	ldr	r6, [r1, #16]
 80049b2:	2e00      	cmp	r6, #0
 80049b4:	d0fa      	beq.n	80049ac <__sflush_r+0xb8>
 80049b6:	680f      	ldr	r7, [r1, #0]
 80049b8:	600e      	str	r6, [r1, #0]
 80049ba:	1bba      	subs	r2, r7, r6
 80049bc:	9201      	str	r2, [sp, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	079b      	lsls	r3, r3, #30
 80049c2:	d100      	bne.n	80049c6 <__sflush_r+0xd2>
 80049c4:	694a      	ldr	r2, [r1, #20]
 80049c6:	60a2      	str	r2, [r4, #8]
 80049c8:	9b01      	ldr	r3, [sp, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	ddee      	ble.n	80049ac <__sflush_r+0xb8>
 80049ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80049d0:	0032      	movs	r2, r6
 80049d2:	001f      	movs	r7, r3
 80049d4:	0028      	movs	r0, r5
 80049d6:	9b01      	ldr	r3, [sp, #4]
 80049d8:	6a21      	ldr	r1, [r4, #32]
 80049da:	47b8      	blx	r7
 80049dc:	2800      	cmp	r0, #0
 80049de:	dc07      	bgt.n	80049f0 <__sflush_r+0xfc>
 80049e0:	89a2      	ldrh	r2, [r4, #12]
 80049e2:	2340      	movs	r3, #64	@ 0x40
 80049e4:	2001      	movs	r0, #1
 80049e6:	4313      	orrs	r3, r2
 80049e8:	b21b      	sxth	r3, r3
 80049ea:	81a3      	strh	r3, [r4, #12]
 80049ec:	4240      	negs	r0, r0
 80049ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80049f0:	9b01      	ldr	r3, [sp, #4]
 80049f2:	1836      	adds	r6, r6, r0
 80049f4:	1a1b      	subs	r3, r3, r0
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	e7e6      	b.n	80049c8 <__sflush_r+0xd4>
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	20400001 	.word	0x20400001

08004a00 <_fflush_r>:
 8004a00:	690b      	ldr	r3, [r1, #16]
 8004a02:	b570      	push	{r4, r5, r6, lr}
 8004a04:	0005      	movs	r5, r0
 8004a06:	000c      	movs	r4, r1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d102      	bne.n	8004a12 <_fflush_r+0x12>
 8004a0c:	2500      	movs	r5, #0
 8004a0e:	0028      	movs	r0, r5
 8004a10:	bd70      	pop	{r4, r5, r6, pc}
 8004a12:	2800      	cmp	r0, #0
 8004a14:	d004      	beq.n	8004a20 <_fflush_r+0x20>
 8004a16:	6a03      	ldr	r3, [r0, #32]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <_fflush_r+0x20>
 8004a1c:	f7ff f812 	bl	8003a44 <__sinit>
 8004a20:	220c      	movs	r2, #12
 8004a22:	5ea3      	ldrsh	r3, [r4, r2]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d0f1      	beq.n	8004a0c <_fflush_r+0xc>
 8004a28:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a2a:	07d2      	lsls	r2, r2, #31
 8004a2c:	d404      	bmi.n	8004a38 <_fflush_r+0x38>
 8004a2e:	059b      	lsls	r3, r3, #22
 8004a30:	d402      	bmi.n	8004a38 <_fflush_r+0x38>
 8004a32:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a34:	f7ff fa39 	bl	8003eaa <__retarget_lock_acquire_recursive>
 8004a38:	0028      	movs	r0, r5
 8004a3a:	0021      	movs	r1, r4
 8004a3c:	f7ff ff5a 	bl	80048f4 <__sflush_r>
 8004a40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a42:	0005      	movs	r5, r0
 8004a44:	07db      	lsls	r3, r3, #31
 8004a46:	d4e2      	bmi.n	8004a0e <_fflush_r+0xe>
 8004a48:	89a3      	ldrh	r3, [r4, #12]
 8004a4a:	059b      	lsls	r3, r3, #22
 8004a4c:	d4df      	bmi.n	8004a0e <_fflush_r+0xe>
 8004a4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a50:	f7ff fa2c 	bl	8003eac <__retarget_lock_release_recursive>
 8004a54:	e7db      	b.n	8004a0e <_fflush_r+0xe>
	...

08004a58 <__swhatbuf_r>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	000e      	movs	r6, r1
 8004a5c:	001d      	movs	r5, r3
 8004a5e:	230e      	movs	r3, #14
 8004a60:	5ec9      	ldrsh	r1, [r1, r3]
 8004a62:	0014      	movs	r4, r2
 8004a64:	b096      	sub	sp, #88	@ 0x58
 8004a66:	2900      	cmp	r1, #0
 8004a68:	da0c      	bge.n	8004a84 <__swhatbuf_r+0x2c>
 8004a6a:	89b2      	ldrh	r2, [r6, #12]
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	0011      	movs	r1, r2
 8004a70:	4019      	ands	r1, r3
 8004a72:	421a      	tst	r2, r3
 8004a74:	d114      	bne.n	8004aa0 <__swhatbuf_r+0x48>
 8004a76:	2380      	movs	r3, #128	@ 0x80
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	6029      	str	r1, [r5, #0]
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	b016      	add	sp, #88	@ 0x58
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
 8004a84:	466a      	mov	r2, sp
 8004a86:	f000 f865 	bl	8004b54 <_fstat_r>
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	dbed      	blt.n	8004a6a <__swhatbuf_r+0x12>
 8004a8e:	23f0      	movs	r3, #240	@ 0xf0
 8004a90:	9901      	ldr	r1, [sp, #4]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	4019      	ands	r1, r3
 8004a96:	4b04      	ldr	r3, [pc, #16]	@ (8004aa8 <__swhatbuf_r+0x50>)
 8004a98:	18c9      	adds	r1, r1, r3
 8004a9a:	424b      	negs	r3, r1
 8004a9c:	4159      	adcs	r1, r3
 8004a9e:	e7ea      	b.n	8004a76 <__swhatbuf_r+0x1e>
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	2340      	movs	r3, #64	@ 0x40
 8004aa4:	e7e9      	b.n	8004a7a <__swhatbuf_r+0x22>
 8004aa6:	46c0      	nop			@ (mov r8, r8)
 8004aa8:	ffffe000 	.word	0xffffe000

08004aac <__smakebuf_r>:
 8004aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aae:	2602      	movs	r6, #2
 8004ab0:	898b      	ldrh	r3, [r1, #12]
 8004ab2:	0005      	movs	r5, r0
 8004ab4:	000c      	movs	r4, r1
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	4233      	tst	r3, r6
 8004aba:	d007      	beq.n	8004acc <__smakebuf_r+0x20>
 8004abc:	0023      	movs	r3, r4
 8004abe:	3347      	adds	r3, #71	@ 0x47
 8004ac0:	6023      	str	r3, [r4, #0]
 8004ac2:	6123      	str	r3, [r4, #16]
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	6163      	str	r3, [r4, #20]
 8004ac8:	b005      	add	sp, #20
 8004aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004acc:	ab03      	add	r3, sp, #12
 8004ace:	aa02      	add	r2, sp, #8
 8004ad0:	f7ff ffc2 	bl	8004a58 <__swhatbuf_r>
 8004ad4:	9f02      	ldr	r7, [sp, #8]
 8004ad6:	9001      	str	r0, [sp, #4]
 8004ad8:	0039      	movs	r1, r7
 8004ada:	0028      	movs	r0, r5
 8004adc:	f7ff fa5c 	bl	8003f98 <_malloc_r>
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d108      	bne.n	8004af6 <__smakebuf_r+0x4a>
 8004ae4:	220c      	movs	r2, #12
 8004ae6:	5ea3      	ldrsh	r3, [r4, r2]
 8004ae8:	059a      	lsls	r2, r3, #22
 8004aea:	d4ed      	bmi.n	8004ac8 <__smakebuf_r+0x1c>
 8004aec:	2203      	movs	r2, #3
 8004aee:	4393      	bics	r3, r2
 8004af0:	431e      	orrs	r6, r3
 8004af2:	81a6      	strh	r6, [r4, #12]
 8004af4:	e7e2      	b.n	8004abc <__smakebuf_r+0x10>
 8004af6:	2380      	movs	r3, #128	@ 0x80
 8004af8:	89a2      	ldrh	r2, [r4, #12]
 8004afa:	6020      	str	r0, [r4, #0]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	81a3      	strh	r3, [r4, #12]
 8004b00:	9b03      	ldr	r3, [sp, #12]
 8004b02:	6120      	str	r0, [r4, #16]
 8004b04:	6167      	str	r7, [r4, #20]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00c      	beq.n	8004b24 <__smakebuf_r+0x78>
 8004b0a:	0028      	movs	r0, r5
 8004b0c:	230e      	movs	r3, #14
 8004b0e:	5ee1      	ldrsh	r1, [r4, r3]
 8004b10:	f000 f832 	bl	8004b78 <_isatty_r>
 8004b14:	2800      	cmp	r0, #0
 8004b16:	d005      	beq.n	8004b24 <__smakebuf_r+0x78>
 8004b18:	2303      	movs	r3, #3
 8004b1a:	89a2      	ldrh	r2, [r4, #12]
 8004b1c:	439a      	bics	r2, r3
 8004b1e:	3b02      	subs	r3, #2
 8004b20:	4313      	orrs	r3, r2
 8004b22:	81a3      	strh	r3, [r4, #12]
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	9a01      	ldr	r2, [sp, #4]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	81a3      	strh	r3, [r4, #12]
 8004b2c:	e7cc      	b.n	8004ac8 <__smakebuf_r+0x1c>

08004b2e <memmove>:
 8004b2e:	b510      	push	{r4, lr}
 8004b30:	4288      	cmp	r0, r1
 8004b32:	d902      	bls.n	8004b3a <memmove+0xc>
 8004b34:	188b      	adds	r3, r1, r2
 8004b36:	4298      	cmp	r0, r3
 8004b38:	d308      	bcc.n	8004b4c <memmove+0x1e>
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d007      	beq.n	8004b50 <memmove+0x22>
 8004b40:	5ccc      	ldrb	r4, [r1, r3]
 8004b42:	54c4      	strb	r4, [r0, r3]
 8004b44:	3301      	adds	r3, #1
 8004b46:	e7f9      	b.n	8004b3c <memmove+0xe>
 8004b48:	5c8b      	ldrb	r3, [r1, r2]
 8004b4a:	5483      	strb	r3, [r0, r2]
 8004b4c:	3a01      	subs	r2, #1
 8004b4e:	d2fb      	bcs.n	8004b48 <memmove+0x1a>
 8004b50:	bd10      	pop	{r4, pc}
	...

08004b54 <_fstat_r>:
 8004b54:	2300      	movs	r3, #0
 8004b56:	b570      	push	{r4, r5, r6, lr}
 8004b58:	4d06      	ldr	r5, [pc, #24]	@ (8004b74 <_fstat_r+0x20>)
 8004b5a:	0004      	movs	r4, r0
 8004b5c:	0008      	movs	r0, r1
 8004b5e:	0011      	movs	r1, r2
 8004b60:	602b      	str	r3, [r5, #0]
 8004b62:	f7fc f8c2 	bl	8000cea <_fstat>
 8004b66:	1c43      	adds	r3, r0, #1
 8004b68:	d103      	bne.n	8004b72 <_fstat_r+0x1e>
 8004b6a:	682b      	ldr	r3, [r5, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d000      	beq.n	8004b72 <_fstat_r+0x1e>
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	bd70      	pop	{r4, r5, r6, pc}
 8004b74:	20000720 	.word	0x20000720

08004b78 <_isatty_r>:
 8004b78:	2300      	movs	r3, #0
 8004b7a:	b570      	push	{r4, r5, r6, lr}
 8004b7c:	4d06      	ldr	r5, [pc, #24]	@ (8004b98 <_isatty_r+0x20>)
 8004b7e:	0004      	movs	r4, r0
 8004b80:	0008      	movs	r0, r1
 8004b82:	602b      	str	r3, [r5, #0]
 8004b84:	f7fc f8b6 	bl	8000cf4 <_isatty>
 8004b88:	1c43      	adds	r3, r0, #1
 8004b8a:	d103      	bne.n	8004b94 <_isatty_r+0x1c>
 8004b8c:	682b      	ldr	r3, [r5, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d000      	beq.n	8004b94 <_isatty_r+0x1c>
 8004b92:	6023      	str	r3, [r4, #0]
 8004b94:	bd70      	pop	{r4, r5, r6, pc}
 8004b96:	46c0      	nop			@ (mov r8, r8)
 8004b98:	20000720 	.word	0x20000720

08004b9c <_sbrk_r>:
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	b570      	push	{r4, r5, r6, lr}
 8004ba0:	4d06      	ldr	r5, [pc, #24]	@ (8004bbc <_sbrk_r+0x20>)
 8004ba2:	0004      	movs	r4, r0
 8004ba4:	0008      	movs	r0, r1
 8004ba6:	602b      	str	r3, [r5, #0]
 8004ba8:	f7fc f8a8 	bl	8000cfc <_sbrk>
 8004bac:	1c43      	adds	r3, r0, #1
 8004bae:	d103      	bne.n	8004bb8 <_sbrk_r+0x1c>
 8004bb0:	682b      	ldr	r3, [r5, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d000      	beq.n	8004bb8 <_sbrk_r+0x1c>
 8004bb6:	6023      	str	r3, [r4, #0]
 8004bb8:	bd70      	pop	{r4, r5, r6, pc}
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	20000720 	.word	0x20000720

08004bc0 <memchr>:
 8004bc0:	b2c9      	uxtb	r1, r1
 8004bc2:	1882      	adds	r2, r0, r2
 8004bc4:	4290      	cmp	r0, r2
 8004bc6:	d101      	bne.n	8004bcc <memchr+0xc>
 8004bc8:	2000      	movs	r0, #0
 8004bca:	4770      	bx	lr
 8004bcc:	7803      	ldrb	r3, [r0, #0]
 8004bce:	428b      	cmp	r3, r1
 8004bd0:	d0fb      	beq.n	8004bca <memchr+0xa>
 8004bd2:	3001      	adds	r0, #1
 8004bd4:	e7f6      	b.n	8004bc4 <memchr+0x4>

08004bd6 <_realloc_r>:
 8004bd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bd8:	0006      	movs	r6, r0
 8004bda:	000c      	movs	r4, r1
 8004bdc:	0015      	movs	r5, r2
 8004bde:	2900      	cmp	r1, #0
 8004be0:	d105      	bne.n	8004bee <_realloc_r+0x18>
 8004be2:	0011      	movs	r1, r2
 8004be4:	f7ff f9d8 	bl	8003f98 <_malloc_r>
 8004be8:	0004      	movs	r4, r0
 8004bea:	0020      	movs	r0, r4
 8004bec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bee:	2a00      	cmp	r2, #0
 8004bf0:	d103      	bne.n	8004bfa <_realloc_r+0x24>
 8004bf2:	f7ff f965 	bl	8003ec0 <_free_r>
 8004bf6:	002c      	movs	r4, r5
 8004bf8:	e7f7      	b.n	8004bea <_realloc_r+0x14>
 8004bfa:	f000 f81c 	bl	8004c36 <_malloc_usable_size_r>
 8004bfe:	0007      	movs	r7, r0
 8004c00:	4285      	cmp	r5, r0
 8004c02:	d802      	bhi.n	8004c0a <_realloc_r+0x34>
 8004c04:	0843      	lsrs	r3, r0, #1
 8004c06:	42ab      	cmp	r3, r5
 8004c08:	d3ef      	bcc.n	8004bea <_realloc_r+0x14>
 8004c0a:	0029      	movs	r1, r5
 8004c0c:	0030      	movs	r0, r6
 8004c0e:	f7ff f9c3 	bl	8003f98 <_malloc_r>
 8004c12:	9001      	str	r0, [sp, #4]
 8004c14:	2800      	cmp	r0, #0
 8004c16:	d101      	bne.n	8004c1c <_realloc_r+0x46>
 8004c18:	9c01      	ldr	r4, [sp, #4]
 8004c1a:	e7e6      	b.n	8004bea <_realloc_r+0x14>
 8004c1c:	002a      	movs	r2, r5
 8004c1e:	42bd      	cmp	r5, r7
 8004c20:	d900      	bls.n	8004c24 <_realloc_r+0x4e>
 8004c22:	003a      	movs	r2, r7
 8004c24:	0021      	movs	r1, r4
 8004c26:	9801      	ldr	r0, [sp, #4]
 8004c28:	f7ff f941 	bl	8003eae <memcpy>
 8004c2c:	0021      	movs	r1, r4
 8004c2e:	0030      	movs	r0, r6
 8004c30:	f7ff f946 	bl	8003ec0 <_free_r>
 8004c34:	e7f0      	b.n	8004c18 <_realloc_r+0x42>

08004c36 <_malloc_usable_size_r>:
 8004c36:	1f0b      	subs	r3, r1, #4
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	1f18      	subs	r0, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	da01      	bge.n	8004c44 <_malloc_usable_size_r+0xe>
 8004c40:	580b      	ldr	r3, [r1, r0]
 8004c42:	18c0      	adds	r0, r0, r3
 8004c44:	4770      	bx	lr
	...

08004c48 <_init>:
 8004c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4a:	46c0      	nop			@ (mov r8, r8)
 8004c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c4e:	bc08      	pop	{r3}
 8004c50:	469e      	mov	lr, r3
 8004c52:	4770      	bx	lr

08004c54 <_fini>:
 8004c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c56:	46c0      	nop			@ (mov r8, r8)
 8004c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5a:	bc08      	pop	{r3}
 8004c5c:	469e      	mov	lr, r3
 8004c5e:	4770      	bx	lr
