module always_nolatches (
    input   [15 : 0]    scancode,
    output  reg         left,
    output  reg         down,
    output  reg         right,
    output  reg         up   
);

    always @ (*) begin

        {left, down, right, up} = 4'b0000;

        case(scancode)
            16'he06b : left  = 1;
            16'he072 : down  = 1;
            16'he074 : right = 1;
            16'he075 : up    = 1;

            default : {left, down, right, up} = 4'b0000;
        endcase
    end

endmodule