0.7
2020.2
Nov  8 2024
22:36:55
/media/sohail/sohails/verilog-examples/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/media/sohail/sohails/verilog-examples/project_1/project_1.srcs/sim_1/new/tb_half_adder.v,1735724342,verilog,,,,tb_ha,,,,,,,,
/media/sohail/sohails/verilog-examples/project_1/project_1.srcs/sources_1/new/half_adder.v,1735724284,verilog,,/media/sohail/sohails/verilog-examples/project_1/project_1.srcs/sim_1/new/tb_half_adder.v,,ha,,,,,,,,
