
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 4; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg1
	%vreg2<def> = MovGR %ZERO, 2; CPURegs:%vreg2
	ST %vreg2<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 3; CPURegs:%vreg3
	ST %vreg3<kill>, <fi#4>, 0; mem:ST4[%l] CPURegs:%vreg3
	%vreg4<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg4
	%vreg5<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg5
	%vreg6<def> = GE %vreg5<kill>, %vreg4<kill>; CPURegs:%vreg6,%vreg5,%vreg4
	JC %vreg6<kill>, <BB#3>; CPURegs:%vreg6
	Jmp <BB#1>
    Successors according to CFG: BB#1(16) BB#3(16)

BB#1: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#0
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg7
	%vreg8<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg8
	%vreg9<def> = LE %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	JC %vreg9<kill>, <BB#3>; CPURegs:%vreg9
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#3(16)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	%vreg10<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = ADDiu %vreg10<kill>, 1; CPURegs:%vreg11,%vreg10
	ST %vreg11<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg11
	%vreg12<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg12
	%vreg13<def> = ADDiu %vreg12<kill>, 1; CPURegs:%vreg13,%vreg12
	ST %vreg13<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg13
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%vreg14<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg14
	%vreg15<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg15
	%vreg16<def> = LT %vreg15<kill>, %vreg14<kill>; CPURegs:%vreg16,%vreg15,%vreg14
	JC %vreg16<kill>, <BB#5>; CPURegs:%vreg16
	Jmp <BB#4>
    Successors according to CFG: BB#5(16) BB#4(16)

BB#4: derived from LLVM BB %lor.lhs.false
    Predecessors according to CFG: BB#3
	%vreg17<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg17
	%vreg18<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg18
	%vreg19<def> = LE %vreg18<kill>, %vreg17<kill>; CPURegs:%vreg19,%vreg18,%vreg17
	JC %vreg19<kill>, <BB#6>; CPURegs:%vreg19
	Jmp <BB#5>
    Successors according to CFG: BB#5(16) BB#6(16)

BB#5: derived from LLVM BB %if.then5
    Predecessors according to CFG: BB#3 BB#4
	%vreg20<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = ADDiu %vreg20<kill>, 1; CPURegs:%vreg21,%vreg20
	ST %vreg21<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg21
	%vreg22<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg22
	%vreg23<def> = ADDiu %vreg22<kill>, 1; CPURegs:%vreg23,%vreg22
	ST %vreg23<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg23
    Successors according to CFG: BB#6

BB#6: derived from LLVM BB %if.end8
    Predecessors according to CFG: BB#4 BB#5
	%vreg24<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg24
	%vreg25<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg25
	%vreg26<def> = GE %vreg25<kill>, %vreg24<kill>; CPURegs:%vreg26,%vreg25,%vreg24
	JC %vreg26<kill>, <BB#8>; CPURegs:%vreg26
	Jmp <BB#7>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#7: derived from LLVM BB %land.lhs.true10
    Predecessors according to CFG: BB#6
	%vreg27<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg27
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg28
	%vreg29<def> = GT %vreg28<kill>, %vreg27<kill>; CPURegs:%vreg29,%vreg28,%vreg27
	JC %vreg29<kill>, <BB#9>; CPURegs:%vreg29
	Jmp <BB#8>
    Successors according to CFG: BB#9(16) BB#8(16)

BB#8: derived from LLVM BB %lor.lhs.false12
    Predecessors according to CFG: BB#6 BB#7
	%vreg30<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg30
	%vreg31<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg31
	%vreg32<def> = GE %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	JC %vreg32<kill>, <BB#10>; CPURegs:%vreg32
	Jmp <BB#9>
    Successors according to CFG: BB#10(16) BB#9(16)

BB#9: derived from LLVM BB %if.then14
    Predecessors according to CFG: BB#7 BB#8
	%vreg33<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg33
	%vreg34<def> = ADDiu %vreg33<kill>, 1; CPURegs:%vreg34,%vreg33
	ST %vreg34<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg34
    Successors according to CFG: BB#10

BB#10: derived from LLVM BB %if.end16
    Predecessors according to CFG: BB#8 BB#9
	%vreg35<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg35
	%vreg36<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg36
	%vreg37<def> = LT %vreg36<kill>, %vreg35<kill>; CPURegs:%vreg37,%vreg36,%vreg35
	JC %vreg37<kill>, <BB#12>; CPURegs:%vreg37
	Jmp <BB#11>
    Successors according to CFG: BB#12(16) BB#11(16)

BB#11: derived from LLVM BB %lor.lhs.false18
    Predecessors according to CFG: BB#10
	%vreg38<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg38
	%vreg39<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg39
	%vreg40<def> = LE %vreg39<kill>, %vreg38<kill>; CPURegs:%vreg40,%vreg39,%vreg38
	JC %vreg40<kill>, <BB#14>; CPURegs:%vreg40
	Jmp <BB#12>
    Successors according to CFG: BB#12(16) BB#14(16)

BB#12: derived from LLVM BB %land.lhs.true20
    Predecessors according to CFG: BB#10 BB#11
	%vreg41<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg41
	%vreg42<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg42
	%vreg43<def> = GE %vreg42<kill>, %vreg41<kill>; CPURegs:%vreg43,%vreg42,%vreg41
	JC %vreg43<kill>, <BB#14>; CPURegs:%vreg43
	Jmp <BB#13>
    Successors according to CFG: BB#14(16) BB#13(16)

BB#13: derived from LLVM BB %if.then22
    Predecessors according to CFG: BB#12
	%vreg44<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg44
	%vreg45<def> = ADDiu %vreg44<kill>, 1; CPURegs:%vreg45,%vreg44
	ST %vreg45<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg45
    Successors according to CFG: BB#14

BB#14: derived from LLVM BB %if.end24
    Predecessors according to CFG: BB#11 BB#12 BB#13
	%vreg46<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg46
	%vreg47<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg47
	%vreg48<def> = GE %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	JC %vreg48<kill>, <BB#16>; CPURegs:%vreg48
	Jmp <BB#15>
    Successors according to CFG: BB#15(16) BB#16(16)

BB#15: derived from LLVM BB %land.lhs.true26
    Predecessors according to CFG: BB#14
	%vreg49<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg49
	%vreg50<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg50
	%vreg51<def> = LT %vreg50<kill>, %vreg49<kill>; CPURegs:%vreg51,%vreg50,%vreg49
	JC %vreg51<kill>, <BB#18>; CPURegs:%vreg51
	Jmp <BB#16>
    Successors according to CFG: BB#18(16) BB#16(16)

BB#16: derived from LLVM BB %lor.lhs.false28
    Predecessors according to CFG: BB#14 BB#15
	%vreg52<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg52
	%vreg53<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg53
	%vreg54<def> = GE %vreg53<kill>, %vreg52<kill>; CPURegs:%vreg54,%vreg53,%vreg52
	JC %vreg54<kill>, <BB#19>; CPURegs:%vreg54
	Jmp <BB#17>
    Successors according to CFG: BB#17(16) BB#19(16)

BB#17: derived from LLVM BB %land.lhs.true30
    Predecessors according to CFG: BB#16
	%vreg55<def> = LD <fi#4>, 0; mem:LD4[%l] CPURegs:%vreg55
	%vreg56<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg56
	%vreg57<def> = GE %vreg56<kill>, %vreg55<kill>; CPURegs:%vreg57,%vreg56,%vreg55
	JC %vreg57<kill>, <BB#19>; CPURegs:%vreg57
	Jmp <BB#18>
    Successors according to CFG: BB#18(16) BB#19(16)

BB#18: derived from LLVM BB %if.then32
    Predecessors according to CFG: BB#15 BB#17
	%vreg58<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg58
	%vreg59<def> = ADDiu %vreg58<kill>, 1; CPURegs:%vreg59,%vreg58
	ST %vreg59<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg59
	%vreg60<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg60
	%vreg61<def> = ADDiu %vreg60<kill>, 1; CPURegs:%vreg61,%vreg60
	ST %vreg61<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg61
    Successors according to CFG: BB#19

BB#19: derived from LLVM BB %if.end35
    Predecessors according to CFG: BB#16 BB#17 BB#18
	%vreg62<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg62
	%vreg63<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg63
	%vreg64<def> = SUBu %vreg63<kill>, %vreg62<kill>; CPURegs:%vreg64,%vreg63,%vreg62
	%V0<def> = COPY %vreg64; CPURegs:%vreg64
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 4; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg1
	%vreg2<def> = MovGR %ZERO, 2; CPURegs:%vreg2
	ST %vreg2<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 3; CPURegs:%vreg3
	ST %vreg3<kill>, <fi#4>, 0; mem:ST4[%l] CPURegs:%vreg3
	%vreg4<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg4
	%vreg5<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg5
	%vreg6<def> = GE %vreg5<kill>, %vreg4<kill>; CPURegs:%vreg6,%vreg5,%vreg4
	JC %vreg6<kill>, <BB#3>; CPURegs:%vreg6
	Jmp <BB#1>
    Successors according to CFG: BB#1(16) BB#3(16)

BB#1: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#0
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg7
	%vreg8<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg8
	%vreg9<def> = LE %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	JC %vreg9<kill>, <BB#3>; CPURegs:%vreg9
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#3(16)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	%vreg10<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = ADDiu %vreg10<kill>, 1; CPURegs:%vreg11,%vreg10
	ST %vreg11<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg11
	%vreg12<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg12
	%vreg13<def> = ADDiu %vreg12<kill>, 1; CPURegs:%vreg13,%vreg12
	ST %vreg13<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg13
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%vreg14<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg14
	%vreg15<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg15
	%vreg16<def> = LT %vreg15<kill>, %vreg14<kill>; CPURegs:%vreg16,%vreg15,%vreg14
	JC %vreg16<kill>, <BB#5>; CPURegs:%vreg16
	Jmp <BB#4>
    Successors according to CFG: BB#5(16) BB#4(16)

BB#4: derived from LLVM BB %lor.lhs.false
    Predecessors according to CFG: BB#3
	%vreg17<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg17
	%vreg18<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg18
	%vreg19<def> = LE %vreg18<kill>, %vreg17<kill>; CPURegs:%vreg19,%vreg18,%vreg17
	JC %vreg19<kill>, <BB#6>; CPURegs:%vreg19
	Jmp <BB#5>
    Successors according to CFG: BB#5(16) BB#6(16)

BB#5: derived from LLVM BB %if.then5
    Predecessors according to CFG: BB#3 BB#4
	%vreg20<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = ADDiu %vreg20<kill>, 1; CPURegs:%vreg21,%vreg20
	ST %vreg21<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg21
	%vreg22<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg22
	%vreg23<def> = ADDiu %vreg22<kill>, 1; CPURegs:%vreg23,%vreg22
	ST %vreg23<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg23
    Successors according to CFG: BB#6

BB#6: derived from LLVM BB %if.end8
    Predecessors according to CFG: BB#4 BB#5
	%vreg24<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg24
	%vreg25<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg25
	%vreg26<def> = GE %vreg25<kill>, %vreg24<kill>; CPURegs:%vreg26,%vreg25,%vreg24
	JC %vreg26<kill>, <BB#8>; CPURegs:%vreg26
	Jmp <BB#7>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#7: derived from LLVM BB %land.lhs.true10
    Predecessors according to CFG: BB#6
	%vreg27<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg27
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg28
	%vreg29<def> = GT %vreg28<kill>, %vreg27<kill>; CPURegs:%vreg29,%vreg28,%vreg27
	JC %vreg29<kill>, <BB#9>; CPURegs:%vreg29
	Jmp <BB#8>
    Successors according to CFG: BB#9(16) BB#8(16)

BB#8: derived from LLVM BB %lor.lhs.false12
    Predecessors according to CFG: BB#6 BB#7
	%vreg30<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg30
	%vreg31<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg31
	%vreg32<def> = GE %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	JC %vreg32<kill>, <BB#10>; CPURegs:%vreg32
	Jmp <BB#9>
    Successors according to CFG: BB#10(16) BB#9(16)

BB#9: derived from LLVM BB %if.then14
    Predecessors according to CFG: BB#7 BB#8
	%vreg33<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg33
	%vreg34<def> = ADDiu %vreg33<kill>, 1; CPURegs:%vreg34,%vreg33
	ST %vreg34<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg34
    Successors according to CFG: BB#10

BB#10: derived from LLVM BB %if.end16
    Predecessors according to CFG: BB#8 BB#9
	%vreg35<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg35
	%vreg36<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg36
	%vreg37<def> = LT %vreg36<kill>, %vreg35<kill>; CPURegs:%vreg37,%vreg36,%vreg35
	JC %vreg37<kill>, <BB#12>; CPURegs:%vreg37
	Jmp <BB#11>
    Successors according to CFG: BB#12(16) BB#11(16)

BB#11: derived from LLVM BB %lor.lhs.false18
    Predecessors according to CFG: BB#10
	%vreg38<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg38
	%vreg39<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg39
	%vreg40<def> = LE %vreg39<kill>, %vreg38<kill>; CPURegs:%vreg40,%vreg39,%vreg38
	JC %vreg40<kill>, <BB#14>; CPURegs:%vreg40
	Jmp <BB#12>
    Successors according to CFG: BB#12(16) BB#14(16)

BB#12: derived from LLVM BB %land.lhs.true20
    Predecessors according to CFG: BB#10 BB#11
	%vreg41<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg41
	%vreg42<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg42
	%vreg43<def> = GE %vreg42<kill>, %vreg41<kill>; CPURegs:%vreg43,%vreg42,%vreg41
	JC %vreg43<kill>, <BB#14>; CPURegs:%vreg43
	Jmp <BB#13>
    Successors according to CFG: BB#14(16) BB#13(16)

BB#13: derived from LLVM BB %if.then22
    Predecessors according to CFG: BB#12
	%vreg44<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg44
	%vreg45<def> = ADDiu %vreg44<kill>, 1; CPURegs:%vreg45,%vreg44
	ST %vreg45<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg45
    Successors according to CFG: BB#14

BB#14: derived from LLVM BB %if.end24
    Predecessors according to CFG: BB#11 BB#12 BB#13
	%vreg46<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg46
	%vreg47<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg47
	%vreg48<def> = GE %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	JC %vreg48<kill>, <BB#16>; CPURegs:%vreg48
	Jmp <BB#15>
    Successors according to CFG: BB#15(16) BB#16(16)

BB#15: derived from LLVM BB %land.lhs.true26
    Predecessors according to CFG: BB#14
	%vreg49<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg49
	%vreg50<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg50
	%vreg51<def> = LT %vreg50<kill>, %vreg49<kill>; CPURegs:%vreg51,%vreg50,%vreg49
	JC %vreg51<kill>, <BB#18>; CPURegs:%vreg51
	Jmp <BB#16>
    Successors according to CFG: BB#18(16) BB#16(16)

BB#16: derived from LLVM BB %lor.lhs.false28
    Predecessors according to CFG: BB#14 BB#15
	%vreg52<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg52
	%vreg53<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg53
	%vreg54<def> = GE %vreg53<kill>, %vreg52<kill>; CPURegs:%vreg54,%vreg53,%vreg52
	JC %vreg54<kill>, <BB#19>; CPURegs:%vreg54
	Jmp <BB#17>
    Successors according to CFG: BB#17(16) BB#19(16)

BB#17: derived from LLVM BB %land.lhs.true30
    Predecessors according to CFG: BB#16
	%vreg55<def> = LD <fi#4>, 0; mem:LD4[%l] CPURegs:%vreg55
	%vreg56<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg56
	%vreg57<def> = GE %vreg56<kill>, %vreg55<kill>; CPURegs:%vreg57,%vreg56,%vreg55
	JC %vreg57<kill>, <BB#19>; CPURegs:%vreg57
	Jmp <BB#18>
    Successors according to CFG: BB#18(16) BB#19(16)

BB#18: derived from LLVM BB %if.then32
    Predecessors according to CFG: BB#15 BB#17
	%vreg58<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg58
	%vreg59<def> = ADDiu %vreg58<kill>, 1; CPURegs:%vreg59,%vreg58
	ST %vreg59<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg59
	%vreg60<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg60
	%vreg61<def> = ADDiu %vreg60<kill>, 1; CPURegs:%vreg61,%vreg60
	ST %vreg61<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg61
    Successors according to CFG: BB#19

BB#19: derived from LLVM BB %if.end35
    Predecessors according to CFG: BB#16 BB#17 BB#18
	%vreg62<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg62
	%vreg63<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg63
	%vreg64<def> = SUBu %vreg63<kill>, %vreg62<kill>; CPURegs:%vreg64,%vreg63,%vreg62
	%V0<def> = COPY %vreg64; CPURegs:%vreg64
	RetLR %V0<imp-use>

# End machine code for function main.

