Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_zynet_behav xil_defaultlib.top_zynet xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sim_1/new/tb_top_mnist.sv:68]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sim_1/new/tb_top_mnist.sv:69]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sim_1/new/tb_top_mnist.sv:81]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sim_1/new/tb_top_mnist.sv:82]
WARNING: [VRFC 10-9543] actual bit length 11 differs from formal bit length 10 for port 'radd' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sources_1/new/neuron_1.v:129]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/cnn_character_recognition/custom_cnn_implementation/custom_nn_implementation/custom_nn_implementation/custom_nn_implementation.srcs/sources_1/new/top_mnist.v:337]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
