{
  "Top": "mem2stream",
  "RtlTop": "mem2stream",
  "RtlPrefix": "",
  "RtlSubPrefix": "mem2stream_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vstream": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "vstream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "pMemPort": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pMemPort_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pMemPort_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "baseAddr": {
      "index": "4",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "baseAddr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "indexw": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "indexw",
          "name": "indexw",
          "usage": "data",
          "direction": "in"
        }]
    },
    "indexr": {
      "index": "6",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "indexr",
          "name": "indexr",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top mem2stream -name mem2stream"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mem2stream"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "18376 ~ 1159641186126",
    "Latency": "18375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mem2stream",
    "Version": "1.0",
    "DisplayName": "Mem2stream",
    "Revision": "2113376032",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mem2stream_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/mem2stream.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mem2stream_control_s_axi.vhd",
      "impl\/vhdl\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1.vhd",
      "impl\/vhdl\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3.vhd",
      "impl\/vhdl\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5.vhd",
      "impl\/vhdl\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO.vhd",
      "impl\/vhdl\/mem2stream_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/mem2stream_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/mem2stream_fifo_w11_d2_S.vhd",
      "impl\/vhdl\/mem2stream_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/mem2stream_fifo_w30_d2_S.vhd",
      "impl\/vhdl\/mem2stream_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/mem2stream_fifo_w32_d3840_A.vhd",
      "impl\/vhdl\/mem2stream_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mem2stream_gmem_m_axi.vhd",
      "impl\/vhdl\/mem2stream_mem2mat_1080_1920_s.vhd",
      "impl\/vhdl\/mem2stream_mul_31s_12ns_32_1_1.vhd",
      "impl\/vhdl\/mem2stream_readmem4.vhd",
      "impl\/vhdl\/mem2stream_readmem4_Pipeline_1.vhd",
      "impl\/vhdl\/mem2stream_readmem4_Pipeline_2.vhd",
      "impl\/vhdl\/mem2stream_regslice_both.vhd",
      "impl\/vhdl\/mem2stream_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0.vhd",
      "impl\/vhdl\/mem2stream_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi.vhd",
      "impl\/vhdl\/mem2stream_xfMat2AXIvideo_24_16_1080_1920_1_2_s.vhd",
      "impl\/vhdl\/mem2stream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mem2stream_control_s_axi.v",
      "impl\/verilog\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1.v",
      "impl\/verilog\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3.v",
      "impl\/verilog\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5.v",
      "impl\/verilog\/mem2stream_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO.v",
      "impl\/verilog\/mem2stream_dataflow_parent_loop_proc.v",
      "impl\/verilog\/mem2stream_fifo_w8_d2_S.v",
      "impl\/verilog\/mem2stream_fifo_w11_d2_S.v",
      "impl\/verilog\/mem2stream_fifo_w24_d2_S.v",
      "impl\/verilog\/mem2stream_fifo_w30_d2_S.v",
      "impl\/verilog\/mem2stream_fifo_w32_d3_S.v",
      "impl\/verilog\/mem2stream_fifo_w32_d3840_A.v",
      "impl\/verilog\/mem2stream_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mem2stream_gmem_m_axi.v",
      "impl\/verilog\/mem2stream_hls_deadlock_detection_unit.v",
      "impl\/verilog\/mem2stream_hls_deadlock_detector.vh",
      "impl\/verilog\/mem2stream_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/mem2stream_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/mem2stream_hls_deadlock_report_unit.vh",
      "impl\/verilog\/mem2stream_mem2mat_1080_1920_s.v",
      "impl\/verilog\/mem2stream_mul_31s_12ns_32_1_1.v",
      "impl\/verilog\/mem2stream_readmem4.v",
      "impl\/verilog\/mem2stream_readmem4_Pipeline_1.v",
      "impl\/verilog\/mem2stream_readmem4_Pipeline_2.v",
      "impl\/verilog\/mem2stream_regslice_both.v",
      "impl\/verilog\/mem2stream_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0.v",
      "impl\/verilog\/mem2stream_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi.v",
      "impl\/verilog\/mem2stream_xfMat2AXIvideo_24_16_1080_1920_1_2_s.v",
      "impl\/verilog\/mem2stream.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mem2stream_v1_0\/data\/mem2stream.mdd",
      "impl\/misc\/drivers\/mem2stream_v1_0\/data\/mem2stream.tcl",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/xmem2stream.c",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/xmem2stream.h",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/xmem2stream_hw.h",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/xmem2stream_linux.c",
      "impl\/misc\/drivers\/mem2stream_v1_0\/src\/xmem2stream_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mem2stream.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"baseAddr": {
          "offset": "48",
          "range": "16"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "pMemPort_1",
          "access": "W",
          "description": "Data signal of pMemPort",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pMemPort",
              "access": "W",
              "description": "Bit 31 to 0 of pMemPort"
            }]
        },
        {
          "offset": "0x14",
          "name": "pMemPort_2",
          "access": "W",
          "description": "Data signal of pMemPort",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pMemPort",
              "access": "W",
              "description": "Bit 63 to 32 of pMemPort"
            }]
        },
        {
          "offset": "0x1c",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x24",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "pMemPort"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "baseAddr"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:vstream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "pMemPort"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "pMemPort"
        }
      ]
    },
    "vstream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "vstream_",
      "ports": [
        "vstream_TDATA",
        "vstream_TDEST",
        "vstream_TID",
        "vstream_TKEEP",
        "vstream_TLAST",
        "vstream_TREADY",
        "vstream_TSTRB",
        "vstream_TUSER",
        "vstream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vstream"
        }]
    },
    "indexw": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"indexw": "DATA"},
      "ports": ["indexw"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "indexw"
        }]
    },
    "indexr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"indexr": "DATA"},
      "ports": ["indexr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "indexr"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "vstream_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "vstream_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "vstream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "vstream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "indexw": {
      "dir": "in",
      "width": "32"
    },
    "indexr": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mem2stream",
      "Instances": [
        {
          "ModuleName": "mem2mat_1080_1920_s",
          "InstanceName": "mem2mat_1080_1920_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc",
              "InstanceName": "grp_dataflow_parent_loop_proc_fu_131",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_38_1_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_38_1_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3",
                      "InstanceName": "dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3_U0"
                    },
                    {
                      "ModuleName": "readmem4",
                      "InstanceName": "readmem4_U0",
                      "Instances": [
                        {
                          "ModuleName": "readmem4_Pipeline_2",
                          "InstanceName": "grp_readmem4_Pipeline_2_fu_133"
                        },
                        {
                          "ModuleName": "readmem4_Pipeline_1",
                          "InstanceName": "grp_readmem4_Pipeline_1_fu_143"
                        }
                      ]
                    },
                    {
                      "ModuleName": "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5",
                      "InstanceName": "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_U0",
                      "Instances": [{
                          "ModuleName": "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO",
                          "InstanceName": "grp_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO_fu_46"
                        }]
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "xfMat2AXIvideo_24_16_1080_1920_1_2_s",
          "InstanceName": "xfMat2AXIvideo_24_16_1080_1920_1_2_U0",
          "Instances": [{
              "ModuleName": "xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi",
              "InstanceName": "grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_100"
            }]
        }
      ]
    },
    "Info": {
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "readmem4_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "readmem4_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "readmem4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mem2mat_1080_1920_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2AXIvideo_24_16_1080_1920_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mem2stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.755"
        },
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "41",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "readmem4_Pipeline_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "536870913",
          "LatencyWorst": "1073741825",
          "PipelineIIMin": "3",
          "PipelineIIMax": "1073741825",
          "PipelineII": "3 ~ 1073741825",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "1073741823",
            "Latency": "1 ~ 1073741823",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "readmem4_Pipeline_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "536870913",
          "LatencyWorst": "1073741825",
          "PipelineIIMin": "3",
          "PipelineIIMax": "1073741825",
          "PipelineII": "3 ~ 1073741825",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "1073741823",
            "Latency": "1 ~ 1073741823",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "readmem4": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "134217734",
          "LatencyWorst": "1073741838",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1073741838",
          "PipelineII": "2 ~ 1073741838",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "543",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1028",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "966",
          "LatencyWorst": "1922",
          "PipelineIIMin": "14",
          "PipelineIIMax": "1922",
          "PipelineII": "14 ~ 1922",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.819"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_2",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "1920",
            "Latency": "12 ~ 1920",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "120",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "183",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "968",
          "LatencyWorst": "1924",
          "PipelineIIMin": "16",
          "PipelineIIMax": "1924",
          "PipelineII": "16 ~ 1924",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.819"
        },
        "Area": {
          "FF": "155",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "382",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_38_1_1": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "134217736",
          "LatencyWorst": "1073741840",
          "PipelineIIMin": "17",
          "PipelineIIMax": "1073741839",
          "PipelineII": "17 ~ 1073741839",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1107",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1716",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "18373",
          "LatencyAvg": "144955153803",
          "LatencyWorst": "1159641186123",
          "PipelineIIMin": "18373",
          "PipelineIIMax": "1159641186123",
          "PipelineII": "18373 ~ 1159641186123",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_1",
            "TripCount": "1080",
            "LatencyMin": "18372",
            "LatencyMax": "1159641186122",
            "Latency": "18372 ~ 1159641186122",
            "PipelineII": "",
            "PipelineDepthMin": "18372",
            "PipelineDepthMax": "1159641186122",
            "PipelineDepth": "18372 ~ 1159641186122"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1288",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1779",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mem2mat_1080_1920_s": {
        "Latency": {
          "LatencyBest": "18375",
          "LatencyAvg": "144955153805",
          "LatencyWorst": "1159641186125",
          "PipelineIIMin": "18375",
          "PipelineIIMax": "1159641186125",
          "PipelineII": "18375 ~ 1159641186125",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1360",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2030",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "1923",
          "PipelineIIMin": "4",
          "PipelineIIMax": "1923",
          "PipelineII": "4 ~ 1923",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "loop_col_mat2axi",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "1921",
            "Latency": "2 ~ 1921",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2AXIvideo_24_16_1080_1920_1_2_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "2079002",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2079002",
          "PipelineII": "2 ~ 2079002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.883"
        },
        "Loops": [{
            "Name": "loop_row_mat2axi",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "2 ~ 1925"
          }],
        "Area": {
          "FF": "79",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "215",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mem2stream": {
        "Latency": {
          "LatencyBest": "18375",
          "LatencyAvg": "",
          "LatencyWorst": "1159641186125",
          "PipelineIIMin": "18376",
          "PipelineIIMax": "1159641186126",
          "PipelineII": "18376 ~ 1159641186126",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2828",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3553",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-09 15:52:14 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
