{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704112217741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704112217742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  1 20:30:17 2024 " "Processing started: Mon Jan  1 20:30:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704112217742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112217742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_4 -c Adder_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_4 -c Adder_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112217742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704112217983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704112217983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704112222922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112222922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/adder_1/adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/adder_1/adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1 " "Found entity 1: adder_1" {  } { { "../adder_1/adder_1.v" "" { Text "D:/ShuDianShiYan/adder_1/adder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704112222923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112222923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_4 " "Found entity 1: Adder_4" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704112222925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112222925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adder_4.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adder_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_adder_4 " "Found entity 1: my_adder_4" {  } { { "my_adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/my_adder_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704112222926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112222926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_1_d Adder_4.v(48) " "Verilog HDL Implicit Net warning at Adder_4.v(48): created implicit net for \"add_1_d\"" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_2_d Adder_4.v(48) " "Verilog HDL Implicit Net warning at Adder_4.v(48): created implicit net for \"add_2_d\"" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "calculate_d Adder_4.v(48) " "Verilog HDL Implicit Net warning at Adder_4.v(48): created implicit net for \"calculate_d\"" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_4 " "Elaborating entity \"Adder_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704112222953 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Adder_4.v(80) " "Verilog HDL or VHDL warning at the Adder_4.v(80): index expression is not wide enough to address all of the elements in the array" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 80 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1704112222954 "|Adder_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u0\"" {  } { { "Adder_4.v" "u0" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adder_4 my_adder_4:u5 " "Elaborating entity \"my_adder_4\" for hierarchy \"my_adder_4:u5\"" {  } { { "Adder_4.v" "u5" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1 my_adder_4:u5\|adder_1:u1 " "Elaborating entity \"adder_1\" for hierarchy \"my_adder_4:u5\|adder_1:u1\"" {  } { { "my_adder_4.v" "u1" { Text "D:/ShuDianShiYan/Adder_4/my_adder_4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112222962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704112223191 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 66 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 82 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 73 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704112223194 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704112223194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[7\] GND " "Pin \"seg_led_1\[7\]\" is stuck at GND" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704112223204 "|Adder_4|seg_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[8\] GND " "Pin \"seg_led_1\[8\]\" is stuck at GND" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704112223204 "|Adder_4|seg_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[7\] GND " "Pin \"seg_led_2\[7\]\" is stuck at GND" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704112223204 "|Adder_4|seg_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[8\] GND " "Pin \"seg_led_2\[8\]\" is stuck at GND" {  } { { "Adder_4.v" "" { Text "D:/ShuDianShiYan/Adder_4/Adder_4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704112223204 "|Adder_4|seg_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704112223204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704112223241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704112223495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704112223495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704112223515 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704112223515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704112223515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704112223515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704112223522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  1 20:30:23 2024 " "Processing ended: Mon Jan  1 20:30:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704112223522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704112223522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704112223522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704112223522 ""}
