#Start recording tcl command: 12/2/2024 21:34:17
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/project_pins.pdc"
prj_enable_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/project_pins.pdc"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/sendFSM.sv"
#Stop recording: 12/3/2024 03:21:34
