
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: 2119PC2

Implementation : impl_800x600
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 19
FID:  path (timestamp)
0        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\b2p\b2p.v (2024-09-03 10:24:13)
1        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\b2p\b2p_byte2pixel_bb.v (2024-09-03 10:24:13)
2        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\int_pll\int_pll.v (2024-09-03 11:47:22)
3        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\ip_cores.v (2024-09-03 11:47:22)
4        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 10:19:46)
5        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_capture_ctrl_bb.v (2024-09-03 10:19:46)
6        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 10:19:46)
7        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v (2024-09-03 10:19:46)
8        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v (2024-09-03 10:19:46)
9        C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_rx_global_ctrl_bb.v (2024-09-03 10:19:46)
10       C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_soft_dphy_rx_bb.v (2024-09-03 10:19:46)
12       C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v (2023-12-15 10:12:03)
13       C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v (2024-09-03 11:58:30)
14       C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\synthesis_directives.v (2024-09-03 12:26:59)
15       C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v (2023-08-22 00:52:32)
16       C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v (2023-08-10 12:56:42)
17       C:\lscc\diamond\3.13\synpbase\lib\vlog\hypermods.v (2023-08-10 10:32:12)
18       C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (2023-08-10 10:32:12)
19       C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (2023-08-10 10:32:12)

*******************************************************************
Unchanged modules: 13
MID:  lib.cell.view
0        work.b2p.verilog
1        work.b2p_byte2pixel.verilog
3        work.int_pll.verilog
4        work.ip_cores.verilog
5        work.mipi2parallel.verilog
6        work.mipi2parallel_top.verilog
7        work.rx_dphy.verilog
8        work.rx_dphy_capture_ctrl.verilog
9        work.rx_dphy_dphy_rx.verilog
10       work.rx_dphy_dphy_rx_wrap.verilog
11       work.rx_dphy_dphy_wrapper.verilog
12       work.rx_dphy_rx_global_ctrl.verilog
13       work.rx_dphy_soft_dphy_rx.verilog
