INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/debounce_explicit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_explicit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sim_1/new/uart_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_test_tb
