# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../jpq4.srcs/sources_1/new/jpq4.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_0/sim/jpq4_myD_0_0.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_1/sim/jpq4_myD_0_1.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_2/sim/jpq4_myD_0_2.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_3/sim/jpq4_myD_0_3.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_mynand_0_0/sim/jpq4_mynand_0_0.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/sim/jpq4.v" \
"../../../../jpq4.srcs/sources_1/bd/jpq4/hdl/jpq4_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
