
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2515.47

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[41] (input port clocked by clk)
Endpoint: srcb_alu[73] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.54    0.00    0.00 1000.00 ^ srcb[41] (in)
                                         srcb[41] (net)
                  0.02    0.01 1000.01 ^ _786_/A (BUFx2_ASAP7_75t_R)
     1    0.46    4.76    9.72 1009.73 ^ _786_/Y (BUFx2_ASAP7_75t_R)
                                         net414 (net)
                  4.76    0.00 1009.73 ^ output414/A (BUFx2_ASAP7_75t_R)
     1    0.02    3.61   10.48 1020.21 ^ output414/Y (BUFx2_ASAP7_75t_R)
                                         srcb_alu[73] (net)
                  3.61    0.00 1020.21 ^ srcb_alu[73] (out)
                               1020.21   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1020.21   data arrival time
-----------------------------------------------------------------------------
                               2020.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: vtype[3] (input port clocked by clk)
Endpoint: srcb_alu[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.95    0.00    0.00 1000.00 v vtype[3] (in)
                                         vtype[3] (net)
                  0.40    0.13 1000.13 v input57/A (BUFx12f_ASAP7_75t_R)
     1   21.87    9.27   12.28 1012.41 v input57/Y (BUFx12f_ASAP7_75t_R)
                                         net57 (net)
                102.11   32.09 1044.50 v wire479/A (BUFx16f_ASAP7_75t_R)
    16   34.94   12.38   35.22 1079.72 v wire479/Y (BUFx16f_ASAP7_75t_R)
                                         net479 (net)
                202.17   63.61 1143.34 v _252_/B (NOR2x2_ASAP7_75t_R)
     6    8.14   71.49   52.18 1195.52 ^ _252_/Y (NOR2x2_ASAP7_75t_R)
                                         _007_ (net)
                 71.49    0.03 1195.55 ^ _253_/B (NAND2x2_ASAP7_75t_R)
     4    9.75   61.69   32.06 1227.60 v _253_/Y (NAND2x2_ASAP7_75t_R)
                                         net72 (net)
                 61.69    0.38 1227.98 v _254_/A (INVx11_ASAP7_75t_R)
    14   14.50   22.82   17.59 1245.58 ^ _254_/Y (INVx11_ASAP7_75t_R)
                                         net64 (net)
                 22.96    0.97 1246.55 ^ _341_/A (AND3x1_ASAP7_75t_R)
     3    2.39   22.27   29.48 1276.03 ^ _341_/Y (AND3x1_ASAP7_75t_R)
                                         _071_ (net)
                 22.27    0.01 1276.04 ^ _351_/B (AOI211x1_ASAP7_75t_R)
     4    4.40   62.30   20.67 1296.71 v _351_/Y (AOI211x1_ASAP7_75t_R)
                                         _081_ (net)
                 62.30    0.14 1296.85 v _360_/B1 (AOI22x1_ASAP7_75t_R)
     1   21.92  197.46   64.01 1360.86 ^ _360_/Y (AOI22x1_ASAP7_75t_R)
                                         net443 (net)
                229.53   40.99 1401.85 ^ wire468/A (BUFx16f_ASAP7_75t_R)
     1   17.77   15.58   38.58 1440.43 ^ wire468/Y (BUFx16f_ASAP7_75t_R)
                                         net468 (net)
                 70.84   21.81 1462.23 ^ output443/A (BUFx2_ASAP7_75t_R)
     1    0.15    6.28   22.29 1484.53 ^ output443/Y (BUFx2_ASAP7_75t_R)
                                         srcb_alu[9] (net)
                  6.28    0.00 1484.53 ^ srcb_alu[9] (out)
                               1484.53   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1484.53   data arrival time
-----------------------------------------------------------------------------
                               2515.47   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: vtype[3] (input port clocked by clk)
Endpoint: srcb_alu[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.95    0.00    0.00 1000.00 v vtype[3] (in)
                                         vtype[3] (net)
                  0.40    0.13 1000.13 v input57/A (BUFx12f_ASAP7_75t_R)
     1   21.87    9.27   12.28 1012.41 v input57/Y (BUFx12f_ASAP7_75t_R)
                                         net57 (net)
                102.11   32.09 1044.50 v wire479/A (BUFx16f_ASAP7_75t_R)
    16   34.94   12.38   35.22 1079.72 v wire479/Y (BUFx16f_ASAP7_75t_R)
                                         net479 (net)
                202.17   63.61 1143.34 v _252_/B (NOR2x2_ASAP7_75t_R)
     6    8.14   71.49   52.18 1195.52 ^ _252_/Y (NOR2x2_ASAP7_75t_R)
                                         _007_ (net)
                 71.49    0.03 1195.55 ^ _253_/B (NAND2x2_ASAP7_75t_R)
     4    9.75   61.69   32.06 1227.60 v _253_/Y (NAND2x2_ASAP7_75t_R)
                                         net72 (net)
                 61.69    0.38 1227.98 v _254_/A (INVx11_ASAP7_75t_R)
    14   14.50   22.82   17.59 1245.58 ^ _254_/Y (INVx11_ASAP7_75t_R)
                                         net64 (net)
                 22.96    0.97 1246.55 ^ _341_/A (AND3x1_ASAP7_75t_R)
     3    2.39   22.27   29.48 1276.03 ^ _341_/Y (AND3x1_ASAP7_75t_R)
                                         _071_ (net)
                 22.27    0.01 1276.04 ^ _351_/B (AOI211x1_ASAP7_75t_R)
     4    4.40   62.30   20.67 1296.71 v _351_/Y (AOI211x1_ASAP7_75t_R)
                                         _081_ (net)
                 62.30    0.14 1296.85 v _360_/B1 (AOI22x1_ASAP7_75t_R)
     1   21.92  197.46   64.01 1360.86 ^ _360_/Y (AOI22x1_ASAP7_75t_R)
                                         net443 (net)
                229.53   40.99 1401.85 ^ wire468/A (BUFx16f_ASAP7_75t_R)
     1   17.77   15.58   38.58 1440.43 ^ wire468/Y (BUFx16f_ASAP7_75t_R)
                                         net468 (net)
                 70.84   21.81 1462.23 ^ output443/A (BUFx2_ASAP7_75t_R)
     1    0.15    6.28   22.29 1484.53 ^ output443/Y (BUFx2_ASAP7_75t_R)
                                         srcb_alu[9] (net)
                  6.28    0.00 1484.53 ^ srcb_alu[9] (out)
                               1484.53   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1484.53   data arrival time
-----------------------------------------------------------------------------
                               2515.47   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
80.7867660522461

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2525

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
17.50368881225586

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7597

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1484.5281

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2515.4719

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
169.445893

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.72e-05   1.41e-05   9.31e-08   3.14e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-05   1.41e-05   9.31e-08   3.14e-05 100.0%
                          54.7%      45.0%       0.3%
