{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4157, "design__instance__area": 27321.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003615523222833872, "power__switching__total": 0.003633451648056507, "power__leakage__total": 2.6479577641680407e-08, "power__total": 0.0072490014135837555, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4252024686031695, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.44285085185749756, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3238257531558923, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.916516999346856, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.323826, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.886782, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5592400034683368, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5874331187753262, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9038940962667751, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.420231750181161, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.903894, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.752546, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.368941387883181, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3811228107650336, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11426238056914252, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.404717715240887, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114262, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.763369, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 31, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.36674650465699715, "clock__skew__worst_setup": 0.37711743129023795, "timing__hold__ws": 0.11113527079839138, "timing__setup__ws": 7.152415751000949, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111135, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.421687, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 282.785 293.505", "design__core__bbox": "5.52 10.88 276.92 280.16", "design__instance__count__total": 9575, "design__instance__count__welltap": 1010, "design__instance__count__diode": 15, "design__instance__count__fill": 1587, "design__instance__count__decap": 3831, "design__io": 106, "design__die__area": 82998.8, "design__core__area": 73082.6, "design__instance__count__stdcell": 4157, "design__instance__area__stdcell": 27321.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.37384, "design__instance__utilization__stdcell": 0.37384, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 10538007, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 91600.1, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 135, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 15, "route__net": 3160, "route__net__special": 2, "route__drc_errors__iter:1": 2014, "route__wirelength__iter:1": 99023, "route__drc_errors__iter:2": 1343, "route__wirelength__iter:2": 98248, "route__drc_errors__iter:3": 1033, "route__wirelength__iter:3": 98064, "route__drc_errors__iter:4": 133, "route__wirelength__iter:4": 97864, "route__drc_errors__iter:5": 23, "route__wirelength__iter:5": 97834, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 97832, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 97832, "route__drc_errors": 0, "route__wirelength": 97832, "route__vias": 22974, "route__vias__singlecut": 22974, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 320.76, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_1v80": 1.04, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:nom_ss_100C_1v60": 1.04, "timing__unannotated_net_filtered__percent__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_1v95": 1.04, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4222201874300768, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.43748819694113567, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31954795269872466, "timing__setup__ws__corner:min_tt_025C_1v80": 12.024759306417012, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319548, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.021119, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:min_tt_025C_1v80": 1.04, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5545981608710988, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5788083509646007, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8970473506802725, "timing__setup__ws__corner:min_ss_100C_1v60": 7.715448054384054, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.897047, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.737675, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:min_ss_100C_1v60": 1.04, "timing__unannotated_net_filtered__percent__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.36674650465699715, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.37711743129023795, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11113527079839138, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.465415830159854, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111135, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.848185, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_1v95": 1.04, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 2, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.42952961847517745, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4505500822175684, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32825798564015296, "timing__setup__ws__corner:max_tt_025C_1v80": 11.787378518005431, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328258, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.754955, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:max_tt_025C_1v80": 1.04, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 31, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5654027406300227, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5992517762736229, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9115127799441314, "timing__setup__ws__corner:max_ss_100C_1v60": 7.152415751000949, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.911513, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.421687, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:max_ss_100C_1v60": 1.04, "timing__unannotated_net_filtered__percent__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3722481317443969, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38753629180392263, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11738704784917042, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.324858038553383, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117387, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.679188, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_1v95": 1.04, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 33, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79932, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000679337, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000657134, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000196998, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000657134, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000199, "ir__drop__worst": 0.000679, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}