<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C7657756-D712-438A-873E-930DB610B537"><title>UART2 1-Load (Device Down) Topology</title><body><section id="SECTION_E3223776-8B35-48ED-BD5D-DFC4ED76DBA7"><fig id="FIG_uart2_1-load_device_down_topology_diagram_1"><title>UART2 1-Load (Device Down) Topology Diagram</title><image href="FIG_uart2 1-load (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_uart2_1-load_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_E3223776-8B35-48ED-BD5D-DFC4ED76DBA7_1"><title>UART2 1-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>13 Ω. </p><p>Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required.</p></entry></row><row><entry><p>R2</p></entry><entry><p>0 Ω placeholder. </p><p>If failing device overshoot/ undershoot, a 13 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</p></entry></row><row><entry><p>Trace spacing between DATA and DATA/ others signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>40 Ω. </p></entry></row></tbody></tgroup></table></section><section id="SECTION_C160AD57-D2B2-42F9-A8E1-02C1DABC014A"><title>Segment Lengths</title><table id="TABLE_C160AD57-D2B2-42F9-A8E1-02C1DABC014A_1"><title>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>622.3</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>609.6</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 635</p></section></body></topic>