`timescale 1ps / 1ps
module module_0 (
    input [id_1 : id_1] id_2,
    output id_3,
    input id_4,
    output [id_2 : id_3] id_5,
    input logic id_6,
    input [id_5 : id_1] id_7,
    input logic [id_4 : id_4] id_8
);
  id_9 id_10 (
      .id_6(id_3),
      .id_8(id_4)
  );
  id_11 id_12 (
      .id_3(id_1),
      .id_7(id_4),
      .id_4(id_8),
      .id_4(id_10),
      .id_2(id_3),
      .id_1(id_8),
      .id_8(id_7),
      .id_3(id_5)
  );
  id_13 id_14 (
      .id_1 (id_4),
      .id_1 (id_8),
      .id_4 (id_2),
      .id_4 (id_3),
      .id_10(id_1)
  );
endmodule
