15:52:39 DEBUG : Logs will be stored at 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/IDE.log'.
15:52:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\temp_xsdb_launch_script.tcl
15:52:55 INFO  : Registering command handlers for Vitis TCF services
15:52:55 INFO  : Platform repository initialization has completed.
15:52:56 INFO  : XSCT server has started successfully.
15:52:56 INFO  : Successfully done setting XSCT server connection channel  
15:52:56 INFO  : Successfully done query RDI_DATADIR 
15:52:56 INFO  : Successfully done setting workspace for the tool. 
15:52:56 INFO  : plnx-install-location is set to ''
15:53:18 INFO  : Result from executing command 'getProjects': system
15:53:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:54:54 INFO  : No changes in MSS file content so sources will not be generated.
15:55:03 INFO  : Result from executing command 'getProjects': system
15:55:03 INFO  : Result from executing command 'getPlatforms': system|C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/system.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:16:27 INFO  : Build configuration of 'DDR_speed_test_system' is updated to 'Release'
16:16:27 INFO  : Build configuration of system project is automatically updated to 'Release'.
16:16:27 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:16:49 INFO  : Bit file 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit' is generated.
16:16:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:16:54 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:17:03 INFO  : 'jtag frequency' command is executed.
16:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:17:05 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:17:05 INFO  : Context for processor 'microblaze_0' is selected.
16:17:05 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:17:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:17:05 INFO  : Context for processor 'microblaze_0' is selected.
16:17:05 INFO  : System reset is completed.
16:17:08 INFO  : 'after 3000' command is executed.
16:17:08 INFO  : Context for processor 'microblaze_0' is selected.
16:17:08 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:17:08 INFO  : Context for processor 'microblaze_0' is selected.
16:17:08 INFO  : 'con' command is executed.
16:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:17:08 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:18:28 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:18:44 INFO  : Disconnected from the channel tcfchan#2.
16:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:18:58 INFO  : 'jtag frequency' command is executed.
16:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:18:59 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:18:59 INFO  : Context for processor 'microblaze_0' is selected.
16:18:59 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:18:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:59 INFO  : Context for processor 'microblaze_0' is selected.
16:18:59 INFO  : System reset is completed.
16:19:02 INFO  : 'after 3000' command is executed.
16:19:02 INFO  : Context for processor 'microblaze_0' is selected.
16:19:03 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:19:03 INFO  : Context for processor 'microblaze_0' is selected.
16:19:03 INFO  : 'con' command is executed.
16:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:19:03 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:19:39 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:19:42 INFO  : Disconnected from the channel tcfchan#3.
16:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:19:43 INFO  : 'jtag frequency' command is executed.
16:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:19:44 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:19:44 INFO  : Context for processor 'microblaze_0' is selected.
16:19:44 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:19:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:19:44 INFO  : Context for processor 'microblaze_0' is selected.
16:19:44 INFO  : System reset is completed.
16:19:47 INFO  : 'after 3000' command is executed.
16:19:47 INFO  : Context for processor 'microblaze_0' is selected.
16:19:48 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:19:48 INFO  : Context for processor 'microblaze_0' is selected.
16:19:48 INFO  : 'con' command is executed.
16:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:19:48 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:20:06 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:20:11 INFO  : Disconnected from the channel tcfchan#4.
16:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:20:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:21:00 INFO  : 'jtag frequency' command is executed.
16:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:21:01 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:21:01 INFO  : Context for processor 'microblaze_0' is selected.
16:21:01 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:21:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:21:01 INFO  : Context for processor 'microblaze_0' is selected.
16:21:01 INFO  : System reset is completed.
16:21:04 INFO  : 'after 3000' command is executed.
16:21:04 INFO  : Context for processor 'microblaze_0' is selected.
16:21:04 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:21:04 INFO  : Context for processor 'microblaze_0' is selected.
16:21:04 INFO  : 'con' command is executed.
16:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:21:04 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:21:27 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:21:37 INFO  : Disconnected from the channel tcfchan#5.
16:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:39 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:21:39 INFO  : 'jtag frequency' command is executed.
16:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:21:40 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:21:40 INFO  : Context for processor 'microblaze_0' is selected.
16:21:40 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:21:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:21:40 INFO  : Context for processor 'microblaze_0' is selected.
16:21:40 INFO  : System reset is completed.
16:21:43 INFO  : 'after 3000' command is executed.
16:21:43 INFO  : Context for processor 'microblaze_0' is selected.
16:21:43 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:21:43 INFO  : Context for processor 'microblaze_0' is selected.
16:21:43 INFO  : 'con' command is executed.
16:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:21:43 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:22:10 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
16:22:15 INFO  : Disconnected from the channel tcfchan#6.
16:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:22:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
16:22:30 INFO  : 'jtag frequency' command is executed.
16:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
16:22:31 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
16:22:31 INFO  : Context for processor 'microblaze_0' is selected.
16:22:31 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
16:22:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:22:31 INFO  : Context for processor 'microblaze_0' is selected.
16:22:31 INFO  : System reset is completed.
16:22:34 INFO  : 'after 3000' command is executed.
16:22:34 INFO  : Context for processor 'microblaze_0' is selected.
16:22:34 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
16:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

16:22:35 INFO  : Context for processor 'microblaze_0' is selected.
16:22:35 INFO  : 'con' command is executed.
16:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:22:35 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
16:48:30 INFO  : Disconnected from the channel tcfchan#7.
16:55:12 DEBUG : Logs will be stored at 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/IDE.log'.
16:55:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\temp_xsdb_launch_script.tcl
16:55:14 INFO  : XSCT server has started successfully.
16:55:14 INFO  : Successfully done setting XSCT server connection channel  
16:55:14 INFO  : plnx-install-location is set to ''
16:55:14 INFO  : Successfully done setting workspace for the tool. 
16:55:15 INFO  : Platform repository initialization has completed.
16:55:16 INFO  : Registering command handlers for Vitis TCF services
16:55:16 INFO  : Successfully done query RDI_DATADIR 
17:00:21 INFO  : Hardware specification for platform project 'system' is updated.
17:00:47 INFO  : Result from executing command 'removePlatformRepo': 
17:00:50 INFO  : Result from executing command 'getProjects': system
17:00:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:00:51 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
17:00:51 INFO  : The hardware specification used by project 'DDR_speed_test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:00:52 INFO  : The file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test\_ide\bitstream\download.bit' stored in project is removed.
17:00:52 INFO  : The file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test\_ide\bitstream\system_wrapper.bit' stored in project is removed.
17:00:52 INFO  : The file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test\_ide\bitstream\system_wrapper.mmi' stored in project is removed.
17:00:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test\_ide\bitstream' in project 'DDR_speed_test'.
17:01:01 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
17:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:01:18 INFO  : 'jtag frequency' command is executed.
17:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:01:18 ERROR : couldn't open "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit": no such file or directory
17:01:18 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit": no such file or directory
17:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:01:18 ERROR : couldn't open "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit": no such file or directory
17:01:32 INFO  : Bit file 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit' is generated.
17:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:01:33 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:01:40 INFO  : 'jtag frequency' command is executed.
17:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:01:41 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:01:41 INFO  : Context for processor 'microblaze_0' is selected.
17:01:41 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
17:01:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:01:41 INFO  : Context for processor 'microblaze_0' is selected.
17:01:41 INFO  : System reset is completed.
17:01:44 INFO  : 'after 3000' command is executed.
17:01:44 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
17:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

17:01:44 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : 'con' command is executed.
17:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:01:44 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
17:02:54 INFO  : Disconnected from the channel tcfchan#3.
17:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:02:55 INFO  : 'jtag frequency' command is executed.
17:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:02:56 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:02:57 INFO  : Context for processor 'microblaze_0' is selected.
17:02:57 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
17:02:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:57 INFO  : Context for processor 'microblaze_0' is selected.
17:02:57 INFO  : System reset is completed.
17:03:00 INFO  : 'after 3000' command is executed.
17:03:00 INFO  : Context for processor 'microblaze_0' is selected.
17:03:00 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
17:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

17:03:00 INFO  : Context for processor 'microblaze_0' is selected.
17:03:00 INFO  : 'con' command is executed.
17:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:00 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
17:03:21 INFO  : Disconnected from the channel tcfchan#4.
17:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:22 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:03:22 INFO  : 'jtag frequency' command is executed.
17:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:03:23 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:03:23 INFO  : Context for processor 'microblaze_0' is selected.
17:03:23 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
17:03:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:03:23 INFO  : Context for processor 'microblaze_0' is selected.
17:03:23 INFO  : System reset is completed.
17:03:26 INFO  : 'after 3000' command is executed.
17:03:26 INFO  : Context for processor 'microblaze_0' is selected.
17:03:26 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
17:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

17:03:26 INFO  : Context for processor 'microblaze_0' is selected.
17:03:26 INFO  : 'con' command is executed.
17:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:26 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
17:03:48 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
17:03:52 INFO  : Disconnected from the channel tcfchan#5.
17:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:03:53 INFO  : 'jtag frequency' command is executed.
17:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:03:54 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:03:54 INFO  : Context for processor 'microblaze_0' is selected.
17:03:54 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
17:03:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:03:54 INFO  : Context for processor 'microblaze_0' is selected.
17:03:54 INFO  : System reset is completed.
17:03:57 INFO  : 'after 3000' command is executed.
17:03:57 INFO  : Context for processor 'microblaze_0' is selected.
17:03:57 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
17:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

17:03:57 INFO  : Context for processor 'microblaze_0' is selected.
17:03:57 INFO  : 'con' command is executed.
17:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:57 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
17:04:38 INFO  : Checking for BSP changes to sync application flags for project 'DDR_speed_test'...
17:04:48 INFO  : Disconnected from the channel tcfchan#6.
17:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B2683AA' is selected.
17:04:49 INFO  : 'jtag frequency' command is executed.
17:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}' command is executed.
17:04:51 INFO  : Device configured successfully with "C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit"
17:04:51 INFO  : Context for processor 'microblaze_0' is selected.
17:04:51 INFO  : Hardware design and registers information is loaded from 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa'.
17:04:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:51 INFO  : Context for processor 'microblaze_0' is selected.
17:04:51 INFO  : System reset is completed.
17:04:54 INFO  : 'after 3000' command is executed.
17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : The application 'C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf' is downloaded to processor 'microblaze_0'.
17:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B2683AA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B2683AA-0362d093-0"}
fpga -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/system/export/system/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/MicroBlaze_DDR_speed_test_sw/DDR_speed_test/Release/DDR_speed_test.elf
----------------End of Script----------------

17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : 'con' command is executed.
17:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:04:54 INFO  : Launch script is exported to file 'C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\MicroBlaze_DDR_speed_test_sw\DDR_speed_test_system\_ide\scripts\debugger_ddr_speed_test-default.tcl'
17:07:43 INFO  : Disconnected from the channel tcfchan#7.
17:17:21 DEBUG : Logs will be stored at 'C:/GitHub/ArtyA7-MicroBlaze-demo/MicroBlaze_DDR_speed_test_sw/IDE.log'.
17:17:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ArtyA7-MicroBlaze-demo\MicroBlaze_DDR_speed_test_sw\temp_xsdb_launch_script.tcl
17:17:22 INFO  : Registering command handlers for Vitis TCF services
17:17:23 INFO  : Platform repository initialization has completed.
17:17:23 INFO  : XSCT server has started successfully.
17:17:23 INFO  : Successfully done setting XSCT server connection channel  
17:17:23 INFO  : plnx-install-location is set to ''
17:17:23 INFO  : Successfully done setting workspace for the tool. 
17:17:23 INFO  : Successfully done query RDI_DATADIR 
17:17:38 INFO  : Result from executing command 'removePlatformRepo': 
