# compile vhdl design source files
vhdl xil_defaultlib  "../../../l3p4attempt2.srcs/sources_1/imports/Desktop/fsm.vhd"
vhdl xil_defaultlib  "../../../l3p4attempt2.srcs/sim_1/imports/Desktop/fsm_tb.vhd"

# Do not sort compile order
nosort
