#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  7 11:23:35 2025
# Process ID: 2991
# Current directory: /home/tomster12/files/EMBS/logs
# Command line: vivado
# Log file: /home/tomster12/files/EMBS/logs/vivado.log
# Journal file: /home/tomster12/files/EMBS/logs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tomster12/files/EMBS/vivado/vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zybo_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zybo_design_toplevel_0_1

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7299.098 ; gain = 70.023 ; free physical = 4053 ; free virtual = 10823
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:toplevel:1.0 [get_ips  zybo_design_toplevel_0_1] -log ip_upgrade.log
Reading block design file </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:hls:toplevel:1.0 - toplevel_0
Successfully read diagram <zybo_design> from block design file </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd>
Upgrading '/home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_design_toplevel_0_1 (Toplevel 1.0) from revision 2114071852 to revision 2114072730
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_ARADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_AWADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zybo_design_toplevel_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'zybo_design_toplevel_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tomster12/files/EMBS/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/ui/bd_1ee47611.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/tomster12/files/EMBS/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zybo_design_toplevel_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to pin: '/axi_mem_intercon/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to pin: '/axi_mem_intercon/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to pin: '/axi_mem_intercon/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to pin: '/axi_mem_intercon/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/sim/zybo_design.v
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hdl/zybo_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toplevel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
Exporting to file /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design.hwh
Generated Block Design Tcl file /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design_bd.tcl
Generated Hardware Definition File /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 9022.262 ; gain = 0.000 ; free physical = 3495 ; free virtual = 10363
catch { config_ip_cache -export [get_ips -all zybo_design_toplevel_0_1] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_0, cache-ID = 49a6968113a25fe4; cache size = 133.594 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_us_0, cache-ID = bc941287a83e2174; cache size = 133.594 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_1, cache-ID = b3c5e821bd002132; cache size = 133.594 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_2, cache-ID = b3c5e821bd002132; cache size = 133.594 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_s00_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_s00_mmu_0, cache-ID = bcc8bcd3190ac373; cache size = 133.594 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_s01_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_s01_mmu_0, cache-ID = 8d8dab6d14aa1d62; cache size = 133.594 MB.
export_ip_user_files -of_objects [get_files /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
launch_runs zybo_design_toplevel_0_1_synth_1 -jobs 8
[Wed May  7 12:33:02 2025] Launched zybo_design_toplevel_0_1_synth_1...
Run output will be captured here: /home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -directory /home/tomster12/files/EMBS/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/tomster12/files/EMBS/vivado/vivado.ip_user_files -ipstatic_source_dir /home/tomster12/files/EMBS/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/questa} {ies=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  7 12:34:02 2025] Launched zybo_design_toplevel_0_1_synth_1, synth_1...
Run output will be captured here:
zybo_design_toplevel_0_1_synth_1: /home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_1_synth_1/runme.log
synth_1: /home/tomster12/files/EMBS/vivado/vivado.runs/synth_1/runme.log
[Wed May  7 12:34:02 2025] Launched impl_1...
Run output will be captured here: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2020.2/data/embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_hw_manager
connect_hw_server -url localhost:12345 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:12345
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:localhost:12345".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 9022.262 ; gain = 0.000 ; free physical = 1271 ; free virtual = 8597
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:12345
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9909.281 ; gain = 887.020 ; free physical = 127 ; free virtual = 7031
connect_hw_server -url localhost:12345 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:12345
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210351A78131A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210351A78131A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:12345/xilinx_tcf/Digilent/210351A78131A
set_property PROGRAM.FILE {/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tomster12/files/EMBS/vitis_hls/assessment/solution1/impl/ip/component.xml. It will be created.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tomster12/files/EMBS/vitis_hls/assessment/solution1/impl/ip/component.xml. It will be created.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toplevel:1.0 [get_ips  zybo_design_toplevel_0_1] -log ip_upgrade.log
Upgrading '/home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_design_toplevel_0_1 (Toplevel 1.0) from revision 2114072730 to revision 2114072753
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zybo_design_toplevel_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'zybo_design_toplevel_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tomster12/files/EMBS/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/tomster12/files/EMBS/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zybo_design_toplevel_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to pin: '/axi_mem_intercon/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to pin: '/axi_mem_intercon/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to pin: '/axi_mem_intercon/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to pin: '/axi_mem_intercon/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/sim/zybo_design.v
VHDL Output written to : /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hdl/zybo_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toplevel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
Exporting to file /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design.hwh
Generated Block Design Tcl file /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design_bd.tcl
Generated Hardware Definition File /home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 10433.539 ; gain = 0.000 ; free physical = 1138 ; free virtual = 6966
catch { config_ip_cache -export [get_ips -all zybo_design_toplevel_0_1] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_0, cache-ID = 49a6968113a25fe4; cache size = 140.439 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_us_0, cache-ID = bc941287a83e2174; cache size = 140.439 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_1, cache-ID = b3c5e821bd002132; cache size = 140.439 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_auto_pc_2, cache-ID = b3c5e821bd002132; cache size = 140.439 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_s00_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_s00_mmu_0, cache-ID = bcc8bcd3190ac373; cache size = 140.439 MB.
catch { config_ip_cache -export [get_ips -all zybo_design_s01_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_design_s01_mmu_0, cache-ID = 8d8dab6d14aa1d62; cache size = 140.439 MB.
export_ip_user_files -of_objects [get_files /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
launch_runs zybo_design_toplevel_0_1_synth_1 -jobs 8
[Wed May  7 12:55:29 2025] Launched zybo_design_toplevel_0_1_synth_1...
Run output will be captured here: /home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -directory /home/tomster12/files/EMBS/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/tomster12/files/EMBS/vivado/vivado.ip_user_files -ipstatic_source_dir /home/tomster12/files/EMBS/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/questa} {ies=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/tomster12/files/EMBS/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  7 12:55:46 2025] Launched zybo_design_toplevel_0_1_synth_1, synth_1...
Run output will be captured here:
zybo_design_toplevel_0_1_synth_1: /home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_1_synth_1/runme.log
synth_1: /home/tomster12/files/EMBS/vivado/vivado.runs/synth_1/runme.log
[Wed May  7 12:55:46 2025] Launched impl_1...
Run output will be captured here: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/tomster12/files/EMBS/vivado/zybo_design_wrapper.xsa
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tomster12/files/EMBS/vitis_hls/assessment/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toplevel:1.0 [get_ips  zybo_design_toplevel_0_1] -log ip_upgrade.log
Upgrading '/home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_design_toplevel_0_1 (Toplevel 1.0) from revision 2114072753 to revision 2114072817
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/ui/bd_1ee47611.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/tomster12/files/EMBS/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zybo_design_toplevel_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </hdmi/axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </toplevel_0/Data_m_axi_MAXI>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/tomster12/files/EMBS/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
