Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 08f6b459325e46139d43a468e76ddd77 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUcomp_test_behav xil_defaultlib.ALUcomp_test xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 3 for port shamt [E:/Libraries/Documents/GitHub/Comp541Lab3/Lab3/Lab3.srcs/sources_1/new/ALU.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=8)
Compiling module xil_defaultlib.addsub(N=8)
Compiling module xil_defaultlib.shifter(N=8)
Compiling module xil_defaultlib.logical(N=8)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU(N=8)
Compiling module xil_defaultlib.ALUcomp_test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ALUcomp_test_behav
