// Seed: 2088041402
`resetall
module module_0 ();
  type_3(
      1, 1'd0, 1, 1, id_0, 1, 1, id_0
  );
  reg id_1;
  type_5(
      1, 1'h0
  );
  always @(posedge id_0 or negedge 1'b0)
    if (1) begin
      if (1'h0) id_1 = 1;
    end else id_1 <= 1;
  logic id_2;
  assign id_2 = ~1'd0 == (1);
endmodule
