{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616053773006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616053773006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 13:19:32 2021 " "Processing started: Thu Mar 18 13:19:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616053773006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053773006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp3 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp3 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053773010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616053773302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616053773302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqDetector-struct " "Found design unit 1: seqDetector-struct" {  } { { "seqDetector.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqDetector " "Found entity 1: seqDetector" {  } { { "seqDetector.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 29 14 " "Found 29 design units, including 14 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Invert_1-Equations " "Found design unit 2: Invert_1-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 And_2-Equations " "Found design unit 3: And_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Nand_2-Equations " "Found design unit 4: Nand_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Or_2-Equations " "Found design unit 5: Or_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Or_3-Equations " "Found design unit 6: Or_3-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Nor_2-Equations " "Found design unit 7: Nor_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Xor_2-Equations " "Found design unit 8: Xor_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Xnor_2-Equations " "Found design unit 9: Xnor_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Half_Adder-Equations " "Found design unit 10: Half_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Full_Adder-Equations " "Found design unit 11: Full_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Four_Bit_Adder-Equations " "Found design unit 12: Four_Bit_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 BCD_Adder-Equations " "Found design unit 13: BCD_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 Eight_Bit_Multiply-Equations " "Found design unit 14: Eight_Bit_Multiply-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 330 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Eight_Bit_Adder-Equations " "Found design unit 15: Eight_Bit_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Invert_1 " "Found entity 1: Invert_1" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_2 " "Found entity 2: And_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nand_2 " "Found entity 3: Nand_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "4 Or_2 " "Found entity 4: Or_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_3 " "Found entity 5: Or_3" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nor_2 " "Found entity 6: Nor_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "7 Xor_2 " "Found entity 7: Xor_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "8 Xnor_2 " "Found entity 8: Xnor_2" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "9 Half_Adder " "Found entity 9: Half_Adder" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "10 Full_Adder " "Found entity 10: Full_Adder" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "11 Four_Bit_Adder " "Found entity 11: Four_Bit_Adder" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "12 BCD_Adder " "Found entity 12: BCD_Adder" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "13 Eight_Bit_Multiply " "Found entity 13: Eight_Bit_Multiply" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""} { "Info" "ISGN_ENTITY_NAME" "14 Eight_Bit_Adder " "Found entity 14: Eight_Bit_Adder" {  } { { "Gates.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783950 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 3 1 " "Found 3 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF " "Found design unit 1: D_FF" {  } { { "D_FF.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/D_FF.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dFlipFlop-struct " "Found design unit 2: dFlipFlop-struct" {  } { { "D_FF.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/D_FF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783950 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "D_FF.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/D_FF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616053783950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053783950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616053783994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053783994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616053783994 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053783994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053783994 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "scan_reg.vhdl" "" { Text "E:/4. SPRING 2021/EE214/EXP 3/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqDetector DUT:dut_instance\|seqDetector:add_instance " "Elaborating entity \"seqDetector\" for hierarchy \"DUT:dut_instance\|seqDetector:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/4. SPRING 2021/EE214/EXP 3/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Invert_1 DUT:dut_instance\|seqDetector:add_instance\|Invert_1:Inv1 " "Elaborating entity \"Invert_1\" for hierarchy \"DUT:dut_instance\|seqDetector:add_instance\|Invert_1:Inv1\"" {  } { { "seqDetector.vhd" "Inv1" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_2 DUT:dut_instance\|seqDetector:add_instance\|And_2:And1 " "Elaborating entity \"And_2\" for hierarchy \"DUT:dut_instance\|seqDetector:add_instance\|And_2:And1\"" {  } { { "seqDetector.vhd" "And1" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_2 DUT:dut_instance\|seqDetector:add_instance\|Or_2:Or1 " "Elaborating entity \"Or_2\" for hierarchy \"DUT:dut_instance\|seqDetector:add_instance\|Or_2:Or1\"" {  } { { "seqDetector.vhd" "Or1" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop DUT:dut_instance\|seqDetector:add_instance\|dFlipFlop:FlipFlop1 " "Elaborating entity \"dFlipFlop\" for hierarchy \"DUT:dut_instance\|seqDetector:add_instance\|dFlipFlop:FlipFlop1\"" {  } { { "seqDetector.vhd" "FlipFlop1" { Text "E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616053784002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616053784384 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616053784384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616053784384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616053784384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616053784565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 13:19:44 2021 " "Processing ended: Thu Mar 18 13:19:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616053784565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616053784565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616053784565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616053784565 ""}
