// Seed: 2015764605
module module_0 (
    input id_0,
    output logic id_1,
    output id_2
);
  assign id_1 = (id_0);
  defparam id_3.id_4 = id_0 == 1;
  logic id_5;
endmodule
