Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 11:34:12 2024
| Host         : DESKTOP-V8PAV36 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          6           
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.086      -46.251                      6                 3330        0.025        0.000                      0                 3330        4.020        0.000                       0                  1803  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.086      -46.251                      6                 3330        0.025        0.000                      0                 3330        4.020        0.000                       0                  1803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack      -13.086ns,  Total Violation      -46.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.086ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.716ns  (logic 14.812ns (65.206%)  route 7.904ns (34.794%))
  Logic Levels:           50  (CARRY4=39 LUT1=1 LUT2=9 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.675    15.676    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.367    16.043 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.593    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.707    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.821    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.114 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.969    18.083    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1_n_3
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.373    18.456 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17/O
                         net (fo=1, routed)           0.000    18.456    design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.006 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    19.527 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.707    20.233    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1_n_3
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.373    20.606 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17/O
                         net (fo=1, routed)           0.000    20.606    design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.156 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.156    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.270 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.270    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.384 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.384    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    21.677 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.820    22.497    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1_n_3
    SLICE_X16Y40         LUT2 (Prop_lut2_I1_O)        0.373    22.870 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[1]_i_17/O
                         net (fo=1, routed)           0.000    22.870    design_1_i/ALU_0/U0/DIV/mantisa_cat[1]_i_17_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.403 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.403    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.520 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.520    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_4_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    23.918 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_1/CO[0]
                         net (fo=16, routed)          0.628    24.546    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_1_n_3
    SLICE_X17Y42         LUT3 (Prop_lut3_I0_O)        0.367    24.913 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[0]_i_15/O
                         net (fo=1, routed)           0.000    24.913    design_1_i/ALU_0/U0/DIV/mantisa_cat[0]_i_15_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.463 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.463    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.577    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_2_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.500    12.692    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.198    12.605    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[0]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -25.691    
  -------------------------------------------------------------------
                         slack                                -13.086    

Slack (VIOLATED) :        -11.049ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.943ns  (logic 13.667ns (65.258%)  route 7.276ns (34.742%))
  Logic Levels:           46  (CARRY4=36 LUT1=1 LUT2=9)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.675    15.676    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.367    16.043 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.593    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.707    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.821    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.114 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.969    18.083    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1_n_3
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.373    18.456 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17/O
                         net (fo=1, routed)           0.000    18.456    design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.006 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    19.527 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.707    20.233    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1_n_3
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.373    20.606 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17/O
                         net (fo=1, routed)           0.000    20.606    design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.156 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.156    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.270 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.270    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.384 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.384    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    21.677 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.820    22.497    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1_n_3
    SLICE_X16Y40         LUT2 (Prop_lut2_I1_O)        0.373    22.870 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[1]_i_17/O
                         net (fo=1, routed)           0.000    22.870    design_1_i/ALU_0/U0/DIV/mantisa_cat[1]_i_17_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.403 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.403    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.520 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.520    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_4_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    23.918 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_1/CO[0]
                         net (fo=16, routed)          0.000    23.918    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]_i_1_n_3
    SLICE_X16Y43         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.500    12.692    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.066    12.869    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[1]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                -11.049    

Slack (VIOLATED) :        -8.892ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.702ns  (logic 12.246ns (65.478%)  route 6.456ns (34.522%))
  Logic Levels:           41  (CARRY4=32 LUT1=1 LUT2=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.675    15.676    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.367    16.043 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.593    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.707    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.821    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.114 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.969    18.083    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1_n_3
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.373    18.456 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17/O
                         net (fo=1, routed)           0.000    18.456    design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.006 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    19.527 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.707    20.233    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1_n_3
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.373    20.606 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17/O
                         net (fo=1, routed)           0.000    20.606    design_1_i/ALU_0/U0/DIV/mantisa_cat[2]_i_17_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.156 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.156    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_9_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.270 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.270    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_4_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.384 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.384    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    21.677 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.000    21.677    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]_i_1_n_3
    SLICE_X15Y42         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.500    12.692    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.017    12.786    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[2]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -21.677    
  -------------------------------------------------------------------
                         slack                                 -8.892    

Slack (VIOLATED) :        -6.741ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.552ns  (logic 10.802ns (65.261%)  route 5.750ns (34.739%))
  Logic Levels:           36  (CARRY4=28 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.675    15.676    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.367    16.043 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.593    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.707    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.821    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.114 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.969    18.083    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1_n_3
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.373    18.456 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17/O
                         net (fo=1, routed)           0.000    18.456    design_1_i/ALU_0/U0/DIV/mantisa_cat[3]_i_17_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.006 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_9_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    19.527 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.000    19.527    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]_i_1_n_3
    SLICE_X14Y41         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.500    12.692    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.017    12.786    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[3]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -19.527    
  -------------------------------------------------------------------
                         slack                                 -6.741    

Slack (VIOLATED) :        -4.322ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.139ns  (logic 9.358ns (66.185%)  route 4.781ns (33.815%))
  Logic Levels:           31  (CARRY4=24 LUT1=1 LUT2=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.675    15.676    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.367    16.043 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/ALU_0/U0/DIV/mantisa_cat[4]_i_17_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.593    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_9_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.707    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_4_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.821    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.114 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.000    17.114    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]_i_1_n_3
    SLICE_X11Y41         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.506    12.698    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X11Y41         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.017    12.792    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[4]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                 -4.322    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.026ns  (logic 7.920ns (65.858%)  route 4.106ns (34.142%))
  Logic Levels:           26  (CARRY4=20 LUT1=1 LUT2=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.807    13.586    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.367    13.953 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17/O
                         net (fo=1, routed)           0.000    13.953    design_1_i/ALU_0/U0/DIV/mantisa_cat[5]_i_17_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.486 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.486    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_9_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.603 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.603    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_4_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.720 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.001 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.000    15.001    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]_i_1_n_3
    SLICE_X10Y40         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.505    12.697    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.066    12.840    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[5]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 6.505ns (66.352%)  route 3.299ns (33.648%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.667    11.358    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.373    11.731 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17/O
                         net (fo=1, routed)           0.000    11.731    design_1_i/ALU_0/U0/DIV/mantisa_cat[6]_i_17_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.264 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.264    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.381    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_4_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.779 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.000    12.779    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]_i_1_n_3
    SLICE_X12Y39         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.505    12.697    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X12Y39         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.066    12.840    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[6]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 5.084ns (65.892%)  route 2.632ns (34.108%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.667     2.975    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/ALU_0/U0/DIV/mantisa_B_reg[2]/Q
                         net (fo=13, routed)          0.661     4.092    design_1_i/ALU_0/U0/DIV/mantisa_B[2]
    SLICE_X16Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_34_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.596 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.596    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_20_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11/O[0]
                         net (fo=1, routed)           0.474     5.289    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_11_n_7
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.295     5.584 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10/O
                         net (fo=1, routed)           0.000     5.584    design_1_i/ALU_0/U0/DIV/mantisa_cat[9]_i_10_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.116 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.366 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1/CO[2]
                         net (fo=16, routed)          0.524     6.890    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[9]_i_1_n_1
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.313     7.203 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17/O
                         net (fo=1, routed)           0.000     7.203    design_1_i/ALU_0/U0/DIV/mantisa_cat[8]_i_17_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.753 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_9_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.867    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.981    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.274 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1/CO[0]
                         net (fo=16, routed)          0.973     9.247    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[8]_i_1_n_3
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.373     9.620 r  design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17/O
                         net (fo=1, routed)           0.000     9.620    design_1_i/ALU_0/U0/DIV/mantisa_cat[7]_i_17_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.170 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_9_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.284    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_4_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.398    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    10.691 r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.000    10.691    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]_i_1_n_3
    SLICE_X13Y38         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.504    12.696    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.017    12.790    design_1_i/ALU_0/U0/DIV/mantisa_cat_reg[7]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.326ns (17.425%)  route 6.284ns (82.575%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.714     3.022    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y28          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         3.007     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.953     7.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.473     8.159    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.478     9.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.150     9.911 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.373    10.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.348    10.632 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    10.632    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.508    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.029    12.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.978ns (13.423%)  route 6.308ns (86.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.714     3.022    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y28          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         3.007     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.953     7.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.686 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.473     8.159    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.478     9.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.150     9.911 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.397    10.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.508    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)       -0.291    12.486    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  2.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/exp_final_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.824%)  route 0.213ns (60.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.557     0.898    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[3]/Q
                         net (fo=1, routed)           0.213     1.252    design_1_i/ALU_0/U0/DIV/exp_rezultat_reg_n_0_[3]
    SLICE_X20Y39         FDRE                                         r  design_1_i/ALU_0/U0/DIV/exp_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.828     1.198    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/ALU_0/U0/DIV/exp_final_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.063     1.227    design_1_i/ALU_0/U0/DIV/exp_final_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/SUB/final_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/SUB/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.297%)  route 0.237ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.560     0.901    design_1_i/ALU_0/U0/SUB/clk
    SLICE_X19Y37         FDRE                                         r  design_1_i/ALU_0/U0/SUB/final_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/ALU_0/U0/SUB/final_aux_reg[0]/Q
                         net (fo=2, routed)           0.237     1.279    design_1_i/ALU_0/U0/SUB/final_aux_reg_n_0_[0]
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/SUB/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.823     1.193    design_1_i/ALU_0/U0/SUB/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/SUB/result_reg[0]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.076     1.235    design_1_i/ALU_0/U0/SUB/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/ADD/mantisa_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/ADD/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.584%)  route 0.221ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.557     0.898    design_1_i/ALU_0/U0/ADD/clk
    SLICE_X20Y37         FDRE                                         r  design_1_i/ALU_0/U0/ADD/mantisa_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/ALU_0/U0/ADD/mantisa_result_reg[2]/Q
                         net (fo=2, routed)           0.221     1.283    design_1_i/ALU_0/U0/ADD/mantisa_result[2]
    SLICE_X22Y37         FDRE                                         r  design_1_i/ALU_0/U0/ADD/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.824     1.194    design_1_i/ALU_0/U0/ADD/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/ALU_0/U0/ADD/result_reg[2]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066     1.226    design_1_i/ALU_0/U0/ADD/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/ADD/exp_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/ADD/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.557     0.898    design_1_i/ALU_0/U0/ADD/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/ALU_0/U0/ADD/exp_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ALU_0/U0/ADD/exp_result_reg[0]/Q
                         net (fo=1, routed)           0.261     1.300    design_1_i/ALU_0/U0/ADD/exp_result_reg_n_0_[0]
    SLICE_X18Y41         FDRE                                         r  design_1_i/ALU_0/U0/ADD/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.830     1.200    design_1_i/ALU_0/U0/ADD/clk
    SLICE_X18Y41         FDRE                                         r  design_1_i/ALU_0/U0/ADD/result_reg[10]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.076     1.242    design_1_i/ALU_0/U0/ADD/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/DIV/overflow_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.142%)  route 0.226ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.557     0.898    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/ALU_0/U0/DIV/exp_rezultat_reg[4]/Q
                         net (fo=3, routed)           0.226     1.252    design_1_i/ALU_0/U0/DIV/exp_rezultat_reg_n_0_[4]
    SLICE_X21Y35         FDSE                                         r  design_1_i/ALU_0/U0/DIV/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.825     1.195    design_1_i/ALU_0/U0/DIV/clk
    SLICE_X21Y35         FDSE                                         r  design_1_i/ALU_0/U0/DIV/overflow_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDSE (Hold_fdse_C_D)         0.016     1.177    design_1_i/ALU_0/U0/DIV/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.563     0.904    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.112     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ALU_0/U0/SUB/final_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/SUB/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.208%)  route 0.248ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.561     0.901    design_1_i/ALU_0/U0/SUB/clk
    SLICE_X17Y38         FDRE                                         r  design_1_i/ALU_0/U0/SUB/final_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ALU_0/U0/SUB/final_aux_reg[2]/Q
                         net (fo=2, routed)           0.248     1.291    design_1_i/ALU_0/U0/SUB/final_aux_reg_n_0_[2]
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/SUB/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.823     1.193    design_1_i/ALU_0/U0/SUB/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/SUB/result_reg[2]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.047     1.206    design_1_i/ALU_0/U0/SUB/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/U0/MUL/exp_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.417%)  route 0.281ns (66.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.560     0.901    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y37         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=9, routed)           0.281     1.322    design_1_i/ALU_0/U0/MUL/D[2]
    SLICE_X23Y38         FDRE                                         r  design_1_i/ALU_0/U0/MUL/exp_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.826     1.196    design_1_i/ALU_0/U0/MUL/clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/ALU_0/U0/MUL/exp_A_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.075     1.237    design_1_i/ALU_0/U0/MUL/exp_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.227ns (49.872%)  route 0.228ns (50.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.228     1.281    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.380 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y35   design_1_i/ALU_0/U0/overflow_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y36   design_1_i/ALU_0/U0/result_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y41   design_1_i/ALU_0/U0/result_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y43   design_1_i/ALU_0/U0/result_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y42   design_1_i/ALU_0/U0/result_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y41   design_1_i/ALU_0/U0/result_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y40   design_1_i/ALU_0/U0/result_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y39   design_1_i/ALU_0/U0/result_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y37   design_1_i/ALU_0/U0/result_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.453ns (36.330%)  route 2.547ns (63.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.547     4.001    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X18Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.483     2.675    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.580ns  (logic 1.471ns (41.091%)  route 2.109ns (58.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.109     3.580    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.482     2.674    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.565ns  (logic 1.459ns (40.923%)  route 2.106ns (59.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.106     3.565    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.488     2.680    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.567ns (47.636%)  route 1.722ns (52.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.722     3.289    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X19Y29         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.489     2.681    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y29         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.124ns (5.459%)  route 2.148ns (94.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.148     2.148    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.272 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.272    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y28         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.487     2.679    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y28         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.045ns (4.646%)  route 0.924ns (95.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.924     0.924    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.969    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y28         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.818     1.188    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y28         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.334ns (30.237%)  route 0.770ns (69.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.770     1.104    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X19Y29         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.820     1.190    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y29         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.227ns (19.665%)  route 0.927ns (80.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.927     1.154    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.819     1.189    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.239ns (20.204%)  route 0.944ns (79.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.944     1.183    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.814     1.184    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.222ns (16.010%)  route 1.162ns (83.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.162     1.384    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X18Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.815     1.185    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y24         FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.935%)  route 0.849ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.675     2.983    design_1_i/ALU_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/ALU_0/U0/result_reg[7]/Q
                         net (fo=1, routed)           0.849     4.288    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X14Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.500     2.693    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_zero/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.905%)  route 0.850ns (65.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.672     2.980    design_1_i/ALU_0/U0/clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/ALU_0/U0/zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/ALU_0/U0/zero_reg/Q
                         net (fo=1, routed)           0.850     4.286    design_1_i/axi_gpio_zero/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_zero/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.490     2.682    design_1_i/axi_gpio_zero/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_zero/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.251ns  (logic 0.456ns (36.437%)  route 0.795ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.664     2.972    design_1_i/ALU_0/U0/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/ALU_0/U0/result_reg[0]/Q
                         net (fo=1, routed)           0.795     4.223    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.489     2.681    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.518ns (42.561%)  route 0.699ns (57.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.669     2.977    design_1_i/ALU_0/U0/clk
    SLICE_X20Y37         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/ALU_0/U0/result_reg[1]/Q
                         net (fo=1, routed)           0.699     4.194    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X20Y31         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.489     2.681    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.525%)  route 0.728ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.673     2.981    design_1_i/ALU_0/U0/clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/ALU_0/U0/result_reg[8]/Q
                         net (fo=1, routed)           0.728     4.165    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.506     2.698    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_over/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.456ns (39.492%)  route 0.699ns (60.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.664     2.972    design_1_i/ALU_0/U0/clk
    SLICE_X22Y35         FDRE                                         r  design_1_i/ALU_0/U0/overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/ALU_0/U0/overflow_reg/Q
                         net (fo=1, routed)           0.699     4.127    design_1_i/axi_gpio_over/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X20Y30         FDRE                                         r  design_1_i/axi_gpio_over/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.488     2.680    design_1_i/axi_gpio_over/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y30         FDRE                                         r  design_1_i/axi_gpio_over/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.491%)  route 0.596ns (53.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.673     2.981    design_1_i/ALU_0/U0/clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/ALU_0/U0/result_reg[11]/Q
                         net (fo=1, routed)           0.596     4.095    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X20Y43         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.499     2.691    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.491%)  route 0.596ns (53.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.672     2.980    design_1_i/ALU_0/U0/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  design_1_i/ALU_0/U0/result_reg[12]/Q
                         net (fo=1, routed)           0.596     4.094    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.498     2.690    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.534%)  route 0.595ns (53.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.672     2.980    design_1_i/ALU_0/U0/clk
    SLICE_X20Y41         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  design_1_i/ALU_0/U0/result_reg[13]/Q
                         net (fo=1, routed)           0.595     4.093    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.498     2.690    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.772%)  route 0.586ns (56.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.672     2.980    design_1_i/ALU_0/U0/clk
    SLICE_X17Y40         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/ALU_0/U0/result_reg[5]/Q
                         net (fo=1, routed)           0.586     4.022    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X10Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.506     2.698    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.207%)  route 0.114ns (44.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.562     0.903    design_1_i/ALU_0/U0/clk
    SLICE_X18Y41         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ALU_0/U0/result_reg[10]/Q
                         net (fo=1, routed)           0.114     1.158    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X18Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.830     1.200    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.902%)  route 0.121ns (46.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.562     0.903    design_1_i/ALU_0/U0/clk
    SLICE_X18Y41         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ALU_0/U0/result_reg[9]/Q
                         net (fo=1, routed)           0.121     1.164    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X18Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.830     1.200    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.975%)  route 0.166ns (54.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.558     0.899    design_1_i/ALU_0/U0/clk
    SLICE_X21Y39         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ALU_0/U0/result_reg[15]/Q
                         net (fo=1, routed)           0.166     1.205    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X19Y39         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.829     1.199    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y39         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.835%)  route 0.173ns (55.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.556     0.897    design_1_i/ALU_0/U0/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/ALU_0/U0/result_reg[2]/Q
                         net (fo=1, routed)           0.173     1.211    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X22Y33         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.821     1.191    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.067%)  route 0.172ns (54.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.563     0.904    design_1_i/ALU_0/U0/clk
    SLICE_X15Y43         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ALU_0/U0/result_reg[6]/Q
                         net (fo=1, routed)           0.172     1.216    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.831     1.201    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.319%)  route 0.192ns (57.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.559     0.900    design_1_i/ALU_0/U0/clk
    SLICE_X21Y40         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ALU_0/U0/result_reg[14]/Q
                         net (fo=1, routed)           0.192     1.233    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.829     1.199    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.598%)  route 0.215ns (60.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.562     0.903    design_1_i/ALU_0/U0/clk
    SLICE_X17Y40         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ALU_0/U0/result_reg[4]/Q
                         net (fo=1, routed)           0.215     1.259    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X17Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.830     1.200    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.272%)  route 0.227ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.556     0.897    design_1_i/ALU_0/U0/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/ALU_0/U0/result_reg[3]/Q
                         net (fo=1, routed)           0.227     1.265    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X22Y32         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.820     1.190    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.359%)  route 0.223ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.559     0.900    design_1_i/ALU_0/U0/clk
    SLICE_X20Y41         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/ALU_0/U0/result_reg[13]/Q
                         net (fo=1, routed)           0.223     1.287    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.829     1.199    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ALU_0/U0/result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.140%)  route 0.225ns (57.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.559     0.900    design_1_i/ALU_0/U0/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/ALU_0/U0/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/ALU_0/U0/result_reg[12]/Q
                         net (fo=1, routed)           0.225     1.289    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.829     1.199    design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_gpio_result/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.796ns  (logic 3.941ns (44.810%)  route 4.854ns (55.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.656     2.964    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.854     8.274    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.760 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.760    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 3.966ns (46.907%)  route 4.489ns (53.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.656     2.964    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.489     7.909    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.419 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.419    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.125ns (54.787%)  route 3.404ns (45.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.656     2.964    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.404     6.787    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.706    10.493 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.493    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 4.130ns (54.924%)  route 3.390ns (45.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        1.656     2.964    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.390     6.773    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.711    10.484 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.484    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.413ns (54.805%)  route 1.165ns (45.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.551     0.891    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.165     2.185    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.285     3.470 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.470    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.421ns (55.043%)  route 1.161ns (44.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.551     0.891    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.161     2.180    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.293     3.473 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.473    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.352ns (45.173%)  route 1.641ns (54.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.551     0.891    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.641     2.673    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.884 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.328ns (42.324%)  route 1.809ns (57.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1803, routed)        0.551     0.891    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.809     2.842    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.029 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.029    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





