// Seed: 345138097
module module_0 (
    input tri1 id_0,
    input wor  id_1
    , id_3
);
  wire id_4;
  id_5 :
  assert property (@(posedge 1 or posedge 1) 1)
  else;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    output wire id_14
);
  wire id_16;
  always begin
    id_7 = 1;
  end
  module_0(
      id_6, id_5
  );
  wand id_17 = 1'b0, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  supply1  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  =  1  +  1  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  assign id_39 = 1'b0 - 1'b0;
  assign id_36 = id_2;
endmodule
