
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800100  00001ae8  00001b7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ae8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  00800126  00800126  00001ba2  2**0
                  ALLOC
  3 .stab         00002c7c  00000000  00000000  00001ba4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000c05  00000000  00000000  00004820  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00005425  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000288  00000000  00000000  00005454  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000025e1  00000000  00000000  000056dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c1b  00000000  00000000  00007cbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001360  00000000  00000000  000088d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000830  00000000  00000000  00009c38  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000978  00000000  00000000  0000a468  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002052  00000000  00000000  0000ade0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000220  00000000  00000000  0000ce32  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
	}
	*key = keybak;
}

void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 aa 02 	jmp	0x554	; 0x554 <__vector_3>
      10:	0c 94 cd 02 	jmp	0x59a	; 0x59a <__vector_4>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 24 03 	jmp	0x648	; 0x648 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 48 02 	jmp	0x490	; 0x490 <__vector_16>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e8 ee       	ldi	r30, 0xE8	; 232
      7c:	fa e1       	ldi	r31, 0x1A	; 26
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a6 32       	cpi	r26, 0x26	; 38
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	a6 e2       	ldi	r26, 0x26	; 38
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a1 35       	cpi	r26, 0x51	; 81
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 09 07 	call	0xe12	; 0xe12 <main>
      9e:	0c 94 72 0d 	jmp	0x1ae4	; 0x1ae4 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <nrf24l01_readregister>:
      a6:	5f 98       	cbi	0x0b, 7	; 11
      a8:	8f 71       	andi	r24, 0x1F	; 31
      aa:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      ae:	8f ef       	ldi	r24, 0xFF	; 255
      b0:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      b4:	5f 9a       	sbi	0x0b, 7	; 11
      b6:	08 95       	ret

000000b8 <nrf24l01_writeregister>:
      b8:	cf 93       	push	r28
      ba:	c6 2f       	mov	r28, r22
      bc:	5f 98       	cbi	0x0b, 7	; 11
      be:	8f 71       	andi	r24, 0x1F	; 31
void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0;i < 16;++i)
      c0:	80 62       	ori	r24, 0x20	; 32
      c2:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      c6:	8c 2f       	mov	r24, r28
      c8:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      cc:	5f 9a       	sbi	0x0b, 7	; 11
      ce:	cf 91       	pop	r28
      d0:	08 95       	ret

000000d2 <nrf24l01_writeregisters>:
      d2:	ff 92       	push	r15
      d4:	0f 93       	push	r16
      d6:	1f 93       	push	r17
      d8:	cf 93       	push	r28
      da:	df 93       	push	r29
	}

	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 2 ? 1 : 0;
      dc:	06 2f       	mov	r16, r22
      de:	17 2f       	mov	r17, r23
      e0:	f4 2e       	mov	r15, r20
      e2:	5f 98       	cbi	0x0b, 7	; 11
      e4:	8f 71       	andi	r24, 0x1F	; 31
      e6:	80 62       	ori	r24, 0x20	; 32
      e8:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      ec:	ff 20       	and	r15, r15
      ee:	71 f0       	breq	.+28     	; 0x10c <nrf24l01_writeregisters+0x3a>
      f0:	c0 2f       	mov	r28, r16
      f2:	d1 2f       	mov	r29, r17
      f4:	8e 01       	movw	r16, r28
      f6:	0f 5f       	subi	r16, 0xFF	; 255
		if (*code & 512) nlfshift |= 2;
      f8:	1f 4f       	sbci	r17, 0xFF	; 255
      fa:	fa 94       	dec	r15
		if (*code & 0x100000) nlfshift |= 4;
      fc:	0f 0d       	add	r16, r15
      fe:	11 1d       	adc	r17, r1
		nlfind = (*code & 0x4000000) ? 1 : 0;
     100:	89 91       	ld	r24, Y+
     102:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     106:	c0 17       	cp	r28, r16
     108:	d1 07       	cpc	r29, r17
     10a:	d1 f7       	brne	.-12     	; 0x100 <nrf24l01_writeregisters+0x2e>
     10c:	5f 9a       	sbi	0x0b, 7	; 11
     10e:	df 91       	pop	r29
     110:	cf 91       	pop	r28
     112:	1f 91       	pop	r17
     114:	0f 91       	pop	r16
     116:	ff 90       	pop	r15
		if (*code & 0x80000000) nlfind |= 2;
     118:	08 95       	ret

0000011a <nrf24l01_setrxaddr0>:
     11a:	45 e0       	ldi	r20, 0x05	; 5
     11c:	bc 01       	movw	r22, r24
		r = (NLF[nlfind] >> nlfshift) & 1;
     11e:	8a e0       	ldi	r24, 0x0A	; 10
     120:	0e 94 69 00 	call	0xd2	; 0xd2 <nrf24l01_writeregisters>
     124:	08 95       	ret

00000126 <nrf24l01_flushRXfifo>:
     126:	5f 98       	cbi	0x0b, 7	; 11
     128:	82 ee       	ldi	r24, 0xE2	; 226
     12a:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     12e:	5f 9a       	sbi	0x0b, 7	; 11
     130:	08 95       	ret

00000132 <nrf24l01_flushTXfifo>:
     132:	5f 98       	cbi	0x0b, 7	; 11
     134:	81 ee       	ldi	r24, 0xE1	; 225
     136:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     13a:	5f 9a       	sbi	0x0b, 7	; 11
		if (*key & 0x10000) r ^= 1;
     13c:	08 95       	ret

0000013e <nrf24l01_setRX>:
     13e:	80 e0       	ldi	r24, 0x00	; 0
     140:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     144:	68 2f       	mov	r22, r24
     146:	61 60       	ori	r22, 0x01	; 1
     148:	80 e0       	ldi	r24, 0x00	; 0
     14a:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     14e:	80 e0       	ldi	r24, 0x00	; 0
     150:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     154:	68 2f       	mov	r22, r24
     156:	62 60       	ori	r22, 0x02	; 2
     158:	80 e0       	ldi	r24, 0x00	; 0
     15a:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     15e:	60 e7       	ldi	r22, 0x70	; 112
     160:	87 e0       	ldi	r24, 0x07	; 7
     162:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
		nlfshift = *code & 2 ? 1 : 0;
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
     166:	0e 94 93 00 	call	0x126	; 0x126 <nrf24l01_flushRXfifo>
		if (*key & 0x10000) r ^= 1;
     16a:	0e 94 99 00 	call	0x132	; 0x132 <nrf24l01_flushTXfifo>
     16e:	28 9a       	sbi	0x05, 0	; 5
		if (*code & 1) r ^= 1;
     170:	8b e2       	ldi	r24, 0x2B	; 43
     172:	91 e0       	ldi	r25, 0x01	; 1
     174:	01 97       	sbiw	r24, 0x01	; 1
     176:	f1 f7       	brne	.-4      	; 0x174 <nrf24l01_setRX+0x36>
     178:	00 c0       	rjmp	.+0      	; 0x17a <nrf24l01_setRX+0x3c>
     17a:	00 00       	nop
		if (*code & 0x10000) r ^= 1;
     17c:	08 95       	ret

0000017e <nrf24l01_init>:
     17e:	cf 93       	push	r28
     180:	c8 2f       	mov	r28, r24
     182:	20 9a       	sbi	0x04, 0	; 4
     184:	57 9a       	sbi	0x0a, 7	; 10
     186:	28 98       	cbi	0x05, 0	; 5
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
     188:	5f 9a       	sbi	0x0b, 7	; 11
     18a:	8f e0       	ldi	r24, 0x0F	; 15
     18c:	97 e2       	ldi	r25, 0x27	; 39
     18e:	01 97       	sbiw	r24, 0x01	; 1
     190:	f1 f7       	brne	.-4      	; 0x18e <nrf24l01_init+0x10>
     192:	00 c0       	rjmp	.+0      	; 0x194 <nrf24l01_init+0x16>
     194:	00 00       	nop
     196:	6f e0       	ldi	r22, 0x0F	; 15
     198:	80 e0       	ldi	r24, 0x00	; 0
     19a:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     19e:	61 e0       	ldi	r22, 0x01	; 1
     1a0:	81 e0       	ldi	r24, 0x01	; 1
     1a2:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1a6:	61 e0       	ldi	r22, 0x01	; 1
     1a8:	82 e0       	ldi	r24, 0x02	; 2
     1aa:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1ae:	63 e0       	ldi	r22, 0x03	; 3
     1b0:	83 e0       	ldi	r24, 0x03	; 3
     1b2:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1b6:	6f ef       	ldi	r22, 0xFF	; 255
     1b8:	84 e0       	ldi	r24, 0x04	; 4
     1ba:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1be:	6c 2f       	mov	r22, r28
     1c0:	85 e0       	ldi	r24, 0x05	; 5
     1c2:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1c6:	66 e2       	ldi	r22, 0x26	; 38
     1c8:	86 e0       	ldi	r24, 0x06	; 6
     1ca:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1ce:	60 e2       	ldi	r22, 0x20	; 32
     1d0:	81 e1       	ldi	r24, 0x11	; 17
     1d2:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1d6:	60 e0       	ldi	r22, 0x00	; 0
     1d8:	8c e1       	ldi	r24, 0x1C	; 28
     1da:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1de:	0e 94 9f 00 	call	0x13e	; 0x13e <nrf24l01_setRX>
     1e2:	cf 91       	pop	r28
     1e4:	08 95       	ret

000001e6 <nrf24l01_setTX>:
     1e6:	28 98       	cbi	0x05, 0	; 5
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
     1e8:	80 e0       	ldi	r24, 0x00	; 0
     1ea:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     1ee:	68 2f       	mov	r22, r24
     1f0:	6e 7f       	andi	r22, 0xFE	; 254
     1f2:	80 e0       	ldi	r24, 0x00	; 0
     1f4:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1f8:	80 e0       	ldi	r24, 0x00	; 0
     1fa:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     1fe:	68 2f       	mov	r22, r24
     200:	62 60       	ori	r22, 0x02	; 2
     202:	80 e0       	ldi	r24, 0x00	; 0
     204:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     208:	60 e3       	ldi	r22, 0x30	; 48
     20a:	87 e0       	ldi	r24, 0x07	; 7
     20c:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     210:	0e 94 99 00 	call	0x132	; 0x132 <nrf24l01_flushTXfifo>
     214:	8b e2       	ldi	r24, 0x2B	; 43
     216:	91 e0       	ldi	r25, 0x01	; 1
     218:	01 97       	sbiw	r24, 0x01	; 1
     21a:	f1 f7       	brne	.-4      	; 0x218 <nrf24l01_setTX+0x32>
     21c:	00 c0       	rjmp	.+0      	; 0x21e <nrf24l01_setTX+0x38>
     21e:	00 00       	nop
     220:	08 95       	ret

00000222 <nrf24l01_write>:
     222:	0f 93       	push	r16
     224:	1f 93       	push	r17
     226:	cf 93       	push	r28
     228:	df 93       	push	r29
     22a:	08 2f       	mov	r16, r24
     22c:	19 2f       	mov	r17, r25
     22e:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <nrf24l01_setTX>
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
	}

	for (i = 0; i < 528; ++i)
     232:	5f 98       	cbi	0x0b, 7	; 11
     234:	80 ea       	ldi	r24, 0xA0	; 160
		if (*code & 1) r ^= 1;
		if (*code & 0x10000) r ^= 1;
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
	}
	*key = keybak;
     236:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     23a:	c0 2f       	mov	r28, r16
     23c:	d1 2f       	mov	r29, r17
     23e:	10 e0       	ldi	r17, 0x00	; 0
     240:	89 91       	ld	r24, Y+
     242:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     246:	1f 5f       	subi	r17, 0xFF	; 255
     248:	10 32       	cpi	r17, 0x20	; 32
     24a:	d1 f7       	brne	.-12     	; 0x240 <nrf24l01_write+0x1e>
     24c:	5f 9a       	sbi	0x0b, 7	; 11
     24e:	28 9a       	sbi	0x05, 0	; 5
     250:	85 e3       	ldi	r24, 0x35	; 53
     252:	8a 95       	dec	r24
     254:	f1 f7       	brne	.-4      	; 0x252 <nrf24l01_write+0x30>
}
     256:	00 00       	nop
     258:	28 98       	cbi	0x05, 0	; 5
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	1f 91       	pop	r17
     260:	0f 91       	pop	r16
     262:	08 95       	ret

00000264 <SPI_init>:
     264:	24 98       	cbi	0x04, 4	; 4
     266:	23 9a       	sbi	0x04, 3	; 4
     268:	25 9a       	sbi	0x04, 5	; 4
     26a:	22 9a       	sbi	0x04, 2	; 4
     26c:	83 e5       	ldi	r24, 0x53	; 83
     26e:	8c bd       	out	0x2c, r24	; 44
     270:	1d bc       	out	0x2d, r1	; 45
     272:	08 95       	ret

00000274 <SPI_rw>:
     274:	8e bd       	out	0x2e, r24	; 46
     276:	0d b4       	in	r0, 0x2d	; 45
     278:	07 fe       	sbrs	r0, 7
     27a:	fd cf       	rjmp	.-6      	; 0x276 <SPI_rw+0x2>
     27c:	8e b5       	in	r24, 0x2e	; 46
     27e:	08 95       	ret

00000280 <uart_init>:
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	90 93 c5 00 	sts	0x00C5, r25
     286:	80 93 c4 00 	sts	0x00C4, r24

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     28a:	86 e0       	ldi	r24, 0x06	; 6
     28c:	80 93 c2 00 	sts	0x00C2, r24
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     290:	88 e1       	ldi	r24, 0x18	; 24
     292:	80 93 c1 00 	sts	0x00C1, r24
     296:	08 95       	ret

00000298 <set_rtc_speed>:

	hacking_attempts_cnt = 0; // we can clear this one now
}

void set_rtc_speed(uint8_t slow) {
	rtc_slow_mode = slow;
     298:	80 93 2f 01 	sts	0x012F, r24

	// set prescaller 1024 .. 8second interrupt
	if(slow) {
     29c:	88 23       	and	r24, r24
     29e:	31 f0       	breq	.+12     	; 0x2ac <set_rtc_speed+0x14>
		TCCR2B |= (1<<CS21);
     2a0:	e1 eb       	ldi	r30, 0xB1	; 177
     2a2:	f0 e0       	ldi	r31, 0x00	; 0
     2a4:	80 81       	ld	r24, Z
     2a6:	82 60       	ori	r24, 0x02	; 2
     2a8:	80 83       	st	Z, r24
     2aa:	08 95       	ret
	}
	// set prescaller to 128 .. 1second interrupt
	else {
		TCCR2B &= ~(1<<CS21);
     2ac:	e1 eb       	ldi	r30, 0xB1	; 177
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	8d 7f       	andi	r24, 0xFD	; 253
     2b4:	80 83       	st	Z, r24
     2b6:	08 95       	ret

000002b8 <police_off>:
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
}

// stop police lights in ISR (if currently running)
void police_off() {
	while(police_lights_busy); // wait until ISR finishes (possibly)
     2b8:	80 91 34 01 	lds	r24, 0x0134
     2bc:	81 11       	cpse	r24, r1
     2be:	fc cf       	rjmp	.-8      	; 0x2b8 <police_off>

	police_lights_count = 0; // end it
     2c0:	10 92 39 01 	sts	0x0139, r1
     2c4:	08 95       	ret

000002c6 <police_on>:
}

// start police lights in ISR for N times
void police_on(uint8_t times) {
     2c6:	cf 93       	push	r28
     2c8:	c8 2f       	mov	r28, r24
	police_off();
     2ca:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <police_off>

	police_lights_stage = 0;
     2ce:	10 92 38 01 	sts	0x0138, r1
	police_lights_stage_on_timer = 0;
     2d2:	10 92 36 01 	sts	0x0136, r1
     2d6:	10 92 35 01 	sts	0x0135, r1
	police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT;
     2da:	85 e0       	ldi	r24, 0x05	; 5
     2dc:	80 93 37 01 	sts	0x0137, r24

	police_lights_count = times; // start it
     2e0:	c0 93 39 01 	sts	0x0139, r28
}
     2e4:	cf 91       	pop	r28
     2e6:	08 95       	ret

000002e8 <update_kl_settings_to_eeprom>:

void update_kl_settings_to_eeprom() {
	// save all working stuff to eeprom, and mark if VALID

	// MASTER CRYPT-KEY
	eeprom_update_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     2e8:	48 e0       	ldi	r20, 0x08	; 8
     2ea:	50 e0       	ldi	r21, 0x00	; 0
     2ec:	61 e0       	ldi	r22, 0x01	; 1
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	85 e4       	ldi	r24, 0x45	; 69
     2f2:	91 e0       	ldi	r25, 0x01	; 1
     2f4:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <__eeupd_block_m328p>

	// COUNTERS
	eeprom_update_word((uint16_t *)EEPROM_RX_COUNTER, kl_rx_counter);
     2f8:	60 91 4d 01 	lds	r22, 0x014D
     2fc:	70 91 4e 01 	lds	r23, 0x014E
     300:	89 e0       	ldi	r24, 0x09	; 9
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	0e 94 95 0c 	call	0x192a	; 0x192a <__eeupd_word_m328p>
	eeprom_update_word((uint16_t *)EEPROM_TX_COUNTER, kl_tx_counter);
     308:	60 91 4f 01 	lds	r22, 0x014F
     30c:	70 91 50 01 	lds	r23, 0x0150
     310:	8b e0       	ldi	r24, 0x0B	; 11
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	0e 94 95 0c 	call	0x192a	; 0x192a <__eeupd_word_m328p>

	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
     318:	6a ea       	ldi	r22, 0xAA	; 170
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	0e 94 83 0c 	call	0x1906	; 0x1906 <__eeupd_byte_m328p>
     322:	08 95       	ret

00000324 <send_command>:
	police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT;

	police_lights_count = times; // start it
}

void send_command(uint16_t command, uint8_t *param, uint8_t param_len) {
     324:	cf 92       	push	r12
     326:	df 92       	push	r13
     328:	ef 92       	push	r14
     32a:	ff 92       	push	r15
     32c:	0f 93       	push	r16
     32e:	1f 93       	push	r17
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
     334:	cd b7       	in	r28, 0x3d	; 61
     336:	de b7       	in	r29, 0x3e	; 62
     338:	a0 97       	sbiw	r28, 0x20	; 32
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	f8 94       	cli
     33e:	de bf       	out	0x3e, r29	; 62
     340:	0f be       	out	0x3f, r0	; 63
     342:	cd bf       	out	0x3d, r28	; 61
	// build access code
	uint32_t decrypted = kl_tx_counter; // add counter to lower 2 bytes
     344:	c0 90 4f 01 	lds	r12, 0x014F
     348:	d0 90 50 01 	lds	r13, 0x0150
	decrypted |= ((uint32_t)command) << 16; // add command to upper 2 bytes
     34c:	8c 01       	movw	r16, r24
     34e:	20 e0       	ldi	r18, 0x00	; 0
     350:	30 e0       	ldi	r19, 0x00	; 0
     352:	98 01       	movw	r18, r16
     354:	11 27       	eor	r17, r17
     356:	00 27       	eor	r16, r16
	police_lights_count = times; // start it
}

void send_command(uint16_t command, uint8_t *param, uint8_t param_len) {
	// build access code
	uint32_t decrypted = kl_tx_counter; // add counter to lower 2 bytes
     358:	e1 2c       	mov	r14, r1
     35a:	f1 2c       	mov	r15, r1
	decrypted |= ((uint32_t)command) << 16; // add command to upper 2 bytes
     35c:	0c 29       	or	r16, r12
     35e:	1d 29       	or	r17, r13
     360:	2e 29       	or	r18, r14
     362:	3f 29       	or	r19, r15
	// build the tx buffer
	uint8_t tx_buff[32];
	uint8_t *tx_buff_ptr = tx_buff;

	// ACCESS CODE
	memcpy(tx_buff_ptr, &decrypted, 4);
     364:	09 83       	std	Y+1, r16	; 0x01
     366:	1a 83       	std	Y+2, r17	; 0x02
     368:	2b 83       	std	Y+3, r18	; 0x03
     36a:	3c 83       	std	Y+4, r19	; 0x04
	tx_buff_ptr+=4;

	// COMMAND
	memcpy(tx_buff_ptr, &command, 2);
     36c:	9e 83       	std	Y+6, r25	; 0x06
     36e:	8d 83       	std	Y+5, r24	; 0x05
	tx_buff_ptr+=2;
     370:	9e 01       	movw	r18, r28
     372:	29 5f       	subi	r18, 0xF9	; 249
     374:	3f 4f       	sbci	r19, 0xFF	; 255

	// PARAM
	memcpy(tx_buff_ptr, param, param_len);
     376:	50 e0       	ldi	r21, 0x00	; 0
     378:	82 2f       	mov	r24, r18
     37a:	93 2f       	mov	r25, r19
     37c:	0e 94 4e 0a 	call	0x149c	; 0x149c <memcpy>
	// tx_buff_ptr+=param_len; // not required

	// send!
	nrf24l01_write(tx_buff);
     380:	ce 01       	movw	r24, r28
     382:	01 96       	adiw	r24, 0x01	; 1
     384:	0e 94 11 01 	call	0x222	; 0x222 <nrf24l01_write>

	// we don't know if it was sent or not... lets try it that way.
	// we can see if package was received by the receiver and then increase the counter.
	kl_tx_counter++;
     388:	80 91 4f 01 	lds	r24, 0x014F
     38c:	90 91 50 01 	lds	r25, 0x0150
     390:	01 96       	adiw	r24, 0x01	; 1
     392:	90 93 50 01 	sts	0x0150, r25
     396:	80 93 4f 01 	sts	0x014F, r24
	update_kl_settings_to_eeprom();
     39a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>

	// back to listening
	nrf24l01_setRX();
     39e:	0e 94 9f 00 	call	0x13e	; 0x13e <nrf24l01_setRX>
}
     3a2:	a0 96       	adiw	r28, 0x20	; 32
     3a4:	0f b6       	in	r0, 0x3f	; 63
     3a6:	f8 94       	cli
     3a8:	de bf       	out	0x3e, r29	; 62
     3aa:	0f be       	out	0x3f, r0	; 63
     3ac:	cd bf       	out	0x3d, r28	; 61
     3ae:	df 91       	pop	r29
     3b0:	cf 91       	pop	r28
     3b2:	1f 91       	pop	r17
     3b4:	0f 91       	pop	r16
     3b6:	ff 90       	pop	r15
     3b8:	ef 90       	pop	r14
     3ba:	df 90       	pop	r13
     3bc:	cf 90       	pop	r12
     3be:	08 95       	ret

000003c0 <misc_hw_init>:

}

void misc_hw_init() {
	// nRF Radio IRQ
	setInput(nrf24l01_IRQ_DDR, nrf24l01_IRQ_PIN);
     3c0:	21 98       	cbi	0x04, 1	; 4
	nrf24l01_IRQ_PORT |= _BV(nrf24l01_IRQ_PIN); 						// turn ON internal pullup
     3c2:	29 9a       	sbi	0x05, 1	; 5
	nrf24l01_IRQ_PCMSKREG |= _BV(nrf24l01_IRQ_PCINTBIT); 				// set (un-mask) PCINTn pin for interrupt on change
     3c4:	eb e6       	ldi	r30, 0x6B	; 107
     3c6:	f0 e0       	ldi	r31, 0x00	; 0
     3c8:	80 81       	ld	r24, Z
     3ca:	82 60       	ori	r24, 0x02	; 2
     3cc:	80 83       	st	Z, r24
	PCICR |= _BV(nrf24l01_IRQ_PCICRBIT); 								// enable wanted PCICR
     3ce:	e8 e6       	ldi	r30, 0x68	; 104
     3d0:	f0 e0       	ldi	r31, 0x00	; 0
     3d2:	80 81       	ld	r24, Z
     3d4:	81 60       	ori	r24, 0x01	; 1
     3d6:	80 83       	st	Z, r24

	// Battery charging indicator
	setInput(BATT_CHRG_DDR, BATT_CHRG_PIN);
     3d8:	3b 98       	cbi	0x07, 3	; 7
	BATT_CHRG_PORT |= _BV(BATT_CHRG_PIN); 							// turn ON internal pullup
     3da:	43 9a       	sbi	0x08, 3	; 8
	BATT_CHRG_PCMSKREG |= _BV(BATT_CHRG_PCINTBIT); 					// set (un-mask) PCINTn pin for interrupt on change
     3dc:	ac e6       	ldi	r26, 0x6C	; 108
     3de:	b0 e0       	ldi	r27, 0x00	; 0
     3e0:	8c 91       	ld	r24, X
     3e2:	88 60       	ori	r24, 0x08	; 8
     3e4:	8c 93       	st	X, r24
	PCICR |= _BV(BATT_CHRG_PCICRBIT); 								// enable wanted PCICR
     3e6:	80 81       	ld	r24, Z
     3e8:	82 60       	ori	r24, 0x02	; 2
     3ea:	80 83       	st	Z, r24

	// Temp. sensor shutdown pin
	setOutput(TEMP_SHUT_DDR, TEMP_SHUT_PIN);
     3ec:	38 9a       	sbi	0x07, 0	; 7
	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);				// shutdown by default
     3ee:	40 98       	cbi	0x08, 0	; 8

	// RED LED
	setOutput(LED_RED_DDR, LED_RED_PIN);
     3f0:	55 9a       	sbi	0x0a, 5	; 10
	setLow(LED_RED_PORT, LED_RED_PIN);
     3f2:	5d 98       	cbi	0x0b, 5	; 11

	// BLUE LED
	setOutput(LED_BLUE_DDR, LED_BLUE_PIN);
     3f4:	56 9a       	sbi	0x0a, 6	; 10
	setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     3f6:	5e 98       	cbi	0x0b, 6	; 11

	// Solar panel voltage
	setInput(SOL_VOLT_DDR, SOL_VOLT_PIN);
     3f8:	3d 98       	cbi	0x07, 5	; 7
	SOL_VOLT_DIDR |= SOL_VOLT_DIDR_VAL;
     3fa:	ee e7       	ldi	r30, 0x7E	; 126
     3fc:	f0 e0       	ldi	r31, 0x00	; 0
     3fe:	80 81       	ld	r24, Z
     400:	80 62       	ori	r24, 0x20	; 32
     402:	80 83       	st	Z, r24

	// Booster voltage
	setInput(BOOST_VOLT_DDR, BOOST_VOLT_PIN);
     404:	3c 98       	cbi	0x07, 4	; 7
	SOL_VOLT_DIDR |= SOL_VOLT_DIDR_VAL;
     406:	80 81       	ld	r24, Z
     408:	80 62       	ori	r24, 0x20	; 32
     40a:	80 83       	st	Z, r24

	// Battery voltage
	setInput(BATT_VOLT_DDR, BATT_VOLT_PIN);
     40c:	3e 98       	cbi	0x07, 6	; 7
	BOOST_VOLT_DIDR |= BOOST_VOLT_DIDR_VAL;
     40e:	80 81       	ld	r24, Z
     410:	80 61       	ori	r24, 0x10	; 16
     412:	80 83       	st	Z, r24

	// Battery voltage
	setInput(BATT_VOLT_DDR, BATT_VOLT_PIN);
     414:	3e 98       	cbi	0x07, 6	; 7
	// no DIDR for battery voltage measurement pin

	// Temperature voltage/value
	setInput(TEMP_C_DDR, TEMP_C_PIN);
     416:	3a 98       	cbi	0x07, 2	; 7
	TEMP_C_DIDR |= TEMP_C_DIDR_VAL;
     418:	80 81       	ld	r24, Z
     41a:	84 60       	ori	r24, 0x04	; 4
     41c:	80 83       	st	Z, r24
     41e:	08 95       	ret

00000420 <delay_builtin_ms_>:
}

// built-in delay wrapper
void delay_builtin_ms_(uint16_t delay_ms) {
	while(delay_ms--) {
     420:	00 97       	sbiw	r24, 0x00	; 0
     422:	41 f0       	breq	.+16     	; 0x434 <delay_builtin_ms_+0x14>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     424:	ef ec       	ldi	r30, 0xCF	; 207
     426:	f7 e0       	ldi	r31, 0x07	; 7
     428:	31 97       	sbiw	r30, 0x01	; 1
     42a:	f1 f7       	brne	.-4      	; 0x428 <delay_builtin_ms_+0x8>
     42c:	00 c0       	rjmp	.+0      	; 0x42e <delay_builtin_ms_+0xe>
     42e:	00 00       	nop
     430:	01 97       	sbiw	r24, 0x01	; 1
     432:	c1 f7       	brne	.-16     	; 0x424 <delay_builtin_ms_+0x4>
     434:	08 95       	ret

00000436 <speed_camera>:
}

// simulates the speed camera flash
void speed_camera()	 {
	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     436:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     438:	8c e3       	ldi	r24, 0x3C	; 60
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     440:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     442:	8c e3       	ldi	r24, 0x3C	; 60
     444:	90 e0       	ldi	r25, 0x00	; 0
     446:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
}

// simulates the speed camera flash
void speed_camera()	 {
	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     44a:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     44c:	8c e3       	ldi	r24, 0x3C	; 60
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     454:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     456:	8c e3       	ldi	r24, 0x3C	; 60
     458:	90 e0       	ldi	r25, 0x00	; 0
     45a:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
	}
	delay_builtin_ms_(500);
     45e:	84 ef       	ldi	r24, 0xF4	; 244
     460:	91 e0       	ldi	r25, 0x01	; 1
     462:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>

	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     466:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     468:	8c e3       	ldi	r24, 0x3C	; 60
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     470:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     472:	8c e3       	ldi	r24, 0x3C	; 60
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		delay_builtin_ms_(60);
	}
	delay_builtin_ms_(500);

	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     47a:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     47c:	8c e3       	ldi	r24, 0x3C	; 60
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     484:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     486:	8c e3       	ldi	r24, 0x3C	; 60
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
     48e:	08 95       	ret

00000490 <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     490:	78 94       	sei
     492:	1f 92       	push	r1
     494:	0f 92       	push	r0
     496:	0f b6       	in	r0, 0x3f	; 63
     498:	0f 92       	push	r0
     49a:	11 24       	eor	r1, r1
     49c:	8f 93       	push	r24
     49e:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	80 93 34 01 	sts	0x0134, r24

	// blinker ON?
	if(police_lights_count) {
     4a6:	80 91 39 01 	lds	r24, 0x0139
     4aa:	88 23       	and	r24, r24
     4ac:	09 f4       	brne	.+2      	; 0x4b0 <__vector_16+0x20>
     4ae:	49 c0       	rjmp	.+146    	; 0x542 <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     4b0:	80 91 35 01 	lds	r24, 0x0135
     4b4:	90 91 36 01 	lds	r25, 0x0136
     4b8:	89 2b       	or	r24, r25
     4ba:	51 f0       	breq	.+20     	; 0x4d0 <__vector_16+0x40>
			police_lights_stage_on_timer--;
     4bc:	80 91 35 01 	lds	r24, 0x0135
     4c0:	90 91 36 01 	lds	r25, 0x0136
     4c4:	01 97       	sbiw	r24, 0x01	; 1
     4c6:	90 93 36 01 	sts	0x0136, r25
     4ca:	80 93 35 01 	sts	0x0135, r24
     4ce:	39 c0       	rjmp	.+114    	; 0x542 <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     4d0:	80 91 37 01 	lds	r24, 0x0137
     4d4:	88 23       	and	r24, r24
     4d6:	31 f0       	breq	.+12     	; 0x4e4 <__vector_16+0x54>
				police_lights_stage_counter--;
     4d8:	80 91 37 01 	lds	r24, 0x0137
     4dc:	81 50       	subi	r24, 0x01	; 1
     4de:	80 93 37 01 	sts	0x0137, r24
     4e2:	13 c0       	rjmp	.+38     	; 0x50a <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     4e4:	80 91 38 01 	lds	r24, 0x0138
     4e8:	88 23       	and	r24, r24
     4ea:	29 f0       	breq	.+10     	; 0x4f6 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     4ec:	80 91 39 01 	lds	r24, 0x0139
     4f0:	81 50       	subi	r24, 0x01	; 1
     4f2:	80 93 39 01 	sts	0x0139, r24
				}

				police_lights_stage = !police_lights_stage; // change it
     4f6:	90 91 38 01 	lds	r25, 0x0138
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	91 11       	cpse	r25, r1
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	80 93 38 01 	sts	0x0138, r24
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     504:	85 e0       	ldi	r24, 0x05	; 5
     506:	80 93 37 01 	sts	0x0137, r24
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     50a:	80 91 39 01 	lds	r24, 0x0139
     50e:	88 23       	and	r24, r24
     510:	b1 f0       	breq	.+44     	; 0x53e <__vector_16+0xae>
				if(police_lights_stage) {
     512:	80 91 38 01 	lds	r24, 0x0138
     516:	88 23       	and	r24, r24
     518:	31 f0       	breq	.+12     	; 0x526 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     51a:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     51c:	9b b1       	in	r25, 0x0b	; 11
     51e:	80 e2       	ldi	r24, 0x20	; 32
     520:	89 27       	eor	r24, r25
     522:	8b b9       	out	0x0b, r24	; 11
     524:	05 c0       	rjmp	.+10     	; 0x530 <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     526:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     528:	9b b1       	in	r25, 0x0b	; 11
     52a:	80 e4       	ldi	r24, 0x40	; 64
     52c:	89 27       	eor	r24, r25
     52e:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     530:	85 e0       	ldi	r24, 0x05	; 5
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	90 93 36 01 	sts	0x0136, r25
     538:	80 93 35 01 	sts	0x0135, r24
     53c:	02 c0       	rjmp	.+4      	; 0x542 <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     53e:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     540:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     542:	10 92 34 01 	sts	0x0134, r1
}
     546:	9f 91       	pop	r25
     548:	8f 91       	pop	r24
     54a:	0f 90       	pop	r0
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	0f 90       	pop	r0
     550:	1f 90       	pop	r1
     552:	18 95       	reti

00000554 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     554:	78 94       	sei
     556:	1f 92       	push	r1
     558:	0f 92       	push	r0
     55a:	0f b6       	in	r0, 0x3f	; 63
     55c:	0f 92       	push	r0
     55e:	11 24       	eor	r1, r1
     560:	8f 93       	push	r24
     562:	ef 93       	push	r30
     564:	ff 93       	push	r31
	sleep_disable();
     566:	83 b7       	in	r24, 0x33	; 51
     568:	8e 7f       	andi	r24, 0xFE	; 254
     56a:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     56c:	e8 e6       	ldi	r30, 0x68	; 104
     56e:	f0 e0       	ldi	r31, 0x00	; 0
     570:	80 81       	ld	r24, Z
     572:	8e 7f       	andi	r24, 0xFE	; 254
     574:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     576:	19 99       	sbic	0x03, 1	; 3
     578:	03 c0       	rjmp	.+6      	; 0x580 <__vector_3+0x2c>
		radio_event = 1;
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	80 93 41 01 	sts	0x0141, r24
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     580:	e8 e6       	ldi	r30, 0x68	; 104
     582:	f0 e0       	ldi	r31, 0x00	; 0
     584:	80 81       	ld	r24, Z
     586:	81 60       	ori	r24, 0x01	; 1
     588:	80 83       	st	Z, r24
}
     58a:	ff 91       	pop	r31
     58c:	ef 91       	pop	r30
     58e:	8f 91       	pop	r24
     590:	0f 90       	pop	r0
     592:	0f be       	out	0x3f, r0	; 63
     594:	0f 90       	pop	r0
     596:	1f 90       	pop	r1
     598:	18 95       	reti

0000059a <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     59a:	78 94       	sei
     59c:	1f 92       	push	r1
     59e:	0f 92       	push	r0
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	0f 92       	push	r0
     5a4:	11 24       	eor	r1, r1
     5a6:	8f 93       	push	r24
     5a8:	ef 93       	push	r30
     5aa:	ff 93       	push	r31
	sleep_disable();
     5ac:	83 b7       	in	r24, 0x33	; 51
     5ae:	8e 7f       	andi	r24, 0xFE	; 254
     5b0:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     5b2:	e8 e6       	ldi	r30, 0x68	; 104
     5b4:	f0 e0       	ldi	r31, 0x00	; 0
     5b6:	80 81       	ld	r24, Z
     5b8:	8d 7f       	andi	r24, 0xFD	; 253
     5ba:	80 83       	st	Z, r24

	charge_event = 1;
     5bc:	81 e0       	ldi	r24, 0x01	; 1
     5be:	80 93 42 01 	sts	0x0142, r24

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     5c2:	80 81       	ld	r24, Z
     5c4:	82 60       	ori	r24, 0x02	; 2
     5c6:	80 83       	st	Z, r24
}
     5c8:	ff 91       	pop	r31
     5ca:	ef 91       	pop	r30
     5cc:	8f 91       	pop	r24
     5ce:	0f 90       	pop	r0
     5d0:	0f be       	out	0x3f, r0	; 63
     5d2:	0f 90       	pop	r0
     5d4:	1f 90       	pop	r1
     5d6:	18 95       	reti

000005d8 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     5d8:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     5da:	83 70       	andi	r24, 0x03	; 3
     5dc:	99 27       	eor	r25, r25
     5de:	89 2b       	or	r24, r25
     5e0:	a1 f4       	brne	.+40     	; 0x60a <isleapyear+0x32>
     5e2:	9a 01       	movw	r18, r20
     5e4:	36 95       	lsr	r19
     5e6:	27 95       	ror	r18
     5e8:	36 95       	lsr	r19
     5ea:	27 95       	ror	r18
     5ec:	ab e7       	ldi	r26, 0x7B	; 123
     5ee:	b4 e1       	ldi	r27, 0x14	; 20
     5f0:	0e 94 da 09 	call	0x13b4	; 0x13b4 <__umulhisi3>
     5f4:	96 95       	lsr	r25
     5f6:	87 95       	ror	r24
     5f8:	64 e6       	ldi	r22, 0x64	; 100
     5fa:	68 9f       	mul	r22, r24
     5fc:	90 01       	movw	r18, r0
     5fe:	69 9f       	mul	r22, r25
     600:	30 0d       	add	r19, r0
     602:	11 24       	eor	r1, r1
     604:	42 17       	cp	r20, r18
     606:	53 07       	cpc	r21, r19
     608:	e1 f4       	brne	.+56     	; 0x642 <isleapyear+0x6a>
     60a:	9a 01       	movw	r18, r20
     60c:	32 95       	swap	r19
     60e:	22 95       	swap	r18
     610:	2f 70       	andi	r18, 0x0F	; 15
     612:	23 27       	eor	r18, r19
     614:	3f 70       	andi	r19, 0x0F	; 15
     616:	23 27       	eor	r18, r19
     618:	ae e3       	ldi	r26, 0x3E	; 62
     61a:	ba e0       	ldi	r27, 0x0A	; 10
     61c:	0e 94 da 09 	call	0x13b4	; 0x13b4 <__umulhisi3>
     620:	20 e9       	ldi	r18, 0x90	; 144
     622:	31 e0       	ldi	r19, 0x01	; 1
     624:	82 9f       	mul	r24, r18
     626:	b0 01       	movw	r22, r0
     628:	83 9f       	mul	r24, r19
     62a:	70 0d       	add	r23, r0
     62c:	92 9f       	mul	r25, r18
     62e:	70 0d       	add	r23, r0
     630:	11 24       	eor	r1, r1
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	46 17       	cp	r20, r22
     638:	57 07       	cpc	r21, r23
     63a:	29 f0       	breq	.+10     	; 0x646 <isleapyear+0x6e>
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	08 95       	ret
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	90 e0       	ldi	r25, 0x00	; 0
}
     646:	08 95       	ret

00000648 <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     648:	78 94       	sei
     64a:	1f 92       	push	r1
     64c:	0f 92       	push	r0
     64e:	0f b6       	in	r0, 0x3f	; 63
     650:	0f 92       	push	r0
     652:	11 24       	eor	r1, r1
     654:	af 92       	push	r10
     656:	bf 92       	push	r11
     658:	cf 92       	push	r12
     65a:	df 92       	push	r13
     65c:	ef 92       	push	r14
     65e:	ff 92       	push	r15
     660:	0f 93       	push	r16
     662:	1f 93       	push	r17
     664:	2f 93       	push	r18
     666:	3f 93       	push	r19
     668:	4f 93       	push	r20
     66a:	5f 93       	push	r21
     66c:	6f 93       	push	r22
     66e:	7f 93       	push	r23
     670:	8f 93       	push	r24
     672:	9f 93       	push	r25
     674:	af 93       	push	r26
     676:	bf 93       	push	r27
     678:	cf 93       	push	r28
     67a:	ef 93       	push	r30
     67c:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	80 93 26 01 	sts	0x0126, r24

	rtc_event = 1;
     684:	80 93 40 01 	sts	0x0140, r24

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     688:	80 91 2f 01 	lds	r24, 0x012F
     68c:	81 11       	cpse	r24, r1
     68e:	02 c0       	rjmp	.+4      	; 0x694 <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     690:	c1 e0       	ldi	r28, 0x01	; 1
     692:	01 c0       	rjmp	.+2      	; 0x696 <__vector_9+0x4e>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     694:	c8 e0       	ldi	r28, 0x08	; 8

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     696:	e5 e0       	ldi	r30, 0x05	; 5
     698:	f1 e0       	ldi	r31, 0x01	; 1
     69a:	80 81       	ld	r24, Z
     69c:	8c 0f       	add	r24, r28
     69e:	80 83       	st	Z, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     6a0:	a0 90 27 01 	lds	r10, 0x0127
     6a4:	b0 90 28 01 	lds	r11, 0x0128
     6a8:	c0 90 29 01 	lds	r12, 0x0129
     6ac:	d0 90 2a 01 	lds	r13, 0x012A
     6b0:	e0 90 2b 01 	lds	r14, 0x012B
     6b4:	f0 90 2c 01 	lds	r15, 0x012C
     6b8:	00 91 2d 01 	lds	r16, 0x012D
     6bc:	10 91 2e 01 	lds	r17, 0x012E
     6c0:	2c 2f       	mov	r18, r28
     6c2:	30 e0       	ldi	r19, 0x00	; 0
     6c4:	40 e0       	ldi	r20, 0x00	; 0
     6c6:	50 e0       	ldi	r21, 0x00	; 0
     6c8:	60 e0       	ldi	r22, 0x00	; 0
     6ca:	70 e0       	ldi	r23, 0x00	; 0
     6cc:	80 e0       	ldi	r24, 0x00	; 0
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	0e 94 45 0a 	call	0x148a	; 0x148a <__adddi3>
     6d4:	20 93 27 01 	sts	0x0127, r18
     6d8:	30 93 28 01 	sts	0x0128, r19
     6dc:	40 93 29 01 	sts	0x0129, r20
     6e0:	50 93 2a 01 	sts	0x012A, r21
     6e4:	60 93 2b 01 	sts	0x012B, r22
     6e8:	70 93 2c 01 	sts	0x012C, r23
     6ec:	80 93 2d 01 	sts	0x012D, r24
     6f0:	90 93 2e 01 	sts	0x012E, r25

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     6f4:	33 99       	sbic	0x06, 3	; 6
     6f6:	14 c0       	rjmp	.+40     	; 0x720 <__vector_9+0xd8>
		charging_time_sec += sec_step;
     6f8:	80 91 3c 01 	lds	r24, 0x013C
     6fc:	90 91 3d 01 	lds	r25, 0x013D
     700:	a0 91 3e 01 	lds	r26, 0x013E
     704:	b0 91 3f 01 	lds	r27, 0x013F
     708:	8c 0f       	add	r24, r28
     70a:	91 1d       	adc	r25, r1
     70c:	a1 1d       	adc	r26, r1
     70e:	b1 1d       	adc	r27, r1
     710:	80 93 3c 01 	sts	0x013C, r24
     714:	90 93 3d 01 	sts	0x013D, r25
     718:	a0 93 3e 01 	sts	0x013E, r26
     71c:	b0 93 3f 01 	sts	0x013F, r27
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     720:	80 91 05 01 	lds	r24, 0x0105
     724:	8c 33       	cpi	r24, 0x3C	; 60
     726:	80 f1       	brcs	.+96     	; 0x788 <__vector_9+0x140>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     728:	80 91 2f 01 	lds	r24, 0x012F
     72c:	88 23       	and	r24, r24
     72e:	31 f0       	breq	.+12     	; 0x73c <__vector_9+0xf4>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     730:	e5 e0       	ldi	r30, 0x05	; 5
     732:	f1 e0       	ldi	r31, 0x01	; 1
     734:	80 81       	ld	r24, Z
     736:	8c 53       	subi	r24, 0x3C	; 60
     738:	80 83       	st	Z, r24
     73a:	02 c0       	rjmp	.+4      	; 0x740 <__vector_9+0xf8>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     73c:	10 92 05 01 	sts	0x0105, r1
		}

		RTC[TIME_M]++;
     740:	e4 e0       	ldi	r30, 0x04	; 4
     742:	f1 e0       	ldi	r31, 0x01	; 1
     744:	80 81       	ld	r24, Z
     746:	8f 5f       	subi	r24, 0xFF	; 255
     748:	80 83       	st	Z, r24

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     74a:	80 91 30 01 	lds	r24, 0x0130
     74e:	90 91 31 01 	lds	r25, 0x0131
     752:	a0 91 32 01 	lds	r26, 0x0132
     756:	b0 91 33 01 	lds	r27, 0x0133
     75a:	89 2b       	or	r24, r25
     75c:	8a 2b       	or	r24, r26
     75e:	8b 2b       	or	r24, r27
     760:	99 f0       	breq	.+38     	; 0x788 <__vector_9+0x140>
     762:	80 91 30 01 	lds	r24, 0x0130
     766:	90 91 31 01 	lds	r25, 0x0131
     76a:	a0 91 32 01 	lds	r26, 0x0132
     76e:	b0 91 33 01 	lds	r27, 0x0133
     772:	01 97       	sbiw	r24, 0x01	; 1
     774:	a1 09       	sbc	r26, r1
     776:	b1 09       	sbc	r27, r1
     778:	80 93 30 01 	sts	0x0130, r24
     77c:	90 93 31 01 	sts	0x0131, r25
     780:	a0 93 32 01 	sts	0x0132, r26
     784:	b0 93 33 01 	sts	0x0133, r27

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     788:	80 91 04 01 	lds	r24, 0x0104
     78c:	8c 33       	cpi	r24, 0x3C	; 60
     78e:	38 f0       	brcs	.+14     	; 0x79e <__vector_9+0x156>
	{
		RTC[TIME_M] = 0;
     790:	10 92 04 01 	sts	0x0104, r1
		RTC[TIME_H]++;
     794:	e3 e0       	ldi	r30, 0x03	; 3
     796:	f1 e0       	ldi	r31, 0x01	; 1
     798:	80 81       	ld	r24, Z
     79a:	8f 5f       	subi	r24, 0xFF	; 255
     79c:	80 83       	st	Z, r24

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     79e:	80 91 03 01 	lds	r24, 0x0103
     7a2:	88 31       	cpi	r24, 0x18	; 24
     7a4:	90 f0       	brcs	.+36     	; 0x7ca <__vector_9+0x182>
	{
		RTC[TIME_H] = 0;
     7a6:	10 92 03 01 	sts	0x0103, r1
		RTC[DATE_D]++;
     7aa:	e2 e0       	ldi	r30, 0x02	; 2
     7ac:	f1 e0       	ldi	r31, 0x01	; 1
     7ae:	80 81       	ld	r24, Z
     7b0:	8f 5f       	subi	r24, 0xFF	; 255
     7b2:	80 83       	st	Z, r24

		// advance weekday
		RTC[DATE_W]++;
     7b4:	e6 e0       	ldi	r30, 0x06	; 6
     7b6:	f1 e0       	ldi	r31, 0x01	; 1
     7b8:	80 81       	ld	r24, Z
     7ba:	8f 5f       	subi	r24, 0xFF	; 255
     7bc:	80 83       	st	Z, r24
		if(RTC[DATE_W] > 7)
     7be:	80 81       	ld	r24, Z
     7c0:	88 30       	cpi	r24, 0x08	; 8
     7c2:	18 f0       	brcs	.+6      	; 0x7ca <__vector_9+0x182>
		{
			RTC[DATE_W] = 1;
     7c4:	81 e0       	ldi	r24, 0x01	; 1
     7c6:	80 93 06 01 	sts	0x0106, r24
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     7ca:	80 91 02 01 	lds	r24, 0x0102
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     7ce:	80 32       	cpi	r24, 0x20	; 32
     7d0:	68 f5       	brcc	.+90     	; 0x82c <__vector_9+0x1e4>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     7d2:	80 91 02 01 	lds	r24, 0x0102
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     7d6:	8f 31       	cpi	r24, 0x1F	; 31
     7d8:	81 f4       	brne	.+32     	; 0x7fa <__vector_9+0x1b2>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     7da:	80 91 01 01 	lds	r24, 0x0101
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     7de:	84 30       	cpi	r24, 0x04	; 4
     7e0:	29 f1       	breq	.+74     	; 0x82c <__vector_9+0x1e4>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     7e2:	80 91 01 01 	lds	r24, 0x0101
     7e6:	86 30       	cpi	r24, 0x06	; 6
     7e8:	09 f1       	breq	.+66     	; 0x82c <__vector_9+0x1e4>
				|| (RTC[DATE_M] == 9)
     7ea:	80 91 01 01 	lds	r24, 0x0101
     7ee:	89 30       	cpi	r24, 0x09	; 9
     7f0:	e9 f0       	breq	.+58     	; 0x82c <__vector_9+0x1e4>
				|| (RTC[DATE_M] == 11)
     7f2:	80 91 01 01 	lds	r24, 0x0101
     7f6:	8b 30       	cpi	r24, 0x0B	; 11
     7f8:	c9 f0       	breq	.+50     	; 0x82c <__vector_9+0x1e4>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     7fa:	80 91 02 01 	lds	r24, 0x0102
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     7fe:	8e 31       	cpi	r24, 0x1E	; 30
     800:	21 f4       	brne	.+8      	; 0x80a <__vector_9+0x1c2>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     802:	80 91 01 01 	lds	r24, 0x0101
     806:	82 30       	cpi	r24, 0x02	; 2
     808:	89 f0       	breq	.+34     	; 0x82c <__vector_9+0x1e4>
		)
		|| (
			(RTC[DATE_D] == 29)
     80a:	80 91 02 01 	lds	r24, 0x0102
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     80e:	8d 31       	cpi	r24, 0x1D	; 29
     810:	a9 f4       	brne	.+42     	; 0x83c <__vector_9+0x1f4>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     812:	80 91 01 01 	lds	r24, 0x0101
     816:	82 30       	cpi	r24, 0x02	; 2
     818:	89 f4       	brne	.+34     	; 0x83c <__vector_9+0x1f4>
			&& !isleapyear(2000+RTC[DATE_Y])
     81a:	80 91 00 01 	lds	r24, 0x0100
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	80 53       	subi	r24, 0x30	; 48
     822:	98 4f       	sbci	r25, 0xF8	; 248
     824:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <isleapyear>
     828:	81 11       	cpse	r24, r1
     82a:	08 c0       	rjmp	.+16     	; 0x83c <__vector_9+0x1f4>
		)
	)
	{
		RTC[DATE_D] = 1;
     82c:	81 e0       	ldi	r24, 0x01	; 1
     82e:	80 93 02 01 	sts	0x0102, r24
		RTC[DATE_M]++;
     832:	e1 e0       	ldi	r30, 0x01	; 1
     834:	f1 e0       	ldi	r31, 0x01	; 1
     836:	80 81       	ld	r24, Z
     838:	8f 5f       	subi	r24, 0xFF	; 255
     83a:	80 83       	st	Z, r24
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     83c:	80 91 01 01 	lds	r24, 0x0101
     840:	8d 30       	cpi	r24, 0x0D	; 13
     842:	40 f0       	brcs	.+16     	; 0x854 <__vector_9+0x20c>
	{
		RTC[DATE_Y]++;
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f1 e0       	ldi	r31, 0x01	; 1
     848:	80 81       	ld	r24, Z
     84a:	8f 5f       	subi	r24, 0xFF	; 255
     84c:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     84e:	81 e0       	ldi	r24, 0x01	; 1
     850:	80 93 01 01 	sts	0x0101, r24
	}

	rtc_busy = 0; // for sync
     854:	10 92 26 01 	sts	0x0126, r1
}
     858:	ff 91       	pop	r31
     85a:	ef 91       	pop	r30
     85c:	cf 91       	pop	r28
     85e:	bf 91       	pop	r27
     860:	af 91       	pop	r26
     862:	9f 91       	pop	r25
     864:	8f 91       	pop	r24
     866:	7f 91       	pop	r23
     868:	6f 91       	pop	r22
     86a:	5f 91       	pop	r21
     86c:	4f 91       	pop	r20
     86e:	3f 91       	pop	r19
     870:	2f 91       	pop	r18
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	ff 90       	pop	r15
     878:	ef 90       	pop	r14
     87a:	df 90       	pop	r13
     87c:	cf 90       	pop	r12
     87e:	bf 90       	pop	r11
     880:	af 90       	pop	r10
     882:	0f 90       	pop	r0
     884:	0f be       	out	0x3f, r0	; 63
     886:	0f 90       	pop	r0
     888:	1f 90       	pop	r1
     88a:	18 95       	reti

0000088c <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
     88c:	2f 92       	push	r2
     88e:	3f 92       	push	r3
     890:	4f 92       	push	r4
     892:	5f 92       	push	r5
     894:	6f 92       	push	r6
     896:	7f 92       	push	r7
     898:	8f 92       	push	r8
     89a:	9f 92       	push	r9
     89c:	af 92       	push	r10
     89e:	bf 92       	push	r11
     8a0:	cf 92       	push	r12
     8a2:	df 92       	push	r13
     8a4:	ef 92       	push	r14
     8a6:	ff 92       	push	r15
     8a8:	0f 93       	push	r16
     8aa:	1f 93       	push	r17
     8ac:	cf 93       	push	r28
     8ae:	df 93       	push	r29
     8b0:	cd b7       	in	r28, 0x3d	; 61
     8b2:	de b7       	in	r29, 0x3e	; 62
     8b4:	2a 97       	sbiw	r28, 0x0a	; 10
     8b6:	0f b6       	in	r0, 0x3f	; 63
     8b8:	f8 94       	cli
     8ba:	de bf       	out	0x3e, r29	; 62
     8bc:	0f be       	out	0x3f, r0	; 63
     8be:	cd bf       	out	0x3d, r28	; 61
     8c0:	4d 83       	std	Y+5, r20	; 0x05
     8c2:	5e 83       	std	Y+6, r21	; 0x06
     8c4:	6f 83       	std	Y+7, r22	; 0x07
     8c6:	78 87       	std	Y+8, r23	; 0x08
     8c8:	09 83       	std	Y+1, r16	; 0x01
     8ca:	1a 83       	std	Y+2, r17	; 0x02
     8cc:	2b 83       	std	Y+3, r18	; 0x03
     8ce:	3c 83       	std	Y+4, r19	; 0x04
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     8d0:	ee 20       	and	r14, r14
     8d2:	09 f4       	brne	.+2      	; 0x8d6 <read_adc_mv+0x4a>
     8d4:	6d c0       	rjmp	.+218    	; 0x9b0 <__stack+0xb1>
     8d6:	6e c0       	rjmp	.+220    	; 0x9b4 <__stack+0xb5>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     8d8:	a0 81       	ld	r26, Z
     8da:	a0 64       	ori	r26, 0x40	; 64
     8dc:	a0 83       	st	Z, r26
     8de:	b9 85       	ldd	r27, Y+9	; 0x09
     8e0:	9a 84       	ldd	r9, Y+10	; 0x0a

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     8e2:	a0 81       	ld	r26, Z
     8e4:	a6 fd       	sbrc	r26, 6
     8e6:	fd cf       	rjmp	.-6      	; 0x8e2 <read_adc_mv+0x56>
     8e8:	b9 87       	std	Y+9, r27	; 0x09
     8ea:	9a 86       	std	Y+10, r9	; 0x0a

		// Sum the current voltage
		volt_sum += ADCW;
     8ec:	a8 e7       	ldi	r26, 0x78	; 120
     8ee:	b0 e0       	ldi	r27, 0x00	; 0
     8f0:	2d 90       	ld	r2, X+
     8f2:	3c 90       	ld	r3, X
     8f4:	a2 2c       	mov	r10, r2
     8f6:	b3 2c       	mov	r11, r3
     8f8:	c1 2c       	mov	r12, r1
     8fa:	d1 2c       	mov	r13, r1
     8fc:	e1 2c       	mov	r14, r1
     8fe:	f1 2c       	mov	r15, r1
     900:	00 e0       	ldi	r16, 0x00	; 0
     902:	10 e0       	ldi	r17, 0x00	; 0
     904:	0e 94 45 0a 	call	0x148a	; 0x148a <__adddi3>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     908:	b9 85       	ldd	r27, Y+9	; 0x09
     90a:	bf 5f       	subi	r27, 0xFF	; 255
     90c:	b9 87       	std	Y+9, r27	; 0x09
     90e:	aa 85       	ldd	r26, Y+10	; 0x0a
     910:	ba 17       	cp	r27, r26
     912:	10 f3       	brcs	.-60     	; 0x8d8 <read_adc_mv+0x4c>
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
	}
	volt_sum /= how_many;
     914:	aa 2e       	mov	r10, r26
     916:	b1 2c       	mov	r11, r1
     918:	e1 2c       	mov	r14, r1
     91a:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <__udivdi3>

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;
     91e:	0e 94 c6 08 	call	0x118c	; 0x118c <__floatundisf>
     922:	20 e0       	ldi	r18, 0x00	; 0
     924:	30 e1       	ldi	r19, 0x10	; 16
     926:	4b e9       	ldi	r20, 0x9B	; 155
     928:	50 e4       	ldi	r21, 0x40	; 64
     92a:	0e 94 55 09 	call	0x12aa	; 0x12aa <__mulsf3>
     92e:	86 2e       	mov	r8, r22
     930:	97 2e       	mov	r9, r23
     932:	e8 2e       	mov	r14, r24
     934:	79 2e       	mov	r7, r25
     936:	f6 2f       	mov	r31, r22
     938:	e7 2f       	mov	r30, r23
     93a:	97 2d       	mov	r25, r7

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
     93c:	2d 81       	ldd	r18, Y+5	; 0x05
     93e:	3e 81       	ldd	r19, Y+6	; 0x06
     940:	4f 81       	ldd	r20, Y+7	; 0x07
     942:	58 85       	ldd	r21, Y+8	; 0x08
     944:	23 2b       	or	r18, r19
     946:	24 2b       	or	r18, r20
     948:	25 2b       	or	r18, r21
     94a:	49 f4       	brne	.+18     	; 0x95e <__stack+0x5f>
     94c:	29 81       	ldd	r18, Y+1	; 0x01
     94e:	3a 81       	ldd	r19, Y+2	; 0x02
     950:	4b 81       	ldd	r20, Y+3	; 0x03
     952:	5c 81       	ldd	r21, Y+4	; 0x04
     954:	23 2b       	or	r18, r19
     956:	24 2b       	or	r18, r20
     958:	25 2b       	or	r18, r21
     95a:	09 f4       	brne	.+2      	; 0x95e <__stack+0x5f>
     95c:	40 c0       	rjmp	.+128    	; 0x9de <__stack+0xdf>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
     95e:	69 81       	ldd	r22, Y+1	; 0x01
     960:	7a 81       	ldd	r23, Y+2	; 0x02
     962:	8b 81       	ldd	r24, Y+3	; 0x03
     964:	9c 81       	ldd	r25, Y+4	; 0x04
     966:	0e 94 89 08 	call	0x1112	; 0x1112 <__floatunsisf>
     96a:	28 2d       	mov	r18, r8
     96c:	39 2d       	mov	r19, r9
     96e:	4e 2d       	mov	r20, r14
     970:	57 2d       	mov	r21, r7
     972:	0e 94 55 09 	call	0x12aa	; 0x12aa <__mulsf3>
     976:	86 2e       	mov	r8, r22
     978:	97 2e       	mov	r9, r23
     97a:	e8 2e       	mov	r14, r24
     97c:	79 2e       	mov	r7, r25
     97e:	69 81       	ldd	r22, Y+1	; 0x01
     980:	7a 81       	ldd	r23, Y+2	; 0x02
     982:	8b 81       	ldd	r24, Y+3	; 0x03
     984:	9c 81       	ldd	r25, Y+4	; 0x04
     986:	2d 81       	ldd	r18, Y+5	; 0x05
     988:	3e 81       	ldd	r19, Y+6	; 0x06
     98a:	4f 81       	ldd	r20, Y+7	; 0x07
     98c:	58 85       	ldd	r21, Y+8	; 0x08
     98e:	62 0f       	add	r22, r18
     990:	73 1f       	adc	r23, r19
     992:	84 1f       	adc	r24, r20
     994:	95 1f       	adc	r25, r21
     996:	0e 94 89 08 	call	0x1112	; 0x1112 <__floatunsisf>
     99a:	9b 01       	movw	r18, r22
     99c:	ac 01       	movw	r20, r24
     99e:	68 2d       	mov	r22, r8
     9a0:	79 2d       	mov	r23, r9
     9a2:	8e 2d       	mov	r24, r14
     9a4:	97 2d       	mov	r25, r7
     9a6:	0e 94 21 08 	call	0x1042	; 0x1042 <__divsf3>
     9aa:	f6 2f       	mov	r31, r22
     9ac:	e7 2f       	mov	r30, r23
     9ae:	17 c0       	rjmp	.+46     	; 0x9de <__stack+0xdf>
// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     9b0:	ee 24       	eor	r14, r14
     9b2:	e3 94       	inc	r14

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     9b4:	80 93 7c 00 	sts	0x007C, r24

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     9b8:	86 e8       	ldi	r24, 0x86	; 134
     9ba:	80 93 7a 00 	sts	0x007A, r24

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     9be:	10 92 7b 00 	sts	0x007B, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     9c2:	a0 e0       	ldi	r26, 0x00	; 0
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
	uint64_t volt_sum = 0;
     9c4:	20 e0       	ldi	r18, 0x00	; 0
     9c6:	30 e0       	ldi	r19, 0x00	; 0
     9c8:	40 e0       	ldi	r20, 0x00	; 0
     9ca:	50 e0       	ldi	r21, 0x00	; 0
     9cc:	60 e0       	ldi	r22, 0x00	; 0
     9ce:	70 e0       	ldi	r23, 0x00	; 0
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	90 e0       	ldi	r25, 0x00	; 0

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     9d4:	ea e7       	ldi	r30, 0x7A	; 122
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	a9 87       	std	Y+9, r26	; 0x09
     9da:	ea 86       	std	Y+10, r14	; 0x0a
     9dc:	7d cf       	rjmp	.-262    	; 0x8d8 <read_adc_mv+0x4c>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
}
     9de:	6f 2f       	mov	r22, r31
     9e0:	7e 2f       	mov	r23, r30
     9e2:	2a 96       	adiw	r28, 0x0a	; 10
     9e4:	0f b6       	in	r0, 0x3f	; 63
     9e6:	f8 94       	cli
     9e8:	de bf       	out	0x3e, r29	; 62
     9ea:	0f be       	out	0x3f, r0	; 63
     9ec:	cd bf       	out	0x3d, r28	; 61
     9ee:	df 91       	pop	r29
     9f0:	cf 91       	pop	r28
     9f2:	1f 91       	pop	r17
     9f4:	0f 91       	pop	r16
     9f6:	ff 90       	pop	r15
     9f8:	ef 90       	pop	r14
     9fa:	df 90       	pop	r13
     9fc:	cf 90       	pop	r12
     9fe:	bf 90       	pop	r11
     a00:	af 90       	pop	r10
     a02:	9f 90       	pop	r9
     a04:	8f 90       	pop	r8
     a06:	7f 90       	pop	r7
     a08:	6f 90       	pop	r6
     a0a:	5f 90       	pop	r5
     a0c:	4f 90       	pop	r4
     a0e:	3f 90       	pop	r3
     a10:	2f 90       	pop	r2
     a12:	08 95       	ret

00000a14 <read_batt_volt>:

double read_boost_volt() {
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
}

double read_batt_volt() {
     a14:	ef 92       	push	r14
     a16:	0f 93       	push	r16
     a18:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
     a1a:	68 94       	set
     a1c:	ee 24       	eor	r14, r14
     a1e:	e4 f8       	bld	r14, 4
     a20:	00 ea       	ldi	r16, 0xA0	; 160
     a22:	16 e8       	ldi	r17, 0x86	; 134
     a24:	21 e0       	ldi	r18, 0x01	; 1
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	48 e9       	ldi	r20, 0x98	; 152
     a2a:	57 eb       	ldi	r21, 0xB7	; 183
     a2c:	60 e0       	ldi	r22, 0x00	; 0
     a2e:	70 e0       	ldi	r23, 0x00	; 0
     a30:	86 e0       	ldi	r24, 0x06	; 6
     a32:	0e 94 46 04 	call	0x88c	; 0x88c <read_adc_mv>
}
     a36:	1f 91       	pop	r17
     a38:	0f 91       	pop	r16
     a3a:	ef 90       	pop	r14
     a3c:	08 95       	ret

00000a3e <read_boost_volt>:

double read_solar_volt() {
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
}

double read_boost_volt() {
     a3e:	ef 92       	push	r14
     a40:	0f 93       	push	r16
     a42:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
     a44:	68 94       	set
     a46:	ee 24       	eor	r14, r14
     a48:	e4 f8       	bld	r14, 4
     a4a:	08 e9       	ldi	r16, 0x98	; 152
     a4c:	17 eb       	ldi	r17, 0xB7	; 183
     a4e:	20 e0       	ldi	r18, 0x00	; 0
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	48 e9       	ldi	r20, 0x98	; 152
     a54:	57 eb       	ldi	r21, 0xB7	; 183
     a56:	60 e0       	ldi	r22, 0x00	; 0
     a58:	70 e0       	ldi	r23, 0x00	; 0
     a5a:	84 e0       	ldi	r24, 0x04	; 4
     a5c:	0e 94 46 04 	call	0x88c	; 0x88c <read_adc_mv>
}
     a60:	1f 91       	pop	r17
     a62:	0f 91       	pop	r16
     a64:	ef 90       	pop	r14
     a66:	08 95       	ret

00000a68 <read_solar_volt>:

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
}

double read_solar_volt() {
     a68:	ef 92       	push	r14
     a6a:	0f 93       	push	r16
     a6c:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
     a6e:	68 94       	set
     a70:	ee 24       	eor	r14, r14
     a72:	e4 f8       	bld	r14, 4
     a74:	08 e9       	ldi	r16, 0x98	; 152
     a76:	17 eb       	ldi	r17, 0xB7	; 183
     a78:	20 e0       	ldi	r18, 0x00	; 0
     a7a:	30 e0       	ldi	r19, 0x00	; 0
     a7c:	48 e9       	ldi	r20, 0x98	; 152
     a7e:	57 eb       	ldi	r21, 0xB7	; 183
     a80:	60 e0       	ldi	r22, 0x00	; 0
     a82:	70 e0       	ldi	r23, 0x00	; 0
     a84:	85 e0       	ldi	r24, 0x05	; 5
     a86:	0e 94 46 04 	call	0x88c	; 0x88c <read_adc_mv>
}
     a8a:	1f 91       	pop	r17
     a8c:	0f 91       	pop	r16
     a8e:	ef 90       	pop	r14
     a90:	08 95       	ret

00000a92 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
     a92:	ef 92       	push	r14
     a94:	0f 93       	push	r16
     a96:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     a98:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
     a9a:	85 e0       	ldi	r24, 0x05	; 5
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
     aa2:	68 94       	set
     aa4:	ee 24       	eor	r14, r14
     aa6:	e4 f8       	bld	r14, 4
     aa8:	00 e0       	ldi	r16, 0x00	; 0
     aaa:	10 e0       	ldi	r17, 0x00	; 0
     aac:	98 01       	movw	r18, r16
     aae:	40 e0       	ldi	r20, 0x00	; 0
     ab0:	50 e0       	ldi	r21, 0x00	; 0
     ab2:	ba 01       	movw	r22, r20
     ab4:	82 e0       	ldi	r24, 0x02	; 2
     ab6:	0e 94 46 04 	call	0x88c	; 0x88c <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     aba:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
     abc:	20 e0       	ldi	r18, 0x00	; 0
     abe:	30 e0       	ldi	r19, 0x00	; 0
     ac0:	48 ec       	ldi	r20, 0xC8	; 200
     ac2:	52 e4       	ldi	r21, 0x42	; 66
     ac4:	0e 94 bc 07 	call	0xf78	; 0xf78 <__subsf3>
     ac8:	20 e0       	ldi	r18, 0x00	; 0
     aca:	30 e0       	ldi	r19, 0x00	; 0
     acc:	40 e2       	ldi	r20, 0x20	; 32
     ace:	51 e4       	ldi	r21, 0x41	; 65
     ad0:	0e 94 21 08 	call	0x1042	; 0x1042 <__divsf3>
     ad4:	20 e0       	ldi	r18, 0x00	; 0
     ad6:	30 e0       	ldi	r19, 0x00	; 0
     ad8:	40 e2       	ldi	r20, 0x20	; 32
     ada:	52 e4       	ldi	r21, 0x42	; 66
     adc:	0e 94 bc 07 	call	0xf78	; 0xf78 <__subsf3>
}
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ef 90       	pop	r14
     ae6:	08 95       	ret

00000ae8 <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
     ae8:	2f 92       	push	r2
     aea:	3f 92       	push	r3
     aec:	4f 92       	push	r4
     aee:	5f 92       	push	r5
     af0:	6f 92       	push	r6
     af2:	7f 92       	push	r7
     af4:	8f 92       	push	r8
     af6:	9f 92       	push	r9
     af8:	af 92       	push	r10
     afa:	bf 92       	push	r11
     afc:	cf 92       	push	r12
     afe:	df 92       	push	r13
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	cf 93       	push	r28
     b0a:	df 93       	push	r29
     b0c:	cd b7       	in	r28, 0x3d	; 61
     b0e:	de b7       	in	r29, 0x3e	; 62
     b10:	6b 97       	sbiw	r28, 0x1b	; 27
     b12:	0f b6       	in	r0, 0x3f	; 63
     b14:	f8 94       	cli
     b16:	de bf       	out	0x3e, r29	; 62
     b18:	0f be       	out	0x3f, r0	; 63
     b1a:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
     b1c:	0e 94 34 05 	call	0xa68	; 0xa68 <read_solar_volt>
     b20:	16 2f       	mov	r17, r22
     b22:	07 2f       	mov	r16, r23
     b24:	f8 2e       	mov	r15, r24
     b26:	e9 2e       	mov	r14, r25
	double boost_volt = read_boost_volt();
     b28:	0e 94 1f 05 	call	0xa3e	; 0xa3e <read_boost_volt>
     b2c:	d6 2e       	mov	r13, r22
     b2e:	c7 2e       	mov	r12, r23
     b30:	b8 2e       	mov	r11, r24
     b32:	a9 2e       	mov	r10, r25
	double batt_volt = read_batt_volt();
     b34:	0e 94 0a 05 	call	0xa14	; 0xa14 <read_batt_volt>
     b38:	96 2e       	mov	r9, r22
     b3a:	87 2e       	mov	r8, r23
     b3c:	78 2e       	mov	r7, r24
     b3e:	69 2e       	mov	r6, r25
	double temperature = read_temperature();
     b40:	0e 94 49 05 	call	0xa92	; 0xa92 <read_temperature>
     b44:	56 2e       	mov	r5, r22
     b46:	47 2e       	mov	r4, r23
     b48:	38 2e       	mov	r3, r24
     b4a:	29 2e       	mov	r2, r25
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     b4c:	33 9b       	sbis	0x06, 3	; 6
     b4e:	03 c0       	rjmp	.+6      	; 0xb56 <send_telemetry+0x6e>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
     b50:	3e e4       	ldi	r19, 0x4E	; 78
     b52:	3b 8f       	std	Y+27, r19	; 0x1b
     b54:	02 c0       	rjmp	.+4      	; 0xb5a <send_telemetry+0x72>
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     b56:	83 e4       	ldi	r24, 0x43	; 67
     b58:	8b 8f       	std	Y+27, r24	; 0x1b

	uint16_t charging_time_min = charging_time_sec % 60;
     b5a:	60 91 3c 01 	lds	r22, 0x013C
     b5e:	70 91 3d 01 	lds	r23, 0x013D
     b62:	80 91 3e 01 	lds	r24, 0x013E
     b66:	90 91 3f 01 	lds	r25, 0x013F
     b6a:	2c e3       	ldi	r18, 0x3C	; 60
     b6c:	30 e0       	ldi	r19, 0x00	; 0
     b6e:	40 e0       	ldi	r20, 0x00	; 0
     b70:	50 e0       	ldi	r21, 0x00	; 0
     b72:	0e 94 b8 09 	call	0x1370	; 0x1370 <__udivmodsi4>
	if(charging_time_min > 999) charging_time_min = 999;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt, boost_volt, batt_volt, temperature, hacking_attempts_cnt, charging_time_min);
     b76:	20 91 3a 01 	lds	r18, 0x013A
     b7a:	86 2f       	mov	r24, r22
     b7c:	97 2f       	mov	r25, r23
     b7e:	88 3e       	cpi	r24, 0xE8	; 232
     b80:	33 e0       	ldi	r19, 0x03	; 3
     b82:	93 07       	cpc	r25, r19
     b84:	10 f0       	brcs	.+4      	; 0xb8a <send_telemetry+0xa2>
     b86:	87 ee       	ldi	r24, 0xE7	; 231
     b88:	93 e0       	ldi	r25, 0x03	; 3
     b8a:	9f 93       	push	r25
     b8c:	8f 93       	push	r24
     b8e:	1f 92       	push	r1
     b90:	2f 93       	push	r18
     b92:	2f 92       	push	r2
     b94:	3f 92       	push	r3
     b96:	4f 92       	push	r4
     b98:	5f 92       	push	r5
     b9a:	6f 92       	push	r6
     b9c:	7f 92       	push	r7
     b9e:	8f 92       	push	r8
     ba0:	9f 92       	push	r9
     ba2:	af 92       	push	r10
     ba4:	bf 92       	push	r11
     ba6:	cf 92       	push	r12
     ba8:	df 92       	push	r13
     baa:	ef 92       	push	r14
     bac:	ff 92       	push	r15
     bae:	0f 93       	push	r16
     bb0:	1f 93       	push	r17
     bb2:	1f 92       	push	r1
     bb4:	8b 8d       	ldd	r24, Y+27	; 0x1b
     bb6:	8f 93       	push	r24
     bb8:	87 e0       	ldi	r24, 0x07	; 7
     bba:	91 e0       	ldi	r25, 0x01	; 1
     bbc:	9f 93       	push	r25
     bbe:	8f 93       	push	r24
     bc0:	8e 01       	movw	r16, r28
     bc2:	0f 5f       	subi	r16, 0xFF	; 255
     bc4:	1f 4f       	sbci	r17, 0xFF	; 255
     bc6:	1f 93       	push	r17
     bc8:	0f 93       	push	r16
     bca:	0e 94 57 0a 	call	0x14ae	; 0x14ae <sprintf>

	send_command(RF_CMD_TELEDATA, param, 32);
     bce:	40 e2       	ldi	r20, 0x20	; 32
     bd0:	b8 01       	movw	r22, r16
     bd2:	86 e0       	ldi	r24, 0x06	; 6
     bd4:	98 e7       	ldi	r25, 0x78	; 120
     bd6:	0e 94 92 01 	call	0x324	; 0x324 <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
     bda:	10 92 3a 01 	sts	0x013A, r1
     bde:	0f b6       	in	r0, 0x3f	; 63
     be0:	f8 94       	cli
     be2:	de bf       	out	0x3e, r29	; 62
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	cd bf       	out	0x3d, r28	; 61
}
     be8:	6b 96       	adiw	r28, 0x1b	; 27
     bea:	0f b6       	in	r0, 0x3f	; 63
     bec:	f8 94       	cli
     bee:	de bf       	out	0x3e, r29	; 62
     bf0:	0f be       	out	0x3f, r0	; 63
     bf2:	cd bf       	out	0x3d, r28	; 61
     bf4:	df 91       	pop	r29
     bf6:	cf 91       	pop	r28
     bf8:	1f 91       	pop	r17
     bfa:	0f 91       	pop	r16
     bfc:	ff 90       	pop	r15
     bfe:	ef 90       	pop	r14
     c00:	df 90       	pop	r13
     c02:	cf 90       	pop	r12
     c04:	bf 90       	pop	r11
     c06:	af 90       	pop	r10
     c08:	9f 90       	pop	r9
     c0a:	8f 90       	pop	r8
     c0c:	7f 90       	pop	r7
     c0e:	6f 90       	pop	r6
     c10:	5f 90       	pop	r5
     c12:	4f 90       	pop	r4
     c14:	3f 90       	pop	r3
     c16:	2f 90       	pop	r2
     c18:	08 95       	ret

00000c1a <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
     c1a:	46 0f       	add	r20, r22
     c1c:	57 1f       	adc	r21, r23
     c1e:	64 17       	cp	r22, r20
     c20:	75 07       	cpc	r23, r21
     c22:	48 f4       	brcc	.+18     	; 0xc36 <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
     c24:	68 17       	cp	r22, r24
     c26:	79 07       	cpc	r23, r25
     c28:	78 f4       	brcc	.+30     	; 0xc48 <next_within_window+0x2e>
     c2a:	21 e0       	ldi	r18, 0x01	; 1
     c2c:	48 17       	cp	r20, r24
     c2e:	59 07       	cpc	r21, r25
     c30:	70 f4       	brcc	.+28     	; 0xc4e <next_within_window+0x34>
     c32:	20 e0       	ldi	r18, 0x00	; 0
     c34:	0c c0       	rjmp	.+24     	; 0xc4e <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
     c36:	68 17       	cp	r22, r24
     c38:	79 07       	cpc	r23, r25
     c3a:	40 f0       	brcs	.+16     	; 0xc4c <next_within_window+0x32>
			return 1;
		}
		// lower window NEXT(0 .. BASELINE + WINDOW that overflowen)
		else {
			if(next <= baseline + window) {
     c3c:	21 e0       	ldi	r18, 0x01	; 1
     c3e:	48 17       	cp	r20, r24
     c40:	59 07       	cpc	r21, r25
     c42:	28 f4       	brcc	.+10     	; 0xc4e <next_within_window+0x34>
     c44:	20 e0       	ldi	r18, 0x00	; 0
     c46:	03 c0       	rjmp	.+6      	; 0xc4e <next_within_window+0x34>
				return 1;
			}
		}
	}
	return 0;
     c48:	20 e0       	ldi	r18, 0x00	; 0
     c4a:	01 c0       	rjmp	.+2      	; 0xc4e <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
     c4c:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
     c4e:	82 2f       	mov	r24, r18
     c50:	08 95       	ret

00000c52 <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
     c52:	8f 92       	push	r8
     c54:	9f 92       	push	r9
     c56:	af 92       	push	r10
     c58:	bf 92       	push	r11
     c5a:	cf 92       	push	r12
     c5c:	df 92       	push	r13
     c5e:	ef 92       	push	r14
     c60:	ff 92       	push	r15
     c62:	0f 93       	push	r16
     c64:	1f 93       	push	r17
     c66:	cf 93       	push	r28
     c68:	df 93       	push	r29
     c6a:	00 d0       	rcall	.+0      	; 0xc6c <process_command+0x1a>
     c6c:	cd b7       	in	r28, 0x3d	; 61
     c6e:	de b7       	in	r29, 0x3e	; 62
     c70:	8c 01       	movw	r16, r24

	// ROLLING ACCESS CODE 4 bytes IS: {[COUNTER LSB][COUNTER MSB][COMMAND LSB][COMMAND MSB]}
	//						   [addr 0]{													}[addr 3]

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
     c72:	fc 01       	movw	r30, r24
     c74:	80 81       	ld	r24, Z
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
     c76:	92 81       	ldd	r25, Z+2	; 0x02
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
     c78:	c3 80       	ldd	r12, Z+3	; 0x03
     c7a:	d1 2c       	mov	r13, r1
     c7c:	e1 2c       	mov	r14, r1
     c7e:	f1 2c       	mov	r15, r1
     c80:	fc 2c       	mov	r15, r12
     c82:	ee 24       	eor	r14, r14
     c84:	dd 24       	eor	r13, r13
     c86:	cc 24       	eor	r12, r12
	// ROLLING ACCESS CODE 4 bytes IS: {[COUNTER LSB][COUNTER MSB][COMMAND LSB][COMMAND MSB]}
	//						   [addr 0]{													}[addr 3]

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
     c88:	e9 2a       	or	r14, r25
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
     c8a:	c8 2a       	or	r12, r24
	// ROLLING ACCESS CODE 4 bytes IS: {[COUNTER LSB][COUNTER MSB][COMMAND LSB][COMMAND MSB]}
	//						   [addr 0]{													}[addr 3]

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
     c8c:	91 81       	ldd	r25, Z+1	; 0x01
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	a0 e0       	ldi	r26, 0x00	; 0
     c92:	b0 e0       	ldi	r27, 0x00	; 0
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
     c94:	c8 2a       	or	r12, r24
     c96:	d9 2a       	or	r13, r25
     c98:	ea 2a       	or	r14, r26
     c9a:	fb 2a       	or	r15, r27

	// variable "encrypted" is now "decrypted". we need to verify whether this is a valid data or not.
	// encryption here does not provide secrecy but only message authenticity. that's all we care about here.

	// extract sync rx_counter from the encrypted portion, it is at the lower 2 bytes
	uint16_t enc_rx_counter = encrypted & 0xFFFF;
     c9c:	56 01       	movw	r10, r12

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
     c9e:	94 80       	ldd	r9, Z+4	; 0x04
	raw_command |= (uint16_t)(rx_buff[5]) << 8;
     ca0:	85 80       	ldd	r8, Z+5	; 0x05

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
     ca2:	60 91 4d 01 	lds	r22, 0x014D
     ca6:	70 91 4e 01 	lds	r23, 0x014E
     caa:	40 e4       	ldi	r20, 0x40	; 64
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	c6 01       	movw	r24, r12
     cb0:	0e 94 0d 06 	call	0xc1a	; 0xc1a <next_within_window>
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
     cb4:	88 23       	and	r24, r24
     cb6:	09 f4       	brne	.+2      	; 0xcba <process_command+0x68>
     cb8:	73 c0       	rjmp	.+230    	; 0xda0 <process_command+0x14e>
	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
	raw_command |= (uint16_t)(rx_buff[5]) << 8;
     cba:	98 2d       	mov	r25, r8
     cbc:	80 e0       	ldi	r24, 0x00	; 0
     cbe:	89 29       	or	r24, r9
	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
     cc0:	e8 16       	cp	r14, r24
     cc2:	f9 06       	cpc	r15, r25
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <process_command+0x76>
     cc6:	6c c0       	rjmp	.+216    	; 0xda0 <process_command+0x14e>
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
     cc8:	d0 92 4e 01 	sts	0x014E, r13
     ccc:	c0 92 4d 01 	sts	0x014D, r12
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
     cd0:	d0 92 44 01 	sts	0x0144, r13
     cd4:	c0 92 43 01 	sts	0x0143, r12
		update_kl_settings_to_eeprom(); // save (everything every time)
     cd8:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)
     cdc:	c8 01       	movw	r24, r16
     cde:	06 96       	adiw	r24, 0x06	; 6
     ce0:	9a 83       	std	Y+2, r25	; 0x02
     ce2:	89 83       	std	Y+1, r24	; 0x01

		switch(dec_command) {
     ce4:	f9 e1       	ldi	r31, 0x19	; 25
     ce6:	ef 16       	cp	r14, r31
     ce8:	f5 e5       	ldi	r31, 0x55	; 85
     cea:	ff 06       	cpc	r15, r31
     cec:	51 f1       	breq	.+84     	; 0xd42 <process_command+0xf0>
     cee:	60 f4       	brcc	.+24     	; 0xd08 <process_command+0xb6>
     cf0:	e6 e9       	ldi	r30, 0x96	; 150
     cf2:	ee 16       	cp	r14, r30
     cf4:	e4 e2       	ldi	r30, 0x24	; 36
     cf6:	fe 06       	cpc	r15, r30
     cf8:	c9 f0       	breq	.+50     	; 0xd2c <process_command+0xda>
     cfa:	f6 e0       	ldi	r31, 0x06	; 6
     cfc:	ef 16       	cp	r14, r31
     cfe:	f7 e4       	ldi	r31, 0x47	; 71
     d00:	ff 06       	cpc	r15, r31
     d02:	09 f0       	breq	.+2      	; 0xd06 <process_command+0xb4>
     d04:	77 c0       	rjmp	.+238    	; 0xdf4 <process_command+0x1a2>
     d06:	34 c0       	rjmp	.+104    	; 0xd70 <process_command+0x11e>
     d08:	87 e8       	ldi	r24, 0x87	; 135
     d0a:	e8 16       	cp	r14, r24
     d0c:	80 e6       	ldi	r24, 0x60	; 96
     d0e:	f8 06       	cpc	r15, r24
     d10:	09 f4       	brne	.+2      	; 0xd14 <process_command+0xc2>
     d12:	43 c0       	rjmp	.+134    	; 0xd9a <process_command+0x148>
     d14:	e3 e8       	ldi	r30, 0x83	; 131
     d16:	ee 16       	cp	r14, r30
     d18:	e6 e7       	ldi	r30, 0x76	; 118
     d1a:	fe 06       	cpc	r15, r30
     d1c:	51 f0       	breq	.+20     	; 0xd32 <process_command+0xe0>
     d1e:	f8 e2       	ldi	r31, 0x28	; 40
     d20:	ef 16       	cp	r14, r31
     d22:	f6 e5       	ldi	r31, 0x56	; 86
     d24:	ff 06       	cpc	r15, r31
     d26:	09 f0       	breq	.+2      	; 0xd2a <process_command+0xd8>
     d28:	65 c0       	rjmp	.+202    	; 0xdf4 <process_command+0x1a2>
     d2a:	08 c0       	rjmp	.+16     	; 0xd3c <process_command+0xea>
			case RF_CMD_ABORT:
				police_off();
     d2c:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <police_off>
			break;
     d30:	61 c0       	rjmp	.+194    	; 0xdf4 <process_command+0x1a2>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
     d32:	f8 01       	movw	r30, r16
     d34:	86 81       	ldd	r24, Z+6	; 0x06
     d36:	0e 94 63 01 	call	0x2c6	; 0x2c6 <police_on>
			}
			break;
     d3a:	5c c0       	rjmp	.+184    	; 0xdf4 <process_command+0x1a2>

			case RF_CMD_CAMERA:
				speed_camera();
     d3c:	0e 94 1b 02 	call	0x436	; 0x436 <speed_camera>
			break;
     d40:	59 c0       	rjmp	.+178    	; 0xdf4 <process_command+0x1a2>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
     d42:	80 91 26 01 	lds	r24, 0x0126
     d46:	81 11       	cpse	r24, r1
     d48:	fc cf       	rjmp	.-8      	; 0xd42 <process_command+0xf0>

				TCCR2B = 0; // pause RTC...
     d4a:	10 92 b1 00 	sts	0x00B1, r1

				// get RTC from param 7 bytes - mind the byteorder
				memcpy(&RTC, param, 7);
     d4e:	e9 81       	ldd	r30, Y+1	; 0x01
     d50:	fa 81       	ldd	r31, Y+2	; 0x02
     d52:	87 e0       	ldi	r24, 0x07	; 7
     d54:	a0 e0       	ldi	r26, 0x00	; 0
     d56:	b1 e0       	ldi	r27, 0x01	; 1
     d58:	01 90       	ld	r0, Z+
     d5a:	0d 92       	st	X+, r0
     d5c:	8a 95       	dec	r24
     d5e:	e1 f7       	brne	.-8      	; 0xd58 <process_command+0x106>

				set_rtc_speed(rtc_slow_mode); // resume RTC
     d60:	80 91 2f 01 	lds	r24, 0x012F
     d64:	0e 94 4c 01 	call	0x298	; 0x298 <set_rtc_speed>

				rtc_ok = 1;
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	80 93 3b 01 	sts	0x013B, r24
			}
			break;
     d6e:	42 c0       	rjmp	.+132    	; 0xdf4 <process_command+0x1a2>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, &param, 8);
     d70:	e5 e4       	ldi	r30, 0x45	; 69
     d72:	f1 e0       	ldi	r31, 0x01	; 1
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	80 83       	st	Z, r24
     d78:	8a 81       	ldd	r24, Y+2	; 0x02
     d7a:	81 83       	std	Z+1, r24	; 0x01
     d7c:	8b 81       	ldd	r24, Y+3	; 0x03
     d7e:	82 83       	std	Z+2, r24	; 0x02
     d80:	8c 81       	ldd	r24, Y+4	; 0x04
     d82:	83 83       	std	Z+3, r24	; 0x03
     d84:	8d 81       	ldd	r24, Y+5	; 0x05
     d86:	84 83       	std	Z+4, r24	; 0x04
     d88:	8e 81       	ldd	r24, Y+6	; 0x06
     d8a:	85 83       	std	Z+5, r24	; 0x05
     d8c:	8f 81       	ldd	r24, Y+7	; 0x07
     d8e:	86 83       	std	Z+6, r24	; 0x06
     d90:	88 85       	ldd	r24, Y+8	; 0x08
     d92:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
     d94:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>
			}
			break;
     d98:	2d c0       	rjmp	.+90     	; 0xdf4 <process_command+0x1a2>

			case RF_CMD_GETTELE:
				send_telemetry();
     d9a:	0e 94 74 05 	call	0xae8	; 0xae8 <send_telemetry>
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
	)
	{
     d9e:	2a c0       	rjmp	.+84     	; 0xdf4 <process_command+0x1a2>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
     da0:	60 91 43 01 	lds	r22, 0x0143
     da4:	70 91 44 01 	lds	r23, 0x0144
     da8:	4f ef       	ldi	r20, 0xFF	; 255
     daa:	5f e7       	ldi	r21, 0x7F	; 127
     dac:	c5 01       	movw	r24, r10
     dae:	0e 94 0d 06 	call	0xc1a	; 0xc1a <next_within_window>
     db2:	88 23       	and	r24, r24
     db4:	a1 f0       	breq	.+40     	; 0xdde <process_command+0x18c>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
     db6:	60 91 43 01 	lds	r22, 0x0143
     dba:	70 91 44 01 	lds	r23, 0x0144
     dbe:	41 e0       	ldi	r20, 0x01	; 1
     dc0:	50 e0       	ldi	r21, 0x00	; 0
     dc2:	c5 01       	movw	r24, r10
     dc4:	0e 94 0d 06 	call	0xc1a	; 0xc1a <next_within_window>
     dc8:	88 23       	and	r24, r24
     dca:	21 f0       	breq	.+8      	; 0xdd4 <process_command+0x182>
				kl_rx_counter = enc_rx_counter;
     dcc:	b0 92 4e 01 	sts	0x014E, r11
     dd0:	a0 92 4d 01 	sts	0x014D, r10
			}
			kl_rx_counter_resync = enc_rx_counter;
     dd4:	b0 92 44 01 	sts	0x0144, r11
     dd8:	a0 92 43 01 	sts	0x0143, r10
     ddc:	05 c0       	rjmp	.+10     	; 0xde8 <process_command+0x196>
		}
		else {
			hacking_attempts_cnt++;
     dde:	80 91 3a 01 	lds	r24, 0x013A
     de2:	8f 5f       	subi	r24, 0xFF	; 255
     de4:	80 93 3a 01 	sts	0x013A, r24
		}
		
		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
     de8:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
     dea:	84 ef       	ldi	r24, 0xF4	; 244
     dec:	91 e0       	ldi	r25, 0x01	; 1
     dee:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     df2:	5d 98       	cbi	0x0b, 5	; 11
	}

}
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	df 90       	pop	r13
     e06:	cf 90       	pop	r12
     e08:	bf 90       	pop	r11
     e0a:	af 90       	pop	r10
     e0c:	9f 90       	pop	r9
     e0e:	8f 90       	pop	r8
     e10:	08 95       	ret

00000e12 <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
     e12:	cf 93       	push	r28
     e14:	df 93       	push	r29
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
     e1a:	a5 97       	sbiw	r28, 0x25	; 37
     e1c:	0f b6       	in	r0, 0x3f	; 63
     e1e:	f8 94       	cli
     e20:	de bf       	out	0x3e, r29	; 62
     e22:	0f be       	out	0x3f, r0	; 63
     e24:	cd bf       	out	0x3d, r28	; 61
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
     e26:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
     e2a:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
     e2c:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
     e2e:	89 e1       	ldi	r24, 0x19	; 25
     e30:	0e 94 40 01 	call	0x280	; 0x280 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	0e 94 65 0c 	call	0x18ca	; 0x18ca <__eerd_byte_m328p>
     e3c:	8a 3a       	cpi	r24, 0xAA	; 170
     e3e:	c9 f4       	brne	.+50     	; 0xe72 <main+0x60>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     e40:	48 e0       	ldi	r20, 0x08	; 8
     e42:	50 e0       	ldi	r21, 0x00	; 0
     e44:	61 e0       	ldi	r22, 0x01	; 1
     e46:	70 e0       	ldi	r23, 0x00	; 0
     e48:	85 e4       	ldi	r24, 0x45	; 69
     e4a:	91 e0       	ldi	r25, 0x01	; 1
     e4c:	0e 94 55 0c 	call	0x18aa	; 0x18aa <__eerd_block_m328p>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
     e50:	89 e0       	ldi	r24, 0x09	; 9
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	0e 94 6d 0c 	call	0x18da	; 0x18da <__eerd_word_m328p>
     e58:	90 93 4e 01 	sts	0x014E, r25
     e5c:	80 93 4d 01 	sts	0x014D, r24
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
     e60:	8b e0       	ldi	r24, 0x0B	; 11
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	0e 94 6d 0c 	call	0x18da	; 0x18da <__eerd_word_m328p>
     e68:	90 93 50 01 	sts	0x0150, r25
     e6c:	80 93 4f 01 	sts	0x014F, r24
     e70:	24 c0       	rjmp	.+72     	; 0xeba <main+0xa8>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
     e72:	80 e9       	ldi	r24, 0x90	; 144
     e74:	80 93 45 01 	sts	0x0145, r24
     e78:	89 e8       	ldi	r24, 0x89	; 137
     e7a:	80 93 46 01 	sts	0x0146, r24
     e7e:	88 e7       	ldi	r24, 0x78	; 120
     e80:	80 93 47 01 	sts	0x0147, r24
     e84:	86 e5       	ldi	r24, 0x56	; 86
     e86:	80 93 48 01 	sts	0x0148, r24
     e8a:	85 e4       	ldi	r24, 0x45	; 69
     e8c:	80 93 49 01 	sts	0x0149, r24
     e90:	84 e3       	ldi	r24, 0x34	; 52
     e92:	80 93 4a 01 	sts	0x014A, r24
     e96:	83 e2       	ldi	r24, 0x23	; 35
     e98:	80 93 4b 01 	sts	0x014B, r24
     e9c:	82 e1       	ldi	r24, 0x12	; 18
     e9e:	80 93 4c 01 	sts	0x014C, r24
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
     ea2:	88 ee       	ldi	r24, 0xE8	; 232
     ea4:	93 e0       	ldi	r25, 0x03	; 3
     ea6:	90 93 4e 01 	sts	0x014E, r25
     eaa:	80 93 4d 01 	sts	0x014D, r24
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
     eae:	90 93 50 01 	sts	0x0150, r25
     eb2:	80 93 4f 01 	sts	0x014F, r24

		update_kl_settings_to_eeprom();
     eb6:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
     eba:	80 91 4d 01 	lds	r24, 0x014D
     ebe:	90 91 4e 01 	lds	r25, 0x014E
     ec2:	90 93 44 01 	sts	0x0144, r25
     ec6:	80 93 43 01 	sts	0x0143, r24

	// Init the SPI port
	SPI_init();
     eca:	0e 94 32 01 	call	0x264	; 0x264 <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
     ece:	8d e4       	ldi	r24, 0x4D	; 77
     ed0:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
     ed2:	82 e4       	ldi	r24, 0x42	; 66
     ed4:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
     ed6:	8c e2       	ldi	r24, 0x2C	; 44
     ed8:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
     eda:	81 e2       	ldi	r24, 0x21	; 33
     edc:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
     ede:	88 e5       	ldi	r24, 0x58	; 88
     ee0:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
     ee2:	8e e0       	ldi	r24, 0x0E	; 14
     ee4:	0e 94 bf 00 	call	0x17e	; 0x17e <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
     ee8:	ce 01       	movw	r24, r28
     eea:	01 96       	adiw	r24, 0x01	; 1
     eec:	0e 94 8d 00 	call	0x11a	; 0x11a <nrf24l01_setrxaddr0>
	nrf24l01_setRX();
     ef0:	0e 94 9f 00 	call	0x13e	; 0x13e <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
     ef4:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
     ef6:	84 e0       	ldi	r24, 0x04	; 4
     ef8:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
     efa:	ee e6       	ldi	r30, 0x6E	; 110
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	81 60       	ori	r24, 0x01	; 1
     f02:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
     f04:	10 92 b2 00 	sts	0x00B2, r1
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
     f08:	e1 eb       	ldi	r30, 0xB1	; 177
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	85 60       	ori	r24, 0x05	; 5
     f10:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
     f12:	80 e2       	ldi	r24, 0x20	; 32
     f14:	80 93 b6 00 	sts	0x00B6, r24
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
     f18:	e0 e7       	ldi	r30, 0x70	; 112
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	81 60       	ori	r24, 0x01	; 1
     f20:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
     f22:	78 94       	sei

	delay_builtin_ms_(50);
     f24:	82 e3       	ldi	r24, 0x32	; 50
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
	//speed_camera();
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	0e 94 4c 01 	call	0x298	; 0x298 <set_rtc_speed>



// DEBUG
uint16_t kkk = kl_rx_counter + 100;
     f32:	00 91 4d 01 	lds	r16, 0x014D
     f36:	10 91 4e 01 	lds	r17, 0x014E
     f3a:	0c 59       	subi	r16, 0x9C	; 156
     f3c:	1f 4f       	sbci	r17, 0xFF	; 255

		kkk++;

		rx_buff[0] = kkk;
		rx_buff[1] = kkk >> 8;
		rx_buff[2] = command;
     f3e:	0f 2e       	mov	r0, r31
     f40:	f3 e8       	ldi	r31, 0x83	; 131
     f42:	ef 2e       	mov	r14, r31
     f44:	f0 2d       	mov	r31, r0
		rx_buff[3] = command >> 8;
     f46:	0f 2e       	mov	r0, r31
     f48:	f6 e7       	ldi	r31, 0x76	; 118
     f4a:	ff 2e       	mov	r15, r31
     f4c:	f0 2d       	mov	r31, r0
		rx_buff[4] = command;
		rx_buff[5] = command >> 8;
		memcpy(rx_buff+6, param, 26);
     f4e:	68 94       	set
     f50:	dd 24       	eor	r13, r13
     f52:	d1 f8       	bld	r13, 1
		uint8_t rx_buff[32];

		uint16_t command = RF_CMD_POLICE;
		param[0] = 2;

		kkk++;
     f54:	0f 5f       	subi	r16, 0xFF	; 255
     f56:	1f 4f       	sbci	r17, 0xFF	; 255

		rx_buff[0] = kkk;
     f58:	0e 83       	std	Y+6, r16	; 0x06
		rx_buff[1] = kkk >> 8;
     f5a:	1f 83       	std	Y+7, r17	; 0x07
		rx_buff[2] = command;
     f5c:	e8 86       	std	Y+8, r14	; 0x08
		rx_buff[3] = command >> 8;
     f5e:	f9 86       	std	Y+9, r15	; 0x09
		rx_buff[4] = command;
     f60:	ea 86       	std	Y+10, r14	; 0x0a
		rx_buff[5] = command >> 8;
     f62:	fb 86       	std	Y+11, r15	; 0x0b
		memcpy(rx_buff+6, param, 26);
     f64:	dc 86       	std	Y+12, r13	; 0x0c
		process_command(rx_buff);
     f66:	ce 01       	movw	r24, r28
     f68:	06 96       	adiw	r24, 0x06	; 6
     f6a:	0e 94 29 06 	call	0xc52	; 0xc52 <process_command>
		
		delay_builtin_ms_(5000);
     f6e:	88 e8       	ldi	r24, 0x88	; 136
     f70:	93 e1       	ldi	r25, 0x13	; 19
     f72:	0e 94 10 02 	call	0x420	; 0x420 <delay_builtin_ms_>
     f76:	ee cf       	rjmp	.-36     	; 0xf54 <main+0x142>

00000f78 <__subsf3>:
     f78:	50 58       	subi	r21, 0x80	; 128

00000f7a <__addsf3>:
     f7a:	bb 27       	eor	r27, r27
     f7c:	aa 27       	eor	r26, r26
     f7e:	0e d0       	rcall	.+28     	; 0xf9c <__addsf3x>
     f80:	5a c1       	rjmp	.+692    	; 0x1236 <__fp_round>
     f82:	4b d1       	rcall	.+662    	; 0x121a <__fp_pscA>
     f84:	30 f0       	brcs	.+12     	; 0xf92 <__addsf3+0x18>
     f86:	50 d1       	rcall	.+672    	; 0x1228 <__fp_pscB>
     f88:	20 f0       	brcs	.+8      	; 0xf92 <__addsf3+0x18>
     f8a:	31 f4       	brne	.+12     	; 0xf98 <__addsf3+0x1e>
     f8c:	9f 3f       	cpi	r25, 0xFF	; 255
     f8e:	11 f4       	brne	.+4      	; 0xf94 <__addsf3+0x1a>
     f90:	1e f4       	brtc	.+6      	; 0xf98 <__addsf3+0x1e>
     f92:	40 c1       	rjmp	.+640    	; 0x1214 <__fp_nan>
     f94:	0e f4       	brtc	.+2      	; 0xf98 <__addsf3+0x1e>
     f96:	e0 95       	com	r30
     f98:	e7 fb       	bst	r30, 7
     f9a:	36 c1       	rjmp	.+620    	; 0x1208 <__fp_inf>

00000f9c <__addsf3x>:
     f9c:	e9 2f       	mov	r30, r25
     f9e:	5c d1       	rcall	.+696    	; 0x1258 <__fp_split3>
     fa0:	80 f3       	brcs	.-32     	; 0xf82 <__addsf3+0x8>
     fa2:	ba 17       	cp	r27, r26
     fa4:	62 07       	cpc	r22, r18
     fa6:	73 07       	cpc	r23, r19
     fa8:	84 07       	cpc	r24, r20
     faa:	95 07       	cpc	r25, r21
     fac:	18 f0       	brcs	.+6      	; 0xfb4 <__addsf3x+0x18>
     fae:	71 f4       	brne	.+28     	; 0xfcc <__addsf3x+0x30>
     fb0:	9e f5       	brtc	.+102    	; 0x1018 <__addsf3x+0x7c>
     fb2:	74 c1       	rjmp	.+744    	; 0x129c <__fp_zero>
     fb4:	0e f4       	brtc	.+2      	; 0xfb8 <__addsf3x+0x1c>
     fb6:	e0 95       	com	r30
     fb8:	0b 2e       	mov	r0, r27
     fba:	ba 2f       	mov	r27, r26
     fbc:	a0 2d       	mov	r26, r0
     fbe:	0b 01       	movw	r0, r22
     fc0:	b9 01       	movw	r22, r18
     fc2:	90 01       	movw	r18, r0
     fc4:	0c 01       	movw	r0, r24
     fc6:	ca 01       	movw	r24, r20
     fc8:	a0 01       	movw	r20, r0
     fca:	11 24       	eor	r1, r1
     fcc:	ff 27       	eor	r31, r31
     fce:	59 1b       	sub	r21, r25
     fd0:	99 f0       	breq	.+38     	; 0xff8 <__addsf3x+0x5c>
     fd2:	59 3f       	cpi	r21, 0xF9	; 249
     fd4:	50 f4       	brcc	.+20     	; 0xfea <__addsf3x+0x4e>
     fd6:	50 3e       	cpi	r21, 0xE0	; 224
     fd8:	68 f1       	brcs	.+90     	; 0x1034 <__addsf3x+0x98>
     fda:	1a 16       	cp	r1, r26
     fdc:	f0 40       	sbci	r31, 0x00	; 0
     fde:	a2 2f       	mov	r26, r18
     fe0:	23 2f       	mov	r18, r19
     fe2:	34 2f       	mov	r19, r20
     fe4:	44 27       	eor	r20, r20
     fe6:	58 5f       	subi	r21, 0xF8	; 248
     fe8:	f3 cf       	rjmp	.-26     	; 0xfd0 <__addsf3x+0x34>
     fea:	46 95       	lsr	r20
     fec:	37 95       	ror	r19
     fee:	27 95       	ror	r18
     ff0:	a7 95       	ror	r26
     ff2:	f0 40       	sbci	r31, 0x00	; 0
     ff4:	53 95       	inc	r21
     ff6:	c9 f7       	brne	.-14     	; 0xfea <__addsf3x+0x4e>
     ff8:	7e f4       	brtc	.+30     	; 0x1018 <__addsf3x+0x7c>
     ffa:	1f 16       	cp	r1, r31
     ffc:	ba 0b       	sbc	r27, r26
     ffe:	62 0b       	sbc	r22, r18
    1000:	73 0b       	sbc	r23, r19
    1002:	84 0b       	sbc	r24, r20
    1004:	ba f0       	brmi	.+46     	; 0x1034 <__addsf3x+0x98>
    1006:	91 50       	subi	r25, 0x01	; 1
    1008:	a1 f0       	breq	.+40     	; 0x1032 <__addsf3x+0x96>
    100a:	ff 0f       	add	r31, r31
    100c:	bb 1f       	adc	r27, r27
    100e:	66 1f       	adc	r22, r22
    1010:	77 1f       	adc	r23, r23
    1012:	88 1f       	adc	r24, r24
    1014:	c2 f7       	brpl	.-16     	; 0x1006 <__addsf3x+0x6a>
    1016:	0e c0       	rjmp	.+28     	; 0x1034 <__addsf3x+0x98>
    1018:	ba 0f       	add	r27, r26
    101a:	62 1f       	adc	r22, r18
    101c:	73 1f       	adc	r23, r19
    101e:	84 1f       	adc	r24, r20
    1020:	48 f4       	brcc	.+18     	; 0x1034 <__addsf3x+0x98>
    1022:	87 95       	ror	r24
    1024:	77 95       	ror	r23
    1026:	67 95       	ror	r22
    1028:	b7 95       	ror	r27
    102a:	f7 95       	ror	r31
    102c:	9e 3f       	cpi	r25, 0xFE	; 254
    102e:	08 f0       	brcs	.+2      	; 0x1032 <__addsf3x+0x96>
    1030:	b3 cf       	rjmp	.-154    	; 0xf98 <__addsf3+0x1e>
    1032:	93 95       	inc	r25
    1034:	88 0f       	add	r24, r24
    1036:	08 f0       	brcs	.+2      	; 0x103a <__addsf3x+0x9e>
    1038:	99 27       	eor	r25, r25
    103a:	ee 0f       	add	r30, r30
    103c:	97 95       	ror	r25
    103e:	87 95       	ror	r24
    1040:	08 95       	ret

00001042 <__divsf3>:
    1042:	0c d0       	rcall	.+24     	; 0x105c <__divsf3x>
    1044:	f8 c0       	rjmp	.+496    	; 0x1236 <__fp_round>
    1046:	f0 d0       	rcall	.+480    	; 0x1228 <__fp_pscB>
    1048:	40 f0       	brcs	.+16     	; 0x105a <__divsf3+0x18>
    104a:	e7 d0       	rcall	.+462    	; 0x121a <__fp_pscA>
    104c:	30 f0       	brcs	.+12     	; 0x105a <__divsf3+0x18>
    104e:	21 f4       	brne	.+8      	; 0x1058 <__divsf3+0x16>
    1050:	5f 3f       	cpi	r21, 0xFF	; 255
    1052:	19 f0       	breq	.+6      	; 0x105a <__divsf3+0x18>
    1054:	d9 c0       	rjmp	.+434    	; 0x1208 <__fp_inf>
    1056:	51 11       	cpse	r21, r1
    1058:	22 c1       	rjmp	.+580    	; 0x129e <__fp_szero>
    105a:	dc c0       	rjmp	.+440    	; 0x1214 <__fp_nan>

0000105c <__divsf3x>:
    105c:	fd d0       	rcall	.+506    	; 0x1258 <__fp_split3>
    105e:	98 f3       	brcs	.-26     	; 0x1046 <__divsf3+0x4>

00001060 <__divsf3_pse>:
    1060:	99 23       	and	r25, r25
    1062:	c9 f3       	breq	.-14     	; 0x1056 <__divsf3+0x14>
    1064:	55 23       	and	r21, r21
    1066:	b1 f3       	breq	.-20     	; 0x1054 <__divsf3+0x12>
    1068:	95 1b       	sub	r25, r21
    106a:	55 0b       	sbc	r21, r21
    106c:	bb 27       	eor	r27, r27
    106e:	aa 27       	eor	r26, r26
    1070:	62 17       	cp	r22, r18
    1072:	73 07       	cpc	r23, r19
    1074:	84 07       	cpc	r24, r20
    1076:	38 f0       	brcs	.+14     	; 0x1086 <__divsf3_pse+0x26>
    1078:	9f 5f       	subi	r25, 0xFF	; 255
    107a:	5f 4f       	sbci	r21, 0xFF	; 255
    107c:	22 0f       	add	r18, r18
    107e:	33 1f       	adc	r19, r19
    1080:	44 1f       	adc	r20, r20
    1082:	aa 1f       	adc	r26, r26
    1084:	a9 f3       	breq	.-22     	; 0x1070 <__divsf3_pse+0x10>
    1086:	33 d0       	rcall	.+102    	; 0x10ee <__divsf3_pse+0x8e>
    1088:	0e 2e       	mov	r0, r30
    108a:	3a f0       	brmi	.+14     	; 0x109a <__divsf3_pse+0x3a>
    108c:	e0 e8       	ldi	r30, 0x80	; 128
    108e:	30 d0       	rcall	.+96     	; 0x10f0 <__divsf3_pse+0x90>
    1090:	91 50       	subi	r25, 0x01	; 1
    1092:	50 40       	sbci	r21, 0x00	; 0
    1094:	e6 95       	lsr	r30
    1096:	00 1c       	adc	r0, r0
    1098:	ca f7       	brpl	.-14     	; 0x108c <__divsf3_pse+0x2c>
    109a:	29 d0       	rcall	.+82     	; 0x10ee <__divsf3_pse+0x8e>
    109c:	fe 2f       	mov	r31, r30
    109e:	27 d0       	rcall	.+78     	; 0x10ee <__divsf3_pse+0x8e>
    10a0:	66 0f       	add	r22, r22
    10a2:	77 1f       	adc	r23, r23
    10a4:	88 1f       	adc	r24, r24
    10a6:	bb 1f       	adc	r27, r27
    10a8:	26 17       	cp	r18, r22
    10aa:	37 07       	cpc	r19, r23
    10ac:	48 07       	cpc	r20, r24
    10ae:	ab 07       	cpc	r26, r27
    10b0:	b0 e8       	ldi	r27, 0x80	; 128
    10b2:	09 f0       	breq	.+2      	; 0x10b6 <__divsf3_pse+0x56>
    10b4:	bb 0b       	sbc	r27, r27
    10b6:	80 2d       	mov	r24, r0
    10b8:	bf 01       	movw	r22, r30
    10ba:	ff 27       	eor	r31, r31
    10bc:	93 58       	subi	r25, 0x83	; 131
    10be:	5f 4f       	sbci	r21, 0xFF	; 255
    10c0:	2a f0       	brmi	.+10     	; 0x10cc <__divsf3_pse+0x6c>
    10c2:	9e 3f       	cpi	r25, 0xFE	; 254
    10c4:	51 05       	cpc	r21, r1
    10c6:	68 f0       	brcs	.+26     	; 0x10e2 <__divsf3_pse+0x82>
    10c8:	9f c0       	rjmp	.+318    	; 0x1208 <__fp_inf>
    10ca:	e9 c0       	rjmp	.+466    	; 0x129e <__fp_szero>
    10cc:	5f 3f       	cpi	r21, 0xFF	; 255
    10ce:	ec f3       	brlt	.-6      	; 0x10ca <__divsf3_pse+0x6a>
    10d0:	98 3e       	cpi	r25, 0xE8	; 232
    10d2:	dc f3       	brlt	.-10     	; 0x10ca <__divsf3_pse+0x6a>
    10d4:	86 95       	lsr	r24
    10d6:	77 95       	ror	r23
    10d8:	67 95       	ror	r22
    10da:	b7 95       	ror	r27
    10dc:	f7 95       	ror	r31
    10de:	9f 5f       	subi	r25, 0xFF	; 255
    10e0:	c9 f7       	brne	.-14     	; 0x10d4 <__divsf3_pse+0x74>
    10e2:	88 0f       	add	r24, r24
    10e4:	91 1d       	adc	r25, r1
    10e6:	96 95       	lsr	r25
    10e8:	87 95       	ror	r24
    10ea:	97 f9       	bld	r25, 7
    10ec:	08 95       	ret
    10ee:	e1 e0       	ldi	r30, 0x01	; 1
    10f0:	66 0f       	add	r22, r22
    10f2:	77 1f       	adc	r23, r23
    10f4:	88 1f       	adc	r24, r24
    10f6:	bb 1f       	adc	r27, r27
    10f8:	62 17       	cp	r22, r18
    10fa:	73 07       	cpc	r23, r19
    10fc:	84 07       	cpc	r24, r20
    10fe:	ba 07       	cpc	r27, r26
    1100:	20 f0       	brcs	.+8      	; 0x110a <__divsf3_pse+0xaa>
    1102:	62 1b       	sub	r22, r18
    1104:	73 0b       	sbc	r23, r19
    1106:	84 0b       	sbc	r24, r20
    1108:	ba 0b       	sbc	r27, r26
    110a:	ee 1f       	adc	r30, r30
    110c:	88 f7       	brcc	.-30     	; 0x10f0 <__divsf3_pse+0x90>
    110e:	e0 95       	com	r30
    1110:	08 95       	ret

00001112 <__floatunsisf>:
    1112:	e8 94       	clt
    1114:	09 c0       	rjmp	.+18     	; 0x1128 <__floatsisf+0x12>

00001116 <__floatsisf>:
    1116:	97 fb       	bst	r25, 7
    1118:	3e f4       	brtc	.+14     	; 0x1128 <__floatsisf+0x12>
    111a:	90 95       	com	r25
    111c:	80 95       	com	r24
    111e:	70 95       	com	r23
    1120:	61 95       	neg	r22
    1122:	7f 4f       	sbci	r23, 0xFF	; 255
    1124:	8f 4f       	sbci	r24, 0xFF	; 255
    1126:	9f 4f       	sbci	r25, 0xFF	; 255
    1128:	99 23       	and	r25, r25
    112a:	a9 f0       	breq	.+42     	; 0x1156 <__floatsisf+0x40>
    112c:	f9 2f       	mov	r31, r25
    112e:	96 e9       	ldi	r25, 0x96	; 150
    1130:	bb 27       	eor	r27, r27
    1132:	93 95       	inc	r25
    1134:	f6 95       	lsr	r31
    1136:	87 95       	ror	r24
    1138:	77 95       	ror	r23
    113a:	67 95       	ror	r22
    113c:	b7 95       	ror	r27
    113e:	f1 11       	cpse	r31, r1
    1140:	f8 cf       	rjmp	.-16     	; 0x1132 <__floatsisf+0x1c>
    1142:	fa f4       	brpl	.+62     	; 0x1182 <__floatsisf+0x6c>
    1144:	bb 0f       	add	r27, r27
    1146:	11 f4       	brne	.+4      	; 0x114c <__floatsisf+0x36>
    1148:	60 ff       	sbrs	r22, 0
    114a:	1b c0       	rjmp	.+54     	; 0x1182 <__floatsisf+0x6c>
    114c:	6f 5f       	subi	r22, 0xFF	; 255
    114e:	7f 4f       	sbci	r23, 0xFF	; 255
    1150:	8f 4f       	sbci	r24, 0xFF	; 255
    1152:	9f 4f       	sbci	r25, 0xFF	; 255
    1154:	16 c0       	rjmp	.+44     	; 0x1182 <__floatsisf+0x6c>
    1156:	88 23       	and	r24, r24
    1158:	11 f0       	breq	.+4      	; 0x115e <__floatsisf+0x48>
    115a:	96 e9       	ldi	r25, 0x96	; 150
    115c:	11 c0       	rjmp	.+34     	; 0x1180 <__floatsisf+0x6a>
    115e:	77 23       	and	r23, r23
    1160:	21 f0       	breq	.+8      	; 0x116a <__floatsisf+0x54>
    1162:	9e e8       	ldi	r25, 0x8E	; 142
    1164:	87 2f       	mov	r24, r23
    1166:	76 2f       	mov	r23, r22
    1168:	05 c0       	rjmp	.+10     	; 0x1174 <__floatsisf+0x5e>
    116a:	66 23       	and	r22, r22
    116c:	71 f0       	breq	.+28     	; 0x118a <__floatsisf+0x74>
    116e:	96 e8       	ldi	r25, 0x86	; 134
    1170:	86 2f       	mov	r24, r22
    1172:	70 e0       	ldi	r23, 0x00	; 0
    1174:	60 e0       	ldi	r22, 0x00	; 0
    1176:	2a f0       	brmi	.+10     	; 0x1182 <__floatsisf+0x6c>
    1178:	9a 95       	dec	r25
    117a:	66 0f       	add	r22, r22
    117c:	77 1f       	adc	r23, r23
    117e:	88 1f       	adc	r24, r24
    1180:	da f7       	brpl	.-10     	; 0x1178 <__floatsisf+0x62>
    1182:	88 0f       	add	r24, r24
    1184:	96 95       	lsr	r25
    1186:	87 95       	ror	r24
    1188:	97 f9       	bld	r25, 7
    118a:	08 95       	ret

0000118c <__floatundisf>:
    118c:	e8 94       	clt

0000118e <__fp_di2sf>:
    118e:	f9 2f       	mov	r31, r25
    1190:	96 eb       	ldi	r25, 0xB6	; 182
    1192:	ff 23       	and	r31, r31
    1194:	81 f0       	breq	.+32     	; 0x11b6 <__fp_di2sf+0x28>
    1196:	12 16       	cp	r1, r18
    1198:	13 06       	cpc	r1, r19
    119a:	14 06       	cpc	r1, r20
    119c:	44 0b       	sbc	r20, r20
    119e:	93 95       	inc	r25
    11a0:	f6 95       	lsr	r31
    11a2:	87 95       	ror	r24
    11a4:	77 95       	ror	r23
    11a6:	67 95       	ror	r22
    11a8:	57 95       	ror	r21
    11aa:	40 40       	sbci	r20, 0x00	; 0
    11ac:	ff 23       	and	r31, r31
    11ae:	b9 f7       	brne	.-18     	; 0x119e <__fp_di2sf+0x10>
    11b0:	1b c0       	rjmp	.+54     	; 0x11e8 <__fp_di2sf+0x5a>
    11b2:	99 27       	eor	r25, r25
    11b4:	08 95       	ret
    11b6:	88 23       	and	r24, r24
    11b8:	51 f4       	brne	.+20     	; 0x11ce <__fp_di2sf+0x40>
    11ba:	98 50       	subi	r25, 0x08	; 8
    11bc:	d2 f7       	brpl	.-12     	; 0x11b2 <__fp_di2sf+0x24>
    11be:	87 2b       	or	r24, r23
    11c0:	76 2f       	mov	r23, r22
    11c2:	65 2f       	mov	r22, r21
    11c4:	54 2f       	mov	r21, r20
    11c6:	43 2f       	mov	r20, r19
    11c8:	32 2f       	mov	r19, r18
    11ca:	20 e0       	ldi	r18, 0x00	; 0
    11cc:	b1 f3       	breq	.-20     	; 0x11ba <__fp_di2sf+0x2c>
    11ce:	12 16       	cp	r1, r18
    11d0:	13 06       	cpc	r1, r19
    11d2:	14 06       	cpc	r1, r20
    11d4:	44 0b       	sbc	r20, r20
    11d6:	88 23       	and	r24, r24
    11d8:	3a f0       	brmi	.+14     	; 0x11e8 <__fp_di2sf+0x5a>
    11da:	9a 95       	dec	r25
    11dc:	44 0f       	add	r20, r20
    11de:	55 1f       	adc	r21, r21
    11e0:	66 1f       	adc	r22, r22
    11e2:	77 1f       	adc	r23, r23
    11e4:	88 1f       	adc	r24, r24
    11e6:	ca f7       	brpl	.-14     	; 0x11da <__fp_di2sf+0x4c>
    11e8:	55 23       	and	r21, r21
    11ea:	4a f4       	brpl	.+18     	; 0x11fe <__fp_di2sf+0x70>
    11ec:	44 0f       	add	r20, r20
    11ee:	55 1f       	adc	r21, r21
    11f0:	11 f4       	brne	.+4      	; 0x11f6 <__fp_di2sf+0x68>
    11f2:	60 ff       	sbrs	r22, 0
    11f4:	04 c0       	rjmp	.+8      	; 0x11fe <__fp_di2sf+0x70>
    11f6:	6f 5f       	subi	r22, 0xFF	; 255
    11f8:	7f 4f       	sbci	r23, 0xFF	; 255
    11fa:	8f 4f       	sbci	r24, 0xFF	; 255
    11fc:	9f 4f       	sbci	r25, 0xFF	; 255
    11fe:	88 0f       	add	r24, r24
    1200:	96 95       	lsr	r25
    1202:	87 95       	ror	r24
    1204:	97 f9       	bld	r25, 7
    1206:	08 95       	ret

00001208 <__fp_inf>:
    1208:	97 f9       	bld	r25, 7
    120a:	9f 67       	ori	r25, 0x7F	; 127
    120c:	80 e8       	ldi	r24, 0x80	; 128
    120e:	70 e0       	ldi	r23, 0x00	; 0
    1210:	60 e0       	ldi	r22, 0x00	; 0
    1212:	08 95       	ret

00001214 <__fp_nan>:
    1214:	9f ef       	ldi	r25, 0xFF	; 255
    1216:	80 ec       	ldi	r24, 0xC0	; 192
    1218:	08 95       	ret

0000121a <__fp_pscA>:
    121a:	00 24       	eor	r0, r0
    121c:	0a 94       	dec	r0
    121e:	16 16       	cp	r1, r22
    1220:	17 06       	cpc	r1, r23
    1222:	18 06       	cpc	r1, r24
    1224:	09 06       	cpc	r0, r25
    1226:	08 95       	ret

00001228 <__fp_pscB>:
    1228:	00 24       	eor	r0, r0
    122a:	0a 94       	dec	r0
    122c:	12 16       	cp	r1, r18
    122e:	13 06       	cpc	r1, r19
    1230:	14 06       	cpc	r1, r20
    1232:	05 06       	cpc	r0, r21
    1234:	08 95       	ret

00001236 <__fp_round>:
    1236:	09 2e       	mov	r0, r25
    1238:	03 94       	inc	r0
    123a:	00 0c       	add	r0, r0
    123c:	11 f4       	brne	.+4      	; 0x1242 <__fp_round+0xc>
    123e:	88 23       	and	r24, r24
    1240:	52 f0       	brmi	.+20     	; 0x1256 <__fp_round+0x20>
    1242:	bb 0f       	add	r27, r27
    1244:	40 f4       	brcc	.+16     	; 0x1256 <__fp_round+0x20>
    1246:	bf 2b       	or	r27, r31
    1248:	11 f4       	brne	.+4      	; 0x124e <__fp_round+0x18>
    124a:	60 ff       	sbrs	r22, 0
    124c:	04 c0       	rjmp	.+8      	; 0x1256 <__fp_round+0x20>
    124e:	6f 5f       	subi	r22, 0xFF	; 255
    1250:	7f 4f       	sbci	r23, 0xFF	; 255
    1252:	8f 4f       	sbci	r24, 0xFF	; 255
    1254:	9f 4f       	sbci	r25, 0xFF	; 255
    1256:	08 95       	ret

00001258 <__fp_split3>:
    1258:	57 fd       	sbrc	r21, 7
    125a:	90 58       	subi	r25, 0x80	; 128
    125c:	44 0f       	add	r20, r20
    125e:	55 1f       	adc	r21, r21
    1260:	59 f0       	breq	.+22     	; 0x1278 <__fp_splitA+0x10>
    1262:	5f 3f       	cpi	r21, 0xFF	; 255
    1264:	71 f0       	breq	.+28     	; 0x1282 <__fp_splitA+0x1a>
    1266:	47 95       	ror	r20

00001268 <__fp_splitA>:
    1268:	88 0f       	add	r24, r24
    126a:	97 fb       	bst	r25, 7
    126c:	99 1f       	adc	r25, r25
    126e:	61 f0       	breq	.+24     	; 0x1288 <__fp_splitA+0x20>
    1270:	9f 3f       	cpi	r25, 0xFF	; 255
    1272:	79 f0       	breq	.+30     	; 0x1292 <__fp_splitA+0x2a>
    1274:	87 95       	ror	r24
    1276:	08 95       	ret
    1278:	12 16       	cp	r1, r18
    127a:	13 06       	cpc	r1, r19
    127c:	14 06       	cpc	r1, r20
    127e:	55 1f       	adc	r21, r21
    1280:	f2 cf       	rjmp	.-28     	; 0x1266 <__fp_split3+0xe>
    1282:	46 95       	lsr	r20
    1284:	f1 df       	rcall	.-30     	; 0x1268 <__fp_splitA>
    1286:	08 c0       	rjmp	.+16     	; 0x1298 <__fp_splitA+0x30>
    1288:	16 16       	cp	r1, r22
    128a:	17 06       	cpc	r1, r23
    128c:	18 06       	cpc	r1, r24
    128e:	99 1f       	adc	r25, r25
    1290:	f1 cf       	rjmp	.-30     	; 0x1274 <__fp_splitA+0xc>
    1292:	86 95       	lsr	r24
    1294:	71 05       	cpc	r23, r1
    1296:	61 05       	cpc	r22, r1
    1298:	08 94       	sec
    129a:	08 95       	ret

0000129c <__fp_zero>:
    129c:	e8 94       	clt

0000129e <__fp_szero>:
    129e:	bb 27       	eor	r27, r27
    12a0:	66 27       	eor	r22, r22
    12a2:	77 27       	eor	r23, r23
    12a4:	cb 01       	movw	r24, r22
    12a6:	97 f9       	bld	r25, 7
    12a8:	08 95       	ret

000012aa <__mulsf3>:
    12aa:	0b d0       	rcall	.+22     	; 0x12c2 <__mulsf3x>
    12ac:	c4 cf       	rjmp	.-120    	; 0x1236 <__fp_round>
    12ae:	b5 df       	rcall	.-150    	; 0x121a <__fp_pscA>
    12b0:	28 f0       	brcs	.+10     	; 0x12bc <__mulsf3+0x12>
    12b2:	ba df       	rcall	.-140    	; 0x1228 <__fp_pscB>
    12b4:	18 f0       	brcs	.+6      	; 0x12bc <__mulsf3+0x12>
    12b6:	95 23       	and	r25, r21
    12b8:	09 f0       	breq	.+2      	; 0x12bc <__mulsf3+0x12>
    12ba:	a6 cf       	rjmp	.-180    	; 0x1208 <__fp_inf>
    12bc:	ab cf       	rjmp	.-170    	; 0x1214 <__fp_nan>
    12be:	11 24       	eor	r1, r1
    12c0:	ee cf       	rjmp	.-36     	; 0x129e <__fp_szero>

000012c2 <__mulsf3x>:
    12c2:	ca df       	rcall	.-108    	; 0x1258 <__fp_split3>
    12c4:	a0 f3       	brcs	.-24     	; 0x12ae <__mulsf3+0x4>

000012c6 <__mulsf3_pse>:
    12c6:	95 9f       	mul	r25, r21
    12c8:	d1 f3       	breq	.-12     	; 0x12be <__mulsf3+0x14>
    12ca:	95 0f       	add	r25, r21
    12cc:	50 e0       	ldi	r21, 0x00	; 0
    12ce:	55 1f       	adc	r21, r21
    12d0:	62 9f       	mul	r22, r18
    12d2:	f0 01       	movw	r30, r0
    12d4:	72 9f       	mul	r23, r18
    12d6:	bb 27       	eor	r27, r27
    12d8:	f0 0d       	add	r31, r0
    12da:	b1 1d       	adc	r27, r1
    12dc:	63 9f       	mul	r22, r19
    12de:	aa 27       	eor	r26, r26
    12e0:	f0 0d       	add	r31, r0
    12e2:	b1 1d       	adc	r27, r1
    12e4:	aa 1f       	adc	r26, r26
    12e6:	64 9f       	mul	r22, r20
    12e8:	66 27       	eor	r22, r22
    12ea:	b0 0d       	add	r27, r0
    12ec:	a1 1d       	adc	r26, r1
    12ee:	66 1f       	adc	r22, r22
    12f0:	82 9f       	mul	r24, r18
    12f2:	22 27       	eor	r18, r18
    12f4:	b0 0d       	add	r27, r0
    12f6:	a1 1d       	adc	r26, r1
    12f8:	62 1f       	adc	r22, r18
    12fa:	73 9f       	mul	r23, r19
    12fc:	b0 0d       	add	r27, r0
    12fe:	a1 1d       	adc	r26, r1
    1300:	62 1f       	adc	r22, r18
    1302:	83 9f       	mul	r24, r19
    1304:	a0 0d       	add	r26, r0
    1306:	61 1d       	adc	r22, r1
    1308:	22 1f       	adc	r18, r18
    130a:	74 9f       	mul	r23, r20
    130c:	33 27       	eor	r19, r19
    130e:	a0 0d       	add	r26, r0
    1310:	61 1d       	adc	r22, r1
    1312:	23 1f       	adc	r18, r19
    1314:	84 9f       	mul	r24, r20
    1316:	60 0d       	add	r22, r0
    1318:	21 1d       	adc	r18, r1
    131a:	82 2f       	mov	r24, r18
    131c:	76 2f       	mov	r23, r22
    131e:	6a 2f       	mov	r22, r26
    1320:	11 24       	eor	r1, r1
    1322:	9f 57       	subi	r25, 0x7F	; 127
    1324:	50 40       	sbci	r21, 0x00	; 0
    1326:	8a f0       	brmi	.+34     	; 0x134a <__mulsf3_pse+0x84>
    1328:	e1 f0       	breq	.+56     	; 0x1362 <__mulsf3_pse+0x9c>
    132a:	88 23       	and	r24, r24
    132c:	4a f0       	brmi	.+18     	; 0x1340 <__mulsf3_pse+0x7a>
    132e:	ee 0f       	add	r30, r30
    1330:	ff 1f       	adc	r31, r31
    1332:	bb 1f       	adc	r27, r27
    1334:	66 1f       	adc	r22, r22
    1336:	77 1f       	adc	r23, r23
    1338:	88 1f       	adc	r24, r24
    133a:	91 50       	subi	r25, 0x01	; 1
    133c:	50 40       	sbci	r21, 0x00	; 0
    133e:	a9 f7       	brne	.-22     	; 0x132a <__mulsf3_pse+0x64>
    1340:	9e 3f       	cpi	r25, 0xFE	; 254
    1342:	51 05       	cpc	r21, r1
    1344:	70 f0       	brcs	.+28     	; 0x1362 <__mulsf3_pse+0x9c>
    1346:	60 cf       	rjmp	.-320    	; 0x1208 <__fp_inf>
    1348:	aa cf       	rjmp	.-172    	; 0x129e <__fp_szero>
    134a:	5f 3f       	cpi	r21, 0xFF	; 255
    134c:	ec f3       	brlt	.-6      	; 0x1348 <__mulsf3_pse+0x82>
    134e:	98 3e       	cpi	r25, 0xE8	; 232
    1350:	dc f3       	brlt	.-10     	; 0x1348 <__mulsf3_pse+0x82>
    1352:	86 95       	lsr	r24
    1354:	77 95       	ror	r23
    1356:	67 95       	ror	r22
    1358:	b7 95       	ror	r27
    135a:	f7 95       	ror	r31
    135c:	e7 95       	ror	r30
    135e:	9f 5f       	subi	r25, 0xFF	; 255
    1360:	c1 f7       	brne	.-16     	; 0x1352 <__mulsf3_pse+0x8c>
    1362:	fe 2b       	or	r31, r30
    1364:	88 0f       	add	r24, r24
    1366:	91 1d       	adc	r25, r1
    1368:	96 95       	lsr	r25
    136a:	87 95       	ror	r24
    136c:	97 f9       	bld	r25, 7
    136e:	08 95       	ret

00001370 <__udivmodsi4>:
    1370:	a1 e2       	ldi	r26, 0x21	; 33
    1372:	1a 2e       	mov	r1, r26
    1374:	aa 1b       	sub	r26, r26
    1376:	bb 1b       	sub	r27, r27
    1378:	fd 01       	movw	r30, r26
    137a:	0d c0       	rjmp	.+26     	; 0x1396 <__udivmodsi4_ep>

0000137c <__udivmodsi4_loop>:
    137c:	aa 1f       	adc	r26, r26
    137e:	bb 1f       	adc	r27, r27
    1380:	ee 1f       	adc	r30, r30
    1382:	ff 1f       	adc	r31, r31
    1384:	a2 17       	cp	r26, r18
    1386:	b3 07       	cpc	r27, r19
    1388:	e4 07       	cpc	r30, r20
    138a:	f5 07       	cpc	r31, r21
    138c:	20 f0       	brcs	.+8      	; 0x1396 <__udivmodsi4_ep>
    138e:	a2 1b       	sub	r26, r18
    1390:	b3 0b       	sbc	r27, r19
    1392:	e4 0b       	sbc	r30, r20
    1394:	f5 0b       	sbc	r31, r21

00001396 <__udivmodsi4_ep>:
    1396:	66 1f       	adc	r22, r22
    1398:	77 1f       	adc	r23, r23
    139a:	88 1f       	adc	r24, r24
    139c:	99 1f       	adc	r25, r25
    139e:	1a 94       	dec	r1
    13a0:	69 f7       	brne	.-38     	; 0x137c <__udivmodsi4_loop>
    13a2:	60 95       	com	r22
    13a4:	70 95       	com	r23
    13a6:	80 95       	com	r24
    13a8:	90 95       	com	r25
    13aa:	9b 01       	movw	r18, r22
    13ac:	ac 01       	movw	r20, r24
    13ae:	bd 01       	movw	r22, r26
    13b0:	cf 01       	movw	r24, r30
    13b2:	08 95       	ret

000013b4 <__umulhisi3>:
    13b4:	a2 9f       	mul	r26, r18
    13b6:	b0 01       	movw	r22, r0
    13b8:	b3 9f       	mul	r27, r19
    13ba:	c0 01       	movw	r24, r0
    13bc:	a3 9f       	mul	r26, r19
    13be:	01 d0       	rcall	.+2      	; 0x13c2 <__umulhisi3+0xe>
    13c0:	b2 9f       	mul	r27, r18
    13c2:	70 0d       	add	r23, r0
    13c4:	81 1d       	adc	r24, r1
    13c6:	11 24       	eor	r1, r1
    13c8:	91 1d       	adc	r25, r1
    13ca:	08 95       	ret

000013cc <__umoddi3>:
    13cc:	68 94       	set
    13ce:	01 c0       	rjmp	.+2      	; 0x13d2 <__udivdi3_umoddi3>

000013d0 <__udivdi3>:
    13d0:	e8 94       	clt

000013d2 <__udivdi3_umoddi3>:
    13d2:	8f 92       	push	r8
    13d4:	9f 92       	push	r9
    13d6:	cf 93       	push	r28
    13d8:	df 93       	push	r29
    13da:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__udivmod64>
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	9f 90       	pop	r9
    13e4:	8f 90       	pop	r8
    13e6:	08 95       	ret

000013e8 <__udivmod64>:
    13e8:	88 24       	eor	r8, r8
    13ea:	99 24       	eor	r9, r9
    13ec:	f4 01       	movw	r30, r8
    13ee:	e4 01       	movw	r28, r8
    13f0:	b0 e4       	ldi	r27, 0x40	; 64
    13f2:	9f 93       	push	r25
    13f4:	aa 27       	eor	r26, r26
    13f6:	9a 15       	cp	r25, r10
    13f8:	8b 04       	cpc	r8, r11
    13fa:	9c 04       	cpc	r9, r12
    13fc:	ed 05       	cpc	r30, r13
    13fe:	fe 05       	cpc	r31, r14
    1400:	cf 05       	cpc	r28, r15
    1402:	d0 07       	cpc	r29, r16
    1404:	a1 07       	cpc	r26, r17
    1406:	98 f4       	brcc	.+38     	; 0x142e <__udivmod64+0x46>
    1408:	ad 2f       	mov	r26, r29
    140a:	dc 2f       	mov	r29, r28
    140c:	cf 2f       	mov	r28, r31
    140e:	fe 2f       	mov	r31, r30
    1410:	e9 2d       	mov	r30, r9
    1412:	98 2c       	mov	r9, r8
    1414:	89 2e       	mov	r8, r25
    1416:	98 2f       	mov	r25, r24
    1418:	87 2f       	mov	r24, r23
    141a:	76 2f       	mov	r23, r22
    141c:	65 2f       	mov	r22, r21
    141e:	54 2f       	mov	r21, r20
    1420:	43 2f       	mov	r20, r19
    1422:	32 2f       	mov	r19, r18
    1424:	22 27       	eor	r18, r18
    1426:	b8 50       	subi	r27, 0x08	; 8
    1428:	31 f7       	brne	.-52     	; 0x13f6 <__udivmod64+0xe>
    142a:	bf 91       	pop	r27
    142c:	27 c0       	rjmp	.+78     	; 0x147c <__udivmod64+0x94>
    142e:	1b 2e       	mov	r1, r27
    1430:	bf 91       	pop	r27
    1432:	bb 27       	eor	r27, r27
    1434:	22 0f       	add	r18, r18
    1436:	33 1f       	adc	r19, r19
    1438:	44 1f       	adc	r20, r20
    143a:	55 1f       	adc	r21, r21
    143c:	66 1f       	adc	r22, r22
    143e:	77 1f       	adc	r23, r23
    1440:	88 1f       	adc	r24, r24
    1442:	99 1f       	adc	r25, r25
    1444:	88 1c       	adc	r8, r8
    1446:	99 1c       	adc	r9, r9
    1448:	ee 1f       	adc	r30, r30
    144a:	ff 1f       	adc	r31, r31
    144c:	cc 1f       	adc	r28, r28
    144e:	dd 1f       	adc	r29, r29
    1450:	aa 1f       	adc	r26, r26
    1452:	bb 1f       	adc	r27, r27
    1454:	8a 14       	cp	r8, r10
    1456:	9b 04       	cpc	r9, r11
    1458:	ec 05       	cpc	r30, r12
    145a:	fd 05       	cpc	r31, r13
    145c:	ce 05       	cpc	r28, r14
    145e:	df 05       	cpc	r29, r15
    1460:	a0 07       	cpc	r26, r16
    1462:	b1 07       	cpc	r27, r17
    1464:	48 f0       	brcs	.+18     	; 0x1478 <__udivmod64+0x90>
    1466:	8a 18       	sub	r8, r10
    1468:	9b 08       	sbc	r9, r11
    146a:	ec 09       	sbc	r30, r12
    146c:	fd 09       	sbc	r31, r13
    146e:	ce 09       	sbc	r28, r14
    1470:	df 09       	sbc	r29, r15
    1472:	a0 0b       	sbc	r26, r16
    1474:	b1 0b       	sbc	r27, r17
    1476:	21 60       	ori	r18, 0x01	; 1
    1478:	1a 94       	dec	r1
    147a:	e1 f6       	brne	.-72     	; 0x1434 <__udivmod64+0x4c>
    147c:	2e f4       	brtc	.+10     	; 0x1488 <__udivmod64+0xa0>
    147e:	94 01       	movw	r18, r8
    1480:	af 01       	movw	r20, r30
    1482:	be 01       	movw	r22, r28
    1484:	cd 01       	movw	r24, r26
    1486:	00 0c       	add	r0, r0
    1488:	08 95       	ret

0000148a <__adddi3>:
    148a:	2a 0d       	add	r18, r10
    148c:	3b 1d       	adc	r19, r11
    148e:	4c 1d       	adc	r20, r12
    1490:	5d 1d       	adc	r21, r13
    1492:	6e 1d       	adc	r22, r14
    1494:	7f 1d       	adc	r23, r15
    1496:	80 1f       	adc	r24, r16
    1498:	91 1f       	adc	r25, r17
    149a:	08 95       	ret

0000149c <memcpy>:
    149c:	fb 01       	movw	r30, r22
    149e:	dc 01       	movw	r26, r24
    14a0:	02 c0       	rjmp	.+4      	; 0x14a6 <memcpy+0xa>
    14a2:	01 90       	ld	r0, Z+
    14a4:	0d 92       	st	X+, r0
    14a6:	41 50       	subi	r20, 0x01	; 1
    14a8:	50 40       	sbci	r21, 0x00	; 0
    14aa:	d8 f7       	brcc	.-10     	; 0x14a2 <memcpy+0x6>
    14ac:	08 95       	ret

000014ae <sprintf>:
    14ae:	ae e0       	ldi	r26, 0x0E	; 14
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	ed e5       	ldi	r30, 0x5D	; 93
    14b4:	fa e0       	ldi	r31, 0x0A	; 10
    14b6:	0c 94 49 0d 	jmp	0x1a92	; 0x1a92 <__prologue_saves__+0x1c>
    14ba:	0d 89       	ldd	r16, Y+21	; 0x15
    14bc:	1e 89       	ldd	r17, Y+22	; 0x16
    14be:	86 e0       	ldi	r24, 0x06	; 6
    14c0:	8c 83       	std	Y+4, r24	; 0x04
    14c2:	1a 83       	std	Y+2, r17	; 0x02
    14c4:	09 83       	std	Y+1, r16	; 0x01
    14c6:	8f ef       	ldi	r24, 0xFF	; 255
    14c8:	9f e7       	ldi	r25, 0x7F	; 127
    14ca:	9e 83       	std	Y+6, r25	; 0x06
    14cc:	8d 83       	std	Y+5, r24	; 0x05
    14ce:	ce 01       	movw	r24, r28
    14d0:	49 96       	adiw	r24, 0x19	; 25
    14d2:	ac 01       	movw	r20, r24
    14d4:	6f 89       	ldd	r22, Y+23	; 0x17
    14d6:	78 8d       	ldd	r23, Y+24	; 0x18
    14d8:	ce 01       	movw	r24, r28
    14da:	01 96       	adiw	r24, 0x01	; 1
    14dc:	0e 94 79 0a 	call	0x14f2	; 0x14f2 <vfprintf>
    14e0:	ef 81       	ldd	r30, Y+7	; 0x07
    14e2:	f8 85       	ldd	r31, Y+8	; 0x08
    14e4:	e0 0f       	add	r30, r16
    14e6:	f1 1f       	adc	r31, r17
    14e8:	10 82       	st	Z, r1
    14ea:	2e 96       	adiw	r28, 0x0e	; 14
    14ec:	e4 e0       	ldi	r30, 0x04	; 4
    14ee:	0c 94 65 0d 	jmp	0x1aca	; 0x1aca <__epilogue_restores__+0x1c>

000014f2 <vfprintf>:
    14f2:	ac e0       	ldi	r26, 0x0C	; 12
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	ef e7       	ldi	r30, 0x7F	; 127
    14f8:	fa e0       	ldi	r31, 0x0A	; 10
    14fa:	0c 94 3b 0d 	jmp	0x1a76	; 0x1a76 <__prologue_saves__>
    14fe:	7c 01       	movw	r14, r24
    1500:	6b 01       	movw	r12, r22
    1502:	8a 01       	movw	r16, r20
    1504:	fc 01       	movw	r30, r24
    1506:	17 82       	std	Z+7, r1	; 0x07
    1508:	16 82       	std	Z+6, r1	; 0x06
    150a:	83 81       	ldd	r24, Z+3	; 0x03
    150c:	81 ff       	sbrs	r24, 1
    150e:	c6 c1       	rjmp	.+908    	; 0x189c <vfprintf+0x3aa>
    1510:	88 24       	eor	r8, r8
    1512:	83 94       	inc	r8
    1514:	91 2c       	mov	r9, r1
    1516:	8c 0e       	add	r8, r28
    1518:	9d 1e       	adc	r9, r29
    151a:	f7 01       	movw	r30, r14
    151c:	93 81       	ldd	r25, Z+3	; 0x03
    151e:	f6 01       	movw	r30, r12
    1520:	93 fd       	sbrc	r25, 3
    1522:	85 91       	lpm	r24, Z+
    1524:	93 ff       	sbrs	r25, 3
    1526:	81 91       	ld	r24, Z+
    1528:	6f 01       	movw	r12, r30
    152a:	88 23       	and	r24, r24
    152c:	09 f4       	brne	.+2      	; 0x1530 <vfprintf+0x3e>
    152e:	b2 c1       	rjmp	.+868    	; 0x1894 <vfprintf+0x3a2>
    1530:	85 32       	cpi	r24, 0x25	; 37
    1532:	39 f4       	brne	.+14     	; 0x1542 <vfprintf+0x50>
    1534:	93 fd       	sbrc	r25, 3
    1536:	85 91       	lpm	r24, Z+
    1538:	93 ff       	sbrs	r25, 3
    153a:	81 91       	ld	r24, Z+
    153c:	6f 01       	movw	r12, r30
    153e:	85 32       	cpi	r24, 0x25	; 37
    1540:	29 f4       	brne	.+10     	; 0x154c <vfprintf+0x5a>
    1542:	b7 01       	movw	r22, r14
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    154a:	e7 cf       	rjmp	.-50     	; 0x151a <vfprintf+0x28>
    154c:	51 2c       	mov	r5, r1
    154e:	31 2c       	mov	r3, r1
    1550:	20 e0       	ldi	r18, 0x00	; 0
    1552:	20 32       	cpi	r18, 0x20	; 32
    1554:	a8 f4       	brcc	.+42     	; 0x1580 <vfprintf+0x8e>
    1556:	8b 32       	cpi	r24, 0x2B	; 43
    1558:	61 f0       	breq	.+24     	; 0x1572 <vfprintf+0x80>
    155a:	28 f4       	brcc	.+10     	; 0x1566 <vfprintf+0x74>
    155c:	80 32       	cpi	r24, 0x20	; 32
    155e:	51 f0       	breq	.+20     	; 0x1574 <vfprintf+0x82>
    1560:	83 32       	cpi	r24, 0x23	; 35
    1562:	71 f4       	brne	.+28     	; 0x1580 <vfprintf+0x8e>
    1564:	0b c0       	rjmp	.+22     	; 0x157c <vfprintf+0x8a>
    1566:	8d 32       	cpi	r24, 0x2D	; 45
    1568:	39 f0       	breq	.+14     	; 0x1578 <vfprintf+0x86>
    156a:	80 33       	cpi	r24, 0x30	; 48
    156c:	49 f4       	brne	.+18     	; 0x1580 <vfprintf+0x8e>
    156e:	21 60       	ori	r18, 0x01	; 1
    1570:	28 c0       	rjmp	.+80     	; 0x15c2 <vfprintf+0xd0>
    1572:	22 60       	ori	r18, 0x02	; 2
    1574:	24 60       	ori	r18, 0x04	; 4
    1576:	25 c0       	rjmp	.+74     	; 0x15c2 <vfprintf+0xd0>
    1578:	28 60       	ori	r18, 0x08	; 8
    157a:	23 c0       	rjmp	.+70     	; 0x15c2 <vfprintf+0xd0>
    157c:	20 61       	ori	r18, 0x10	; 16
    157e:	21 c0       	rjmp	.+66     	; 0x15c2 <vfprintf+0xd0>
    1580:	27 fd       	sbrc	r18, 7
    1582:	27 c0       	rjmp	.+78     	; 0x15d2 <vfprintf+0xe0>
    1584:	38 2f       	mov	r19, r24
    1586:	30 53       	subi	r19, 0x30	; 48
    1588:	3a 30       	cpi	r19, 0x0A	; 10
    158a:	78 f4       	brcc	.+30     	; 0x15aa <vfprintf+0xb8>
    158c:	26 ff       	sbrs	r18, 6
    158e:	06 c0       	rjmp	.+12     	; 0x159c <vfprintf+0xaa>
    1590:	fa e0       	ldi	r31, 0x0A	; 10
    1592:	5f 9e       	mul	r5, r31
    1594:	30 0d       	add	r19, r0
    1596:	11 24       	eor	r1, r1
    1598:	53 2e       	mov	r5, r19
    159a:	13 c0       	rjmp	.+38     	; 0x15c2 <vfprintf+0xd0>
    159c:	8a e0       	ldi	r24, 0x0A	; 10
    159e:	38 9e       	mul	r3, r24
    15a0:	30 0d       	add	r19, r0
    15a2:	11 24       	eor	r1, r1
    15a4:	33 2e       	mov	r3, r19
    15a6:	20 62       	ori	r18, 0x20	; 32
    15a8:	0c c0       	rjmp	.+24     	; 0x15c2 <vfprintf+0xd0>
    15aa:	8e 32       	cpi	r24, 0x2E	; 46
    15ac:	21 f4       	brne	.+8      	; 0x15b6 <vfprintf+0xc4>
    15ae:	26 fd       	sbrc	r18, 6
    15b0:	71 c1       	rjmp	.+738    	; 0x1894 <vfprintf+0x3a2>
    15b2:	20 64       	ori	r18, 0x40	; 64
    15b4:	06 c0       	rjmp	.+12     	; 0x15c2 <vfprintf+0xd0>
    15b6:	8c 36       	cpi	r24, 0x6C	; 108
    15b8:	11 f4       	brne	.+4      	; 0x15be <vfprintf+0xcc>
    15ba:	20 68       	ori	r18, 0x80	; 128
    15bc:	02 c0       	rjmp	.+4      	; 0x15c2 <vfprintf+0xd0>
    15be:	88 36       	cpi	r24, 0x68	; 104
    15c0:	41 f4       	brne	.+16     	; 0x15d2 <vfprintf+0xe0>
    15c2:	f6 01       	movw	r30, r12
    15c4:	93 fd       	sbrc	r25, 3
    15c6:	85 91       	lpm	r24, Z+
    15c8:	93 ff       	sbrs	r25, 3
    15ca:	81 91       	ld	r24, Z+
    15cc:	6f 01       	movw	r12, r30
    15ce:	81 11       	cpse	r24, r1
    15d0:	c0 cf       	rjmp	.-128    	; 0x1552 <vfprintf+0x60>
    15d2:	98 2f       	mov	r25, r24
    15d4:	95 54       	subi	r25, 0x45	; 69
    15d6:	93 30       	cpi	r25, 0x03	; 3
    15d8:	18 f0       	brcs	.+6      	; 0x15e0 <vfprintf+0xee>
    15da:	90 52       	subi	r25, 0x20	; 32
    15dc:	93 30       	cpi	r25, 0x03	; 3
    15de:	28 f4       	brcc	.+10     	; 0x15ea <vfprintf+0xf8>
    15e0:	0c 5f       	subi	r16, 0xFC	; 252
    15e2:	1f 4f       	sbci	r17, 0xFF	; 255
    15e4:	ff e3       	ldi	r31, 0x3F	; 63
    15e6:	f9 83       	std	Y+1, r31	; 0x01
    15e8:	0d c0       	rjmp	.+26     	; 0x1604 <vfprintf+0x112>
    15ea:	83 36       	cpi	r24, 0x63	; 99
    15ec:	31 f0       	breq	.+12     	; 0x15fa <vfprintf+0x108>
    15ee:	83 37       	cpi	r24, 0x73	; 115
    15f0:	71 f0       	breq	.+28     	; 0x160e <vfprintf+0x11c>
    15f2:	83 35       	cpi	r24, 0x53	; 83
    15f4:	09 f0       	breq	.+2      	; 0x15f8 <vfprintf+0x106>
    15f6:	5e c0       	rjmp	.+188    	; 0x16b4 <vfprintf+0x1c2>
    15f8:	23 c0       	rjmp	.+70     	; 0x1640 <vfprintf+0x14e>
    15fa:	f8 01       	movw	r30, r16
    15fc:	80 81       	ld	r24, Z
    15fe:	89 83       	std	Y+1, r24	; 0x01
    1600:	0e 5f       	subi	r16, 0xFE	; 254
    1602:	1f 4f       	sbci	r17, 0xFF	; 255
    1604:	44 24       	eor	r4, r4
    1606:	43 94       	inc	r4
    1608:	51 2c       	mov	r5, r1
    160a:	54 01       	movw	r10, r8
    160c:	15 c0       	rjmp	.+42     	; 0x1638 <vfprintf+0x146>
    160e:	38 01       	movw	r6, r16
    1610:	f2 e0       	ldi	r31, 0x02	; 2
    1612:	6f 0e       	add	r6, r31
    1614:	71 1c       	adc	r7, r1
    1616:	f8 01       	movw	r30, r16
    1618:	a0 80       	ld	r10, Z
    161a:	b1 80       	ldd	r11, Z+1	; 0x01
    161c:	26 ff       	sbrs	r18, 6
    161e:	03 c0       	rjmp	.+6      	; 0x1626 <vfprintf+0x134>
    1620:	65 2d       	mov	r22, r5
    1622:	70 e0       	ldi	r23, 0x00	; 0
    1624:	02 c0       	rjmp	.+4      	; 0x162a <vfprintf+0x138>
    1626:	6f ef       	ldi	r22, 0xFF	; 255
    1628:	7f ef       	ldi	r23, 0xFF	; 255
    162a:	c5 01       	movw	r24, r10
    162c:	2c 87       	std	Y+12, r18	; 0x0c
    162e:	0e 94 a6 0c 	call	0x194c	; 0x194c <strnlen>
    1632:	2c 01       	movw	r4, r24
    1634:	83 01       	movw	r16, r6
    1636:	2c 85       	ldd	r18, Y+12	; 0x0c
    1638:	6f e7       	ldi	r22, 0x7F	; 127
    163a:	26 2e       	mov	r2, r22
    163c:	22 22       	and	r2, r18
    163e:	18 c0       	rjmp	.+48     	; 0x1670 <vfprintf+0x17e>
    1640:	38 01       	movw	r6, r16
    1642:	f2 e0       	ldi	r31, 0x02	; 2
    1644:	6f 0e       	add	r6, r31
    1646:	71 1c       	adc	r7, r1
    1648:	f8 01       	movw	r30, r16
    164a:	a0 80       	ld	r10, Z
    164c:	b1 80       	ldd	r11, Z+1	; 0x01
    164e:	26 ff       	sbrs	r18, 6
    1650:	03 c0       	rjmp	.+6      	; 0x1658 <vfprintf+0x166>
    1652:	65 2d       	mov	r22, r5
    1654:	70 e0       	ldi	r23, 0x00	; 0
    1656:	02 c0       	rjmp	.+4      	; 0x165c <vfprintf+0x16a>
    1658:	6f ef       	ldi	r22, 0xFF	; 255
    165a:	7f ef       	ldi	r23, 0xFF	; 255
    165c:	c5 01       	movw	r24, r10
    165e:	2c 87       	std	Y+12, r18	; 0x0c
    1660:	0e 94 9b 0c 	call	0x1936	; 0x1936 <strnlen_P>
    1664:	2c 01       	movw	r4, r24
    1666:	2c 85       	ldd	r18, Y+12	; 0x0c
    1668:	50 e8       	ldi	r21, 0x80	; 128
    166a:	25 2e       	mov	r2, r21
    166c:	22 2a       	or	r2, r18
    166e:	83 01       	movw	r16, r6
    1670:	23 fc       	sbrc	r2, 3
    1672:	1c c0       	rjmp	.+56     	; 0x16ac <vfprintf+0x1ba>
    1674:	06 c0       	rjmp	.+12     	; 0x1682 <vfprintf+0x190>
    1676:	b7 01       	movw	r22, r14
    1678:	80 e2       	ldi	r24, 0x20	; 32
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    1680:	3a 94       	dec	r3
    1682:	83 2d       	mov	r24, r3
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	48 16       	cp	r4, r24
    1688:	59 06       	cpc	r5, r25
    168a:	a8 f3       	brcs	.-22     	; 0x1676 <vfprintf+0x184>
    168c:	0f c0       	rjmp	.+30     	; 0x16ac <vfprintf+0x1ba>
    168e:	f5 01       	movw	r30, r10
    1690:	27 fc       	sbrc	r2, 7
    1692:	85 91       	lpm	r24, Z+
    1694:	27 fe       	sbrs	r2, 7
    1696:	81 91       	ld	r24, Z+
    1698:	5f 01       	movw	r10, r30
    169a:	b7 01       	movw	r22, r14
    169c:	90 e0       	ldi	r25, 0x00	; 0
    169e:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    16a2:	31 10       	cpse	r3, r1
    16a4:	3a 94       	dec	r3
    16a6:	f1 e0       	ldi	r31, 0x01	; 1
    16a8:	4f 1a       	sub	r4, r31
    16aa:	51 08       	sbc	r5, r1
    16ac:	41 14       	cp	r4, r1
    16ae:	51 04       	cpc	r5, r1
    16b0:	71 f7       	brne	.-36     	; 0x168e <vfprintf+0x19c>
    16b2:	ed c0       	rjmp	.+474    	; 0x188e <vfprintf+0x39c>
    16b4:	84 36       	cpi	r24, 0x64	; 100
    16b6:	11 f0       	breq	.+4      	; 0x16bc <vfprintf+0x1ca>
    16b8:	89 36       	cpi	r24, 0x69	; 105
    16ba:	41 f5       	brne	.+80     	; 0x170c <vfprintf+0x21a>
    16bc:	f8 01       	movw	r30, r16
    16be:	27 ff       	sbrs	r18, 7
    16c0:	07 c0       	rjmp	.+14     	; 0x16d0 <vfprintf+0x1de>
    16c2:	60 81       	ld	r22, Z
    16c4:	71 81       	ldd	r23, Z+1	; 0x01
    16c6:	82 81       	ldd	r24, Z+2	; 0x02
    16c8:	93 81       	ldd	r25, Z+3	; 0x03
    16ca:	0c 5f       	subi	r16, 0xFC	; 252
    16cc:	1f 4f       	sbci	r17, 0xFF	; 255
    16ce:	08 c0       	rjmp	.+16     	; 0x16e0 <vfprintf+0x1ee>
    16d0:	60 81       	ld	r22, Z
    16d2:	71 81       	ldd	r23, Z+1	; 0x01
    16d4:	88 27       	eor	r24, r24
    16d6:	77 fd       	sbrc	r23, 7
    16d8:	80 95       	com	r24
    16da:	98 2f       	mov	r25, r24
    16dc:	0e 5f       	subi	r16, 0xFE	; 254
    16de:	1f 4f       	sbci	r17, 0xFF	; 255
    16e0:	4f e6       	ldi	r20, 0x6F	; 111
    16e2:	b4 2e       	mov	r11, r20
    16e4:	b2 22       	and	r11, r18
    16e6:	97 ff       	sbrs	r25, 7
    16e8:	09 c0       	rjmp	.+18     	; 0x16fc <vfprintf+0x20a>
    16ea:	90 95       	com	r25
    16ec:	80 95       	com	r24
    16ee:	70 95       	com	r23
    16f0:	61 95       	neg	r22
    16f2:	7f 4f       	sbci	r23, 0xFF	; 255
    16f4:	8f 4f       	sbci	r24, 0xFF	; 255
    16f6:	9f 4f       	sbci	r25, 0xFF	; 255
    16f8:	f0 e8       	ldi	r31, 0x80	; 128
    16fa:	bf 2a       	or	r11, r31
    16fc:	2a e0       	ldi	r18, 0x0A	; 10
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	a4 01       	movw	r20, r8
    1702:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <__ultoa_invert>
    1706:	a8 2e       	mov	r10, r24
    1708:	a8 18       	sub	r10, r8
    170a:	43 c0       	rjmp	.+134    	; 0x1792 <vfprintf+0x2a0>
    170c:	85 37       	cpi	r24, 0x75	; 117
    170e:	31 f4       	brne	.+12     	; 0x171c <vfprintf+0x22a>
    1710:	3f ee       	ldi	r19, 0xEF	; 239
    1712:	b3 2e       	mov	r11, r19
    1714:	b2 22       	and	r11, r18
    1716:	2a e0       	ldi	r18, 0x0A	; 10
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	24 c0       	rjmp	.+72     	; 0x1764 <vfprintf+0x272>
    171c:	99 ef       	ldi	r25, 0xF9	; 249
    171e:	b9 2e       	mov	r11, r25
    1720:	b2 22       	and	r11, r18
    1722:	8f 36       	cpi	r24, 0x6F	; 111
    1724:	b9 f0       	breq	.+46     	; 0x1754 <vfprintf+0x262>
    1726:	20 f4       	brcc	.+8      	; 0x1730 <vfprintf+0x23e>
    1728:	88 35       	cpi	r24, 0x58	; 88
    172a:	09 f0       	breq	.+2      	; 0x172e <vfprintf+0x23c>
    172c:	b3 c0       	rjmp	.+358    	; 0x1894 <vfprintf+0x3a2>
    172e:	0d c0       	rjmp	.+26     	; 0x174a <vfprintf+0x258>
    1730:	80 37       	cpi	r24, 0x70	; 112
    1732:	21 f0       	breq	.+8      	; 0x173c <vfprintf+0x24a>
    1734:	88 37       	cpi	r24, 0x78	; 120
    1736:	09 f0       	breq	.+2      	; 0x173a <vfprintf+0x248>
    1738:	ad c0       	rjmp	.+346    	; 0x1894 <vfprintf+0x3a2>
    173a:	02 c0       	rjmp	.+4      	; 0x1740 <vfprintf+0x24e>
    173c:	20 e1       	ldi	r18, 0x10	; 16
    173e:	b2 2a       	or	r11, r18
    1740:	b4 fe       	sbrs	r11, 4
    1742:	0b c0       	rjmp	.+22     	; 0x175a <vfprintf+0x268>
    1744:	84 e0       	ldi	r24, 0x04	; 4
    1746:	b8 2a       	or	r11, r24
    1748:	08 c0       	rjmp	.+16     	; 0x175a <vfprintf+0x268>
    174a:	24 ff       	sbrs	r18, 4
    174c:	09 c0       	rjmp	.+18     	; 0x1760 <vfprintf+0x26e>
    174e:	e6 e0       	ldi	r30, 0x06	; 6
    1750:	be 2a       	or	r11, r30
    1752:	06 c0       	rjmp	.+12     	; 0x1760 <vfprintf+0x26e>
    1754:	28 e0       	ldi	r18, 0x08	; 8
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	05 c0       	rjmp	.+10     	; 0x1764 <vfprintf+0x272>
    175a:	20 e1       	ldi	r18, 0x10	; 16
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	02 c0       	rjmp	.+4      	; 0x1764 <vfprintf+0x272>
    1760:	20 e1       	ldi	r18, 0x10	; 16
    1762:	32 e0       	ldi	r19, 0x02	; 2
    1764:	f8 01       	movw	r30, r16
    1766:	b7 fe       	sbrs	r11, 7
    1768:	07 c0       	rjmp	.+14     	; 0x1778 <vfprintf+0x286>
    176a:	60 81       	ld	r22, Z
    176c:	71 81       	ldd	r23, Z+1	; 0x01
    176e:	82 81       	ldd	r24, Z+2	; 0x02
    1770:	93 81       	ldd	r25, Z+3	; 0x03
    1772:	0c 5f       	subi	r16, 0xFC	; 252
    1774:	1f 4f       	sbci	r17, 0xFF	; 255
    1776:	06 c0       	rjmp	.+12     	; 0x1784 <vfprintf+0x292>
    1778:	60 81       	ld	r22, Z
    177a:	71 81       	ldd	r23, Z+1	; 0x01
    177c:	80 e0       	ldi	r24, 0x00	; 0
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	0e 5f       	subi	r16, 0xFE	; 254
    1782:	1f 4f       	sbci	r17, 0xFF	; 255
    1784:	a4 01       	movw	r20, r8
    1786:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <__ultoa_invert>
    178a:	a8 2e       	mov	r10, r24
    178c:	a8 18       	sub	r10, r8
    178e:	ff e7       	ldi	r31, 0x7F	; 127
    1790:	bf 22       	and	r11, r31
    1792:	b6 fe       	sbrs	r11, 6
    1794:	0b c0       	rjmp	.+22     	; 0x17ac <vfprintf+0x2ba>
    1796:	2b 2d       	mov	r18, r11
    1798:	2e 7f       	andi	r18, 0xFE	; 254
    179a:	a5 14       	cp	r10, r5
    179c:	50 f4       	brcc	.+20     	; 0x17b2 <vfprintf+0x2c0>
    179e:	b4 fe       	sbrs	r11, 4
    17a0:	0a c0       	rjmp	.+20     	; 0x17b6 <vfprintf+0x2c4>
    17a2:	b2 fc       	sbrc	r11, 2
    17a4:	08 c0       	rjmp	.+16     	; 0x17b6 <vfprintf+0x2c4>
    17a6:	2b 2d       	mov	r18, r11
    17a8:	2e 7e       	andi	r18, 0xEE	; 238
    17aa:	05 c0       	rjmp	.+10     	; 0x17b6 <vfprintf+0x2c4>
    17ac:	7a 2c       	mov	r7, r10
    17ae:	2b 2d       	mov	r18, r11
    17b0:	03 c0       	rjmp	.+6      	; 0x17b8 <vfprintf+0x2c6>
    17b2:	7a 2c       	mov	r7, r10
    17b4:	01 c0       	rjmp	.+2      	; 0x17b8 <vfprintf+0x2c6>
    17b6:	75 2c       	mov	r7, r5
    17b8:	24 ff       	sbrs	r18, 4
    17ba:	0d c0       	rjmp	.+26     	; 0x17d6 <vfprintf+0x2e4>
    17bc:	fe 01       	movw	r30, r28
    17be:	ea 0d       	add	r30, r10
    17c0:	f1 1d       	adc	r31, r1
    17c2:	80 81       	ld	r24, Z
    17c4:	80 33       	cpi	r24, 0x30	; 48
    17c6:	11 f4       	brne	.+4      	; 0x17cc <vfprintf+0x2da>
    17c8:	29 7e       	andi	r18, 0xE9	; 233
    17ca:	09 c0       	rjmp	.+18     	; 0x17de <vfprintf+0x2ec>
    17cc:	22 ff       	sbrs	r18, 2
    17ce:	06 c0       	rjmp	.+12     	; 0x17dc <vfprintf+0x2ea>
    17d0:	73 94       	inc	r7
    17d2:	73 94       	inc	r7
    17d4:	04 c0       	rjmp	.+8      	; 0x17de <vfprintf+0x2ec>
    17d6:	82 2f       	mov	r24, r18
    17d8:	86 78       	andi	r24, 0x86	; 134
    17da:	09 f0       	breq	.+2      	; 0x17de <vfprintf+0x2ec>
    17dc:	73 94       	inc	r7
    17de:	23 fd       	sbrc	r18, 3
    17e0:	14 c0       	rjmp	.+40     	; 0x180a <vfprintf+0x318>
    17e2:	20 ff       	sbrs	r18, 0
    17e4:	0f c0       	rjmp	.+30     	; 0x1804 <vfprintf+0x312>
    17e6:	5a 2c       	mov	r5, r10
    17e8:	73 14       	cp	r7, r3
    17ea:	60 f4       	brcc	.+24     	; 0x1804 <vfprintf+0x312>
    17ec:	53 0c       	add	r5, r3
    17ee:	57 18       	sub	r5, r7
    17f0:	73 2c       	mov	r7, r3
    17f2:	08 c0       	rjmp	.+16     	; 0x1804 <vfprintf+0x312>
    17f4:	b7 01       	movw	r22, r14
    17f6:	80 e2       	ldi	r24, 0x20	; 32
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	2c 87       	std	Y+12, r18	; 0x0c
    17fc:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    1800:	73 94       	inc	r7
    1802:	2c 85       	ldd	r18, Y+12	; 0x0c
    1804:	73 14       	cp	r7, r3
    1806:	b0 f3       	brcs	.-20     	; 0x17f4 <vfprintf+0x302>
    1808:	04 c0       	rjmp	.+8      	; 0x1812 <vfprintf+0x320>
    180a:	73 14       	cp	r7, r3
    180c:	10 f4       	brcc	.+4      	; 0x1812 <vfprintf+0x320>
    180e:	37 18       	sub	r3, r7
    1810:	01 c0       	rjmp	.+2      	; 0x1814 <vfprintf+0x322>
    1812:	31 2c       	mov	r3, r1
    1814:	24 ff       	sbrs	r18, 4
    1816:	12 c0       	rjmp	.+36     	; 0x183c <vfprintf+0x34a>
    1818:	b7 01       	movw	r22, r14
    181a:	80 e3       	ldi	r24, 0x30	; 48
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	2c 87       	std	Y+12, r18	; 0x0c
    1820:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    1824:	2c 85       	ldd	r18, Y+12	; 0x0c
    1826:	22 ff       	sbrs	r18, 2
    1828:	1e c0       	rjmp	.+60     	; 0x1866 <vfprintf+0x374>
    182a:	21 ff       	sbrs	r18, 1
    182c:	03 c0       	rjmp	.+6      	; 0x1834 <vfprintf+0x342>
    182e:	88 e5       	ldi	r24, 0x58	; 88
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <vfprintf+0x346>
    1834:	88 e7       	ldi	r24, 0x78	; 120
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	b7 01       	movw	r22, r14
    183a:	0c c0       	rjmp	.+24     	; 0x1854 <vfprintf+0x362>
    183c:	82 2f       	mov	r24, r18
    183e:	86 78       	andi	r24, 0x86	; 134
    1840:	91 f0       	breq	.+36     	; 0x1866 <vfprintf+0x374>
    1842:	21 fd       	sbrc	r18, 1
    1844:	02 c0       	rjmp	.+4      	; 0x184a <vfprintf+0x358>
    1846:	80 e2       	ldi	r24, 0x20	; 32
    1848:	01 c0       	rjmp	.+2      	; 0x184c <vfprintf+0x35a>
    184a:	8b e2       	ldi	r24, 0x2B	; 43
    184c:	27 fd       	sbrc	r18, 7
    184e:	8d e2       	ldi	r24, 0x2D	; 45
    1850:	b7 01       	movw	r22, r14
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    1858:	06 c0       	rjmp	.+12     	; 0x1866 <vfprintf+0x374>
    185a:	b7 01       	movw	r22, r14
    185c:	80 e3       	ldi	r24, 0x30	; 48
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    1864:	5a 94       	dec	r5
    1866:	a5 14       	cp	r10, r5
    1868:	c0 f3       	brcs	.-16     	; 0x185a <vfprintf+0x368>
    186a:	aa 94       	dec	r10
    186c:	f4 01       	movw	r30, r8
    186e:	ea 0d       	add	r30, r10
    1870:	f1 1d       	adc	r31, r1
    1872:	b7 01       	movw	r22, r14
    1874:	80 81       	ld	r24, Z
    1876:	90 e0       	ldi	r25, 0x00	; 0
    1878:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    187c:	a1 10       	cpse	r10, r1
    187e:	f5 cf       	rjmp	.-22     	; 0x186a <vfprintf+0x378>
    1880:	06 c0       	rjmp	.+12     	; 0x188e <vfprintf+0x39c>
    1882:	b7 01       	movw	r22, r14
    1884:	80 e2       	ldi	r24, 0x20	; 32
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	0e 94 b1 0c 	call	0x1962	; 0x1962 <fputc>
    188c:	3a 94       	dec	r3
    188e:	31 10       	cpse	r3, r1
    1890:	f8 cf       	rjmp	.-16     	; 0x1882 <vfprintf+0x390>
    1892:	43 ce       	rjmp	.-890    	; 0x151a <vfprintf+0x28>
    1894:	f7 01       	movw	r30, r14
    1896:	26 81       	ldd	r18, Z+6	; 0x06
    1898:	37 81       	ldd	r19, Z+7	; 0x07
    189a:	02 c0       	rjmp	.+4      	; 0x18a0 <vfprintf+0x3ae>
    189c:	2f ef       	ldi	r18, 0xFF	; 255
    189e:	3f ef       	ldi	r19, 0xFF	; 255
    18a0:	c9 01       	movw	r24, r18
    18a2:	2c 96       	adiw	r28, 0x0c	; 12
    18a4:	e2 e1       	ldi	r30, 0x12	; 18
    18a6:	0c 94 57 0d 	jmp	0x1aae	; 0x1aae <__epilogue_restores__>

000018aa <__eerd_block_m328p>:
    18aa:	dc 01       	movw	r26, r24
    18ac:	cb 01       	movw	r24, r22

000018ae <__eerd_blraw_m328p>:
    18ae:	fc 01       	movw	r30, r24
    18b0:	f9 99       	sbic	0x1f, 1	; 31
    18b2:	fe cf       	rjmp	.-4      	; 0x18b0 <__eerd_blraw_m328p+0x2>
    18b4:	06 c0       	rjmp	.+12     	; 0x18c2 <__eerd_blraw_m328p+0x14>
    18b6:	f2 bd       	out	0x22, r31	; 34
    18b8:	e1 bd       	out	0x21, r30	; 33
    18ba:	f8 9a       	sbi	0x1f, 0	; 31
    18bc:	31 96       	adiw	r30, 0x01	; 1
    18be:	00 b4       	in	r0, 0x20	; 32
    18c0:	0d 92       	st	X+, r0
    18c2:	41 50       	subi	r20, 0x01	; 1
    18c4:	50 40       	sbci	r21, 0x00	; 0
    18c6:	b8 f7       	brcc	.-18     	; 0x18b6 <__eerd_blraw_m328p+0x8>
    18c8:	08 95       	ret

000018ca <__eerd_byte_m328p>:
    18ca:	f9 99       	sbic	0x1f, 1	; 31
    18cc:	fe cf       	rjmp	.-4      	; 0x18ca <__eerd_byte_m328p>
    18ce:	92 bd       	out	0x22, r25	; 34
    18d0:	81 bd       	out	0x21, r24	; 33
    18d2:	f8 9a       	sbi	0x1f, 0	; 31
    18d4:	99 27       	eor	r25, r25
    18d6:	80 b5       	in	r24, 0x20	; 32
    18d8:	08 95       	ret

000018da <__eerd_word_m328p>:
    18da:	a8 e1       	ldi	r26, 0x18	; 24
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	42 e0       	ldi	r20, 0x02	; 2
    18e0:	50 e0       	ldi	r21, 0x00	; 0
    18e2:	0c 94 57 0c 	jmp	0x18ae	; 0x18ae <__eerd_blraw_m328p>

000018e6 <__eeupd_block_m328p>:
    18e6:	dc 01       	movw	r26, r24
    18e8:	a4 0f       	add	r26, r20
    18ea:	b5 1f       	adc	r27, r21
    18ec:	41 50       	subi	r20, 0x01	; 1
    18ee:	50 40       	sbci	r21, 0x00	; 0
    18f0:	48 f0       	brcs	.+18     	; 0x1904 <__eeupd_block_m328p+0x1e>
    18f2:	cb 01       	movw	r24, r22
    18f4:	84 0f       	add	r24, r20
    18f6:	95 1f       	adc	r25, r21
    18f8:	2e 91       	ld	r18, -X
    18fa:	0e 94 84 0c 	call	0x1908	; 0x1908 <__eeupd_r18_m328p>
    18fe:	41 50       	subi	r20, 0x01	; 1
    1900:	50 40       	sbci	r21, 0x00	; 0
    1902:	d0 f7       	brcc	.-12     	; 0x18f8 <__eeupd_block_m328p+0x12>
    1904:	08 95       	ret

00001906 <__eeupd_byte_m328p>:
    1906:	26 2f       	mov	r18, r22

00001908 <__eeupd_r18_m328p>:
    1908:	f9 99       	sbic	0x1f, 1	; 31
    190a:	fe cf       	rjmp	.-4      	; 0x1908 <__eeupd_r18_m328p>
    190c:	92 bd       	out	0x22, r25	; 34
    190e:	81 bd       	out	0x21, r24	; 33
    1910:	f8 9a       	sbi	0x1f, 0	; 31
    1912:	01 97       	sbiw	r24, 0x01	; 1
    1914:	00 b4       	in	r0, 0x20	; 32
    1916:	02 16       	cp	r0, r18
    1918:	39 f0       	breq	.+14     	; 0x1928 <__eeupd_r18_m328p+0x20>
    191a:	1f ba       	out	0x1f, r1	; 31
    191c:	20 bd       	out	0x20, r18	; 32
    191e:	0f b6       	in	r0, 0x3f	; 63
    1920:	f8 94       	cli
    1922:	fa 9a       	sbi	0x1f, 2	; 31
    1924:	f9 9a       	sbi	0x1f, 1	; 31
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	08 95       	ret

0000192a <__eeupd_word_m328p>:
    192a:	01 96       	adiw	r24, 0x01	; 1
    192c:	27 2f       	mov	r18, r23
    192e:	0e 94 84 0c 	call	0x1908	; 0x1908 <__eeupd_r18_m328p>
    1932:	0c 94 83 0c 	jmp	0x1906	; 0x1906 <__eeupd_byte_m328p>

00001936 <strnlen_P>:
    1936:	fc 01       	movw	r30, r24
    1938:	05 90       	lpm	r0, Z+
    193a:	61 50       	subi	r22, 0x01	; 1
    193c:	70 40       	sbci	r23, 0x00	; 0
    193e:	01 10       	cpse	r0, r1
    1940:	d8 f7       	brcc	.-10     	; 0x1938 <strnlen_P+0x2>
    1942:	80 95       	com	r24
    1944:	90 95       	com	r25
    1946:	8e 0f       	add	r24, r30
    1948:	9f 1f       	adc	r25, r31
    194a:	08 95       	ret

0000194c <strnlen>:
    194c:	fc 01       	movw	r30, r24
    194e:	61 50       	subi	r22, 0x01	; 1
    1950:	70 40       	sbci	r23, 0x00	; 0
    1952:	01 90       	ld	r0, Z+
    1954:	01 10       	cpse	r0, r1
    1956:	d8 f7       	brcc	.-10     	; 0x194e <strnlen+0x2>
    1958:	80 95       	com	r24
    195a:	90 95       	com	r25
    195c:	8e 0f       	add	r24, r30
    195e:	9f 1f       	adc	r25, r31
    1960:	08 95       	ret

00001962 <fputc>:
    1962:	0f 93       	push	r16
    1964:	1f 93       	push	r17
    1966:	cf 93       	push	r28
    1968:	df 93       	push	r29
    196a:	8c 01       	movw	r16, r24
    196c:	eb 01       	movw	r28, r22
    196e:	8b 81       	ldd	r24, Y+3	; 0x03
    1970:	81 fd       	sbrc	r24, 1
    1972:	03 c0       	rjmp	.+6      	; 0x197a <fputc+0x18>
    1974:	0f ef       	ldi	r16, 0xFF	; 255
    1976:	1f ef       	ldi	r17, 0xFF	; 255
    1978:	1a c0       	rjmp	.+52     	; 0x19ae <fputc+0x4c>
    197a:	82 ff       	sbrs	r24, 2
    197c:	0d c0       	rjmp	.+26     	; 0x1998 <fputc+0x36>
    197e:	2e 81       	ldd	r18, Y+6	; 0x06
    1980:	3f 81       	ldd	r19, Y+7	; 0x07
    1982:	8c 81       	ldd	r24, Y+4	; 0x04
    1984:	9d 81       	ldd	r25, Y+5	; 0x05
    1986:	28 17       	cp	r18, r24
    1988:	39 07       	cpc	r19, r25
    198a:	64 f4       	brge	.+24     	; 0x19a4 <fputc+0x42>
    198c:	e8 81       	ld	r30, Y
    198e:	f9 81       	ldd	r31, Y+1	; 0x01
    1990:	01 93       	st	Z+, r16
    1992:	f9 83       	std	Y+1, r31	; 0x01
    1994:	e8 83       	st	Y, r30
    1996:	06 c0       	rjmp	.+12     	; 0x19a4 <fputc+0x42>
    1998:	e8 85       	ldd	r30, Y+8	; 0x08
    199a:	f9 85       	ldd	r31, Y+9	; 0x09
    199c:	80 2f       	mov	r24, r16
    199e:	09 95       	icall
    19a0:	89 2b       	or	r24, r25
    19a2:	41 f7       	brne	.-48     	; 0x1974 <fputc+0x12>
    19a4:	8e 81       	ldd	r24, Y+6	; 0x06
    19a6:	9f 81       	ldd	r25, Y+7	; 0x07
    19a8:	01 96       	adiw	r24, 0x01	; 1
    19aa:	9f 83       	std	Y+7, r25	; 0x07
    19ac:	8e 83       	std	Y+6, r24	; 0x06
    19ae:	c8 01       	movw	r24, r16
    19b0:	df 91       	pop	r29
    19b2:	cf 91       	pop	r28
    19b4:	1f 91       	pop	r17
    19b6:	0f 91       	pop	r16
    19b8:	08 95       	ret

000019ba <__ultoa_invert>:
    19ba:	fa 01       	movw	r30, r20
    19bc:	aa 27       	eor	r26, r26
    19be:	28 30       	cpi	r18, 0x08	; 8
    19c0:	51 f1       	breq	.+84     	; 0x1a16 <__ultoa_invert+0x5c>
    19c2:	20 31       	cpi	r18, 0x10	; 16
    19c4:	81 f1       	breq	.+96     	; 0x1a26 <__ultoa_invert+0x6c>
    19c6:	e8 94       	clt
    19c8:	6f 93       	push	r22
    19ca:	6e 7f       	andi	r22, 0xFE	; 254
    19cc:	6e 5f       	subi	r22, 0xFE	; 254
    19ce:	7f 4f       	sbci	r23, 0xFF	; 255
    19d0:	8f 4f       	sbci	r24, 0xFF	; 255
    19d2:	9f 4f       	sbci	r25, 0xFF	; 255
    19d4:	af 4f       	sbci	r26, 0xFF	; 255
    19d6:	b1 e0       	ldi	r27, 0x01	; 1
    19d8:	3e d0       	rcall	.+124    	; 0x1a56 <__ultoa_invert+0x9c>
    19da:	b4 e0       	ldi	r27, 0x04	; 4
    19dc:	3c d0       	rcall	.+120    	; 0x1a56 <__ultoa_invert+0x9c>
    19de:	67 0f       	add	r22, r23
    19e0:	78 1f       	adc	r23, r24
    19e2:	89 1f       	adc	r24, r25
    19e4:	9a 1f       	adc	r25, r26
    19e6:	a1 1d       	adc	r26, r1
    19e8:	68 0f       	add	r22, r24
    19ea:	79 1f       	adc	r23, r25
    19ec:	8a 1f       	adc	r24, r26
    19ee:	91 1d       	adc	r25, r1
    19f0:	a1 1d       	adc	r26, r1
    19f2:	6a 0f       	add	r22, r26
    19f4:	71 1d       	adc	r23, r1
    19f6:	81 1d       	adc	r24, r1
    19f8:	91 1d       	adc	r25, r1
    19fa:	a1 1d       	adc	r26, r1
    19fc:	20 d0       	rcall	.+64     	; 0x1a3e <__ultoa_invert+0x84>
    19fe:	09 f4       	brne	.+2      	; 0x1a02 <__ultoa_invert+0x48>
    1a00:	68 94       	set
    1a02:	3f 91       	pop	r19
    1a04:	2a e0       	ldi	r18, 0x0A	; 10
    1a06:	26 9f       	mul	r18, r22
    1a08:	11 24       	eor	r1, r1
    1a0a:	30 19       	sub	r19, r0
    1a0c:	30 5d       	subi	r19, 0xD0	; 208
    1a0e:	31 93       	st	Z+, r19
    1a10:	de f6       	brtc	.-74     	; 0x19c8 <__ultoa_invert+0xe>
    1a12:	cf 01       	movw	r24, r30
    1a14:	08 95       	ret
    1a16:	46 2f       	mov	r20, r22
    1a18:	47 70       	andi	r20, 0x07	; 7
    1a1a:	40 5d       	subi	r20, 0xD0	; 208
    1a1c:	41 93       	st	Z+, r20
    1a1e:	b3 e0       	ldi	r27, 0x03	; 3
    1a20:	0f d0       	rcall	.+30     	; 0x1a40 <__ultoa_invert+0x86>
    1a22:	c9 f7       	brne	.-14     	; 0x1a16 <__ultoa_invert+0x5c>
    1a24:	f6 cf       	rjmp	.-20     	; 0x1a12 <__ultoa_invert+0x58>
    1a26:	46 2f       	mov	r20, r22
    1a28:	4f 70       	andi	r20, 0x0F	; 15
    1a2a:	40 5d       	subi	r20, 0xD0	; 208
    1a2c:	4a 33       	cpi	r20, 0x3A	; 58
    1a2e:	18 f0       	brcs	.+6      	; 0x1a36 <__ultoa_invert+0x7c>
    1a30:	49 5d       	subi	r20, 0xD9	; 217
    1a32:	31 fd       	sbrc	r19, 1
    1a34:	40 52       	subi	r20, 0x20	; 32
    1a36:	41 93       	st	Z+, r20
    1a38:	02 d0       	rcall	.+4      	; 0x1a3e <__ultoa_invert+0x84>
    1a3a:	a9 f7       	brne	.-22     	; 0x1a26 <__ultoa_invert+0x6c>
    1a3c:	ea cf       	rjmp	.-44     	; 0x1a12 <__ultoa_invert+0x58>
    1a3e:	b4 e0       	ldi	r27, 0x04	; 4
    1a40:	a6 95       	lsr	r26
    1a42:	97 95       	ror	r25
    1a44:	87 95       	ror	r24
    1a46:	77 95       	ror	r23
    1a48:	67 95       	ror	r22
    1a4a:	ba 95       	dec	r27
    1a4c:	c9 f7       	brne	.-14     	; 0x1a40 <__ultoa_invert+0x86>
    1a4e:	00 97       	sbiw	r24, 0x00	; 0
    1a50:	61 05       	cpc	r22, r1
    1a52:	71 05       	cpc	r23, r1
    1a54:	08 95       	ret
    1a56:	9b 01       	movw	r18, r22
    1a58:	ac 01       	movw	r20, r24
    1a5a:	0a 2e       	mov	r0, r26
    1a5c:	06 94       	lsr	r0
    1a5e:	57 95       	ror	r21
    1a60:	47 95       	ror	r20
    1a62:	37 95       	ror	r19
    1a64:	27 95       	ror	r18
    1a66:	ba 95       	dec	r27
    1a68:	c9 f7       	brne	.-14     	; 0x1a5c <__ultoa_invert+0xa2>
    1a6a:	62 0f       	add	r22, r18
    1a6c:	73 1f       	adc	r23, r19
    1a6e:	84 1f       	adc	r24, r20
    1a70:	95 1f       	adc	r25, r21
    1a72:	a0 1d       	adc	r26, r0
    1a74:	08 95       	ret

00001a76 <__prologue_saves__>:
    1a76:	2f 92       	push	r2
    1a78:	3f 92       	push	r3
    1a7a:	4f 92       	push	r4
    1a7c:	5f 92       	push	r5
    1a7e:	6f 92       	push	r6
    1a80:	7f 92       	push	r7
    1a82:	8f 92       	push	r8
    1a84:	9f 92       	push	r9
    1a86:	af 92       	push	r10
    1a88:	bf 92       	push	r11
    1a8a:	cf 92       	push	r12
    1a8c:	df 92       	push	r13
    1a8e:	ef 92       	push	r14
    1a90:	ff 92       	push	r15
    1a92:	0f 93       	push	r16
    1a94:	1f 93       	push	r17
    1a96:	cf 93       	push	r28
    1a98:	df 93       	push	r29
    1a9a:	cd b7       	in	r28, 0x3d	; 61
    1a9c:	de b7       	in	r29, 0x3e	; 62
    1a9e:	ca 1b       	sub	r28, r26
    1aa0:	db 0b       	sbc	r29, r27
    1aa2:	0f b6       	in	r0, 0x3f	; 63
    1aa4:	f8 94       	cli
    1aa6:	de bf       	out	0x3e, r29	; 62
    1aa8:	0f be       	out	0x3f, r0	; 63
    1aaa:	cd bf       	out	0x3d, r28	; 61
    1aac:	09 94       	ijmp

00001aae <__epilogue_restores__>:
    1aae:	2a 88       	ldd	r2, Y+18	; 0x12
    1ab0:	39 88       	ldd	r3, Y+17	; 0x11
    1ab2:	48 88       	ldd	r4, Y+16	; 0x10
    1ab4:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ab6:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ab8:	7d 84       	ldd	r7, Y+13	; 0x0d
    1aba:	8c 84       	ldd	r8, Y+12	; 0x0c
    1abc:	9b 84       	ldd	r9, Y+11	; 0x0b
    1abe:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ac0:	b9 84       	ldd	r11, Y+9	; 0x09
    1ac2:	c8 84       	ldd	r12, Y+8	; 0x08
    1ac4:	df 80       	ldd	r13, Y+7	; 0x07
    1ac6:	ee 80       	ldd	r14, Y+6	; 0x06
    1ac8:	fd 80       	ldd	r15, Y+5	; 0x05
    1aca:	0c 81       	ldd	r16, Y+4	; 0x04
    1acc:	1b 81       	ldd	r17, Y+3	; 0x03
    1ace:	aa 81       	ldd	r26, Y+2	; 0x02
    1ad0:	b9 81       	ldd	r27, Y+1	; 0x01
    1ad2:	ce 0f       	add	r28, r30
    1ad4:	d1 1d       	adc	r29, r1
    1ad6:	0f b6       	in	r0, 0x3f	; 63
    1ad8:	f8 94       	cli
    1ada:	de bf       	out	0x3e, r29	; 62
    1adc:	0f be       	out	0x3f, r0	; 63
    1ade:	cd bf       	out	0x3d, r28	; 61
    1ae0:	ed 01       	movw	r28, r26
    1ae2:	08 95       	ret

00001ae4 <_exit>:
    1ae4:	f8 94       	cli

00001ae6 <__stop_program>:
    1ae6:	ff cf       	rjmp	.-2      	; 0x1ae6 <__stop_program>
