# Copyright 2025-2026 The Torch-Spyre Authors.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

"""Golden-text snapshot tests for the OpSpec->KTIR emitter (``generate_ktir``).

**Everything in this file needs the ``mlir_ktdp`` dialect build and is skipped
without it.**  The emitter's *rejections* need no dialect -- the plan walk
raises them all before the lazy import -- so they live in
``test_ktir_validate.py``, which is never skipped and which owns the shared spec
builders.

Self-contained otherwise: no live Inductor graph, no compiler run.
"""

import unittest

from test_ktir_validate import (
    make_broadcast_op_spec,
    make_chained_op_specs,
    make_nested_op_spec,
    make_onstick_sum_specs,
    make_op_spec,
    make_pooled_chain,
    make_statistic_reader_specs,
    make_two_element_type_specs,
)
from torch_spyre._C import ElementArrangement


def _mlir_ktdp_available() -> bool:
    """Whether this build can emit, asked of the emitter rather than guessed.

    The import list belongs to ``KtirBuilder.create``; duplicating it here is how
    the two drift, and a build missing one binding would then error instead of
    skipping.  ``ktir`` imports without a dialect build, so this is safe at
    module scope.
    """
    from torch_spyre._inductor.codegen.ktir import dialect_available

    return dialect_available()


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestKtirEmitter(unittest.TestCase):
    """The flat, untiled form: one pointwise add over a whole [16, 512, 64]
    device tile, which is what the frontend produces today."""

    # The canonical KTIR text ``generate_ktir`` emits for a single pointwise
    # ``add`` over a [512, 1024] fp16 tensor stickified to device shape
    # [16, 512, 64].
    EXPECTED_ADD_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 15 >= 0, d1 >= 0, -d1 + 511 >= 0, d2 >= 0, -d2 + 63 >= 0)>
module {
  func.func @ktir_fused_add_0(%arg0: index, %arg1: index, %arg2: index) attributes {grid = [1]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.construct_memory_view %arg0, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %1 = ktdp.construct_access_tile %0[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %2 = ktdp.load %1 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %3 = ktdp.construct_memory_view %arg1, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %4 = ktdp.construct_access_tile %3[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %5 = ktdp.load %4 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %6 = tensor.empty() : tensor<16x512x64xf16>
    %7 = linalg.add ins(%2, %5 : tensor<16x512x64xf16>, tensor<16x512x64xf16>) outs(%6 : tensor<16x512x64xf16>) -> tensor<16x512x64xf16>
    %8 = ktdp.construct_memory_view %arg2, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %9 = ktdp.construct_access_tile %8[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    ktdp.store %7, %9 : tensor<16x512x64xf16>, <16x512x64xindex>
    return
  }
}
"""

    def test_pointwise_add_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_add_0", [make_op_spec()])
        self.assertEqual(emitted, self.EXPECTED_ADD_KTIR)

    def test_registered_ops_reach_their_own_binding(self):
        """A second op costs one recipe: same shape, different linalg builder.

        Asserted as a delta against the golden rather than a second copy of it --
        only the compute line differs.
        """
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_mul_0", [make_op_spec("mul")])
        self.assertIn("linalg.mul ins(", emitted)
        self.assertNotIn("linalg.add", emitted)
        # Everything either side of the compute op is unchanged by the op name.
        self.assertEqual(
            emitted.replace("linalg.mul", "linalg.add").replace(
                "@ktir_fused_mul_0", "@ktir_fused_add_0"
            ),
            self.EXPECTED_ADD_KTIR,
        )


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestKtirBakedAddresses(unittest.TestCase):
    def test_baked_form_deltas(self):
        """The baked form (#65) vs ``TestKtirEmitter.EXPECTED_ADD_KTIR``.

        Asserted as deltas rather than a second golden: the two texts differ
        only in how base addresses are spelled, so a full copy would duplicate
        every line that churns together.  Reverting #65 deletes the baked arm of
        the two address helpers; the compute form does not move.
        """
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_fused_add_0", [make_op_spec(baked=True)], bake_addresses=True
        )

        # 1. No address is a runtime value: zero-arg func, no %arg anywhere.
        self.assertIn("func.func @ktir_fused_add_0() attributes {grid = [1]}", emitted)
        self.assertNotIn("%arg", emitted)
        # 2. Each base is a constant, in ELEMENTS (the byte slot >> 1 for fp16).
        for arg_index in range(3):
            with self.subTest(arg_index=arg_index):
                base = (arg_index << 34) // 2
                self.assertIn(f"arith.constant {base} : index", emitted)
        # Compute is deliberately NOT asserted here: both forms emit the same
        # linalg.add over a tensor.empty, so it is pinned by the symbolic golden
        # and is not a delta.  The two texts now differ only in addressing.


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestAChainRoundTripsItsIntermediate(unittest.TestCase):
    """``(a + b) * c`` in one kernel: the add stores, the mul loads."""

    EXPECTED_CHAIN_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 15 >= 0, d1 >= 0, -d1 + 511 >= 0, d2 >= 0, -d2 + 63 >= 0)>
module {
  func.func @ktir_fused_add_mul_0(%arg0: index, %arg1: index, %arg2: index, %arg3: index, %arg4: index) attributes {grid = [1]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.construct_memory_view %arg0, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %1 = ktdp.construct_access_tile %0[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %2 = ktdp.load %1 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %3 = ktdp.construct_memory_view %arg1, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %4 = ktdp.construct_access_tile %3[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %5 = ktdp.load %4 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %6 = tensor.empty() : tensor<16x512x64xf16>
    %7 = linalg.add ins(%2, %5 : tensor<16x512x64xf16>, tensor<16x512x64xf16>) outs(%6 : tensor<16x512x64xf16>) -> tensor<16x512x64xf16>
    %8 = ktdp.construct_memory_view %arg2, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %9 = ktdp.construct_access_tile %8[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    ktdp.store %7, %9 : tensor<16x512x64xf16>, <16x512x64xindex>
    %10 = ktdp.construct_memory_view %arg2, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %11 = ktdp.construct_access_tile %10[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %12 = ktdp.load %11 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %13 = ktdp.construct_memory_view %arg3, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %14 = ktdp.construct_access_tile %13[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %15 = ktdp.load %14 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %16 = tensor.empty() : tensor<16x512x64xf16>
    %17 = linalg.mul ins(%12, %15 : tensor<16x512x64xf16>, tensor<16x512x64xf16>) outs(%16 : tensor<16x512x64xf16>) -> tensor<16x512x64xf16>
    %18 = ktdp.construct_memory_view %arg4, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %19 = ktdp.construct_access_tile %18[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    ktdp.store %17, %19 : tensor<16x512x64xf16>, <16x512x64xindex>
    return
  }
}
"""

    @staticmethod
    def _chain():
        """``(a + b) * c`` in one kernel, the add's result stored for the mul."""
        return make_chained_op_specs(("add", "mul"))

    def test_chain_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_add_mul_0", self._chain())
        self.assertEqual(emitted, self.EXPECTED_CHAIN_KTIR)

    def test_the_intermediate_round_trips_through_memory(self):
        """The golden's point, as counts so it cannot be read past."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_add_mul_0", self._chain())
        self.assertEqual(emitted.count("ktdp.load"), 4)  # a, b, c, and buf0
        self.assertEqual(emitted.count("ktdp.store"), 2)  # buf0 and buf1
        self.assertEqual(emitted.count("ktdp.construct_memory_view"), 6)
        [add] = [ln for ln in emitted.splitlines() if "linalg.add ins(" in ln]
        [mul] = [ln for ln in emitted.splitlines() if "linalg.mul ins(" in ln]
        self.assertNotIn(f"ins({add.split('=')[0].strip()},", mul)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestAStageOwnsItsViews(unittest.TestCase):
    """``(a + b) * a``: one buffer, read by two stages, viewed twice."""

    @staticmethod
    def _two_stages_over_one_buffer() -> list:
        """``(a + b) * a``: the sum round-trips, and ``a`` is read by both stages."""
        add = make_op_spec(
            "add", names=["arg0", "arg1", "buf0"], allocations=[None, None, None]
        )
        mul = make_op_spec(
            "mul", names=["buf0", "arg0", "buf1"], allocations=[None, None, None]
        )
        # ``make_op_spec`` numbers each spec's args from ``first_arg_index``, and
        # this kernel's second stage re-reads two buffers the first one already
        # numbered.  Said here rather than by a ``first_arg_index``, because the
        # point of the fixture is that ``arg0`` is ONE buffer at ONE index -- and
        # so is ``buf0``, which stage 0 stores and stage 1 loads back.
        mul.args[0].arg_index = 2  # buf0, as stage 0 numbered it
        mul.args[1].arg_index = 0  # arg0, likewise
        mul.args[2].arg_index = 3  # buf1, after arg0, arg1 and buf0
        return [add, mul]

    def test_a_buffer_two_stages_read_is_viewed_once_in_each(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_fused_add_mul_0", self._two_stages_over_one_buffer()
        )
        # The two stages are the two computes, so the compute lines are the
        # boundary: nothing before the add belongs to the mul, and vice versa.
        first, second = emitted.split("linalg.add ins(")
        self.assertEqual(first.count("construct_memory_view %arg0"), 1)
        self.assertEqual(second.count("construct_memory_view %arg0"), 1)
        # Six views for four buffers: arg0 twice (once per stage), arg1 once, and
        # buf0 twice -- stage 0 stores it and stage 1 loads it back, each through
        # its own view -- plus buf1 once.
        self.assertEqual(emitted.count("construct_memory_view"), 6)
        # A round-tripped intermediate leaves a store and a load behind it.
        self.assertEqual(emitted.count("ktdp.store"), 2)
        self.assertEqual(emitted.count("ktdp.load"), 4)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestWorkDividedEmission(unittest.TestCase):
    """The same add over 32 cores: the grid, one tile id, and a smaller tile.

    Everything that changes against ``EXPECTED_ADD_KTIR`` is a consequence of the
    iteration space's work division -- ``grid = [32]``, the per-core index, and
    tiles of [16, 16, 64] instead of the whole [16, 512, 64].  The *views* do not
    change: every core addresses the same buffer.
    """

    EXPECTED_DIVIDED_ADD_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 15 >= 0, d1 >= 0, -d1 + 511 >= 0, d2 >= 0, -d2 + 63 >= 0)>
#set1 = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 15 >= 0, d1 >= 0, -d1 + 15 >= 0, d2 >= 0, -d2 + 63 >= 0)>
module {
  func.func @ktir_fused_add_0(%arg0: index, %arg1: index, %arg2: index) attributes {grid = [32]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.get_compute_tile_id : index
    %c16 = arith.constant 16 : index
    %1 = arith.muli %0, %c16 : index
    %2 = ktdp.construct_memory_view %arg0, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %3 = ktdp.construct_access_tile %2[%c0, %1, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<16x512x64xf16> -> !ktdp.access_tile<16x16x64xindex>
    %4 = ktdp.load %3 : <16x16x64xindex> -> tensor<16x16x64xf16>
    %c16_0 = arith.constant 16 : index
    %5 = arith.muli %0, %c16_0 : index
    %6 = ktdp.construct_memory_view %arg1, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %7 = ktdp.construct_access_tile %6[%c0, %5, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<16x512x64xf16> -> !ktdp.access_tile<16x16x64xindex>
    %8 = ktdp.load %7 : <16x16x64xindex> -> tensor<16x16x64xf16>
    %9 = tensor.empty() : tensor<16x16x64xf16>
    %10 = linalg.add ins(%4, %8 : tensor<16x16x64xf16>, tensor<16x16x64xf16>) outs(%9 : tensor<16x16x64xf16>) -> tensor<16x16x64xf16>
    %c16_1 = arith.constant 16 : index
    %11 = arith.muli %0, %c16_1 : index
    %12 = ktdp.construct_memory_view %arg2, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %13 = ktdp.construct_access_tile %12[%c0, %11, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<16x512x64xf16> -> !ktdp.access_tile<16x16x64xindex>
    ktdp.store %10, %13 : tensor<16x16x64xf16>, <16x16x64xindex>
    return
  }
}
"""

    def test_divided_add_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_fused_add_0", [make_op_spec(divisions={"d1": 32})]
        )
        self.assertEqual(emitted, self.EXPECTED_DIVIDED_ADD_KTIR)

    def test_one_core_emits_no_tile_id(self):
        """An undivided space costs nothing: the single-core text is unchanged."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_add_0", [make_op_spec()])
        self.assertNotIn("get_compute_tile_id", emitted)
        self.assertEqual(emitted, TestKtirEmitter.EXPECTED_ADD_KTIR)

    def test_two_divided_symbols_read_the_id_as_mixed_radix(self):
        """``d0`` takes ``id // 4`` and ``d1`` takes ``id % 4`` of an 8-core grid,
        from the one tile id -- the plan's ``inner`` and ``div`` spelled out."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_add_8", [make_op_spec(divisions={"d0": 2, "d1": 4})]
        )
        self.assertIn("attributes {grid = [8]}", emitted)
        self.assertEqual(emitted.count("get_compute_tile_id"), 1)
        self.assertIn("arith.divui", emitted)
        self.assertIn("arith.remui", emitted)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestReductionEmission(unittest.TestCase):
    """``sum`` over the axis that does not survive, one stick per core.

    The spec is the shape the frontend really produces for
    ``torch.sum(x[256, 2048], dim=0)``: the reduced axis is still in the output's
    ``device_size`` as a unit extent with a constant coordinate, and the output's
    2048 lanes are 32 sticks, which is what the 32 cores divide.

    What comes out is the form a hand-written KTIR ``sum`` kernel uses -- a
    ``linalg.reduce`` with ``dimensions = [1]`` into a bare ``tensor.empty``, and
    no reshape, because the placeholder axis is dropped rather than reduced.

    The combiner appears as MLIR's SHORT form, ``linalg.reduce { arith.addf }``,
    rather than an explicit region.  That is not cosmetic: ``ReduceOp``'s printer
    uses the short form only when the body folds accumulator-first, so the text
    below is evidence the emitter writes ``combine(acc, x)``.  It printed an
    explicit region while the operands were the other way round.  A
    ``linalg.fill`` accumulator would be rejected by the scheduler's first pass,
    and ``tensor.expand_shape`` is not supported anywhere in it, so both are worth
    the golden pinning them out.
    """

    EXPECTED_SUM_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#map1 = affine_map<(d0, d1) -> (d0, d1)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 31 >= 0, d1 >= 0, -d1 + 255 >= 0, d2 >= 0, -d2 + 63 >= 0)>
#set1 = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 >= 0, d1 >= 0, -d1 + 255 >= 0, d2 >= 0, -d2 + 63 >= 0)>
#set2 = affine_set<(d0, d1) : (d0 >= 0, -d0 + 31 >= 0, d1 >= 0, -d1 + 63 >= 0)>
#set3 = affine_set<(d0, d1) : (d0 >= 0, -d0 >= 0, d1 >= 0, -d1 + 63 >= 0)>
module {
  func.func @ktir_sum_0(%arg0: index, %arg1: index) attributes {grid = [32]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.get_compute_tile_id : index
    %1 = ktdp.construct_memory_view %arg0, sizes: [32, 256, 64], strides: [16384, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<32x256x64xf16>
    %2 = ktdp.construct_access_tile %1[%0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<32x256x64xf16> -> !ktdp.access_tile<1x256x64xindex>
    %3 = ktdp.load %2 : <1x256x64xindex> -> tensor<1x256x64xf16>
    %4 = tensor.empty() : tensor<1x64xf16>
    %reduced = linalg.reduce { arith.addf } ins(%3 : tensor<1x256x64xf16>) outs(%4 : tensor<1x64xf16>) dimensions = [1] 
    %5 = ktdp.construct_memory_view %arg1, sizes: [32, 64], strides: [64, 1] {coordinate_set = #set2, memory_space = #ktdp.memory_space<global>} : memref<32x64xf16>
    %6 = ktdp.construct_access_tile %5[%0, %c0] {access_tile_order = #map1, access_tile_set = #set3} : memref<32x64xf16> -> !ktdp.access_tile<1x64xindex>
    ktdp.store %reduced, %6 : tensor<1x64xf16>, <1x64xindex>
    return
  }
}
"""

    @staticmethod
    def _sum_specs():
        """``sum(x[256, 2048], dim=0)`` as the frontend projects it."""
        import sympy

        lanes, rows = sympy.symbols("c0 c1")
        # The two device-axis coordinate forms the projection emits: the plain
        # sympy floor for the outer-stick index, and Mod for the lanes.
        stick, lane = sympy.floor(lanes / 64), sympy.Mod(lanes, 64)
        return [
            make_op_spec(
                "sum",
                is_reduction=True,
                inputs=1,
                sizes=[[32, 256, 64], [1, 32, 64]],
                # The reduced axis is still in the output, as a unit extent at a
                # constant coordinate: rank 3 in, rank 3 out.
                coords_per_arg=[[stick, rows, lane], [sympy.Integer(0), stick, lane]],
                space={lanes: (2048, 32), rows: (256, 1)},
            )
        ]

    def test_sum_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_sum_0", self._sum_specs())
        self.assertEqual(emitted, self.EXPECTED_SUM_KTIR)

    def test_the_placeholder_axis_is_dropped_not_reduced(self):
        """The output is rank 2 everywhere -- view, tile and stored tensor -- so
        no reshape stands between the reduce and the store."""
        from torch_spyre._inductor.codegen import ktir

        plan = ktir.build_kernel_plan(self._sum_specs())
        [step] = plan.steps
        # An identity input map with one dim dropped on the way out, which is the
        # only nest ``dimensions=`` can state -- so the surface is what makes the
        # reduced dim a bare axis list rather than a pair of maps.
        self.assertIs(step.surface, ktir.Surface.REDUCE)
        self.assertEqual(step.reduce_dims, (1,))  # the 256 rows
        self.assertEqual(step.out.extent, (1, 64))
        self.assertEqual(plan.buffers["buf0"].layout.extent, (32, 64))
        self.assertNotIn("expand_shape", ktir.generate_ktir("k", self._sum_specs()))


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestOnStickReductionEmission(unittest.TestCase):
    """``sum`` along the stick, which is the shape ``dimensions=`` cannot state.

    The dual of ``TestReductionEmission``: there the reduced axis vanishes, here it
    is the 64 lanes, and the output has 64 lanes of its own.  So one axis is read
    on the way in and written on the way out, the input covers three dims of a
    four-dim nest, and the correspondence has to be spelled out -- which is what
    ``linalg.generic`` is for and what the ``indexing_maps`` below say:

        ins:  (d0, d1, d2, d3) -> (d0, d1, d2)   the lane read, d3 broadcast
        outs: (d0, d1, d2, d3) -> (d1, d3)       the lane written, d2 reduced

    i.e. ``out[m, l] = sum over (s, k) of a[s, m, k]``, for every ``l``.  The
    output really is that total in all 64 lanes: the hardware writes a whole stick
    at a time, so stating the output as [256, 64] is what makes the store a plain
    identity write over contiguous elements, and a rank-1 output of 256 elements
    at stride 64 would name the same bytes with a non-unit innermost stride the
    store path cannot address.

    **This text is not a compilable kernel.** Its body is ``arith.addf``, so it
    passes the scheduler's first legality pass, but reducing along the lanes is an
    in-register horizontal collapse rather than a cross-iteration accumulate and
    nothing lowers one yet.  What the golden claims is that the emitter produces
    the agreed text, which is checkable here; that it compiles is not.
    """

    EXPECTED_ONSTICK_SUM_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#map1 = affine_map<(d0, d1, d2, d3) -> (d0, d1, d2)>
#map2 = affine_map<(d0, d1, d2, d3) -> (d1, d3)>
#map3 = affine_map<(d0, d1) -> (d0, d1)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 1 >= 0, d1 >= 0, -d1 + 255 >= 0, d2 >= 0, -d2 + 63 >= 0)>
#set1 = affine_set<(d0, d1) : (d0 >= 0, -d0 + 255 >= 0, d1 >= 0, -d1 + 63 >= 0)>
module {
  func.func @ktir_sum_onstick_0(%arg0: index, %arg1: index) attributes {grid = [1]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.construct_memory_view %arg0, sizes: [2, 256, 64], strides: [16384, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<2x256x64xf16>
    %1 = ktdp.construct_access_tile %0[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<2x256x64xf16> -> !ktdp.access_tile<2x256x64xindex>
    %2 = ktdp.load %1 : <2x256x64xindex> -> tensor<2x256x64xf16>
    %3 = tensor.empty() : tensor<256x64xf16>
    %4 = linalg.generic {indexing_maps = [#map1, #map2], iterator_types = ["reduction", "parallel", "reduction", "parallel"]} ins(%2 : tensor<2x256x64xf16>) outs(%3 : tensor<256x64xf16>) {
    ^bb0(%in: f16, %out: f16):
      %7 = arith.addf %out, %in : f16
      linalg.yield %7 : f16
    } -> tensor<256x64xf16>
    %5 = ktdp.construct_memory_view %arg1, sizes: [256, 64], strides: [64, 1] {coordinate_set = #set1, memory_space = #ktdp.memory_space<global>} : memref<256x64xf16>
    %6 = ktdp.construct_access_tile %5[%c0, %c0] {access_tile_order = #map3, access_tile_set = #set1} : memref<256x64xf16> -> !ktdp.access_tile<256x64xindex>
    ktdp.store %4, %6 : tensor<256x64xf16>, <256x64xindex>
    return
  }
}
"""

    @staticmethod
    def _onstick_specs():
        """``sum(x[256, 128], dim=-1)`` as the frontend projects it, on one core."""
        return make_onstick_sum_specs()

    def test_on_stick_sum_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_sum_onstick_0", self._onstick_specs())
        self.assertEqual(emitted, self.EXPECTED_ONSTICK_SUM_KTIR)

    def test_the_lane_axis_is_reduced_on_the_way_in_and_written_on_the_way_out(self):
        """The nest behind the golden, read off the plan.

        Four dims for a rank-3 input, two of them reduced, and the output's lane is
        a dim of its own rather than the one the input was read with -- which is
        the fact no flat list of reduced axes can state and the reason the step
        carries maps at all.
        """
        from torch_spyre._inductor.codegen import ktir

        plan = ktir.build_kernel_plan(self._onstick_specs())
        [step] = plan.steps
        self.assertIs(step.surface, ktir.Surface.GENERIC)
        self.assertEqual(
            step.indexing.iters, ("reduction", "parallel", "reduction", "parallel")
        )
        self.assertEqual(step.indexing.maps, ((0, 1, 2), (1, 3)))
        self.assertEqual(step.reduce_dims, (0, 2))
        # The placeholder axis is gone and the lane is not: rank 2 out, 64 wide.
        self.assertEqual(step.out.extent, (256, 64))
        self.assertEqual(plan.buffers["buf0"].layout.strides, (64, 1))

    def test_the_accumulator_is_left_uninitialised(self):
        """A bare ``tensor.empty``: materialising the identity belongs to the
        scheduler's reduction passes, and a ``linalg.fill`` here would be a second
        compute op for them to unpick."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_sum_onstick_0", self._onstick_specs())
        self.assertIn("tensor.empty() : tensor<256x64xf16>", emitted)
        self.assertNotIn("linalg.fill", emitted)
        self.assertNotIn("expand_shape", emitted)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestTiledLoopEmission(unittest.TestCase):
    """A two-level nest, planned and emitted through the ordinary path.

    Nothing special is asked for: the plan walk descends the nest because a
    ``LoopSpec`` is a loop.  The subscripts and view extents are those of a hand-written
    1-core KTIR ``sum`` kernel (``[2, 256, 64]`` strides ``[16384, 64, 1]``, tiles
    indexed ``[%n_stick, %m, %c0]``), so what comes out is a form a consumer
    already reads.
    """

    EXPECTED_TILED_ADD_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 1 >= 0, d1 >= 0, -d1 + 255 >= 0, d2 >= 0, -d2 + 63 >= 0)>
#set1 = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 >= 0, d1 >= 0, -d1 >= 0, d2 >= 0, -d2 + 63 >= 0)>
module {
  func.func @ktir_tiled_add_0(%arg0: index, %arg1: index, %arg2: index) attributes {grid = [1]} {
    %c0 = arith.constant 0 : index
    %c0_0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    scf.for %arg3 = %c0_0 to %c2 step %c1 {
      %c0_1 = arith.constant 0 : index
      %c1_2 = arith.constant 1 : index
      %c256 = arith.constant 256 : index
      scf.for %arg4 = %c0_1 to %c256 step %c1_2 {
        %0 = ktdp.construct_memory_view %arg0, sizes: [2, 256, 64], strides: [16384, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<2x256x64xf16>
        %1 = ktdp.construct_access_tile %0[%arg3, %arg4, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<2x256x64xf16> -> !ktdp.access_tile<1x1x64xindex>
        %2 = ktdp.load %1 : <1x1x64xindex> -> tensor<1x1x64xf16>
        %3 = ktdp.construct_memory_view %arg1, sizes: [2, 256, 64], strides: [16384, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<2x256x64xf16>
        %4 = ktdp.construct_access_tile %3[%arg3, %arg4, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<2x256x64xf16> -> !ktdp.access_tile<1x1x64xindex>
        %5 = ktdp.load %4 : <1x1x64xindex> -> tensor<1x1x64xf16>
        %6 = tensor.empty() : tensor<1x1x64xf16>
        %7 = linalg.add ins(%2, %5 : tensor<1x1x64xf16>, tensor<1x1x64xf16>) outs(%6 : tensor<1x1x64xf16>) -> tensor<1x1x64xf16>
        %8 = ktdp.construct_memory_view %arg2, sizes: [2, 256, 64], strides: [16384, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<2x256x64xf16>
        %9 = ktdp.construct_access_tile %8[%arg3, %arg4, %c0] {access_tile_order = #map, access_tile_set = #set1} : memref<2x256x64xf16> -> !ktdp.access_tile<1x1x64xindex>
        ktdp.store %7, %9 : tensor<1x1x64xf16>, <1x1x64xindex>
      }
    }
    return
  }
}
"""

    @staticmethod
    def _tiled_nest():
        """``a + b`` over one row per iteration of a two-level nest.

        The nest is the whole kernel contract: the op sits in the inner body, so
        it is reached by walking, not by being handed out separately.
        """
        import sympy

        n_stick, m = sympy.symbols("n_stick m")
        advance = 16384 * n_stick + 64 * m
        nest, _spec, _loops = make_nested_op_spec(
            levels=[(n_stick, 2), (m, 256)],  # outermost-first
            size=[1, 1, 64],  # one row per iteration, for every arg
            advances=[advance] * 3,
        )
        return nest

    def test_two_level_nest_golden(self):
        from torch_spyre._inductor.codegen import ktir

        nest = self._tiled_nest()
        # The plan walk descends the nest, planning each buffer at the depth its
        # op sits at and turning the nest into LoopSteps: the extents below are
        # what the two levels walk over.
        plan = ktir.build_kernel_plan([nest])
        b = ktir.KtirBuilder.create(plan)
        # The builder already has the plan; opening the kernel needs only a name,
        # and the body is the plan's own steps -- the nest is not walked again.
        with b.open_kernel("ktir_tiled_add_0"):
            b.emit(plan.steps)
        # Pretty (non-generic) MLIR: the module verifies, terminators included.
        self.assertEqual(b.finish(), self.EXPECTED_TILED_ADD_KTIR)

    def test_plan_walk_grows_the_views_out_of_the_tile(self):
        """The buffer extents in the golden, read off the plan the walk built."""
        from torch_spyre._inductor.codegen import ktir

        plan = ktir.build_kernel_plan([self._tiled_nest()])
        self.assertEqual(
            [b.buf_id for b in plan.parameter_buffers], ["arg0", "arg1", "buf0"]
        )
        for buffer in plan.parameter_buffers:
            with self.subTest(buf_id=buffer.buf_id):
                self.assertEqual(buffer.layout.extent, (2, 256, 64))
                self.assertEqual(buffer.layout.strides, (16384, 64, 1))

    def test_generate_ktir_emits_the_nest(self):
        """No option involved: a ``LoopSpec`` is a loop, so the entry point emits
        the same text the plan-and-emit pair above does."""
        from torch_spyre._inductor.codegen import ktir

        emitted = ktir.generate_ktir("ktir_tiled_add_0", [self._tiled_nest()])
        self.assertEqual(emitted, self.EXPECTED_TILED_ADD_KTIR)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestIntrinsicPayloadEmission(unittest.TestCase):
    """A ``spyreop`` intrinsic (``sqrt``) over the whole [16, 512, 64] tile.

    A PAYLOAD recipe is a *scalar* builder, so it reaches ``Surface.GENERIC``: an
    all-parallel ``linalg.generic`` stating the identity maps, whose body is the
    one ``spyreop`` op and a ``linalg.yield``.  The intrinsic takes the tile's own
    f16 and owns its f16->f32->approx->f16 internally, so there is no fp32
    precision bracket around it (dataflow-scheduler#36).

    No new emission shape: ``_emit_generic`` is the same method the on-stick
    reduction uses, reached here with no reduced dim, so the ``outs`` block
    argument is dropped rather than folded into.  The dataflow either side of the
    compute -- view, tile, load, store -- is exactly the pointwise form, which is
    why only the compute lines differ from ``EXPECTED_ADD_KTIR``.
    """

    EXPECTED_SQRT_KTIR = """\
#map = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#set = affine_set<(d0, d1, d2) : (d0 >= 0, -d0 + 15 >= 0, d1 >= 0, -d1 + 511 >= 0, d2 >= 0, -d2 + 63 >= 0)>
module {
  func.func @ktir_fused_sqrt_0(%arg0: index, %arg1: index) attributes {grid = [1]} {
    %c0 = arith.constant 0 : index
    %0 = ktdp.construct_memory_view %arg0, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %1 = ktdp.construct_access_tile %0[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    %2 = ktdp.load %1 : <16x512x64xindex> -> tensor<16x512x64xf16>
    %3 = tensor.empty() : tensor<16x512x64xf16>
    %4 = linalg.generic {indexing_maps = [#map, #map], iterator_types = ["parallel", "parallel", "parallel"]} ins(%2 : tensor<16x512x64xf16>) outs(%3 : tensor<16x512x64xf16>) {
    ^bb0(%in: f16, %out: f16):
      %7 = spyreop.sqrt %in : f16
      linalg.yield %7 : f16
    } -> tensor<16x512x64xf16>
    %5 = ktdp.construct_memory_view %arg1, sizes: [16, 512, 64], strides: [32768, 64, 1] {coordinate_set = #set, memory_space = #ktdp.memory_space<global>} : memref<16x512x64xf16>
    %6 = ktdp.construct_access_tile %5[%c0, %c0, %c0] {access_tile_order = #map, access_tile_set = #set} : memref<16x512x64xf16> -> !ktdp.access_tile<16x512x64xindex>
    ktdp.store %4, %6 : tensor<16x512x64xf16>, <16x512x64xindex>
    return
  }
}
"""

    def test_sqrt_golden(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_sqrt_0", [make_op_spec("sqrt", inputs=1)])
        self.assertEqual(emitted, self.EXPECTED_SQRT_KTIR)

    def test_the_generic_body_is_a_single_spyreop(self):
        """One op in the region and no cast pair: the generic walks all-parallel,
        the intrinsic takes and yields the tile's own f16, and no ``arith.extf`` /
        ``arith.truncf`` widen or narrow appears."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_sqrt_0", [make_op_spec("sqrt", inputs=1)])
        self.assertIn('iterator_types = ["parallel", "parallel", "parallel"]', emitted)
        self.assertIn("spyreop.sqrt %in : f16", emitted)
        self.assertIn("linalg.yield", emitted)
        # No fp32 precision bracket: the intrinsic owns its own precision.
        self.assertNotIn("arith.extf", emitted)
        self.assertNotIn("arith.truncf", emitted)

    def test_the_out_block_argument_is_dropped_not_read(self):
        """A parallel body computes from its inputs, so ``%out`` is unused.

        The same block ``_emit_generic`` gives a reducing nest, where ``%out`` *is*
        the accumulator -- which is why this is worth pinning: the arity works out
        either way, so reading the wrong argument would still verify.
        """
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_sqrt_0", [make_op_spec("sqrt", inputs=1)])
        [body] = [line for line in emitted.splitlines() if "spyreop.sqrt" in line]
        self.assertNotIn("%out", body)

    def test_each_intrinsic_reaches_its_own_binding(self):
        """A second intrinsic costs one recipe and no emitter change: same generic
        shape, different ``spyreop`` op.  Asserted as a delta against the ``sqrt``
        golden, so what it claims is that nothing but the op name moved."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        for op, printed in (
            ("exp", "spyreop.exp"),
            ("sigmoid", "spyreop.sigmoid"),
            ("reciprocal", "spyreop.reciprocal"),
            # The one pair where the handler name and the op differ.
            ("gelufwd", "spyreop.gelu"),
            # Not ``layernormscale``: its operand is a fused pair, so its text
            # differs by more than the op name.  TestFusedElementTypeEmission.
        ):
            with self.subTest(op=op):
                emitted = generate_ktir(
                    f"ktir_fused_{op}_0", [make_op_spec(op, inputs=1)]
                )
                self.assertIn(f"{printed} %in : f16", emitted)
                self.assertNotIn("spyreop.sqrt", emitted)
                self.assertEqual(
                    emitted.replace(printed, "spyreop.sqrt").replace(
                        f"@ktir_fused_{op}_0", "@ktir_fused_sqrt_0"
                    ),
                    self.EXPECTED_SQRT_KTIR,
                )

    def test_softplus_carries_its_beta_and_threshold(self):
        """An intrinsic with scalar arguments: softplus's ``beta``/``threshold``
        are read from ``op_info["constants"]`` onto the step and printed on the op,
        the generic scaffold otherwise identical to the argument-free case."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        spec = make_op_spec(
            "softplus",
            inputs=1,
            op_info={"constants": {"softplusBeta": 1.0, "softplusThresh": 20.0}},
        )
        emitted = generate_ktir("ktir_fused_softplus_0", [spec])
        self.assertIn(
            "spyreop.softplus %in beta 1.000000e+00 threshold 2.000000e+01 : f16",
            emitted,
        )
        # Same scaffold as the argument-free intrinsics: only the op line differs.
        self.assertEqual(
            emitted.replace(
                "spyreop.softplus %in beta 1.000000e+00 threshold 2.000000e+01 : f16",
                "spyreop.sqrt %in : f16",
            ).replace("@ktir_fused_softplus_0", "@ktir_fused_sqrt_0"),
            self.EXPECTED_SQRT_KTIR,
        )

    def test_the_attributes_are_the_specs_and_not_defaults(self):
        """A second set of constants reaches the op, so the values are read rather
        than baked: the beta/threshold of the golden are not the only pair that
        can print."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        spec = make_op_spec(
            "softplus",
            inputs=1,
            op_info={"constants": {"softplusBeta": 2.5, "softplusThresh": 10.0}},
        )
        emitted = generate_ktir("ktir_fused_softplus_0", [spec])
        self.assertIn(
            "spyreop.softplus %in beta 2.500000e+00 threshold 1.000000e+01 : f16",
            emitted,
        )


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestFusedElementTypeEmission(unittest.TestCase):
    """An operand whose buffer holds two statistics per stick, read as ONE element."""

    @staticmethod
    def _fused_operand_spec():
        """One unary op reading a fused pair and writing plain floats."""
        return make_op_spec(
            "layernormscale",
            inputs=1,
            arrangements=[ElementArrangement.EXX2, ElementArrangement.STANDARD],
        )

    def test_the_fused_pair_is_one_element_of_the_view_the_tile_and_the_load(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_fused_layernormscale_0", [self._fused_operand_spec()]
        )
        # The view says the pair is the element type; the extent is unchanged.
        self.assertIn(
            "sizes: [16, 512, 64], strides: [32768, 64, 1]",
            emitted,
        )
        self.assertIn("memref<16x512x64x!spyreop.fp16_fused>", emitted)
        self.assertIn(
            "ktdp.load %1 : <16x512x64xindex> -> tensor<16x512x64x!spyreop.fp16_fused>",
            emitted,
        )
        # And the result is plain f16: one view of each kind, not two of one.
        self.assertEqual(emitted.count("!spyreop.fp16_fused>"), 4)
        self.assertIn("memref<16x512x64xf16>", emitted)

    def test_the_body_is_the_fused_intrinsic_and_it_returns_a_plain_float(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir(
            "ktir_fused_layernormscale_0", [self._fused_operand_spec()]
        )
        self.assertIn("^bb0(%in: !spyreop.fp16_fused, %out: f16):", emitted)
        self.assertIn(
            "spyreop.layernormscale_fused %in : !spyreop.fp16_fused -> f16", emitted
        )
        # NOT the two-operand form: the mean and the mean of squares are taken
        # apart by the backend's own pass, below this emitter.
        self.assertNotIn("spyreop.layernormscale %in", emitted)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestAReducingBodyThatIgnoresItsAccumulator(unittest.TestCase):
    """A reduction whose body reads only the element, never the accumulator."""

    @staticmethod
    def _reducing_vector():
        """An arity-1 on-stick reduction whose output holds a fused pair."""
        return make_onstick_sum_specs(
            "exx2",
            arrangements=[ElementArrangement.STANDARD, ElementArrangement.EXX2],
        )

    def test_the_nest_is_the_ordinary_on_stick_reduction(self):
        """Same iterators and same maps as a bare ``sum`` over the stick: the"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("exx2_onstick_1core", self._reducing_vector())
        self.assertIn("#map1 = affine_map<(d0, d1, d2, d3) -> (d0, d1, d2)>", emitted)
        self.assertIn("#map2 = affine_map<(d0, d1, d2, d3) -> (d1, d3)>", emitted)
        self.assertIn(
            'indexing_maps = [#map1, #map2], iterator_types = ["reduction", '
            '"parallel", "reduction", "parallel"]',
            emitted,
        )

    def test_the_body_reads_the_element_and_not_the_accumulator(self):
        """The whole capability, in one assertion: ``%out`` types the result and"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("exx2_onstick_1core", self._reducing_vector())
        self.assertIn("^bb0(%in: f16, %out: !spyreop.fp16_fused):", emitted)
        [body] = [line for line in emitted.splitlines() if "spyreop.exx2_fused" in line]
        self.assertIn("spyreop.exx2_fused %in : f16 -> !spyreop.fp16_fused", body)
        self.assertNotIn("%out", body)

    def test_the_pair_is_stored_as_one_element_per_statistic(self):
        """A whole stick per statistic, viewed at the fused type: rank 2, 256x64,"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("exx2_onstick_1core", self._reducing_vector())
        self.assertIn("sizes: [256, 64], strides: [64, 1]", emitted)
        self.assertIn("memref<256x64x!spyreop.fp16_fused>", emitted)
        self.assertIn(
            "ktdp.store %4, %6 : tensor<256x64x!spyreop.fp16_fused>, <256x64xindex>",
            emitted,
        )


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestBroadcastOperandEmission(unittest.TestCase):
    """A constant result position in an ``indexing_maps`` row, as MLIR text."""

    def test_each_form_prints_the_map_the_chain_writes(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        for form, printed in (
            ("row", "affine_map<(d0, d1, d2) -> (d0, 0, d2)>"),
            ("stat", "affine_map<(d0, d1, d2) -> (d1, 0)>"),
            ("splat", "affine_map<(d0, d1) -> (d0, 0)>"),
        ):
            with self.subTest(form=form):
                emitted = generate_ktir(f"k_{form}", [make_broadcast_op_spec(form)])
                self.assertIn(printed, emitted)
                self.assertIn("linalg.generic", emitted)

    def test_the_broadcast_operand_is_loaded_at_the_shape_its_map_reads(self):
        """The operand tensor is the tile, one element on the axis it does not"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("k_stat", [make_broadcast_op_spec("stat")])
        self.assertIn("ins(%2, %5 : tensor<16x512x64xf16>, tensor<512x1xf16>)", emitted)
        self.assertIn('iterator_types = ["parallel", "parallel", "parallel"]', emitted)

    def test_an_aligned_operand_is_untouched(self):
        """The pointwise golden is the evidence: nothing about a plain ``add``"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("ktir_fused_add_0", [make_op_spec()])
        self.assertEqual(emitted, TestKtirEmitter.EXPECTED_ADD_KTIR)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestStatisticReadEmission(unittest.TestCase):
    """Two stages over one statistic buffer: a stick written, a head read."""

    def test_the_write_covers_the_stick_and_the_read_covers_its_head(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("StatReader_1", make_statistic_reader_specs())
        # One view per stage of the one statistic buffer, both at the whole stick.
        self.assertEqual(
            emitted.count(
                "ktdp.construct_memory_view %arg1, sizes: [256, 64], strides: [64, 1]"
            ),
            2,
        )
        # The write tiles all 64 lanes; the read tiles the first one.
        self.assertIn("-> !ktdp.access_tile<256x64xindex>", emitted)
        self.assertIn("-> !ktdp.access_tile<256x1xindex>", emitted)
        self.assertIn("ktdp.load %11 : <256x1xindex> -> tensor<256x1xf16>", emitted)

    def test_the_reader_is_a_generic_over_the_statistic_map(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("StatReader_1", make_statistic_reader_specs())
        self.assertIn("affine_map<(d0, d1, d2) -> (d1, 0)>", emitted)
        self.assertIn("tensor<2x256x64xf16>, tensor<256x1xf16>)", emitted)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestArityBeyondTwoEmission(unittest.TestCase):
    """Five operands in one ``linalg.generic``, every one a func argument."""

    @staticmethod
    def _five_input_spec():
        from torch_spyre._C import DataFormats

        return make_op_spec(
            "layernormnorm", inputs=5, size=[12, 64, 64], dtype=DataFormats.IEEE_FP32
        )

    def test_the_generic_states_one_map_per_operand_and_one_for_the_result(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("LayerNormNorm_1", [self._five_input_spec()])
        self.assertIn(
            "indexing_maps = [#map, #map, #map, #map, #map, #map], "
            'iterator_types = ["parallel", "parallel", "parallel"]',
            emitted,
        )
        self.assertIn(
            "^bb0(%in: f32, %in_0: f32, %in_1: f32, %in_2: f32, "
            "%in_3: f32, %out: f32):",
            emitted,
        )
        # Six index parameters, one per operand and one for the result.
        self.assertIn(
            "func.func @LayerNormNorm_1(%arg0: index, %arg1: index, %arg2: index, "
            "%arg3: index, %arg4: index, %arg5: index)",
            emitted,
        )

    def test_the_payload_is_called_with_its_operands_in_order(self):
        """The spelling is positional, so operand order is the whole contract."""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("LayerNormNorm_1", [self._five_input_spec()])
        self.assertIn(
            "spyreop.layernormnorm %in squares %in_0 scale %in_1 weight %in_2 "
            "bias %in_3 : f32",
            emitted,
        )


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestOneBufferViewedAtTwoElementTypesEmission(unittest.TestCase):
    """One base address, two memref element types, one func parameter."""

    def test_one_base_is_viewed_at_two_element_types(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("TwoElementTypes_1", make_two_element_type_specs())
        views = [
            line
            for line in emitted.splitlines()
            if "construct_memory_view %arg1," in line
        ]
        self.assertEqual(len(views), 2)
        # Same base, same sizes and strides; different element type.
        for view in views:
            self.assertIn("sizes: [256, 64], strides: [64, 1]", view)
        self.assertEqual(
            sum("memref<256x64x!spyreop.fp16_fused>" in view for view in views), 1
        )
        self.assertEqual(sum(view.endswith("memref<256x64xf16>") for view in views), 1)

    def test_the_two_views_are_one_parameter_and_one_address(self):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("TwoElementTypes_1", make_two_element_type_specs())
        # Seven buffers, seven parameters: the pair is ONE of them.
        self.assertIn(
            "func.func @TwoElementTypes_1(%arg0: index, %arg1: index, %arg2: index, "
            "%arg3: index, %arg4: index, %arg5: index, %arg6: index)",
            emitted,
        )

    def test_the_fused_write_covers_the_stick_and_the_plain_read_its_head(self):
        """The element type and the tile are two different facts about one buffer,"""
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        emitted = generate_ktir("TwoElementTypes_1", make_two_element_type_specs())
        self.assertIn(
            "ktdp.store %4, %6 : tensor<256x64x!spyreop.fp16_fused>, <256x64xindex>",
            emitted,
        )
        self.assertIn("ktdp.load %11 : <256x1xindex> -> tensor<256x1xf16>", emitted)


@unittest.skipUnless(
    _mlir_ktdp_available(),
    "mlir_ktdp with the func/arith/linalg/scf/tensor dialect bindings is not installed",
)
class TestHbmPoolIntermediates(unittest.TestCase):
    """A pooled intermediate, as it comes out: pool base + offset, per stage.

    The wrapper allocates one pool tensor per kernel and passes it ahead of the
    tensor arguments, so the signature opens with one extra ``index`` and every
    pooled buffer's view is offset from it by ``arith.addi``.  The offsets are the
    planner's own bytes, added unmodified.
    """

    @staticmethod
    def _emit(specs, name="ktir_pooled_0"):
        from torch_spyre._inductor.codegen.ktir import generate_ktir

        return generate_ktir(name, specs, frontend_pool_allocation=True)

    def test_the_signature_opens_with_the_pool_base(self):
        """Six parameters for five passed buffers: the pool is the first."""
        emitted = self._emit(make_pooled_chain())
        self.assertIn(
            "func.func @ktir_pooled_0(%arg0: index, %arg1: index, %arg2: index, "
            "%arg3: index, %arg4: index, %arg5: index)",
            emitted,
        )
        # And the pooled intermediates are addressed off %arg0, while the passed
        # buffers use their own parameters -- %arg1 onwards, in order.
        self.assertIn("%0 = arith.addi %arg0, %c0", emitted)
        self.assertIn("%1 = arith.addi %arg0, %c32768", emitted)

    def test_the_emitted_offsets_are_the_planners_own_bytes(self):
        """Unmodified: not scaled to fp16 elements, which would halve them and
        drop the second buffer on top of the first."""
        emitted = self._emit(make_pooled_chain(offsets=(0, 0x8000)))
        self.assertIn("%c32768 = arith.constant 32768 : index", emitted)
        self.assertNotIn("arith.constant 16384 : index", emitted)

    def test_the_pooled_buffer_is_stored_and_loaded_across_the_stages(self):
        """What a threaded value cannot do: the store is in one stage, the load in
        the next, both through views of the same pool address."""
        emitted = self._emit(make_pooled_chain())
        views = [
            line.strip() for line in emitted.splitlines() if "memory_view %0" in line
        ]
        # One view per stage that touches it -- the producer's and the consumer's --
        # because two stages sharing one view aborts the backend.
        self.assertEqual(len(views), 2)
        # Two results, one right-hand side: same base, same geometry.
        self.assertEqual(len({view.split("=", 1)[1] for view in views}), 1)
        self.assertIn("ktdp.store", emitted)
        self.assertIn("ktdp.load", emitted)

    def test_two_buffers_at_one_offset_each_get_their_own_views(self):
        """The ``buf0``/``buf3`` reuse: equal offsets are two buffers, and nothing
        may collapse their views into one."""
        emitted = self._emit(make_pooled_chain(offsets=(0, 0)))
        addis = [line.strip() for line in emitted.splitlines() if "arith.addi" in line]
        self.assertEqual(len(addis), 2)
        # Two bases at the same offset, and four views: two stages each, for two
        # buffers.
        self.assertEqual(sum("arith.addi %arg0, %c0" in line for line in addis), 2)
        for base in ("%0", "%1"):
            with self.subTest(base=base):
                self.assertEqual(
                    sum(
                        f"memory_view {base}," in line for line in emitted.splitlines()
                    ),
                    2,
                )


if __name__ == "__main__":
    unittest.main()
