// Seed: 2897922263
module module_0 (
    output wand id_0,
    input  wire id_1
    , id_3
);
  assign id_3[""] = id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd71,
    parameter id_13 = 32'd76,
    parameter id_15 = 32'd69,
    parameter id_7  = 32'd18,
    parameter id_8  = 32'd1,
    parameter id_9  = 32'd3
) (
    output uwire _id_0,
    output wand id_1
    , id_19,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input wor id_5,
    input tri id_6,
    output wire _id_7,
    output wor _id_8,
    input wor _id_9,
    input supply1 id_10,
    input wor id_11,
    output uwire id_12,
    input tri1 _id_13,
    input wor id_14,
    input tri0 _id_15,
    output supply1 id_16,
    input tri id_17
);
  assign id_12 = -1;
  logic [id_13 : id_0  <<  id_7] id_20;
  integer [1 : {  id_15  ?  id_8 : -1 'b0 {  id_9  }  }] id_21;
  module_0 modCall_1 (
      id_1,
      id_17
  );
  assign modCall_1.id_1 = 0;
endmodule
