<p>AIU:</p><ul><li>RTL<ul><li>Working on Resilience memory porting</li><li>Non coherent FIFO pending <ul><li>Couple of days for SRAM FIFO option </li><li>will need ECC work </li></ul></li></ul></li><li>Verification<ul><li>regression blocked by address manager issue (fix ETA today)</li><li>80% pass rate with only coherent traffic</li><li>DTR error and update feature bring up remaining  </li></ul></li></ul><p>FSC:</p><ul><li>RTL</li><li>Verification<ul><li>   </li></ul></li></ul><p>DCE:</p><ul><li>RTL<ul><li>Index calculation issue fixed checkin pending</li></ul></li><li>Verification <br/><ul><li>Regression:<ul><li>one config passing all test</li><li>outstanding bug related to coars vector issue </li></ul></li></ul></li></ul><p>NCB:</p><ul><li>RTL<ul><li>Resiliency <ul><li>SFI block </li><li>CCP memory hierarchy changes  </li><li>Dummy module </li></ul></li><li>pending<ul><li>OTT no allocation for hit cases</li></ul></li><li>Early STR response fro non cache case </li></ul></li><li>Verification<ul><li>Without CCP (RTL assertion failure)</li><li>With CCP <ul><li>Spurious fill bug <br/> </li></ul></li></ul></li></ul><p>DMI:</p><ul><li>RTL<ul><li>Resiliency and DTR error will be done today</li><li>CSR TT Debug pending </li></ul></li><li>Verification<ul><li>Regression has two failure buckets under debug  <br/><ul><li>Most of the failures are on CCP </li></ul></li></ul></li></ul><p>CCP:</p><ul><li>RTL<ul><li>Bug fixes </li></ul></li><li>Verification<ul><li>Regression will be  cheked in </li></ul></li></ul><p>System</p><ul><li>synthesis RTL generation with codegen hack done<ul><li>memory generation and Eval config definition in progress </li></ul></li></ul>