$date
	Sun Oct 23 06:37:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#403992
b11000 !
1"
#403994
b11000 &
b11000 %
1$
#403995
0"
#403998
b1100 &
b1100 %
#404002
b110 &
b110 %
#404006
b11 &
b11 %
#404010
b1010 &
b1010 %
#404014
b101 &
b101 %
#404018
b10000 &
b10000 %
#404022
b1000 &
b1000 %
#404026
b100 &
b100 %
#404030
b10 &
b10 %
#404034
b1 &
b1 %
1#
#404038
b0 &
0#
b0 %
0$
#1385245
1"
#1385246
b11000 &
b11000 %
1$
#1385247
0"
#1385250
b1100 &
b1100 %
#1385254
b110 &
b110 %
#1385258
b11 &
b11 %
#1385262
b1010 &
b1010 %
#1385266
b101 &
b101 %
#1385270
b10000 &
b10000 %
#1385274
b1000 &
b1000 %
#1385278
b100 &
b100 %
#1385282
b10 &
b10 %
#1385286
b1 &
1#
b1 %
#1385290
b0 &
b0 %
0#
0$
#2411969
b1011 !
1"
#2411970
b1011 &
b1011 %
1$
#2411971
0"
#2411974
b100010 &
b100010 %
#2411978
b10001 &
b10001 %
#2411982
b110100 &
b110100 %
#2411986
b11010 &
b11010 %
#2411990
b1101 &
b1101 %
#2411994
b101000 &
b101000 %
#2411998
b10100 &
b10100 %
#2412002
b1010 &
b1010 %
#2412006
b101 &
b101 %
#2412010
b10000 &
b10000 %
#2412014
b1000 &
b1000 %
#2412018
b100 &
b100 %
#2412022
b10 &
b10 %
#2412026
b1 &
b1 %
1#
#2412030
b0 &
0#
b0 %
0$
#4500012
