{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529088378956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529088378956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 11:46:18 2018 " "Processing started: Fri Jun 15 11:46:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529088378956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529088378956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off synchronous_counter -c top_sync_counter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off synchronous_counter -c top_sync_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529088378956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_125c_slow.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_125c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_-40c_slow.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_-40c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_min_1200mv_-40c_fast.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_min_1200mv_-40c_fast.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_125c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_125c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_-40c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_min_1200mv_-40c_vhd_fast.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_vhd.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_vhd.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529088379690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529088379736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 11:46:19 2018 " "Processing ended: Fri Jun 15 11:46:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529088379736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529088379736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529088379736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529088379736 ""}
