Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  5 00:12:13 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_module_timing_summary_routed.rpt -pb calculator_top_module_timing_summary_routed.pb -rpx calculator_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.231        0.000                      0                  519        0.166        0.000                      0                  519        4.500        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.231        0.000                      0                  417        0.166        0.000                      0                  417        4.500        0.000                       0                   240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.063        0.000                      0                  102        0.450        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.639ns (72.690%)  route 2.119ns (27.310%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.504 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.838 r  subtractor_db/result_ff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.838    operations/result_ff_reg[15]_1[13]
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.441    14.782    operations/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[13]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.062    15.069    operations/result_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 5.618ns (72.616%)  route 2.119ns (27.384%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.504 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.817 r  subtractor_db/result_ff_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.817    operations/result_ff_reg[15]_1[15]
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.441    14.782    operations/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[15]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.062    15.069    operations/result_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 5.544ns (72.352%)  route 2.119ns (27.648%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.504 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.743 r  subtractor_db/result_ff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.743    operations/result_ff_reg[15]_1[14]
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.441    14.782    operations/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[14]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.062    15.069    operations/result_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 5.528ns (72.294%)  route 2.119ns (27.706%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.504 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.727 r  subtractor_db/result_ff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.727    operations/result_ff_reg[15]_1[12]
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.441    14.782    operations/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  operations/result_ff_reg[12]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.062    15.069    operations/result_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 5.525ns (72.283%)  route 2.119ns (27.717%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 r  subtractor_db/result_ff_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.724    operations/result_ff_reg[15]_1[9]
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.442    14.783    operations/clk_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDCE (Setup_fdce_C_D)        0.062    15.070    operations/result_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 5.504ns (72.207%)  route 2.119ns (27.793%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.703 r  subtractor_db/result_ff_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.703    operations/result_ff_reg[15]_1[11]
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.442    14.783    operations/clk_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDCE (Setup_fdce_C_D)        0.062    15.070    operations/result_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 5.430ns (71.934%)  route 2.119ns (28.066%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.629 r  subtractor_db/result_ff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.629    operations/result_ff_reg[15]_1[10]
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.442    14.783    operations/clk_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDCE (Setup_fdce_C_D)        0.062    15.070    operations/result_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 5.414ns (71.874%)  route 2.119ns (28.126%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.390    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.613 r  subtractor_db/result_ff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.613    operations/result_ff_reg[15]_1[8]
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.442    14.783    operations/clk_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  operations/result_ff_reg[8]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDCE (Setup_fdce_C_D)        0.062    15.070    operations/result_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 5.411ns (71.863%)  route 2.119ns (28.137%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.610 r  subtractor_db/result_ff_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.610    operations/result_ff_reg[15]_1[5]
    SLICE_X51Y17         FDCE                                         r  operations/result_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.444    14.785    operations/clk_IBUF_BUFG
    SLICE_X51Y17         FDCE                                         r  operations/result_ff_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDCE (Setup_fdce_C_D)        0.062    15.072    operations/result_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 keypad_number_creation/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 5.390ns (71.785%)  route 2.119ns (28.215%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.559     5.080    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  keypad_number_creation/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  keypad_number_creation/first_ff_reg[13]/Q
                         net (fo=6, routed)           0.687     6.223    operations/result_nxt0_0[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    10.064 r  operations/result_nxt0/P[0]
                         net (fo=1, routed)           0.894    10.959    operations/result_nxt0_n_105
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  operations/result_ff[3]_i_13/O
                         net (fo=1, routed)           0.537    11.620    keypad_number_creation/result_ff_reg[3]
    SLICE_X51Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.744 r  keypad_number_creation/result_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    11.744    subtractor_db/S[0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.276 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.276    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.589 r  subtractor_db/result_ff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.589    operations/result_ff_reg[15]_1[7]
    SLICE_X51Y17         FDCE                                         r  operations/result_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.444    14.785    operations/clk_IBUF_BUFG
    SLICE_X51Y17         FDCE                                         r  operations/result_ff_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDCE (Setup_fdce_C_D)        0.062    15.072    operations/result_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reset_db/button_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.562     1.445    reset_db/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  reset_db/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reset_db/button_ff1_reg/Q
                         net (fo=1, routed)           0.110     1.696    reset_db/button_ff1_reg_n_0
    SLICE_X53Y13         FDCE                                         r  reset_db/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    reset_db/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X53Y13         FDCE (Hold_fdce_C_D)         0.070     1.530    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 subtractor_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.168%)  route 0.087ns (31.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.561     1.444    subtractor_db/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  subtractor_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  subtractor_db/count_reg[18]/Q
                         net (fo=5, routed)           0.087     1.672    subtractor_db/count_reg[18]
    SLICE_X49Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.717 r  subtractor_db/button_db_i_1/O
                         net (fo=1, routed)           0.000     1.717    subtractor_db/button_db_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  subtractor_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.829     1.956    subtractor_db/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  subtractor_db/button_db_reg/C
                         clock pessimism             -0.499     1.457    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.091     1.548    subtractor_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keypad_number_creation/FSM_onehot_main_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/finished_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.556     1.439    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X55Y21         FDPE                                         r  keypad_number_creation/FSM_onehot_main_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.580 f  keypad_number_creation/FSM_onehot_main_state_ff_reg[0]/Q
                         net (fo=11, routed)          0.139     1.719    keypad_number_creation/FSM_onehot_main_state_ff_reg_n_0_[0]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  keypad_number_creation/finished_ff_i_1/O
                         net (fo=1, routed)           0.000     1.764    keypad_number_creation/finished_ff_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  keypad_number_creation/finished_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.825     1.952    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  keypad_number_creation/finished_ff_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.573    keypad_number_creation/finished_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 operations/indicators_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_output_handler/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.366%)  route 0.097ns (31.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.557     1.440    operations/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  operations/indicators_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  operations/indicators_reg[3]/Q
                         net (fo=18, routed)          0.097     1.701    operations/indicators_reg[4]_0[3]
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.746 r  operations/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    sseg_output_handler/D[4]
    SLICE_X53Y20         FDRE                                         r  sseg_output_handler/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.826     1.953    sseg_output_handler/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  sseg_output_handler/result_reg[5]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.092     1.545    sseg_output_handler/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 operations/indicators_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_output_handler/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.143%)  route 0.098ns (31.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.557     1.440    operations/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  operations/indicators_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  operations/indicators_reg[3]/Q
                         net (fo=18, routed)          0.098     1.702    operations/indicators_reg[4]_0[3]
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  operations/result[10]_i_1/O
                         net (fo=1, routed)           0.000     1.747    sseg_output_handler/D[8]
    SLICE_X53Y20         FDRE                                         r  sseg_output_handler/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.826     1.953    sseg_output_handler/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  sseg_output_handler/result_reg[10]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.091     1.544    sseg_output_handler/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 subtractor_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/indicators_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.092%)  route 0.146ns (50.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.561     1.444    subtractor_db/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  subtractor_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  subtractor_db/button_db_reg/Q
                         net (fo=35, routed)          0.146     1.731    operations/D[2]
    SLICE_X49Y17         FDRE                                         r  operations/indicators_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.828     1.955    operations/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  operations/indicators_reg[2]_lopt_replica/C
                         clock pessimism             -0.498     1.457    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.527    operations/indicators_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 keypad_number_creation/second_bool_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_output_handler/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.848%)  route 0.140ns (40.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.556     1.439    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  keypad_number_creation/second_bool_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  keypad_number_creation/second_bool_ff_reg/Q
                         net (fo=2, routed)           0.140     1.743    reset_db/second_bool_ff
    SLICE_X53Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.788 r  reset_db/next_state_i_1/O
                         net (fo=1, routed)           0.000     1.788    sseg_output_handler/next_state_reg_0
    SLICE_X53Y21         FDRE                                         r  sseg_output_handler/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.825     1.952    sseg_output_handler/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  sseg_output_handler/next_state_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.091     1.565    sseg_output_handler/next_state_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 keypad_number_creation/sub_state_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/second_bool_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.953%)  route 0.202ns (52.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.559     1.442    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X57Y20         FDCE                                         r  keypad_number_creation/sub_state_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  keypad_number_creation/sub_state_ff_reg[7]/Q
                         net (fo=16, routed)          0.202     1.785    keypad_number_creation/sub_state_ff_reg_n_0_[7]
    SLICE_X54Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  keypad_number_creation/second_bool_ff_i_1/O
                         net (fo=1, routed)           0.000     1.830    keypad_number_creation/second_bool_ff_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  keypad_number_creation/second_bool_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.825     1.952    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  keypad_number_creation/second_bool_ff_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.595    keypad_number_creation/second_bool_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adder_db/button_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.560     1.443    adder_db/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  adder_db/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  adder_db/button_ff1_reg/Q
                         net (fo=1, routed)           0.163     1.770    adder_db/button_ff1_reg_n_0
    SLICE_X52Y17         FDCE                                         r  adder_db/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.829     1.956    adder_db/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  adder_db/button_ff2_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.090     1.533    adder_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mult_db/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.562     1.445    mult_db/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  mult_db/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mult_db/count_reg[16]/Q
                         net (fo=5, routed)           0.079     1.688    mult_db/count_reg[16]
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.817 r  mult_db/count_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.817    mult_db/count_reg[16]_i_1__2_n_6
    SLICE_X50Y13         FDRE                                         r  mult_db/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  mult_db/count_reg[17]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    mult_db/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   adder_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   adder_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   adder_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   reset_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   reset_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   reset_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   adder_db/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y21   adder_db/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y21   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   reset_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   reset_db/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   reset_db/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   enter_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   enter_db/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   enter_db/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   enter_db/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   enter_db/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   enter_db/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   enter_db/count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   adder_db/button_ff1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   adder_db/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   reset_db/button_db_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   adder_db/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   adder_db/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   adder_db/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   reset_db/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   reset_db/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   reset_db/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   reset_db/count_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/row_ff_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.518ns (14.729%)  route 2.999ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.999     8.606    keypad_input/reset_btn_db
    SLICE_X65Y29         FDCE                                         f  keypad_input/row_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.508    14.849    keypad_input/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  keypad_input/row_ff_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    keypad_input/row_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/row_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.518ns (14.729%)  route 2.999ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.999     8.606    keypad_input/reset_btn_db
    SLICE_X65Y29         FDCE                                         f  keypad_input/row_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.508    14.849    keypad_input/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  keypad_input/row_ff_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    keypad_input/row_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/row_ff_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.518ns (14.729%)  route 2.999ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.999     8.606    keypad_input/reset_btn_db
    SLICE_X65Y29         FDCE                                         f  keypad_input/row_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.508    14.849    keypad_input/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  keypad_input/row_ff_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    keypad_input/row_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/row_ff_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.518ns (14.729%)  route 2.999ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.999     8.606    keypad_input/reset_btn_db
    SLICE_X65Y29         FDCE                                         f  keypad_input/row_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.508    14.849    keypad_input/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  keypad_input/row_ff_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    keypad_input/row_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/FSM_sequential_state_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.518ns (15.333%)  route 2.860ns (84.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.860     8.468    keypad_input/reset_btn_db
    SLICE_X64Y28         FDCE                                         f  keypad_input/FSM_sequential_state_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  keypad_input/FSM_sequential_state_ff_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.712    keypad_input/FSM_sequential_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/FSM_sequential_state_ff_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.518ns (15.333%)  route 2.860ns (84.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.860     8.468    keypad_input/reset_btn_db
    SLICE_X64Y28         FDCE                                         f  keypad_input/FSM_sequential_state_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  keypad_input/FSM_sequential_state_ff_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.754    keypad_input/FSM_sequential_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/number_ff_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.518ns (17.326%)  route 2.472ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.472     8.079    keypad_input/reset_btn_db
    SLICE_X63Y21         FDCE                                         f  keypad_input/number_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  keypad_input/number_ff_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    keypad_input/number_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/number_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.518ns (17.326%)  route 2.472ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.472     8.079    keypad_input/reset_btn_db
    SLICE_X63Y21         FDCE                                         f  keypad_input/number_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  keypad_input/number_ff_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    keypad_input/number_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/number_ff_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.518ns (17.326%)  route 2.472ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.472     8.079    keypad_input/reset_btn_db
    SLICE_X63Y21         FDCE                                         f  keypad_input/number_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  keypad_input/number_ff_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    keypad_input/number_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_input/number_ff_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.518ns (17.326%)  route 2.472ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.568     5.089    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         2.472     8.079    keypad_input/reset_btn_db
    SLICE_X63Y21         FDCE                                         f  keypad_input/number_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.507    14.848    keypad_input/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  keypad_input/number_ff_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    keypad_input/number_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.351%)  route 0.253ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.253     1.864    enter_db/reset_btn_db
    SLICE_X52Y13         FDCE                                         f  enter_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    enter_db/clk_IBUF_BUFG
    SLICE_X52Y13         FDCE                                         r  enter_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X52Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    enter_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.351%)  route 0.253ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.253     1.864    enter_db/reset_btn_db
    SLICE_X52Y13         FDCE                                         f  enter_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    enter_db/clk_IBUF_BUFG
    SLICE_X52Y13         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X52Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.351%)  route 0.253ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.253     1.864    mult_db/reset_btn_db
    SLICE_X52Y13         FDCE                                         f  mult_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X52Y13         FDCE                                         r  mult_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X52Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    mult_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.351%)  route 0.253ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.253     1.864    mult_db/reset_btn_db
    SLICE_X52Y13         FDCE                                         f  mult_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X52Y13         FDCE                                         r  mult_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X52Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    mult_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.351%)  route 0.253ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.253     1.864    reset_db/reset_btn_db
    SLICE_X53Y13         FDCE                                         f  reset_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    reset_db/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X53Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.111%)  route 0.399ns (70.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.399     2.010    reset_db/reset_btn_db
    SLICE_X53Y14         FDCE                                         f  reset_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.832     1.959    reset_db/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  reset_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    reset_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/second_ff_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.702%)  route 0.450ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.450     2.061    keypad_number_creation/reset_btn_db
    SLICE_X54Y19         FDCE                                         f  keypad_number_creation/second_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.827     1.954    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  keypad_number_creation/second_ff_reg[10]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    keypad_number_creation/second_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/second_ff_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.702%)  route 0.450ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.450     2.061    keypad_number_creation/reset_btn_db
    SLICE_X54Y19         FDCE                                         f  keypad_number_creation/second_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.827     1.954    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  keypad_number_creation/second_ff_reg[11]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    keypad_number_creation/second_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/second_ff_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.702%)  route 0.450ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.450     2.061    keypad_number_creation/reset_btn_db
    SLICE_X54Y19         FDCE                                         f  keypad_number_creation/second_ff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.827     1.954    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  keypad_number_creation/second_ff_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    keypad_number_creation/second_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad_number_creation/second_ff_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.702%)  route 0.450ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.564     1.447    reset_db/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_db/button_db_reg/Q
                         net (fo=103, routed)         0.450     2.061    keypad_number_creation/reset_btn_db
    SLICE_X54Y19         FDCE                                         f  keypad_number_creation/second_ff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.827     1.954    keypad_number_creation/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  keypad_number_creation/second_ff_reg[9]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    keypad_number_creation/second_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.673    





