# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Laboratorio_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Proyectos_Quartus/Lab3 {C:/Proyectos_Quartus/Lab3/flagZero_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:04 on May 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Proyectos_Quartus/Lab3" C:/Proyectos_Quartus/Lab3/flagZero_logic.sv 
# -- Compiling module flagZero_logic
# 
# Top level modules:
# 	flagZero_logic
# End time: 03:14:04 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Proyectos_Quartus/Lab3 {C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:04 on May 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Proyectos_Quartus/Lab3" C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv 
# -- Compiling module flagZero_logic_TestBench
# 
# Top level modules:
# 	flagZero_logic_TestBench
# End time: 03:14:04 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Proyectos_Quartus/Lab3 {C:/Proyectos_Quartus/Lab3/flag_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:04 on May 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Proyectos_Quartus/Lab3" C:/Proyectos_Quartus/Lab3/flag_unit.sv 
# -- Compiling module flag_unit
# 
# Top level modules:
# 	flag_unit
# End time: 03:14:05 on May 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Proyectos_Quartus/Lab3 {C:/Proyectos_Quartus/Lab3/flagV_logic_TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:05 on May 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Proyectos_Quartus/Lab3" C:/Proyectos_Quartus/Lab3/flagV_logic_TestBench.sv 
# -- Compiling module flagV_logic_TestBench
# 
# Top level modules:
# 	flagV_logic_TestBench
# End time: 03:14:05 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Proyectos_Quartus/Lab3 {C:/Proyectos_Quartus/Lab3/flagVB_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:05 on May 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Proyectos_Quartus/Lab3" C:/Proyectos_Quartus/Lab3/flagVB_logic.sv 
# -- Compiling module flagVB_logic
# 
# Top level modules:
# 	flagVB_logic
# End time: 03:14:05 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.flagV_logic_TestBench
# vsim work.flagV_logic_TestBench 
# Start time: 03:14:47 on May 17,2020
# Loading sv_std.std
# Loading work.flagV_logic_TestBench
# Loading work.flagVB_logic
add wave -position end  sim:/flagV_logic_TestBench/so3
add wave -position end  sim:/flagV_logic_TestBench/so2
add wave -position end  sim:/flagV_logic_TestBench/so1
add wave -position end  sim:/flagV_logic_TestBench/yn1
add wave -position end  sim:/flagV_logic_TestBench/an1
add wave -position end  sim:/flagV_logic_TestBench/bn1
add wave -position end  sim:/flagV_logic_TestBench/V
run -all
# End time: 03:16:14 on May 17,2020, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
