{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@249:259@HdlStmAssign", "        sdi_fifo_almost_full,\n        sdo_fifo_almost_empty,\n        cmd_fifo_almost_empty\n};\n\nassign up_irq_pending = up_irq_mask & up_irq_source;\n\nalways @(posedge clk) begin\n        if (rstn == 1'b0)\n                irq <= 1'b0;\n        else\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[254, "assign up_irq_pending = up_irq_mask & up_irq_source;\n"]], "Add": []}}