Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 02 21:25:23 2017
| Host         : Andrei-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             194 |           78 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | mpg0/q0_reg_0               |                  |                1 |              2 |
|  clk_IBUF_BUFG | rf1/ram_reg[0][0][0]        |                  |                8 |             16 |
|  clk_IBUF_BUFG | rf1/ram_reg[10][0][0]       |                  |                4 |             16 |
|  clk_IBUF_BUFG | rf1/ram_reg[3][0][0]        |                  |                7 |             16 |
|  clk_IBUF_BUFG | rf1/ram_reg[4][0][0]        |                  |                7 |             16 |
|  clk_IBUF_BUFG | rf1/ram_reg[5][0][0]        |                  |                4 |             16 |
|  clk_IBUF_BUFG | rf1/E[0]                    |                  |               10 |             16 |
|  clk_IBUF_BUFG | rf1/ram_reg[1][0][0]        |                  |                5 |             16 |
|  clk_IBUF_BUFG | mpg0/reg_file_reg[3][15][0] |                  |                6 |             16 |
|  clk_IBUF_BUFG | mpg0/E[0]                   |                  |                5 |             16 |
|  clk_IBUF_BUFG | mpg0/reg_file_reg[1][15][0] |                  |                6 |             16 |
|  clk_IBUF_BUFG | mpg0/reg_file_reg[2][15][0] |                  |                9 |             16 |
|  clk_IBUF_BUFG | mpg0/reg_file_reg[4][15][0] |                  |                6 |             16 |
|  clk_IBUF_BUFG | mpg0/PC_reg_rep[0]          | mpg3/AR[0]       |                6 |             24 |
|  clk_IBUF_BUFG |                             |                  |               10 |             36 |
+----------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                    14 |
+--------+-----------------------+


