<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: LPI2C_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_l_p_i2_c___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPI2C_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___l_p_i2_c___peripheral___access___layer.html">LPI2C Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPI2C - Size of Registers Arrays.  
 <a href="struct_l_p_i2_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a></td></tr>
<tr class="memdesc:ab20ff3f0387cbcc2652477ed5d2702df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID Register, offset: 0x0.  <a href="struct_l_p_i2_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">More...</a><br /></td></tr>
<tr class="separator:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96563b10e1e91f05203f88047408044a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a></td></tr>
<tr class="memdesc:a96563b10e1e91f05203f88047408044a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Register, offset: 0x4.  <a href="struct_l_p_i2_c___type.html#a96563b10e1e91f05203f88047408044a">More...</a><br /></td></tr>
<tr class="separator:a96563b10e1e91f05203f88047408044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="memdesc:a27af4e9f888f0b7b1e8da7e002d98798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Control Register, offset: 0x10.  <a href="struct_l_p_i2_c___type.html#a27af4e9f888f0b7b1e8da7e002d98798">More...</a><br /></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd4c1b5466be103fb2bb2a225b1d3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a></td></tr>
<tr class="memdesc:acdd4c1b5466be103fb2bb2a225b1d3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Status Register, offset: 0x14.  <a href="struct_l_p_i2_c___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">More...</a><br /></td></tr>
<tr class="separator:acdd4c1b5466be103fb2bb2a225b1d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c726eadd1fbefee006fc4d595f26bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ab8c726eadd1fbefee006fc4d595f26bc">MIER</a></td></tr>
<tr class="memdesc:ab8c726eadd1fbefee006fc4d595f26bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Interrupt Enable Register, offset: 0x18.  <a href="struct_l_p_i2_c___type.html#ab8c726eadd1fbefee006fc4d595f26bc">More...</a><br /></td></tr>
<tr class="separator:ab8c726eadd1fbefee006fc4d595f26bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963631a2c470013a0fd4b97e10381535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a963631a2c470013a0fd4b97e10381535">MDER</a></td></tr>
<tr class="memdesc:a963631a2c470013a0fd4b97e10381535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master DMA Enable Register, offset: 0x1C.  <a href="struct_l_p_i2_c___type.html#a963631a2c470013a0fd4b97e10381535">More...</a><br /></td></tr>
<tr class="separator:a963631a2c470013a0fd4b97e10381535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a06e19017eba3d47fa6ae1b66f5c125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a3a06e19017eba3d47fa6ae1b66f5c125">MCFGR0</a></td></tr>
<tr class="memdesc:a3a06e19017eba3d47fa6ae1b66f5c125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Configuration Register 0, offset: 0x20.  <a href="struct_l_p_i2_c___type.html#a3a06e19017eba3d47fa6ae1b66f5c125">More...</a><br /></td></tr>
<tr class="separator:a3a06e19017eba3d47fa6ae1b66f5c125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64ebaf82a7d6a12ea1f21ac4db1f1a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ae64ebaf82a7d6a12ea1f21ac4db1f1a1">MCFGR1</a></td></tr>
<tr class="memdesc:ae64ebaf82a7d6a12ea1f21ac4db1f1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Configuration Register 1, offset: 0x24.  <a href="struct_l_p_i2_c___type.html#ae64ebaf82a7d6a12ea1f21ac4db1f1a1">More...</a><br /></td></tr>
<tr class="separator:ae64ebaf82a7d6a12ea1f21ac4db1f1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567d67714fab529426ac871c199b5bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a567d67714fab529426ac871c199b5bb2">MCFGR2</a></td></tr>
<tr class="memdesc:a567d67714fab529426ac871c199b5bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Configuration Register 2, offset: 0x28.  <a href="struct_l_p_i2_c___type.html#a567d67714fab529426ac871c199b5bb2">More...</a><br /></td></tr>
<tr class="separator:a567d67714fab529426ac871c199b5bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e6cfa5882bc6fe32b6a809f5a37aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a72e6cfa5882bc6fe32b6a809f5a37aa2">MCFGR3</a></td></tr>
<tr class="memdesc:a72e6cfa5882bc6fe32b6a809f5a37aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Configuration Register 3, offset: 0x2C.  <a href="struct_l_p_i2_c___type.html#a72e6cfa5882bc6fe32b6a809f5a37aa2">More...</a><br /></td></tr>
<tr class="separator:a72e6cfa5882bc6fe32b6a809f5a37aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a751eb9bad252d2a0d98a9d0f0c8ae7d4">RESERVED_1</a> [16]</td></tr>
<tr class="separator:a751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7299e9ed4b3ca07839307ce503e2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#afa7299e9ed4b3ca07839307ce503e2c8">MDMR</a></td></tr>
<tr class="memdesc:afa7299e9ed4b3ca07839307ce503e2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Data Match Register, offset: 0x40.  <a href="struct_l_p_i2_c___type.html#afa7299e9ed4b3ca07839307ce503e2c8">More...</a><br /></td></tr>
<tr class="separator:afa7299e9ed4b3ca07839307ce503e2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#acc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:acc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc04dda9d74befbceb2baad724fb360c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#abc04dda9d74befbceb2baad724fb360c">MCCR0</a></td></tr>
<tr class="memdesc:abc04dda9d74befbceb2baad724fb360c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Configuration Register 0, offset: 0x48.  <a href="struct_l_p_i2_c___type.html#abc04dda9d74befbceb2baad724fb360c">More...</a><br /></td></tr>
<tr class="separator:abc04dda9d74befbceb2baad724fb360c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:a2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ac063ec76d708c9220a2035b07c0c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a86ac063ec76d708c9220a2035b07c0c9">MCCR1</a></td></tr>
<tr class="memdesc:a86ac063ec76d708c9220a2035b07c0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Configuration Register 1, offset: 0x50.  <a href="struct_l_p_i2_c___type.html#a86ac063ec76d708c9220a2035b07c0c9">More...</a><br /></td></tr>
<tr class="separator:a86ac063ec76d708c9220a2035b07c0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:a6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e733484a7baa0440c6164876a16537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ae6e733484a7baa0440c6164876a16537">MFCR</a></td></tr>
<tr class="memdesc:ae6e733484a7baa0440c6164876a16537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master FIFO Control Register, offset: 0x58.  <a href="struct_l_p_i2_c___type.html#ae6e733484a7baa0440c6164876a16537">More...</a><br /></td></tr>
<tr class="separator:ae6e733484a7baa0440c6164876a16537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9abba9074d1b057f0ffff4c692c0cc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ae9abba9074d1b057f0ffff4c692c0cc7">MFSR</a></td></tr>
<tr class="memdesc:ae9abba9074d1b057f0ffff4c692c0cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master FIFO Status Register, offset: 0x5C.  <a href="struct_l_p_i2_c___type.html#ae9abba9074d1b057f0ffff4c692c0cc7">More...</a><br /></td></tr>
<tr class="separator:ae9abba9074d1b057f0ffff4c692c0cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7347c547e4b06bd0d1b5350f1a62667a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a7347c547e4b06bd0d1b5350f1a62667a">MTDR</a></td></tr>
<tr class="memdesc:a7347c547e4b06bd0d1b5350f1a62667a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Transmit Data Register, offset: 0x60.  <a href="struct_l_p_i2_c___type.html#a7347c547e4b06bd0d1b5350f1a62667a">More...</a><br /></td></tr>
<tr class="separator:a7347c547e4b06bd0d1b5350f1a62667a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a38c56684a021d102c1575bd875354"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a51a38c56684a021d102c1575bd875354">RESERVED_5</a> [12]</td></tr>
<tr class="separator:a51a38c56684a021d102c1575bd875354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14fc478c3361f4546a4cfbbafc0903f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#af14fc478c3361f4546a4cfbbafc0903f">MRDR</a></td></tr>
<tr class="memdesc:af14fc478c3361f4546a4cfbbafc0903f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Receive Data Register, offset: 0x70.  <a href="struct_l_p_i2_c___type.html#af14fc478c3361f4546a4cfbbafc0903f">More...</a><br /></td></tr>
<tr class="separator:af14fc478c3361f4546a4cfbbafc0903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300a16de42ab3ebc3daf49c843728c0c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a300a16de42ab3ebc3daf49c843728c0c">RESERVED_6</a> [156]</td></tr>
<tr class="separator:a300a16de42ab3ebc3daf49c843728c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="memdesc:a64a95891ad3e904dd5548112539c1c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Control Register, offset: 0x110.  <a href="struct_l_p_i2_c___type.html#a64a95891ad3e904dd5548112539c1c98">More...</a><br /></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="memdesc:a8a868e5e76b52ced04c536be3dee08ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Status Register, offset: 0x114.  <a href="struct_l_p_i2_c___type.html#a8a868e5e76b52ced04c536be3dee08ec">More...</a><br /></td></tr>
<tr class="separator:a8a868e5e76b52ced04c536be3dee08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e45fbe57545267269bd3509b20d761d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a3e45fbe57545267269bd3509b20d761d">SIER</a></td></tr>
<tr class="memdesc:a3e45fbe57545267269bd3509b20d761d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Interrupt Enable Register, offset: 0x118.  <a href="struct_l_p_i2_c___type.html#a3e45fbe57545267269bd3509b20d761d">More...</a><br /></td></tr>
<tr class="separator:a3e45fbe57545267269bd3509b20d761d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176231ca5d97d2d1e3ba93afa182721b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a176231ca5d97d2d1e3ba93afa182721b">SDER</a></td></tr>
<tr class="memdesc:a176231ca5d97d2d1e3ba93afa182721b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Enable Register, offset: 0x11C.  <a href="struct_l_p_i2_c___type.html#a176231ca5d97d2d1e3ba93afa182721b">More...</a><br /></td></tr>
<tr class="separator:a176231ca5d97d2d1e3ba93afa182721b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8175c27b3d085b7964ab23dd09c22289"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a8175c27b3d085b7964ab23dd09c22289">RESERVED_7</a> [4]</td></tr>
<tr class="separator:a8175c27b3d085b7964ab23dd09c22289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4724a28092236bb957f4bfb4f0cce19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#aa4724a28092236bb957f4bfb4f0cce19">SCFGR1</a></td></tr>
<tr class="memdesc:aa4724a28092236bb957f4bfb4f0cce19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Configuration Register 1, offset: 0x124.  <a href="struct_l_p_i2_c___type.html#aa4724a28092236bb957f4bfb4f0cce19">More...</a><br /></td></tr>
<tr class="separator:aa4724a28092236bb957f4bfb4f0cce19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48a84131d08e89776a09c2751ac1062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#aa48a84131d08e89776a09c2751ac1062">SCFGR2</a></td></tr>
<tr class="memdesc:aa48a84131d08e89776a09c2751ac1062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Configuration Register 2, offset: 0x128.  <a href="struct_l_p_i2_c___type.html#aa48a84131d08e89776a09c2751ac1062">More...</a><br /></td></tr>
<tr class="separator:aa48a84131d08e89776a09c2751ac1062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e2c25b19e481f25f9a0a3b1864c28a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a93e2c25b19e481f25f9a0a3b1864c28a">RESERVED_8</a> [20]</td></tr>
<tr class="separator:a93e2c25b19e481f25f9a0a3b1864c28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1941e8d08719929db29baeb708c0024a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a1941e8d08719929db29baeb708c0024a">SAMR</a></td></tr>
<tr class="memdesc:a1941e8d08719929db29baeb708c0024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Address Match Register, offset: 0x140.  <a href="struct_l_p_i2_c___type.html#a1941e8d08719929db29baeb708c0024a">More...</a><br /></td></tr>
<tr class="separator:a1941e8d08719929db29baeb708c0024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f68e8b53165bf442b9b624dc87170e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ac5f68e8b53165bf442b9b624dc87170e">RESERVED_9</a> [12]</td></tr>
<tr class="separator:ac5f68e8b53165bf442b9b624dc87170e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33d160fe813167d1fa59eb9cc94023f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ac33d160fe813167d1fa59eb9cc94023f">SASR</a></td></tr>
<tr class="memdesc:ac33d160fe813167d1fa59eb9cc94023f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Address Status Register, offset: 0x150.  <a href="struct_l_p_i2_c___type.html#ac33d160fe813167d1fa59eb9cc94023f">More...</a><br /></td></tr>
<tr class="separator:ac33d160fe813167d1fa59eb9cc94023f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119dc7c5c615050a0c49c6f5f857f1d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a119dc7c5c615050a0c49c6f5f857f1d4">STAR</a></td></tr>
<tr class="memdesc:a119dc7c5c615050a0c49c6f5f857f1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Transmit ACK Register, offset: 0x154.  <a href="struct_l_p_i2_c___type.html#a119dc7c5c615050a0c49c6f5f857f1d4">More...</a><br /></td></tr>
<tr class="separator:a119dc7c5c615050a0c49c6f5f857f1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc826e83f6003964d91efdf8a872a80"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#adfc826e83f6003964d91efdf8a872a80">RESERVED_10</a> [8]</td></tr>
<tr class="separator:adfc826e83f6003964d91efdf8a872a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48b18f9f210b03a6ce03f7b67f549d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a9c48b18f9f210b03a6ce03f7b67f549d">STDR</a></td></tr>
<tr class="memdesc:a9c48b18f9f210b03a6ce03f7b67f549d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Transmit Data Register, offset: 0x160.  <a href="struct_l_p_i2_c___type.html#a9c48b18f9f210b03a6ce03f7b67f549d">More...</a><br /></td></tr>
<tr class="separator:a9c48b18f9f210b03a6ce03f7b67f549d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada40b647c762cc59bc9f99cd015ab8c7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#ada40b647c762cc59bc9f99cd015ab8c7">RESERVED_11</a> [12]</td></tr>
<tr class="separator:ada40b647c762cc59bc9f99cd015ab8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145ca4d32dd019b934be3156ffa5d960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_i2_c___type.html#a145ca4d32dd019b934be3156ffa5d960">SRDR</a></td></tr>
<tr class="memdesc:a145ca4d32dd019b934be3156ffa5d960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Receive Data Register, offset: 0x170.  <a href="struct_l_p_i2_c___type.html#a145ca4d32dd019b934be3156ffa5d960">More...</a><br /></td></tr>
<tr class="separator:a145ca4d32dd019b934be3156ffa5d960"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPI2C - Size of Registers Arrays. </p>
<p>LPI2C - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abc04dda9d74befbceb2baad724fb360c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc04dda9d74befbceb2baad724fb360c">&#9670;&nbsp;</a></span>MCCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Clock Configuration Register 0, offset: 0x48. </p>

</div>
</div>
<a id="a86ac063ec76d708c9220a2035b07c0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ac063ec76d708c9220a2035b07c0c9">&#9670;&nbsp;</a></span>MCCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Clock Configuration Register 1, offset: 0x50. </p>

</div>
</div>
<a id="a3a06e19017eba3d47fa6ae1b66f5c125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a06e19017eba3d47fa6ae1b66f5c125">&#9670;&nbsp;</a></span>MCFGR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFGR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Configuration Register 0, offset: 0x20. </p>

</div>
</div>
<a id="ae64ebaf82a7d6a12ea1f21ac4db1f1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64ebaf82a7d6a12ea1f21ac4db1f1a1">&#9670;&nbsp;</a></span>MCFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Configuration Register 1, offset: 0x24. </p>

</div>
</div>
<a id="a567d67714fab529426ac871c199b5bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567d67714fab529426ac871c199b5bb2">&#9670;&nbsp;</a></span>MCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Configuration Register 2, offset: 0x28. </p>

</div>
</div>
<a id="a72e6cfa5882bc6fe32b6a809f5a37aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e6cfa5882bc6fe32b6a809f5a37aa2">&#9670;&nbsp;</a></span>MCFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Configuration Register 3, offset: 0x2C. </p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Control Register, offset: 0x10. </p>

</div>
</div>
<a id="a963631a2c470013a0fd4b97e10381535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963631a2c470013a0fd4b97e10381535">&#9670;&nbsp;</a></span>MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master DMA Enable Register, offset: 0x1C. </p>

</div>
</div>
<a id="afa7299e9ed4b3ca07839307ce503e2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7299e9ed4b3ca07839307ce503e2c8">&#9670;&nbsp;</a></span>MDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Data Match Register, offset: 0x40. </p>

</div>
</div>
<a id="ae6e733484a7baa0440c6164876a16537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e733484a7baa0440c6164876a16537">&#9670;&nbsp;</a></span>MFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master FIFO Control Register, offset: 0x58. </p>

</div>
</div>
<a id="ae9abba9074d1b057f0ffff4c692c0cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9abba9074d1b057f0ffff4c692c0cc7">&#9670;&nbsp;</a></span>MFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master FIFO Status Register, offset: 0x5C. </p>

</div>
</div>
<a id="ab8c726eadd1fbefee006fc4d595f26bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c726eadd1fbefee006fc4d595f26bc">&#9670;&nbsp;</a></span>MIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Interrupt Enable Register, offset: 0x18. </p>

</div>
</div>
<a id="af14fc478c3361f4546a4cfbbafc0903f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14fc478c3361f4546a4cfbbafc0903f">&#9670;&nbsp;</a></span>MRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MRDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Receive Data Register, offset: 0x70. </p>

</div>
</div>
<a id="acdd4c1b5466be103fb2bb2a225b1d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdd4c1b5466be103fb2bb2a225b1d3a9">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Status Register, offset: 0x14. </p>

</div>
</div>
<a id="a7347c547e4b06bd0d1b5350f1a62667a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7347c547e4b06bd0d1b5350f1a62667a">&#9670;&nbsp;</a></span>MTDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Transmit Data Register, offset: 0x60. </p>

</div>
</div>
<a id="a96563b10e1e91f05203f88047408044a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96563b10e1e91f05203f88047408044a">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter Register, offset: 0x4. </p>

</div>
</div>
<a id="ab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751eb9bad252d2a0d98a9d0f0c8ae7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751eb9bad252d2a0d98a9d0f0c8ae7d4">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc826e83f6003964d91efdf8a872a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc826e83f6003964d91efdf8a872a80">&#9670;&nbsp;</a></span>RESERVED_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_10[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada40b647c762cc59bc9f99cd015ab8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada40b647c762cc59bc9f99cd015ab8c7">&#9670;&nbsp;</a></span>RESERVED_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_11[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a38c56684a021d102c1575bd875354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a38c56684a021d102c1575bd875354">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a300a16de42ab3ebc3daf49c843728c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300a16de42ab3ebc3daf49c843728c0c">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[156]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8175c27b3d085b7964ab23dd09c22289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8175c27b3d085b7964ab23dd09c22289">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93e2c25b19e481f25f9a0a3b1864c28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e2c25b19e481f25f9a0a3b1864c28a">&#9670;&nbsp;</a></span>RESERVED_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_8[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f68e8b53165bf442b9b624dc87170e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f68e8b53165bf442b9b624dc87170e">&#9670;&nbsp;</a></span>RESERVED_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_9[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1941e8d08719929db29baeb708c0024a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1941e8d08719929db29baeb708c0024a">&#9670;&nbsp;</a></span>SAMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Address Match Register, offset: 0x140. </p>

</div>
</div>
<a id="ac33d160fe813167d1fa59eb9cc94023f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33d160fe813167d1fa59eb9cc94023f">&#9670;&nbsp;</a></span>SASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SASR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Address Status Register, offset: 0x150. </p>

</div>
</div>
<a id="aa4724a28092236bb957f4bfb4f0cce19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4724a28092236bb957f4bfb4f0cce19">&#9670;&nbsp;</a></span>SCFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Configuration Register 1, offset: 0x124. </p>

</div>
</div>
<a id="aa48a84131d08e89776a09c2751ac1062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48a84131d08e89776a09c2751ac1062">&#9670;&nbsp;</a></span>SCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Configuration Register 2, offset: 0x128. </p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Control Register, offset: 0x110. </p>

</div>
</div>
<a id="a176231ca5d97d2d1e3ba93afa182721b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176231ca5d97d2d1e3ba93afa182721b">&#9670;&nbsp;</a></span>SDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave DMA Enable Register, offset: 0x11C. </p>

</div>
</div>
<a id="a3e45fbe57545267269bd3509b20d761d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e45fbe57545267269bd3509b20d761d">&#9670;&nbsp;</a></span>SIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Interrupt Enable Register, offset: 0x118. </p>

</div>
</div>
<a id="a145ca4d32dd019b934be3156ffa5d960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145ca4d32dd019b934be3156ffa5d960">&#9670;&nbsp;</a></span>SRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SRDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Receive Data Register, offset: 0x170. </p>

</div>
</div>
<a id="a8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a868e5e76b52ced04c536be3dee08ec">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Status Register, offset: 0x114. </p>

</div>
</div>
<a id="a119dc7c5c615050a0c49c6f5f857f1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119dc7c5c615050a0c49c6f5f857f1d4">&#9670;&nbsp;</a></span>STAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Transmit ACK Register, offset: 0x154. </p>

</div>
</div>
<a id="a9c48b18f9f210b03a6ce03f7b67f549d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48b18f9f210b03a6ce03f7b67f549d">&#9670;&nbsp;</a></span>STDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Transmit Data Register, offset: 0x160. </p>

</div>
</div>
<a id="ab20ff3f0387cbcc2652477ed5d2702df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ff3f0387cbcc2652477ed5d2702df">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VERID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID Register, offset: 0x0. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_l_p_i2_c___type.html">LPI2C_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
