---------------------------------------------------------------
Triton version 2018-SP42H, built on Dec  3 2018, 14:42:12
Copyright 2013-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------
Host: csce-quinn-s1.engr.tamu.edu
Input script: ./fpga_reports/triton/run_1/triton.tcl
set internal config variable num_threads to 4
set internal config variable target_util to 10
set internal config variable prepack_mode to 2
set internal config variable pack_mode to util2
set internal config variable partition_safe_util_choice to 1
set internal config variable partition_max_allowed to 13700
set internal config variable pack_lut6_limit to 2
set internal config variable pack_target_util to 80
Set device: xc7v2000tflg1925-1
Reading EDIF file ./fpga_reports/triton/design_triton.edf...
Started Design Setup...
  PART from edif:            xc7v2000tflg1925-1
  PART from setpart command: xc7v2000tflg1925-1
  Applied PART from setpart command (xc7v2000tflg1925-1)
Design Info:  Family VIRTEX7  Device XC7V2000T  Package FLG1925  Speedgrade -1
Design Size: 11813 instances (4652 LUTs)
Finished Design Setup. CPU time: 3 secs (0.0 mins)    Wall time: 3 secs (0.0 mins)
Setup 4-SLR's:
Applying LOC properties on instances...
  applied 7 (total 7) LOC properties on instances
Reading constraint file ioclock.xdc...
WARNING: XDC reader: cannot find instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0_1
WARNING: XDC reader: cannot find instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0
Reading constraint file ./fpga_reports/triton/design_triton.xdc...
Warning: can't find timing model for /hdi_primitives/CAPTUREE2/netlist
Loading sdc file ./fpga_reports/triton/design_triton.xdc
./fpga_reports/triton/design_triton.xdc, 122: incorrect argument "-quiet" for "set_false_path"
./fpga_reports/triton/design_triton.xdc, 123: incorrect argument "-quiet" for "set_false_path"
Warning, SDC reader cannot handle filter REF_PIN_NAME
Warning, SDC reader cannot handle logic == in filter
Warning, SDC false path cannot find complete condition, skip it: -to get_pins -filter:REF_PIN_NAME==D;-of_objects:get_cells@-hierarchical:yes;-filter:NAME=~*zview_*;; 
Warning, SDC reader cannot handle filter REF_PIN_NAME
Warning, SDC reader cannot handle logic == in filter
Warning, SDC false path cannot find complete condition, skip it: -from get_pins -filter:REF_PIN_NAME==C;-of_objects:get_cells@-hierarchical:yes;-filter:NAME=~*ztig_*;; 

Placement Started ...

Resource Utilization Report:
  Resource LUT       : Usage    5759  Fixed       0  Supply 1221600  Util =  0.48%
  Resource FF        : Usage    4776  Fixed       0  Supply 2443200  Util =  0.20%
  Resource DSP       : Usage       0  Fixed       0  Supply    2160  Util =  0.00%
  Resource RAMB18    : Usage       0  Fixed       0  Supply    2584  Util =  0.00%
  Resource RAMB36    : Usage       4  Fixed       0  Supply    1292  Util =  0.31%

Multi-SLR net crossing (SLL demand):
  SLR 2 - 3 :      2 (  0%)     11.0
  SLR 1 - 2 :     18 (  0%)     43.3
  SLR 0 - 1 :      8 (  0%)     17.0
  Total     :     28       

Finished SLR Partitioning.

Finishes marking multi-SLR nets and creating SLL's:
  Total      Nets :  91321
  Multi-SLR  Nets :     22
  Total SLL's     :     28

Global Placement ...
pack_info: Used Clustering Score: CONNECTIVITY LOCALITY TIECTR_DRIVER
pack_info: Used Clustering Bonus:
pack_info: Used Clustering Limit:
....................................pack_info: Used Clustering Score: CONNECTIVITY LOCALITY TIECTR_DRIVER
pack_info: Used Clustering Bonus: LUT_FF_NET
pack_info: Used Clustering Limit:
................................
Design checksum: d288a61e


Placement and Timing Optimization...
******************************************
Optimizing design....
Optimize Stage 1
==========================================
 OPT  Step  WNS(ns)      TNS(ns)    FEP
==========================================
 OPT     0    0.593        0.000      0
 OPT     1    0.593        0.000      0
Design checksum: 733074ee
 OPT     2    0.493        0.000      0
Optimize Stage 2
==========================================
 OPT  Step  WNS(ns)      TNS(ns)    FEP
==========================================
 OPT     0    0.493        0.000      0
 OPT     1    0.493        0.000      0

---------- Global Clock Distribution -------------
  Y11     0     0  
  Y10     0     0  
  Y 9     0     0  
  Y 8     0     0  
  Y 7     1     0  
  Y 6     0     0  
  Y 5     0     0  
  Y 4     0     0  
  Y 3     0     0  
  Y 2     0     0  
  Y 1     0     0  
  Y 0     0     0  
--------------------------------------------------

Placement Total Wirelength = 93989
Design checksum: a60bbf04

Slice Utilization:   1.0% (  3124 out of 305400)
            SLR 3:   0.0% (     2 out of  76350)
            SLR 2:   4.1% (  3117 out of  76350)
            SLR 1:   0.0% (     2 out of  76350)
            SLR 0:   0.0% (     3 out of  76350)

Design Placement Statistics by SLR:
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+
|     |        | Slices |            |         | Total LUT |         |       |       |              |   Fully Used |
| SLR | Slices |    (%) | Total LUTs | LUTRAMs |       (%) |     FFs | BRAMs |  DSPs | LUT-FF Pairs | LUT-FF Pairs |
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+
|   3 |      2 |  0.00% |          2 |       0 |     0.00% |       3 |     0 |     0 |          N/A |          N/A |
|   2 |   3117 |  4.08% |       5753 |    3380 |     0.94% |    4772 |     8 |     0 |          N/A |          N/A |
|   1 |      2 |  0.00% |          1 |       0 |     0.00% |       1 |     0 |     0 |          N/A |          N/A |
|   0 |      3 |  0.00% |          3 |       2 |     0.00% |       0 |     0 |     0 |          N/A |          N/A |
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+

**********************************************************
                      Timing Summary
**********************************************************
Design:fx_top
  Case: Setup
  Total path end: 11121
  Violated path end: 0
  Total negative slack:      0.000ns
  Worst negative slack:      0.000ns

Placement Completed
[MEM_RPT] Placement                     : Peak = 1834MB, Current = 1834MB

Total Placement Runtime: CPU time: 76 secs (1.3 mins)    Wall time: 60 secs (1.0 mins)

TCL-1 "place all" finished in 1.3 CPU minutes (60 Wall seconds)
**********************************************************
                   Timing Path Report
**********************************************************
Design:fx_top
Case: Setup, No.  1
==========================================================================================
Launching Clock Path: (Ideal clock)
Clock: CLK_fib_clk, cycle time 9.000ns, @rise edge
No.  Delay   Arrival   Cell       Fanout  Tag  Placement        Pin
--------------------------------------------------------------------------------------------------------------
  1  0.000     0.000   BUFGCTRL        0    9  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
  2  0.000     0.000   FDRE          672    9  SLICE_X199Y401   wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_fib_slave_0/reg_free_cahsa/C

Receiving Clock Path: (Ideal clock)
Clock: CLK_fib_clk, cycle time 9.000ns, @rise edge
Clock uncertainty: 200ps
No.  Delay   Arrival   Cell       Fanout  Tag  Placement        Pin
------------------------------------------------------------------------------------------
  1  0.000     0.000   BUFGCTRL        0    9  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
  2  0.000     0.000   RAMB36E1      672    9  RAMB36_X4Y66     wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_noinit_ram_SDP_SINGLE_PRIM36_TDP/CLKBWRCLK

Data path:
No.  Delay Arrival Require   Slack Cell       Fanout Placement                      Die Pin
--------------------------------------------------------------------------------------------------------------
  1  0.276   0.276   0.769   0.493 FDRE            0 SLICE_X199Y401                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_fib_slave_0/reg_free_cahsa/Q
  2  1.886   2.162   2.655   0.493                 8 --                                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_cahsa_avail1/I0
  3  0.060   2.222   2.715   0.493 LUT2            0 SLICE_X134Y383                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_cahsa_avail1/O
  4  0.888   3.110   3.603   0.493                 4 --                                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt311/I5
  5  0.096   3.206   3.699   0.493 LUT6            0 SLICE_X152Y382                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt311/O
  6  0.180   3.386   3.879   0.493                 1 --                                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt49/I4
  7  0.096   3.482   3.975   0.493 LUT6            0 SLICE_X152Y382                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt49/O
  8  0.953   4.435   4.928   0.493                 2 --                                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt86/I3
  9  0.096   4.531   5.024   0.493 LUT6            0 SLICE_X135Y379                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/fib_master_cahsab_0/fib_master_cahsab_core_0_fifo_fib_m_rden_nxt86/O
 10  1.531   6.062   6.555   0.493                 7 --                                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1/I0
 11  0.096   6.158   6.651   0.493 LUT5            0 SLICE_X167Y351                  2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1/O
 12  1.549   7.707   8.200   0.493 RAMB36E1        2 RAMB36_X4Y66                    2  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_noinit_ram_SDP_SINGLE_PRIM36_TDP/ENBWREN

Writing output files...
  Writing placement constraint file ./placement.tcl in gzip format ...
  Totally   10962 instances
  Annotated 10962 LOC constraints (100.0%)
  Annotated 10289 BEL constraints (93.9%)
  opening file ./unplaced

Total Runtime: CPU time: 90 secs (1.5 mins)    Wall time: 73 secs (1.2 mins)

