AMDGPU_GPU_PAGE_SIZE,VAR_0
CP_HQD_EOP_CONTROL,VAR_1
CP_HQD_IB_CONTROL,VAR_2
CP_HQD_PERSISTENT_STATE,VAR_3
CP_HQD_PQ_CONTROL,VAR_4
CP_HQD_PQ_DOORBELL_CONTROL,VAR_5
CP_MQD_CONTROL,VAR_6
DOORBELL_EN,VAR_7
DOORBELL_HIT,VAR_8
DOORBELL_OFFSET,VAR_9
DOORBELL_SOURCE,VAR_10
ENDIAN_SWAP,VAR_11
EOP_SIZE,VAR_12
GC,VAR_13
GFX10_MEC_HPD_SIZE,VAR_14
KMD_QUEUE,VAR_15
MIN_IB_AVAIL_SIZE,VAR_16
PRELOAD_SIZE,VAR_17
PRIV_STATE,VAR_18
QUEUE_SIZE,VAR_19
REG_SET_FIELD,FUNC_0
RPTR_BLOCK_SIZE,VAR_20
RREG32_SOC15,FUNC_1
TUNNEL_DISPATCH,VAR_21
UNORD_DISPATCH,VAR_22
VMID,VAR_23
mmCP_HQD_EOP_CONTROL,VAR_24
mmCP_HQD_IB_CONTROL,VAR_25
mmCP_HQD_PERSISTENT_STATE,VAR_26
mmCP_HQD_PQ_CONTROL,VAR_27
mmCP_HQD_PQ_DOORBELL_CONTROL,VAR_28
mmCP_HQD_PQ_RPTR,VAR_29
mmCP_MQD_CONTROL,VAR_30
order_base_2,FUNC_2
upper_32_bits,FUNC_3
gfx_v10_0_compute_mqd_init,FUNC_4
ring,VAR_31
adev,VAR_32
mqd,VAR_33
hqd_gpu_addr,VAR_34
wb_gpu_addr,VAR_35
eop_base_addr,VAR_36
tmp,VAR_37
