$date
	Sat Jan 24 11:27:41 2026
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module tb_top $end
$var parameter 32 ! ADDR_WIDTH $end
$var parameter 32 " DATA_WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$var reg 7 % PADDR [6:0] $end
$var reg 1 & PWRITE $end
$var reg 1 ' PSEL $end
$var reg 1 ( PENABLE $end
$var reg 32 ) PWDATA [31:0] $end
$var wire 1 * PREADY $end
$var wire 1 + PRDATA [31] $end
$var wire 1 , PRDATA [30] $end
$var wire 1 - PRDATA [29] $end
$var wire 1 . PRDATA [28] $end
$var wire 1 / PRDATA [27] $end
$var wire 1 0 PRDATA [26] $end
$var wire 1 1 PRDATA [25] $end
$var wire 1 2 PRDATA [24] $end
$var wire 1 3 PRDATA [23] $end
$var wire 1 4 PRDATA [22] $end
$var wire 1 5 PRDATA [21] $end
$var wire 1 6 PRDATA [20] $end
$var wire 1 7 PRDATA [19] $end
$var wire 1 8 PRDATA [18] $end
$var wire 1 9 PRDATA [17] $end
$var wire 1 : PRDATA [16] $end
$var wire 1 ; PRDATA [15] $end
$var wire 1 < PRDATA [14] $end
$var wire 1 = PRDATA [13] $end
$var wire 1 > PRDATA [12] $end
$var wire 1 ? PRDATA [11] $end
$var wire 1 @ PRDATA [10] $end
$var wire 1 A PRDATA [9] $end
$var wire 1 B PRDATA [8] $end
$var wire 1 C PRDATA [7] $end
$var wire 1 D PRDATA [6] $end
$var wire 1 E PRDATA [5] $end
$var wire 1 F PRDATA [4] $end
$var wire 1 G PRDATA [3] $end
$var wire 1 H PRDATA [2] $end
$var wire 1 I PRDATA [1] $end
$var wire 1 J PRDATA [0] $end
$var wire 1 K PSLVERR $end

$scope task apb_write $end
$var reg 7 L addr [6:0] $end
$var reg 32 M data [31:0] $end
$upscope $end

$scope task apb_read $end
$var reg 7 N addr [6:0] $end
$upscope $end

$scope module u_rtl_top $end
$var parameter 32 O ADDR_WIDTH $end
$var parameter 32 P DATA_WIDTH $end
$var wire 1 Q i_rst_n $end
$var wire 1 R i_clk $end
$var wire 1 S i_PADDR [6] $end
$var wire 1 T i_PADDR [5] $end
$var wire 1 U i_PADDR [4] $end
$var wire 1 V i_PADDR [3] $end
$var wire 1 W i_PADDR [2] $end
$var wire 1 X i_PADDR [1] $end
$var wire 1 Y i_PADDR [0] $end
$var wire 1 Z i_PWRITE $end
$var wire 1 [ i_PSEL $end
$var wire 1 \ i_PENABLE $end
$var wire 1 ] i_PWDATA [31] $end
$var wire 1 ^ i_PWDATA [30] $end
$var wire 1 _ i_PWDATA [29] $end
$var wire 1 ` i_PWDATA [28] $end
$var wire 1 a i_PWDATA [27] $end
$var wire 1 b i_PWDATA [26] $end
$var wire 1 c i_PWDATA [25] $end
$var wire 1 d i_PWDATA [24] $end
$var wire 1 e i_PWDATA [23] $end
$var wire 1 f i_PWDATA [22] $end
$var wire 1 g i_PWDATA [21] $end
$var wire 1 h i_PWDATA [20] $end
$var wire 1 i i_PWDATA [19] $end
$var wire 1 j i_PWDATA [18] $end
$var wire 1 k i_PWDATA [17] $end
$var wire 1 l i_PWDATA [16] $end
$var wire 1 m i_PWDATA [15] $end
$var wire 1 n i_PWDATA [14] $end
$var wire 1 o i_PWDATA [13] $end
$var wire 1 p i_PWDATA [12] $end
$var wire 1 q i_PWDATA [11] $end
$var wire 1 r i_PWDATA [10] $end
$var wire 1 s i_PWDATA [9] $end
$var wire 1 t i_PWDATA [8] $end
$var wire 1 u i_PWDATA [7] $end
$var wire 1 v i_PWDATA [6] $end
$var wire 1 w i_PWDATA [5] $end
$var wire 1 x i_PWDATA [4] $end
$var wire 1 y i_PWDATA [3] $end
$var wire 1 z i_PWDATA [2] $end
$var wire 1 { i_PWDATA [1] $end
$var wire 1 | i_PWDATA [0] $end
$var reg 1 } o_PREADY $end
$var reg 32 ~ o_PRDATA [31:0] $end
$var reg 1 !! o_PSLVERR $end
$var reg 7 "! mem_addr [6:0] $end
$var reg 32 #! mem_wdata [31:0] $end
$var reg 1 $! mem_we $end
$var reg 32 %! mem_rdata [31:0] $end
$var reg 1 &! mem_err $end

$scope module u_apb_mem_slave $end
$var parameter 32 '! ADDR_WIDTH $end
$var parameter 32 (! DATA_WIDTH $end
$var parameter 1 )! IDLE $end
$var parameter 1 *! CMD_END $end
$var wire 1 Q i_rst_n $end
$var wire 1 R i_clk $end
$var wire 1 S i_PADDR [6] $end
$var wire 1 T i_PADDR [5] $end
$var wire 1 U i_PADDR [4] $end
$var wire 1 V i_PADDR [3] $end
$var wire 1 W i_PADDR [2] $end
$var wire 1 X i_PADDR [1] $end
$var wire 1 Y i_PADDR [0] $end
$var wire 1 Z i_PWRITE $end
$var wire 1 [ i_PSEL $end
$var wire 1 \ i_PENABLE $end
$var wire 1 ] i_PWDATA [31] $end
$var wire 1 ^ i_PWDATA [30] $end
$var wire 1 _ i_PWDATA [29] $end
$var wire 1 ` i_PWDATA [28] $end
$var wire 1 a i_PWDATA [27] $end
$var wire 1 b i_PWDATA [26] $end
$var wire 1 c i_PWDATA [25] $end
$var wire 1 d i_PWDATA [24] $end
$var wire 1 e i_PWDATA [23] $end
$var wire 1 f i_PWDATA [22] $end
$var wire 1 g i_PWDATA [21] $end
$var wire 1 h i_PWDATA [20] $end
$var wire 1 i i_PWDATA [19] $end
$var wire 1 j i_PWDATA [18] $end
$var wire 1 k i_PWDATA [17] $end
$var wire 1 l i_PWDATA [16] $end
$var wire 1 m i_PWDATA [15] $end
$var wire 1 n i_PWDATA [14] $end
$var wire 1 o i_PWDATA [13] $end
$var wire 1 p i_PWDATA [12] $end
$var wire 1 q i_PWDATA [11] $end
$var wire 1 r i_PWDATA [10] $end
$var wire 1 s i_PWDATA [9] $end
$var wire 1 t i_PWDATA [8] $end
$var wire 1 u i_PWDATA [7] $end
$var wire 1 v i_PWDATA [6] $end
$var wire 1 w i_PWDATA [5] $end
$var wire 1 x i_PWDATA [4] $end
$var wire 1 y i_PWDATA [3] $end
$var wire 1 z i_PWDATA [2] $end
$var wire 1 { i_PWDATA [1] $end
$var wire 1 | i_PWDATA [0] $end
$var wire 1 +! i_mem_rdata [31] $end
$var wire 1 ,! i_mem_rdata [30] $end
$var wire 1 -! i_mem_rdata [29] $end
$var wire 1 .! i_mem_rdata [28] $end
$var wire 1 /! i_mem_rdata [27] $end
$var wire 1 0! i_mem_rdata [26] $end
$var wire 1 1! i_mem_rdata [25] $end
$var wire 1 2! i_mem_rdata [24] $end
$var wire 1 3! i_mem_rdata [23] $end
$var wire 1 4! i_mem_rdata [22] $end
$var wire 1 5! i_mem_rdata [21] $end
$var wire 1 6! i_mem_rdata [20] $end
$var wire 1 7! i_mem_rdata [19] $end
$var wire 1 8! i_mem_rdata [18] $end
$var wire 1 9! i_mem_rdata [17] $end
$var wire 1 :! i_mem_rdata [16] $end
$var wire 1 ;! i_mem_rdata [15] $end
$var wire 1 <! i_mem_rdata [14] $end
$var wire 1 =! i_mem_rdata [13] $end
$var wire 1 >! i_mem_rdata [12] $end
$var wire 1 ?! i_mem_rdata [11] $end
$var wire 1 @! i_mem_rdata [10] $end
$var wire 1 A! i_mem_rdata [9] $end
$var wire 1 B! i_mem_rdata [8] $end
$var wire 1 C! i_mem_rdata [7] $end
$var wire 1 D! i_mem_rdata [6] $end
$var wire 1 E! i_mem_rdata [5] $end
$var wire 1 F! i_mem_rdata [4] $end
$var wire 1 G! i_mem_rdata [3] $end
$var wire 1 H! i_mem_rdata [2] $end
$var wire 1 I! i_mem_rdata [1] $end
$var wire 1 J! i_mem_rdata [0] $end
$var wire 1 K! i_mem_err $end
$var reg 1 L! o_PREADY $end
$var reg 32 M! o_PRDATA [31:0] $end
$var reg 1 N! o_PSLVERR $end
$var reg 7 O! o_mem_addr [6:0] $end
$var reg 32 P! o_mem_wdata [31:0] $end
$var reg 1 Q! o_mem_we $end
$var reg 1 R! cstate $end
$var reg 1 S! nstate $end
$var reg 1 T! we_reg $end
$var reg 7 U! addr_reg [6:0] $end
$var reg 32 V! data_reg [31:0] $end
$var reg 1 W! mem_we_next $end
$var reg 1 X! mem_rd_next $end

$scope begin state_proc $end
$upscope $end

$scope begin next_state_proc $end
$upscope $end

$scope begin posedge_logic_proc $end
$upscope $end
$upscope $end

$scope module u_mem_128x32 $end
$var parameter 32 Y! ADDR_WIDTH $end
$var parameter 32 Z! DATA_WIDTH $end
$var wire 1 Q i_rst_n $end
$var wire 1 R i_clk $end
$var wire 1 [! i_we $end
$var wire 1 \! i_addr [6] $end
$var wire 1 ]! i_addr [5] $end
$var wire 1 ^! i_addr [4] $end
$var wire 1 _! i_addr [3] $end
$var wire 1 `! i_addr [2] $end
$var wire 1 a! i_addr [1] $end
$var wire 1 b! i_addr [0] $end
$var wire 1 c! i_data [31] $end
$var wire 1 d! i_data [30] $end
$var wire 1 e! i_data [29] $end
$var wire 1 f! i_data [28] $end
$var wire 1 g! i_data [27] $end
$var wire 1 h! i_data [26] $end
$var wire 1 i! i_data [25] $end
$var wire 1 j! i_data [24] $end
$var wire 1 k! i_data [23] $end
$var wire 1 l! i_data [22] $end
$var wire 1 m! i_data [21] $end
$var wire 1 n! i_data [20] $end
$var wire 1 o! i_data [19] $end
$var wire 1 p! i_data [18] $end
$var wire 1 q! i_data [17] $end
$var wire 1 r! i_data [16] $end
$var wire 1 s! i_data [15] $end
$var wire 1 t! i_data [14] $end
$var wire 1 u! i_data [13] $end
$var wire 1 v! i_data [12] $end
$var wire 1 w! i_data [11] $end
$var wire 1 x! i_data [10] $end
$var wire 1 y! i_data [9] $end
$var wire 1 z! i_data [8] $end
$var wire 1 {! i_data [7] $end
$var wire 1 |! i_data [6] $end
$var wire 1 }! i_data [5] $end
$var wire 1 ~! i_data [4] $end
$var wire 1 !" i_data [3] $end
$var wire 1 "" i_data [2] $end
$var wire 1 #" i_data [1] $end
$var wire 1 $" i_data [0] $end
$var reg 32 %" o_data [31:0] $end
$var reg 1 &" o_mem_err $end

$scope begin wr_proc $end
$upscope $end

$scope begin rd_proc $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
b0 %
0&
0'
0(
b0 )
x}
bx ~
0!!
bx "!
bx #!
x$!
bx %!
x&!
xL!
bx M!
0N!
bx O!
bx P!
xQ!
xR!
0S!
xT!
bx U!
bx V!
0W!
0X!
bx %"
x&"
bx L
bx M
bx N
b111 !
b100000 "
b111 O
b100000 P
b111 '!
b100000 (!
b0 )!
b1 *!
b111 Y!
b100000 Z!
x*
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
0K
0Q
0R
0Y
0X
0W
0V
0U
0T
0S
0Z
0[
0\
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
xK!
x[!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
$end
#5000
1#
1R
0R!
0T!
b0 U!
b0 V!
0L!
0}
b0 P!
b0 O!
0Q!
b0 M!
b0 ~
0$!
b0 "!
b0 #!
0[!
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0&"
0&!
0K!
0*
0b!
0a!
0`!
0_!
0^!
0]!
0\!
b0 %"
b0 %!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
#10000
0#
0R
#15000
1#
1R
#20000
0#
0R
#25000
1#
1R
1$
1Q
#30000
0#
0R
#35000
1#
1R
#40000
0#
0R
#45000
1#
1R
b0 L
b11011110101011011011111011101111 M
#50000
0#
0R
#55000
1#
1R
1&
1'
b11011110101011011011111011101111 )
1Z
1|
1{
1z
1y
1w
1v
1u
1s
1r
1q
1p
1o
1m
1l
1j
1i
1g
1e
1c
1b
1a
1`
1^
1]
1[
1W!
1S!
#60000
0#
0R
#65000
1#
1R
1R!
1L!
b11011110101011011011111011101111 V!
1T!
1(
1Q!
b11011110101011011011111011101111 P!
1}
b11011110101011011011111011101111 #!
1$!
1$"
1#"
1""
1!"
1}!
1|!
1{!
1y!
1x!
1w!
1v!
1u!
1s!
1r!
1p!
1o!
1m!
1k!
1i!
1h!
1g!
1f!
1d!
1c!
1[!
1&"
1&!
1K!
1N!
1!!
1K
1\
1*
0S!
#70000
0#
0R
#75000
1#
1R
0R!
0T!
0L!
0'
0(
0}
0Q!
0$!
0[!
0&"
0&!
0K!
0N!
0!!
0K
0[
0\
0*
0W!
#80000
0#
0R
#85000
1#
1R
#90000
0#
0R
#95000
1#
1R
#100000
0#
0R
#105000
1#
1R
b0 N
#110000
0#
0R
#115000
1#
1R
0&
1'
0Z
1[
1X!
1S!
#120000
0#
0R
#125000
1#
1R
1R!
1L!
1(
1}
1\
1*
0S!
#130000
0#
0R
#135000
1#
1R
0R!
0L!
0'
0(
0}
0[
0\
0*
0X!
#140000
0#
0R
#145000
1#
1R
#150000
0#
0R
#155000
1#
1R
#160000
0#
0R
#165000
1#
1R
b10000 L
b11001010111111101011101010111110 M
#170000
0#
0R
#175000
1#
1R
b10000 %
1&
1'
b11001010111111101011101010111110 )
1Z
0|
1x
0v
0r
0l
1k
1h
1f
0b
0`
1U
1[
1W!
1S!
#180000
0#
0R
#185000
1#
1R
1R!
1L!
b10000 U!
b11001010111111101011101010111110 V!
1T!
1(
1Q!
b11001010111111101011101010111110 P!
b10000 O!
1}
b10000 "!
b11001010111111101011101010111110 #!
1$!
0$"
1~!
0|!
0x!
0r!
1q!
1n!
1l!
0h!
0f!
1[!
1&"
1&!
1K!
1N!
1!!
1K
1\
1*
1^!
b10000 %"
0S!
b10000 %!
1F!
#190000
0#
0R
#195000
1#
1R
0R!
0T!
0L!
0'
0(
0}
0Q!
0$!
0[!
0&"
0&!
0K!
0N!
0!!
0K
0[
0\
0*
0W!
#200000
0#
0R
#205000
1#
1R
#210000
0#
0R
#215000
1#
1R
#220000
0#
0R
#225000
1#
1R
b10000 N
#230000
0#
0R
#235000
1#
1R
0&
1'
0Z
1[
1X!
1S!
#240000
0#
0R
#245000
1#
1R
1R!
1L!
1(
1}
b10000 M!
b10000 ~
1F
1\
1*
0S!
#250000
0#
0R
#255000
1#
1R
0R!
0L!
0'
0(
0}
b0 M!
b0 ~
0F
0[
0\
0*
0X!
#260000
0#
0R
#265000
1#
1R
#270000
0#
0R
#275000
1#
1R
#280000
0#
0R
#285000
1#
1R
b1111111 L
b10010001101000101011001111000 M
#290000
0#
0R
#295000
1#
1R
b1111111 %
1&
1'
b10010001101000101011001111000 )
1Z
0{
0z
1v
0u
1r
0q
0o
1n
0m
0k
0i
0f
0e
0a
1`
0^
0]
1Y
1X
1W
1V
1T
1S
1[
1W!
1S!
#300000
0#
0R
#305000
1#
1R
1R!
1L!
b1111111 U!
b10010001101000101011001111000 V!
1T!
1(
1Q!
b10010001101000101011001111000 P!
b1111111 O!
1}
b1111111 "!
b10010001101000101011001111000 #!
1$!
0#"
0""
1|!
0{!
1x!
0w!
0u!
1t!
0s!
0q!
0o!
0l!
0k!
0g!
1f!
0d!
0c!
1[!
1&"
1&!
1K!
1N!
1!!
1K
1\
1*
1b!
1a!
1`!
1_!
1]!
1\!
0&"
0&!
0K!
0N!
0!!
0K
b1111111 %"
0S!
b1111111 %!
1J!
1I!
1H!
1G!
1E!
1D!
#310000
0#
0R
#315000
1#
1R
0R!
0T!
0L!
0'
0(
0}
0Q!
0$!
0[!
0[
0\
0*
0W!
b10010001101000101011001111000 %"
b10010001101000101011001111000 %!
0J!
0I!
0H!
1A!
1@!
1>!
1<!
18!
16!
15!
11!
1.!
#320000
0#
0R
#325000
1#
1R
#330000
0#
0R
#335000
1#
1R
#340000
0#
0R
#345000
1#
1R
b1111111 N
#350000
0#
0R
#355000
1#
1R
0&
1'
0Z
1[
1X!
1S!
#360000
0#
0R
#365000
1#
1R
1R!
1L!
1(
1}
b10010001101000101011001111000 M!
b10010001101000101011001111000 ~
1G
1F
1E
1D
1A
1@
1>
1<
18
16
15
11
1.
1\
1*
0S!
#370000
0#
0R
#375000
1#
1R
0R!
0L!
0'
0(
0}
b0 M!
b0 ~
0G
0F
0E
0D
0A
0@
0>
0<
08
06
05
01
0.
0[
0\
0*
0X!
#380000
0#
0R
#385000
1#
1R
#390000
0#
0R
#395000
1#
1R
#400000
0#
0R
#405000
1#
1R
b0 N
#410000
0#
0R
#415000
1#
1R
b0 %
1'
0Y
0X
0W
0V
0U
0T
0S
1[
1X!
1S!
#420000
0#
0R
#425000
1#
1R
1R!
1L!
b0 U!
1(
b0 O!
1}
b10010001101000101011001111000 M!
b10010001101000101011001111000 ~
b0 "!
1G
1F
1E
1D
1A
1@
1>
1<
18
16
15
11
1.
1\
1*
0b!
0a!
0`!
0_!
0^!
0]!
0\!
b0 %"
0S!
b0 %!
0G!
0F!
0E!
0D!
0A!
0@!
0>!
0<!
08!
06!
05!
01!
0.!
b0 M!
b0 ~
0G
0F
0E
0D
0A
0@
0>
0<
08
06
05
01
0.
#430000
0#
0R
#435000
1#
1R
0R!
0L!
0'
0(
0}
0[
0\
0*
0X!
#440000
0#
0R
#445000
1#
1R
#450000
0#
0R
#455000
1#
1R
#460000
0#
0R
#465000
1#
1R
#470000
0#
0R
#475000
1#
1R
#480000
0#
0R
#485000
1#
1R
#490000
0#
0R
#495000
1#
1R
