INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SOEE/Desktop/project_2/project_2.srcs/sources_1/new/full_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SOEE/Desktop/project_2/project_2.srcs/sim_1/new/full_subtractor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SOEE/Desktop/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
