Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 19 05:44:10 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              89 |           25 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------+----------------------+------------------+----------------+
|           Clock Signal          |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------+----------------------+------------------+----------------+
|  U_FSM/value_reg[0]_C           |                      | U_OP/value_reg[0]_P  |                1 |              1 |
|  U_OP/value_reg[0]_P            |                      | U_FSM/value_reg[0]_C |                1 |              1 |
|  U_CG/value_reg[0]_P            |                      | U_FSM/value_reg[0]_C |                2 |              3 |
|  U_CG/value_reg[0]_P            |                      | U_OP/value_reg[0]_P  |                2 |              3 |
|  U_FSM/count_enable_reg_i_2_n_0 |                      |                      |                1 |              3 |
|  U_CG/value_reg[0]_P            | U_FSM/value_reg[3]_0 | U_FSM/rst            |                2 |              4 |
|  U_CG/CLK                       |                      | U_FSM/rst            |                2 |              5 |
|  U_CG/value_reg[0]_P            |                      |                      |                3 |              6 |
|  U_CG/value_reg[0]_P            |                      | U_FSM/rst            |                3 |              7 |
|  clk_IBUF_BUFG                  |                      | U_FSM/rst            |               16 |             71 |
+---------------------------------+----------------------+----------------------+------------------+----------------+


