
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 478.27

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  60.45 source latency r.rr[2]$_DFF_P_/CLK ^
 -54.31 target latency u0_o_r[5]$_SDFFE_PP0N_/CLK ^
  -3.26 CRPR
--------------
   2.88 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.31    0.41    0.41 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.49   37.43   29.74   30.15 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.48    0.80   30.95 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    5.70    9.42   23.58   54.53 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                  9.46    0.36   54.89 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.02   14.34   36.55   91.44 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0007_ (net)
                 14.34    0.01   91.44 ^ _1366_/A2 (OA21x2_ASAP7_75t_R)
     1    0.71    5.76   16.49  107.93 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
                                         _0341_ (net)
                  5.76    0.01  107.95 ^ _1367_/B (NOR2x1_ASAP7_75t_R)
     1    0.59    5.78    6.17  114.12 v _1367_/Y (NOR2x1_ASAP7_75t_R)
                                         _0229_ (net)
                  5.78    0.00  114.12 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                114.12   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.43    0.45    0.45 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   25.25   44.67   32.96   33.41 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 44.74    0.99   34.41 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    6.98   10.60   25.36   59.76 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                 10.65    0.43   60.19 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -5.31   54.89   clock reconvergence pessimism
                         11.31   66.20   library hold time
                                 66.20   data required time
-----------------------------------------------------------------------------
                                 66.20   data required time
                               -114.12   data arrival time
-----------------------------------------------------------------------------
                                 47.93   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.26    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.23    0.07  200.07 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.81    9.93   13.01  213.08 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                  9.94    0.24  213.31 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.28   26.54   17.30  230.61 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 26.54    0.07  230.68 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.04   16.06   38.38  269.06 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 16.06    0.02  269.08 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.25   40.06   20.49  289.57 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 40.06    0.06  289.63 v _0711_/A (INVx2_ASAP7_75t_R)
     4    3.89   21.56   17.09  306.72 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 21.56    0.16  306.88 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.80   14.84  321.72 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.80    0.01  321.73 ^ u0_i_bp (out)
                                321.73   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -321.73   data arrival time
-----------------------------------------------------------------------------
                                478.27   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.26    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.23    0.07  200.07 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.81    9.93   13.01  213.08 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                  9.94    0.24  213.31 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.28   26.54   17.30  230.61 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 26.54    0.07  230.68 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.04   16.06   38.38  269.06 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 16.06    0.02  269.08 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.25   40.06   20.49  289.57 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 40.06    0.06  289.63 v _0711_/A (INVx2_ASAP7_75t_R)
     4    3.89   21.56   17.09  306.72 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 21.56    0.16  306.88 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.80   14.84  321.72 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.80    0.01  321.73 ^ u0_i_bp (out)
                                321.73   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -321.73   data arrival time
-----------------------------------------------------------------------------
                                478.27   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
241.19528198242188

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7537

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
21.110755920410156

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9163

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  33.41   33.41 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.35   59.76 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.53   60.29 ^ r.rr[0]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  56.04  116.33 v r.rr[0]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  16.94  133.27 ^ _0722_/Y (INVx1_ASAP7_75t_R)
  31.82  165.09 v _1197_/Y (OAI21x1_ASAP7_75t_R)
  41.88  206.98 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
  23.02  230.00 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
  15.85  245.85 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
  18.54  264.39 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
   0.01  264.39 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         264.39   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  30.15 1030.15 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  24.66 1054.81 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.12 1054.94 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   3.26 1058.20   clock reconvergence pessimism
  -6.58 1051.62   library setup time
        1051.62   data required time
---------------------------------------------------------
        1051.62   data required time
        -264.39   data arrival time
---------------------------------------------------------
         787.23   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  30.15   30.15 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  24.38   54.53 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.36   54.89 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.55   91.44 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
  16.50  107.93 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
   6.19  114.12 v _1367_/Y (NOR2x1_ASAP7_75t_R)
   0.00  114.12 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         114.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  33.41   33.41 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.35   59.76 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.43   60.19 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  -5.31   54.89   clock reconvergence pessimism
  11.31   66.20   library hold time
          66.20   data required time
---------------------------------------------------------
          66.20   data required time
        -114.12   data arrival time
---------------------------------------------------------
          47.93   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
54.9355

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
60.4884

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
321.7280

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
478.2720

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
148.657251

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   8.90e-06   1.85e-08   1.97e-04  33.6%
Combinational          7.44e-05   4.57e-05   6.72e-08   1.20e-04  20.5%
Clock                  1.90e-04   7.93e-05   6.71e-09   2.70e-04  45.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.53e-04   1.34e-04   9.24e-08   5.87e-04 100.0%
                          77.2%      22.8%       0.0%
