{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653219457918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219457919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:37:37 2022 " "Processing started: Sun May 22 19:37:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219457919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219457919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219457919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653219458285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653219458285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint " "Found entity 1: VGA_Paint" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653219463952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219463952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint_tb " "Found entity 1: VGA_Paint_tb" {  } { { "VGA_Paint_tb.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653219463955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219463955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Paint " "Elaborating entity \"VGA_Paint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653219463976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(26) " "Verilog HDL assignment warning at VGA_Paint.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219463977 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(29) " "Verilog HDL assignment warning at VGA_Paint.v(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219463977 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_Paint.v(45) " "Verilog HDL assignment warning at VGA_Paint.v(45): truncated value with size 32 to match size of target (3)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB VGA_Paint.v(44) " "Verilog HDL Always Construct warning at VGA_Paint.v(44): inferring latch(es) for variable \"RGB\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Paint.v(55) " "Verilog HDL assignment warning at VGA_Paint.v(55): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 VGA_Paint.v(56) " "Verilog HDL assignment warning at VGA_Paint.v(56): truncated value with size 32 to match size of target (21)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[0\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[1\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[2\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219463978 "|VGA_Paint"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653219464508 "|VGA_Paint|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653219464508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653219464574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653219464967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653219464967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653219465029 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653219465029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653219465029 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653219465029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653219465029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219465040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:37:45 2022 " "Processing ended: Sun May 22 19:37:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219465040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219465040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219465040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219465040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653219466141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219466142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:37:45 2022 " "Processing started: Sun May 22 19:37:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219466142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653219466142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653219466142 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653219466224 ""}
{ "Info" "0" "" "Project  = VGA_Paint" {  } {  } 0 0 "Project  = VGA_Paint" 0 0 "Fitter" 0 0 1653219466224 ""}
{ "Info" "0" "" "Revision = VGA_Paint" {  } {  } 0 0 "Revision = VGA_Paint" 0 0 "Fitter" 0 0 1653219466224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653219466325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653219466326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Paint 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"VGA_Paint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653219466336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653219466374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653219466374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653219466741 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653219466758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653219466869 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653219475915 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219475951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653219475964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653219475964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653219475965 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653219475965 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653219476475 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653219476476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653219476476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653219476480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653219476480 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653219476480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653219476488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653219476488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653219476507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653219476507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653219476507 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219476542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653219479811 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653219479999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219482682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653219485886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653219487475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219487475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653219488456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/FPGA/0509_Hw/Hw1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653219491611 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653219491611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653219493520 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653219493520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219493524 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653219494750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653219494788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653219495164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653219495164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653219495528 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653219497776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0509_Hw/Hw1/output_files/VGA_Paint.fit.smsg " "Generated suppressed messages file C:/FPGA/0509_Hw/Hw1/output_files/VGA_Paint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653219498054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6757 " "Peak virtual memory: 6757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219498489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:38:18 2022 " "Processing ended: Sun May 22 19:38:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219498489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219498489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219498489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653219498489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653219499504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219499504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:38:19 2022 " "Processing started: Sun May 22 19:38:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219499504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653219499504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653219499504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653219500125 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653219504724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219505074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:38:25 2022 " "Processing ended: Sun May 22 19:38:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219505074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219505074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219505074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653219505074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653219505721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653219506219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219506219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:38:25 2022 " "Processing started: Sun May 22 19:38:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219506219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653219506219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Paint -c VGA_Paint " "Command: quartus_sta VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653219506219 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653219506305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653219506805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653219506805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219506841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219506841 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653219507273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653219507296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219507296 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653219507297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653219507297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Key Key " "create_clock -period 1.000 -name Key Key" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653219507297 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653219507297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653219507299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653219507303 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653219507303 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653219507310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653219507326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653219507326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.763 " "Worst-case setup slack is -3.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.763             -95.204 VGA_CLK~reg0  " "   -3.763             -95.204 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500              -2.500 Clk_50MHz  " "   -2.500              -2.500 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417              -2.790 Key  " "   -1.417              -2.790 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219507327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.810 " "Worst-case hold slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 VGA_CLK~reg0  " "    0.810               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 Clk_50MHz  " "    1.031               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 Key  " "    1.263               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219507329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219507331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219507332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.161 VGA_CLK~reg0  " "   -0.394             -18.161 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.749 Clk_50MHz  " "   -0.394              -0.749 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 Key  " "    0.336               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219507333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219507333 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653219507340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653219507368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653219508118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653219508178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653219508183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653219508183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.874 " "Worst-case setup slack is -3.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874             -97.096 VGA_CLK~reg0  " "   -3.874             -97.096 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368              -2.368 Clk_50MHz  " "   -2.368              -2.368 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447              -2.864 Key  " "   -1.447              -2.864 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219508184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.775 " "Worst-case hold slack is 0.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 VGA_CLK~reg0  " "    0.775               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 Clk_50MHz  " "    0.939               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 Key  " "    1.276               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219508187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219508188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219508189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.895 VGA_CLK~reg0  " "   -0.394             -17.895 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.737 Clk_50MHz  " "   -0.394              -0.737 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Key  " "    0.328               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219508190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219508190 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653219508197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653219508330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653219508987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653219509050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653219509052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653219509052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.847 " "Worst-case setup slack is -1.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847              -1.847 Clk_50MHz  " "   -1.847              -1.847 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818             -44.184 VGA_CLK~reg0  " "   -1.818             -44.184 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.631 Key  " "   -0.340              -0.631 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 VGA_CLK~reg0  " "    0.411               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 Key  " "    0.624               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 Clk_50MHz  " "    0.928               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219509057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219509059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.344 " "Worst-case minimum pulse width slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.344 Clk_50MHz  " "   -0.344              -0.344 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 Key  " "    0.054               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 VGA_CLK~reg0  " "    0.070               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509060 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653219509066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653219509218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653219509220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653219509220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.650 " "Worst-case setup slack is -1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650             -39.889 VGA_CLK~reg0  " "   -1.650             -39.889 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505              -1.505 Clk_50MHz  " "   -1.505              -1.505 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.477 Key  " "   -0.259              -0.477 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 VGA_CLK~reg0  " "    0.368               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 Key  " "    0.587               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 Clk_50MHz  " "    0.637               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219509225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653219509227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.340 " "Worst-case minimum pulse width slack is -0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.340 Clk_50MHz  " "   -0.340              -0.340 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 Key  " "    0.049               0.000 Key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 VGA_CLK~reg0  " "    0.095               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653219509228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653219509228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653219510505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653219510509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219510545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:38:30 2022 " "Processing ended: Sun May 22 19:38:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219510545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219510545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219510545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653219510545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653219511569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219511569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:38:31 2022 " "Processing started: Sun May 22 19:38:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219511569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653219511569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653219511569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653219512326 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1653219512363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Paint.vo C:/FPGA/0509_Hw/Hw1/simulation/modelsim/ simulation " "Generated file VGA_Paint.vo in folder \"C:/FPGA/0509_Hw/Hw1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653219512398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219512434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:38:32 2022 " "Processing ended: Sun May 22 19:38:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219512434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219512434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219512434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653219512434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1653219513462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219513462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:38:33 2022 " "Processing started: Sun May 22 19:38:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219513462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1653219513462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1653219513462 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui VGA_Paint VGA_Paint " "Quartus(args): --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1653219513462 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1653219513544 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1653219513628 ""}
{ "Warning" "0" "" "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak8" {  } {  } 0 0 "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak8" 0 0 "Shell" 0 0 1653219513705 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Hw1/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" {  } { { "C:/FPGA/0509_Hw/Hw1/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" "0" { Text "C:/FPGA/0509_Hw/Hw1/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Hw1/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1653219513710 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1653219685016 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 19:38:38 on May 22,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 19:38:38 on May 22,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Hw1 \{C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Hw1 \{C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v\}" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Hw1\" C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Hw1\" C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint_tb" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 19:38:38 on May 22,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 19:38:38 on May 22,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 19:38:38 on May 22,2022" 0 0 "Shell" 0 0 1653219685017 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685018 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685018 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~327  File: VGA_Paint.vo Line: 5446" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~327 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~327 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~327 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~327 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685019 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 5525" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 5605" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685021 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 5683" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685023 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~8  File: VGA_Paint.vo Line: 7293" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685024 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 7372" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mac  File: VGA_Paint.vo Line: 7452" 0 0 "Shell" 0 0 1653219685025 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685026 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685026 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~326  File: VGA_Paint.vo Line: 7780" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~326 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~326 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~326 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~326 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685027 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685027 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 7859" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685028 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685028 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~8  File: VGA_Paint.vo Line: 8785" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685029 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685029 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 8864" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685030 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653219685030 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~8  File: VGA_Paint.vo Line: 8944" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~8 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: a7032  Hostname: DESKTOP-U6C53SH  ProcessID: 13512" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: a7032  Hostname: DESKTOP-U6C53SH  ProcessID: 13512" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftgxy4ys\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftgxy4ys\"." 0 0 "Shell" 0 0 1653219685031 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftgxy4ys" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftgxy4ys" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1653219685031 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 1 sec" {  } {  } 0 0 "ModelSim-Altera Info: # run 1 sec" 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation stop requested." {  } {  } 0 0 "ModelSim-Altera Info: # Simulation stop requested." 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 19:41:23 on May 22,2022, Elapsed time: 0:02:45" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 19:41:23 on May 22,2022, Elapsed time: 0:02:45" 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 156" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 156" 0 0 "Shell" 0 0 1653219685032 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1653219685143 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Hw1/VGA_Paint_nativelink_simulation.rpt" {  } { { "C:/FPGA/0509_Hw/Hw1/VGA_Paint_nativelink_simulation.rpt" "0" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Hw1/VGA_Paint_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1653219685143 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1653219685143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 157 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219685144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:41:25 2022 " "Processing ended: Sun May 22 19:41:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219685144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219685144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219685144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1653219685144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus Prime Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1653219685715 ""}
