INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Design_Files/Circuit_SA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Simulation_Files/Circuit_SA1_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
