Analysis & Synthesis report for MatrixLinearRegression
Fri Dec  1 12:59:09 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |MatrixLinearRegression|SerialUartCommunication:uart_comm|rx_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: SerialUartCommunication:uart_comm
 15. Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixMultiplier:multiply_xtx
 16. Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixInverter:invert_xtx
 17. Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixMultiplier:multiply_xty
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 19. Port Connectivity Checks: "MatrixOperations:mo|MatrixMultiplier:multiply_xty"
 20. Port Connectivity Checks: "MatrixOperations:mo|MatrixInverter:invert_xtx"
 21. Port Connectivity Checks: "MatrixOperations:mo"
 22. Port Connectivity Checks: "SerialUartCommunication:uart_comm"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec  1 12:59:09 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; MatrixLinearRegression                         ;
; Top-level Entity Name           ; MatrixLinearRegression                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 360                                            ;
; Total pins                      ; 13                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 8                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CEBA4F23C7            ;                        ;
; Top-level entity name                                                           ; MatrixLinearRegression ; MatrixLinearRegression ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Maximum processors allowed for parallel compilation                             ; All                    ;                        ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; MatrixLinearRegression.vhd       ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd  ;         ;
; MatrixInverter.vhd               ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd          ;         ;
; MatrixMultiplier.vhd             ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd        ;         ;
; MatrixTranspose.vhd              ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd         ;         ;
; SerialUartCommunication.vhd      ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd ;         ;
; MatrixOperations.vhd             ; yes             ; User VHDL File               ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd        ;         ;
; frequencydivider.vhd             ; yes             ; Auto-Found VHDL File         ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/frequencydivider.vhd        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                   ;         ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_uio.tdf       ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_4dg.tdf      ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_o2f.tdf        ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_4p9.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1172                                           ;
;                                             ;                                                ;
; Combinational ALUT usage for logic          ; 2069                                           ;
;     -- 7 input functions                    ; 0                                              ;
;     -- 6 input functions                    ; 268                                            ;
;     -- 5 input functions                    ; 240                                            ;
;     -- 4 input functions                    ; 465                                            ;
;     -- <=3 input functions                  ; 1096                                           ;
;                                             ;                                                ;
; Dedicated logic registers                   ; 360                                            ;
;                                             ;                                                ;
; I/O pins                                    ; 13                                             ;
;                                             ;                                                ;
; Total DSP Blocks                            ; 8                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; SerialUartCommunication:uart_comm|rx_ready_aux ;
; Maximum fan-out                             ; 129                                            ;
; Total fan-out                               ; 8536                                           ;
; Average fan-out                             ; 3.47                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name             ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |MatrixLinearRegression                ; 2069 (546)          ; 360 (272)                 ; 0                 ; 8          ; 13   ; 0            ; |MatrixLinearRegression                                                                                              ; MatrixLinearRegression  ; work         ;
;    |FrequencyDivider:freq|             ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|FrequencyDivider:freq                                                                        ; FrequencyDivider        ; work         ;
;    |MatrixOperations:mo|               ; 32 (0)              ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |MatrixLinearRegression|MatrixOperations:mo                                                                          ; MatrixOperations        ; work         ;
;       |MatrixMultiplier:multiply_xtx|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |MatrixLinearRegression|MatrixOperations:mo|MatrixMultiplier:multiply_xtx                                            ; MatrixMultiplier        ; work         ;
;    |SerialUartCommunication:uart_comm| ; 57 (57)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|SerialUartCommunication:uart_comm                                                            ; SerialUartCommunication ; work         ;
;    |lpm_divide:Mod0|                   ; 1401 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|lpm_divide:Mod0                                                                              ; lpm_divide              ; work         ;
;       |lpm_divide_uio:auto_generated|  ; 1401 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio          ; work         ;
;          |abs_divider_4dg:divider|     ; 1401 (74)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg         ; work         ;
;             |alt_u_div_o2f:divider|    ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f           ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MatrixLinearRegression|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9             ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |MatrixLinearRegression|SerialUartCommunication:uart_comm|rx_state ;
+-------------------+-------------------+------------------+-------------------------+
; Name              ; rx_state.ready_st ; rx_state.receive ; rx_state.idle           ;
+-------------------+-------------------+------------------+-------------------------+
; rx_state.idle     ; 0                 ; 0                ; 0                       ;
; rx_state.receive  ; 0                 ; 1                ; 1                       ;
; rx_state.ready_st ; 1                 ; 0                ; 1                       ;
+-------------------+-------------------+------------------+-------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; tx_ena                                ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 360   ;
; Number of registers using Synchronous Clear  ; 222   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; SerialUartCommunication:uart_comm|tx           ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[0] ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[1] ; 1       ;
; \p2:i[0]                                       ; 3       ;
; SerialUartCommunication:uart_comm|tx_buffer[2] ; 1       ;
; \p2:j[0]                                       ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[3] ; 1       ;
; \p1:i[0]                                       ; 7       ;
; \p1:j[0]                                       ; 5       ;
; SerialUartCommunication:uart_comm|tx_buffer[4] ; 1       ;
; \p1:index[0]                                   ; 4       ;
; SerialUartCommunication:uart_comm|tx_buffer[5] ; 1       ;
; \p3:i[0]                                       ; 3       ;
; SerialUartCommunication:uart_comm|tx_buffer[6] ; 1       ;
; \p3:j[0]                                       ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[7] ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[8] ; 1       ;
; SerialUartCommunication:uart_comm|tx_buffer[9] ; 2       ;
; Total number of inverted registers = 18        ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MatrixLinearRegression|digit[7]~reg0                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MatrixLinearRegression|\p2:j[20]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MatrixLinearRegression|\p1:j[29]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MatrixLinearRegression|tx_data[7]                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MatrixLinearRegression|\p3:j[3]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MatrixLinearRegression|SerialUartCommunication:uart_comm|rx_count[3]  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MatrixLinearRegression|SerialUartCommunication:uart_comm|os_count[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MatrixLinearRegression|SerialUartCommunication:uart_comm|tx_buffer[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MatrixLinearRegression|SerialUartCommunication:uart_comm|tx_buffer[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialUartCommunication:uart_comm ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                     ;
; baud_rate      ; 115200   ; Signed Integer                                     ;
; os_rate        ; 16       ; Signed Integer                                     ;
; d_width        ; 8        ; Signed Integer                                     ;
; parity         ; 0        ; Signed Integer                                     ;
; parity_eo      ; '0'      ; Enumerated                                         ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixMultiplier:multiply_xtx ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                        ;
; M              ; 2     ; Signed Integer                                                        ;
; P              ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixInverter:invert_xtx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MatrixOperations:mo|MatrixMultiplier:multiply_xty ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                        ;
; M              ; 2     ; Signed Integer                                                        ;
; P              ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MatrixOperations:mo|MatrixMultiplier:multiply_xty"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MatrixOperations:mo|MatrixInverter:invert_xtx"                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; a_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MatrixOperations:mo" ;
+---------+-------+----------+--------------------+
; Port    ; Type  ; Severity ; Details            ;
+---------+-------+----------+--------------------+
; y[1][2] ; Input ; Info     ; Stuck at GND       ;
; y[2][2] ; Input ; Info     ; Stuck at GND       ;
+---------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SerialUartCommunication:uart_comm"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_busy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; os_pulse_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_busy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 360                         ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 51                          ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 62                          ;
;     SCLR              ; 150                         ;
;     plain             ; 54                          ;
; arriav_lcell_comb     ; 2070                        ;
;     arith             ; 976                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 543                         ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 255                         ;
;     normal            ; 1094                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 297                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 210                         ;
;         5 data inputs ; 240                         ;
;         6 data inputs ; 268                         ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 13                          ;
;                       ;                             ;
; Max LUT depth         ; 120.20                      ;
; Average LUT depth     ; 74.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Dec  1 12:58:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file matrixlinearregression.vhd
    Info (12022): Found design unit 1: newtype File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 5
    Info (12022): Found design unit 2: MatrixLinearRegression-Behavioral File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 27
    Info (12023): Found entity 1: MatrixLinearRegression File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file matrixinverter.vhd
    Info (12022): Found design unit 1: MatrixInverter-Behavioral File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd Line: 16
    Info (12023): Found entity 1: MatrixInverter File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd
    Info (12022): Found design unit 1: MatrixMultiplier-Behavioral File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd Line: 19
    Info (12023): Found entity 1: MatrixMultiplier File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file matrixtranspose.vhd
    Info (12022): Found design unit 1: MatrixTranspose-Behavioral File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd Line: 13
    Info (12023): Found entity 1: MatrixTranspose File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd Line: 6
Warning (12019): Can't analyze file -- file Reader.vhd is missing
Warning (12019): Can't analyze file -- file UartRx.vhd is missing
Warning (12019): Can't analyze file -- file UartTx.vhd is missing
Info (12021): Found 3 design units, including 1 entities, in source file serialuartcommunication.vhd
    Info (12022): Found design unit 1: uart2_pkg File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd Line: 26
    Info (12022): Found design unit 2: SerialUartCommunication-logic File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd Line: 76
    Info (12023): Found entity 1: SerialUartCommunication File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file matrixoperations.vhd
    Info (12022): Found design unit 1: MatrixOperations-Behavioral File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 14
    Info (12023): Found entity 1: MatrixOperations File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fixedpointoperations.vhd
    Info (12022): Found design unit 1: FixedPointOperations File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd Line: 7
    Info (12022): Found design unit 2: FixedPointOperations-body File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd Line: 14
Info (12127): Elaborating entity "MatrixLinearRegression" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MatrixLinearRegression.vhd(62): object "tx_busy" assigned a value but never read File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 62
Warning (10873): Using initial value X (don't care) for net "Y[1][2]" at MatrixLinearRegression.vhd(65) File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 65
Warning (10873): Using initial value X (don't care) for net "Y[2][2]" at MatrixLinearRegression.vhd(65) File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 65
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "X" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Y" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Warning (12125): Using design file frequencydivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FrequencyDivider-behavior File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/frequencydivider.vhd Line: 11
    Info (12023): Found entity 1: FrequencyDivider File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/frequencydivider.vhd Line: 4
Info (12128): Elaborating entity "FrequencyDivider" for hierarchy "FrequencyDivider:freq" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 69
Info (12128): Elaborating entity "SerialUartCommunication" for hierarchy "SerialUartCommunication:uart_comm" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 74
Warning (10492): VHDL Process Statement warning at SerialUartCommunication.vhd(134): signal "os_pulse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd Line: 134
Info (12128): Elaborating entity "MatrixOperations" for hierarchy "MatrixOperations:mo" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at MatrixOperations.vhd(40): object "Inv" assigned a value but never read File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at MatrixOperations.vhd(40): object "XTY" assigned a value but never read File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 40
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "X" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Y" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "XT" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "XTX" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Inv" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "XTY" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "X" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Y" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (12128): Elaborating entity "MatrixTranspose" for hierarchy "MatrixOperations:mo|MatrixTranspose:transpose_x" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 44
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (12128): Elaborating entity "MatrixMultiplier" for hierarchy "MatrixOperations:mo|MatrixMultiplier:multiply_xtx" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 50
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "C" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_int" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "b_int" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "c_int" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "C" into its bus
Info (12128): Elaborating entity "MatrixInverter" for hierarchy "MatrixOperations:mo|MatrixInverter:invert_xtx" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd Line: 57
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_int" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "I_int" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 91
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 91
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 91
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_uio.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_o2f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_4p9.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "init_transmission" File: D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd Line: 20
Info (21057): Implemented 2251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2230 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Fri Dec  1 12:59:09 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


