{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "dd29f10f_4ef1303a",
        "filename": "plat/intel/soc/agilex5/include/socfpga_plat_def.h",
        "patchSetId": 1
      },
      "lineNbr": 3,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-07-02T19:42:56Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 3,
        "startChar": 22,
        "endLine": 3,
        "endChar": 26
      },
      "revId": "13755c90feecf56893dcb03a3911ffee39e8a6fb",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "2b4d3613_f5add2ae",
        "filename": "plat/intel/soc/agilex5/include/socfpga_plat_def.h",
        "patchSetId": 1
      },
      "lineNbr": 3,
      "author": {
        "id": 1000724
      },
      "writtenOn": "2024-07-19T16:05:00Z",
      "side": 1,
      "message": "updated.",
      "parentUuid": "dd29f10f_4ef1303a",
      "range": {
        "startLine": 3,
        "startChar": 22,
        "endLine": 3,
        "endChar": 26
      },
      "revId": "13755c90feecf56893dcb03a3911ffee39e8a6fb",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}