Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      7368/24288    30%
Info:         logic LUTs:   6008/24288    24%
Info:         carry LUTs:    820/24288     3%
Info:           RAM LUTs:    360/12144     2%
Info:          RAMW LUTs:    180/ 6072     2%

Info:      Total DFFs:      7364/24288    30%

Info: Packing IOs..
Info: $sdram_dq[15]$iobuf_i: sdram_dq_$_TBUF__Y.Y
Info: pin 'sdram_dq[15]$tr_io' constrained to Bel 'X72/Y26/PIOB'.
Info: $sdram_dq[14]$iobuf_i: sdram_dq_$_TBUF__Y_1.Y
Info: pin 'sdram_dq[14]$tr_io' constrained to Bel 'X72/Y26/PIOD'.
Info: $sdram_dq[13]$iobuf_i: sdram_dq_$_TBUF__Y_2.Y
Info: pin 'sdram_dq[13]$tr_io' constrained to Bel 'X72/Y26/PIOC'.
Info: $sdram_dq[12]$iobuf_i: sdram_dq_$_TBUF__Y_3.Y
Info: pin 'sdram_dq[12]$tr_io' constrained to Bel 'X72/Y35/PIOD'.
Info: $sdram_dq[11]$iobuf_i: sdram_dq_$_TBUF__Y_4.Y
Info: pin 'sdram_dq[11]$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: $sdram_dq[10]$iobuf_i: sdram_dq_$_TBUF__Y_5.Y
Info: pin 'sdram_dq[10]$tr_io' constrained to Bel 'X72/Y32/PIOB'.
Info: $sdram_dq[9]$iobuf_i: sdram_dq_$_TBUF__Y_6.Y
Info: pin 'sdram_dq[9]$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: $sdram_dq[8]$iobuf_i: sdram_dq_$_TBUF__Y_7.Y
Info: pin 'sdram_dq[8]$tr_io' constrained to Bel 'X72/Y35/PIOB'.
Info: $sdram_dq[7]$iobuf_i: sdram_dq_$_TBUF__Y_8.Y
Info: pin 'sdram_dq[7]$tr_io' constrained to Bel 'X72/Y2/PIOB'.
Info: $sdram_dq[6]$iobuf_i: sdram_dq_$_TBUF__Y_9.Y
Info: pin 'sdram_dq[6]$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: $sdram_dq[5]$iobuf_i: sdram_dq_$_TBUF__Y_10.Y
Info: pin 'sdram_dq[5]$tr_io' constrained to Bel 'X72/Y5/PIOB'.
Info: $sdram_dq[4]$iobuf_i: sdram_dq_$_TBUF__Y_11.Y
Info: pin 'sdram_dq[4]$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: $sdram_dq[3]$iobuf_i: sdram_dq_$_TBUF__Y_12.Y
Info: pin 'sdram_dq[3]$tr_io' constrained to Bel 'X72/Y2/PIOD'.
Info: $sdram_dq[2]$iobuf_i: sdram_dq_$_TBUF__Y_13.Y
Info: pin 'sdram_dq[2]$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: $sdram_dq[1]$iobuf_i: sdram_dq_$_TBUF__Y_14.Y
Info: pin 'sdram_dq[1]$tr_io' constrained to Bel 'X72/Y8/PIOB'.
Info: $sdram_dq[0]$iobuf_i: sdram_dq_$_TBUF__Y_15.Y
Info: pin 'sdram_dq[0]$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: $sd_d3_cs$iobuf_i: sd_d3_cs_$_TBUF__Y.Y
Info: pin 'sd_d3_cs$tr_io' constrained to Bel 'X72/Y11/PIOA'.
Info: $sd_d0_miso$iobuf_i: sd_d0_miso_$_TBUF__Y.Y
Info: pin 'sd_d0_miso$tr_io' constrained to Bel 'X72/Y29/PIOB'.
Info: $sd_cmd_mosi$iobuf_i: sd_cmd_mosi_$_TBUF__Y.Y
Info: pin 'sd_cmd_mosi$tr_io' constrained to Bel 'X72/Y17/PIOA'.
Info: $sd_clk$iobuf_i: sd_clk_$_TBUF__Y.Y
Info: pin 'sd_clk$tr_io' constrained to Bel 'X72/Y17/PIOD'.
Info: pin 'spiflash_mosi$tr_io' constrained to Bel 'X11/Y50/PIOB'.
Info: pin 'spiflash_miso$tr_io' constrained to Bel 'X11/Y50/PIOA'.
Info: pin 'spiflash_cs_n$tr_io' constrained to Bel 'X15/Y50/PIOA'.
Info: pin 'serial_tx$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'serial_rx$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'sdram_we_n$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'sdram_ras_n$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'sdram_dm[1]$tr_io' constrained to Bel 'X72/Y38/PIOD'.
Info: pin 'sdram_dm[0]$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'sdram_cs_n$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'sdram_clock$tr_io' constrained to Bel 'X72/Y38/PIOC'.
Info: pin 'sdram_cke$tr_io' constrained to Bel 'X72/Y26/PIOA'.
Info: pin 'sdram_cas_n$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'sdram_ba[1]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'sdram_ba[0]$tr_io' constrained to Bel 'X72/Y14/PIOB'.
Info: pin 'sdram_a[12]$tr_io' constrained to Bel 'X72/Y41/PIOD'.
Info: pin 'sdram_a[11]$tr_io' constrained to Bel 'X72/Y41/PIOB'.
Info: pin 'sdram_a[10]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'sdram_a[9]$tr_io' constrained to Bel 'X72/Y23/PIOD'.
Info: pin 'sdram_a[8]$tr_io' constrained to Bel 'X72/Y44/PIOB'.
Info: pin 'sdram_a[7]$tr_io' constrained to Bel 'X72/Y41/PIOC'.
Info: pin 'sdram_a[6]$tr_io' constrained to Bel 'X72/Y23/PIOC'.
Info: pin 'sdram_a[5]$tr_io' constrained to Bel 'X72/Y44/PIOA'.
Info: pin 'sdram_a[4]$tr_io' constrained to Bel 'X72/Y23/PIOB'.
Info: pin 'sdram_a[3]$tr_io' constrained to Bel 'X72/Y23/PIOA'.
Info: pin 'sdram_a[2]$tr_io' constrained to Bel 'X56/Y0/PIOA'.
Info: pin 'sdram_a[1]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'sdram_a[0]$tr_io' constrained to Bel 'X72/Y20/PIOB'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X53/Y0/PIOB'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X53/Y0/PIOA'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'io_jtag_tms$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'io_jtag_tdo$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'io_jtag_tdi$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'io_jtag_tck$tr_io' constrained to Bel 'X0/Y8/PIOD'.
Info: pin 'gpdi_data2_p$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'gpdi_data1_p$tr_io' constrained to Bel 'X0/Y23/PIOA'.
Info: pin 'gpdi_data0_p$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gpdi_clk_p$tr_io' constrained to Bel 'X0/Y8/PIOB'.
Info: pin 'cpu_reset_n$tr_io' constrained to Bel 'X72/Y32/PIOC'.
Info: pin 'clk25$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: pin 'LCD_VSYNC$tr_io' constrained to Bel 'X0/Y26/PIOC'.
Info: pin 'LCD_R[4]$tr_io' constrained to Bel 'X0/Y38/PIOC'.
Info: pin 'LCD_R[3]$tr_io' constrained to Bel 'X0/Y41/PIOB'.
Info: pin 'LCD_R[2]$tr_io' constrained to Bel 'X0/Y41/PIOC'.
Info: pin 'LCD_R[1]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'LCD_R[0]$tr_io' constrained to Bel 'X4/Y50/PIOA'.
Info: pin 'LCD_HSYNC$tr_io' constrained to Bel 'X0/Y32/PIOA'.
Info: pin 'LCD_G[5]$tr_io' constrained to Bel 'X0/Y35/PIOB'.
Info: pin 'LCD_G[4]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'LCD_G[3]$tr_io' constrained to Bel 'X0/Y41/PIOD'.
Info: pin 'LCD_G[2]$tr_io' constrained to Bel 'X0/Y44/PIOB'.
Info: pin 'LCD_G[1]$tr_io' constrained to Bel 'X4/Y50/PIOB'.
Info: pin 'LCD_G[0]$tr_io' constrained to Bel 'X6/Y50/PIOB'.
Info: pin 'LCD_DEN$tr_io' constrained to Bel 'X0/Y23/PIOC'.
Info: pin 'LCD_CLK$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'LCD_B[4]$tr_io' constrained to Bel 'X0/Y14/PIOB'.
Info: pin 'LCD_B[3]$tr_io' constrained to Bel 'X0/Y26/PIOB'.
Info: pin 'LCD_B[2]$tr_io' constrained to Bel 'X0/Y26/PIOD'.
Info: pin 'LCD_B[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'LCD_B[0]$tr_io' constrained to Bel 'X0/Y32/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'EHXPLLL' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 50.0 MHz for net clk
Info:     Derived frequency constraint of 50.0 MHz for net sdram_clock$TRELLIS_IO_OUT
Info: Promoting globals...
Info:     promoting clock net clk to global network
Info:     promoting clock net LCD_CLK$TRELLIS_IO_OUT to global network
Info:     promoting clock net io_jtag_tck$TRELLIS_IO_IN to global network
Info: Checksum: 0xbb14af86

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4361d4ba

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  5996/12144    49%
Info: 	          TRELLIS_IO:    81/  197    41%
Info: 	                DCCA:     3/   56     5%
Info: 	              DP16KD:    38/   56    67%
Info: 	          MULT18X18D:     4/   28    14%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     1/    2    50%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  128     0%
Info: 	            SIOLOGIC:     0/   69     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 82 cells based on constraints.
Info: Creating initial analytic placement for 5191 cells, random placement wirelen = 402202.
Info:     at initial placer iter 0, wirelen = 5663
Info:     at initial placer iter 1, wirelen = 5168
Info:     at initial placer iter 2, wirelen = 5610
Info:     at initial placer iter 3, wirelen = 5295
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 5195, spread = 107338, legal = 111849; time = 0.21s
Info:     at iteration #2, type ALL: wirelen solved = 8939, spread = 94490, legal = 99952; time = 0.23s
Info:     at iteration #3, type ALL: wirelen solved = 15005, spread = 90310, legal = 94490; time = 0.23s
Info:     at iteration #4, type ALL: wirelen solved = 18992, spread = 81967, legal = 86612; time = 0.19s
Info:     at iteration #5, type ALL: wirelen solved = 23883, spread = 74216, legal = 78811; time = 0.18s
Info:     at iteration #6, type ALL: wirelen solved = 27193, spread = 70446, legal = 75868; time = 0.20s
Info:     at iteration #7, type ALL: wirelen solved = 29868, spread = 68505, legal = 73545; time = 0.20s
Info:     at iteration #8, type ALL: wirelen solved = 32862, spread = 68920, legal = 73545; time = 0.17s
Info:     at iteration #9, type ALL: wirelen solved = 35809, spread = 67416, legal = 73060; time = 0.18s
Info:     at iteration #10, type ALL: wirelen solved = 37040, spread = 68359, legal = 72766; time = 0.18s
Info:     at iteration #11, type ALL: wirelen solved = 39521, spread = 65901, legal = 70311; time = 0.18s
Info:     at iteration #12, type ALL: wirelen solved = 39945, spread = 64593, legal = 70065; time = 0.18s
Info:     at iteration #13, type ALL: wirelen solved = 40265, spread = 64714, legal = 69982; time = 0.19s
Info:     at iteration #14, type ALL: wirelen solved = 40692, spread = 63647, legal = 69559; time = 0.18s
Info:     at iteration #15, type ALL: wirelen solved = 40857, spread = 62895, legal = 69299; time = 0.18s
Info:     at iteration #16, type ALL: wirelen solved = 41217, spread = 65155, legal = 70899; time = 0.17s
Info:     at iteration #17, type ALL: wirelen solved = 43940, spread = 63309, legal = 69706; time = 0.18s
Info:     at iteration #18, type ALL: wirelen solved = 43629, spread = 64290, legal = 70935; time = 0.18s
Info:     at iteration #19, type ALL: wirelen solved = 44121, spread = 63500, legal = 68120; time = 0.18s
Info:     at iteration #20, type ALL: wirelen solved = 44174, spread = 62699, legal = 68094; time = 0.17s
Info:     at iteration #21, type ALL: wirelen solved = 44245, spread = 62904, legal = 69704; time = 0.17s
Info:     at iteration #22, type ALL: wirelen solved = 44012, spread = 63612, legal = 68448; time = 0.18s
Info:     at iteration #23, type ALL: wirelen solved = 45326, spread = 62870, legal = 68952; time = 0.18s
Info:     at iteration #24, type ALL: wirelen solved = 44925, spread = 64152, legal = 69640; time = 0.17s
Info:     at iteration #25, type ALL: wirelen solved = 46517, spread = 63292, legal = 68571; time = 0.17s
Info: HeAP Placer Time: 7.46s
Info:   of which solving equations: 4.20s
Info:   of which spreading cells: 0.64s
Info:   of which strict legalisation: 0.25s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 3538, wirelen = 68094
Info:   at iteration #5: temp = 0.000000, timing cost = 2509, wirelen = 60022
Info:   at iteration #10: temp = 0.000000, timing cost = 2616, wirelen = 57664
Info:   at iteration #15: temp = 0.000000, timing cost = 2326, wirelen = 56531
Info:   at iteration #20: temp = 0.000000, timing cost = 2400, wirelen = 56231
Info:   at iteration #24: temp = 0.000000, timing cost = 2629, wirelen = 56165 
Info: SA placement time 20.23s

Info: Max frequency for clock                       '$glbnet$clk': 34.29 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock    '$glbnet$LCD_CLK$TRELLIS_IO_OUT': 79.40 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 76.58 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                                   -> posedge $glbnet$clk                      : 11.76 ns
Info: Max delay <async>                                   -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN: 10.44 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT    -> <async>                                  : 13.52 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT    -> posedge $glbnet$clk                      : 1.73 ns
Info: Max delay posedge $glbnet$clk                       -> <async>                                  : 26.96 ns
Info: Max delay posedge $glbnet$clk                       -> posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT   : 10.94 ns
Info: Max delay posedge $glbnet$clk                       -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN: 2.44 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> <async>                                  : 4.36 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> posedge $glbnet$clk                      : 1.49 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> <async>                                  : 3.88 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [ -9164,  -4601) |***+
Info: [ -4601,    -38) |********************+
Info: [   -38,   4525) |****************************************+
Info: [  4525,   9088) |*******************************************************+
Info: [  9088,  13651) |********************************************************+
Info: [ 13651,  18214) |************************************************************ 
Info: [ 18214,  22777) |*************+
Info: [ 22777,  27340) | 
Info: [ 27340,  31903) | 
Info: [ 31903,  36466) |+
Info: [ 36466,  41029) |+
Info: [ 41029,  45592) | 
Info: [ 45592,  50155) | 
Info: [ 50155,  54718) | 
Info: [ 54718,  59281) |*+
Info: [ 59281,  63844) |****+
Info: [ 63844,  68407) |*+
Info: [ 68407,  72970) |****+
Info: [ 72970,  77533) |**************+
Info: [ 77533,  82096) |**************************+
Info: Checksum: 0x04dd9481
Info: Routing globals...
Info:     routing clock net $glbnet$io_jtag_tck$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$LCD_CLK$TRELLIS_IO_OUT using global 1
Info:     routing clock net $glbnet$clk using global 2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 31870 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       19        980 |   19   980 |     30964|       0.22       0.22|
Info:       2000 |       49       1950 |   30   970 |     30066|       0.18       0.40|
Info:       3000 |       77       2922 |   28   972 |     29160|       0.16       0.56|
Info:       4000 |       85       3914 |    8   992 |     28184|       0.13       0.69|
Info:       5000 |      100       4899 |   15   985 |     27298|       0.17       0.86|
Info:       6000 |      122       5877 |   22   978 |     26391|       0.13       0.99|
Info:       7000 |      143       6856 |   21   979 |     25417|       0.19       1.18|
Info:       8000 |      170       7829 |   27   973 |     24471|       0.21       1.39|
Info:       9000 |      208       8791 |   38   962 |     23579|       0.22       1.61|
Info:      10000 |      244       9755 |   36   964 |     22709|       0.22       1.83|
Info:      11000 |      275      10724 |   31   969 |     21785|       0.19       2.02|
Info:      12000 |      311      11688 |   36   964 |     20890|       0.20       2.23|
Info:      13000 |      349      12650 |   38   962 |     19966|       0.25       2.48|
Info:      14000 |      400      13599 |   51   949 |     19070|       0.24       2.72|
Info:      15000 |      453      14546 |   53   947 |     18206|       0.30       3.02|
Info:      16000 |      512      15487 |   59   941 |     17317|       0.27       3.29|
Info:      17000 |      591      16408 |   79   921 |     16545|       0.35       3.65|
Info:      18000 |      725      17274 |  134   866 |     15832|       0.49       4.14|
Info:      19000 |      819      18180 |   94   906 |     15007|       0.29       4.43|
Info:      20000 |      909      19090 |   90   910 |     14192|       0.34       4.77|
Info:      21000 |     1073      19926 |  164   836 |     13450|       0.43       5.20|
Info:      22000 |     1145      20854 |   72   928 |     12613|       0.37       5.57|
Info:      23000 |     1260      21739 |  115   885 |     11801|       0.45       6.02|
Info:      24000 |     1414      22585 |  154   846 |     11137|       0.50       6.53|
Info:      25000 |     1539      23460 |  125   875 |     10381|       0.38       6.91|
Info:      26000 |     1641      24358 |  102   898 |      9574|       0.33       7.24|
Info:      27000 |     1801      25198 |  160   840 |      9118|       0.52       7.76|
Info:      28000 |     2052      25947 |  251   749 |      8690|       0.61       8.37|
Info:      29000 |     2249      26750 |  197   803 |      8125|       0.52       8.89|
Info:      30000 |     2390      27609 |  141   859 |      7451|       0.47       9.37|
Info:      31000 |     2564      28435 |  174   826 |      6875|       0.53       9.89|
Info:      32000 |     2814      29185 |  250   750 |      6494|       0.66      10.56|
Info:      33000 |     3065      29934 |  251   749 |      6392|       0.62      11.18|
Info:      34000 |     3267      30732 |  202   798 |      5806|       0.73      11.91|
Info:      35000 |     3518      31481 |  251   749 |      5542|       0.69      12.60|
Info:      36000 |     3722      32277 |  204   796 |      4986|       0.60      13.19|
Info:      37000 |     3875      33124 |  153   847 |      4338|       0.50      13.69|
Info:      38000 |     4029      33970 |  154   846 |      3704|       0.53      14.22|
Info:      39000 |     4256      34743 |  227   773 |      3220|       0.68      14.90|
Info:      40000 |     4572      35427 |  316   684 |      2844|       0.71      15.61|
Info:      41000 |     4884      36115 |  312   688 |      2453|       0.82      16.44|
Info:      42000 |     5189      36810 |  305   695 |      2119|       0.84      17.27|
Info:      43000 |     5526      37473 |  337   663 |      1982|       0.80      18.07|
Info:      44000 |     5800      38199 |  274   726 |      1828|       0.75      18.82|
Info:      45000 |     6173      38826 |  373   627 |      1590|       0.90      19.71|
Info:      46000 |     6332      39667 |  159   841 |       848|       0.50      20.21|
Info:      46856 |     6338      40518 |    6   851 |         0|       0.09      20.30|
Info: Routing complete.
Info: Router1 time 20.30s
Info: Checksum: 0x96b30f08

Info: Critical path report for clock '$glbnet$clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_PFUMX_Z_5_SLICE.Q0
Info:  2.6  3.1    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress[6] budget 27.391001 ns (40,18) -> (53,15)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0$DPRAM1_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:5749.23-5749.66
Info:                  ./Briey.v:1084.12-1118.4
Info:  0.2  3.3  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0$DPRAM1_SLICE.F1
Info:  1.0  4.3    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0_DO[1] budget 27.389999 ns (53,15) -> (52,17)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/techmap.v:571.28-571.29
Info:  0.4  4.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z_PFUMX_Z_SLICE.OFX0
Info:  1.2  6.0    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z[4] budget 27.389999 ns (52,17) -> (53,21)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  6.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1 budget 0.000000 ns (53,21) -> (53,21)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2  6.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.OFX1
Info:  1.5  7.9    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z[4] budget 40.764000 ns (53,21) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  8.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  8.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (48,19) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.4  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.4    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (48,19) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  8.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  2.1 10.8    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[2] budget 0.473000 ns (48,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (20,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 11.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.5    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1 budget 0.000000 ns (20,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 11.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.1 12.8    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched budget 1.420000 ns (20,19) -> (13,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_11_Z_PFUMX_BLUT_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:5896.23-5896.71
Info:                  ./Briey.v:1084.12-1118.4
Info:  0.4 13.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_11_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.4 14.5    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_Z[4] budget 1.579000 ns (13,19) -> (13,20)
Info:                Sink u_briey.axi_core_cpu.when_DebugPlugin_l261_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_Z_1_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 14.9  Source u_briey.axi_core_cpu.when_DebugPlugin_l261_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_Z_1_SLICE.OFX0
Info:  1.6 16.6    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_20_DI_LUT4_Z_A_LUT4_Z_C[0] budget 2.054000 ns (13,20) -> (15,20)
Info:                Sink u_briey.axi_core_cpu.when_DebugPlugin_l260_LUT4_D_Z_PFUMX_Z_1_C0_LUT4_D_Z_PFUMX_Z_SLICE.A0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.0  Source u_briey.axi_core_cpu.when_DebugPlugin_l260_LUT4_D_Z_PFUMX_Z_1_C0_LUT4_D_Z_PFUMX_Z_SLICE.OFX0
Info:  0.9 17.9    Net u_briey.axi_core_cpu.when_DebugPlugin_l260_LUT4_D_Z_PFUMX_Z_1_C0_LUT4_D_Z[2] budget 2.106000 ns (15,20) -> (16,20)
Info:                Sink u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 18.3  Source u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0 18.3    Net u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52
Info:  0.2 18.5  Source u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 18.5    Net u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 18.7  Source u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.1 18.8    Net u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI budget 1.316000 ns (16,20) -> (16,20)
Info:                Sink u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.DI1
Info:  0.0 18.8  Setup u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1_DO_3_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.DI1
Info: 5.4 ns logic, 13.5 ns routing

Info: Critical path report for clock '$glbnet$LCD_CLK$TRELLIS_IO_OUT' (posedge -> posedge):
Info: curr total
Info:  5.8  5.8  Source font_mem.0.0.0.DOB3
Info:  1.0  6.9    Net pixels[3] budget 15.279000 ns (6,25) -> (6,23)
Info:                Sink cursorrev_LUT4_D_A_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_SLICE.C0
Info:                Defined in:
Info:                  ./top.v:289.10-289.16
Info:  0.2  7.1  Source cursorrev_LUT4_D_A_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_SLICE.F0
Info:  0.2  7.3    Net cursorrev_LUT4_D_A_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z_D[2] budget 15.279000 ns (6,23) -> (6,23)
Info:                Sink cursorrev_LUT4_D_A_LUT4_Z_1_A_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  7.7  Source cursorrev_LUT4_D_A_LUT4_Z_1_A_PFUMX_Z_SLICE.OFX0
Info:  0.4  8.1    Net cursorrev_LUT4_D_A_LUT4_Z_1_A[2] budget 15.279000 ns (6,23) -> (6,23)
Info:                Sink cursorrev_LUT4_D_A_LUT4_Z_1_A_LUT4_Z_1_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  8.3  Source cursorrev_LUT4_D_A_LUT4_Z_1_A_LUT4_Z_1_SLICE.F1
Info:  1.1  9.4    Net cursorrev_LUT4_D_A[2] budget 15.279000 ns (6,23) -> (6,17)
Info:                Sink cursorrev_LUT4_D_A_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  9.6  Source cursorrev_LUT4_D_A_LUT4_Z_SLICE.F1
Info:  0.1  9.8    Net pixel_TRELLIS_FF_Q_DI budget 15.278000 ns (6,17) -> (6,17)
Info:                Sink cursorrev_LUT4_D_A_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  ./top.v:293.1-305.4
Info:  0.0  9.8  Setup cursorrev_LUT4_D_A_LUT4_Z_SLICE.DI1
Info: 6.9 ns logic, 2.8 ns routing

Info: Critical path report for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source u_briey.jtagBridge_1._zz_jtag_tap_fsm_stateNext_PFUMX_Z_SLICE.Q0
Info:  1.1  1.6    Net u_briey.jtagBridge_1.jtag_tap_fsm_state[3] budget 12.010000 ns (5,21) -> (5,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  1.9  Source u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.F0
Info:  1.1  2.9    Net u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_A[1] budget 27.445000 ns (5,22) -> (4,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.2  Source u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_SLICE.F0
Info:  0.5  3.6    Net u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[4] budget 27.445000 ns (4,22) -> (6,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  3.9  Source u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.OFX0
Info:  0.4  4.3    Net u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D[3] budget 8.006000 ns (6,22) -> (7,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.5  Source u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.F0
Info:  0.1  4.6    Net u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd budget 8.006000 ns (7,22) -> (7,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:4778.23-4778.44
Info:                  ./Briey.v:1156.14-1171.4
Info:  0.0  4.6  Setup u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info: 1.5 ns logic, 3.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.0  0.0  Source sd_d0_miso$tr_io.O
Info:  5.3  5.3    Net sd_d0_miso$TRELLIS_IO_IN budget 9.882000 ns (72,29) -> (22,5)
Info:                Sink sd_d2_LUT4_D_Z_LUT4_Z_SLICE.A1
Info:                Defined in:
Info:                  ./top.v:33.14-33.24
Info:  0.2  5.6  Source sd_d2_LUT4_D_Z_LUT4_Z_SLICE.F1
Info:  0.1  5.7    Net gpioa_out_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_2_A_LUT4_C_Z_LUT4_D_Z[4] budget 4.691000 ns (22,5) -> (22,5)
Info:                Sink sd_d2_LUT4_D_Z_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  ./top.v:368.1-417.4
Info:  0.0  5.7  Setup sd_d2_LUT4_D_Z_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 5.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source io_jtag_tdi$tr_io.O
Info:  4.0  4.0    Net io_jtag_tdi$TRELLIS_IO_IN budget 41.549000 ns (0,38) -> (46,21)
Info:                Sink u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:4727.23-4727.34
Info:                  ./Briey.v:1156.14-1171.4
Info:  0.2  4.2  Source u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.F1
Info:  0.1  4.3    Net u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_1_DI budget 27.445000 ns (46,21) -> (46,21)
Info:                Sink u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info:  0.0  4.3  Setup u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT' -> '<async>':
Info: curr total
Info:  5.8  5.8  Source u_briey.axi_vgaCtrl.dma.rspArea_fifo.ram.0.0.0.DOB6
Info:  1.6  7.4    Net u_briey.axi_vgaCtrl.dma._zz_io_frame_payload_fragment_r[23] budget 38.633999 ns (17,25) -> (16,28)
Info:                Sink LCD_G_LUT4_Z_3_SLICE.A1
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:10577.12-10598.4
Info:                  ./Briey.v:15716.23-15716.59
Info:                  ./Briey.v:1053.17-1083.4
Info:  0.2  7.6  Source LCD_G_LUT4_Z_3_SLICE.F1
Info:  2.8 10.4    Net LCD_G[2]$TRELLIS_IO_OUT budget 38.632999 ns (16,28) -> (0,44)
Info:                Sink LCD_G[2]$tr_io.I
Info:                Defined in:
Info:                  ./top.v:309.11-309.13
Info: 6.1 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.5  0.5  Source u_briey.axi_vgaCtrl.dma.rspArea_fifo.popCC_popPtrGray_TRELLIS_FF_Q_3_DI_LUT4_Z_SLICE.Q0
Info:  1.0  1.5    Net u_briey.axi_vgaCtrl.dma._zz_io_frame_payload_last_PFUMX_Z_C0_LUT4_Z_C[0] budget 19.475000 ns (14,27) -> (14,28)
Info:                Sink u_briey.axi_vgaCtrl.dma.rspArea_fifo.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_3_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:10577.12-10598.4
Info:                  ./Briey.v:17964.14-17969.4
Info:                  ./Briey.v:18769.23-18769.32
Info:                  ./Briey.v:15810.16-15825.4
Info:                  ./Briey.v:1053.17-1083.4
Info:  0.0  1.5  Setup u_briey.axi_vgaCtrl.dma.rspArea_fifo.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_3_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_PFUMX_Z_5_SLICE.Q0
Info:  2.6  3.1    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress[6] budget 27.391001 ns (40,18) -> (53,15)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0$DPRAM1_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:5749.23-5749.66
Info:                  ./Briey.v:1084.12-1118.4
Info:  0.2  3.3  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0$DPRAM1_SLICE.F1
Info:  1.0  4.3    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0_DO[1] budget 27.389999 ns (53,15) -> (52,17)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/techmap.v:571.28-571.29
Info:  0.4  4.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z_PFUMX_Z_SLICE.OFX0
Info:  1.2  6.0    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0_DO_LUT4_D_Z[4] budget 27.389999 ns (52,17) -> (53,21)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  6.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  6.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1 budget 0.000000 ns (53,21) -> (53,21)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2  6.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_PFUMX_Z_SLICE.OFX1
Info:  1.5  7.9    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0_DO_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z[4] budget 40.764000 ns (53,21) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  8.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  8.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (48,19) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.4  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.4    Net u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (48,19) -> (48,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  8.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0_DO_1_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  2.1 10.8    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[2] budget 0.473000 ns (48,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.2    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (20,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 11.5  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.5    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1 budget 0.000000 ns (20,19) -> (20,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 11.7  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.1 12.8    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched budget 1.420000 ns (20,19) -> (13,19)
Info:                Sink u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:5896.23-5896.71
Info:                  ./Briey.v:1084.12-1118.4
Info:  0.4 13.2  Source u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.4 14.6    Net u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_Z[1] budget 1.420000 ns (13,19) -> (12,17)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 15.0  Source u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 15.0    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0_L6MUX21_Z_D1 budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2 15.2  Source u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.8 16.1    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_C0[2] budget 1.420000 ns (12,17) -> (11,17)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 16.5  Source u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 16.5    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2 16.7  Source u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 16.7    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D0 budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 17.0  Source u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9 17.8    Net u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_C_1_Z[2] budget 18.893999 ns (11,17) -> (13,16)
Info:                Sink u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.M1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 17.8  Setup u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.M1
Info: 5.2 ns logic, 12.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT':
Info: curr total
Info:  0.5  0.5  Source u_briey.axi_vgaCtrl._zz_io_timings_v_syncStart_TRELLIS_FF_Q_3_SLICE.Q0
Info:  1.0  1.5    Net u_briey.axi_vgaCtrl._zz_io_timings_v_syncStart[8] budget 13.578000 ns (8,27) -> (9,27)
Info:                Sink u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:10605.11-10632.4
Info:                  ./Briey.v:15552.23-15552.45
Info:                  ./Briey.v:1053.17-1083.4
Info:  0.2  1.8  Source u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C_LUT4_Z_SLICE.F0
Info:  0.9  2.6    Net u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C[3] budget 12.876000 ns (9,27) -> (7,27)
Info:                Sink u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.9  Source u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_SLICE.F0
Info:  0.8  3.7    Net u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_A[1] budget 12.875000 ns (7,27) -> (7,22)
Info:                Sink u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.9  Source u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_SLICE.F0
Info:  0.4  4.4    Net u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C[0] budget 12.875000 ns (7,22) -> (7,22)
Info:                Sink u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.6  Source u_briey.axi_vgaCtrl.io_frameStart_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  1.0  5.6    Net LCD_START budget 12.875000 ns (7,22) -> (16,26)
Info:                Sink u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230_LUT4_C_Z_PFUMX_BLUT_Z_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:40.23-40.39
Info:  0.2  5.9  Source u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230_LUT4_C_Z_PFUMX_BLUT_Z_LUT4_Z_SLICE.F1
Info:  0.4  6.3    Net u_briey.axi_vgaCtrl._zz_dma_io_frame_translated_thrown_ready_TRELLIS_FF_Q_CE budget 12.875000 ns (16,26) -> (16,26)
Info:                Sink u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230_LUT4_C_Z_PFUMX_BLUT_Z_LUT4_Z_SLICE.CE
Info:  0.0  6.3  Setup u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230_LUT4_C_Z_PFUMX_BLUT_Z_LUT4_Z_SLICE.CE
Info: 1.7 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source u_briey.jtagBridge_1.io_remote_rsp_payload_data_LUT4_Z_3_SLICE.Q1
Info:  1.2  1.7    Net u_briey.jtagBridge_1.system_rsp_payload_data[2] budget 41.287998 ns (24,21) -> (24,22)
Info:                Sink u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_30_DI_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:4770.48-4770.71
Info:                  ./Briey.v:1156.14-1171.4
Info:  0.2  1.9  Source u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_30_DI_LUT4_Z_SLICE.F0
Info:  0.1  2.1    Net u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_30_DI budget 27.445000 ns (24,22) -> (24,22)
Info:                Sink u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_30_DI_LUT4_Z_SLICE.DI0
Info:  0.0  2.1  Setup u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_30_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_briey.jtagBridge_1._zz_jtag_tap_fsm_stateNext_PFUMX_Z_SLICE.Q0
Info:  1.1  1.6    Net u_briey.jtagBridge_1.jtag_tap_fsm_state[3] budget 12.010000 ns (5,21) -> (5,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  1.9  Source u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_1_SLICE.F0
Info:  1.1  2.9    Net u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_A[1] budget 27.445000 ns (5,22) -> (4,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.2  Source u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_SLICE.F0
Info:  0.5  3.6    Net u_briey.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[4] budget 27.445000 ns (4,22) -> (6,22)
Info:                Sink u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0  3.6  Setup u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info: 1.0 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.5  0.5  Source u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment_TRELLIS_FF_Q_SLICE.Q0
Info:  1.0  1.5    Net u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment budget 19.475000 ns (5,22) -> (5,23)
Info:                Sink u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:4803.18-4813.4
Info:                  ./Briey.v:14384.23-14384.55
Info:                  ./Briey.v:1156.14-1171.4
Info:  0.0  1.5  Setup u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_briey.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.Q0
Info:  1.5  2.0    Net io_jtag_tdo$TRELLIS_IO_OUT budget 41.140999 ns (7,22) -> (0,17)
Info:                Sink io_jtag_tdo$tr_io.I
Info:                Defined in:
Info:                  ./top.v:139.7-198.2
Info:                  ./Briey.v:216.23-216.47
Info: 0.5 ns logic, 1.5 ns routing

Info: Max frequency for clock                       '$glbnet$clk': 53.13 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock    '$glbnet$LCD_CLK$TRELLIS_IO_OUT': 102.38 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 107.99 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                                   -> posedge $glbnet$clk                      : 5.72 ns
Info: Max delay <async>                                   -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN: 4.34 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT    -> <async>                                  : 10.40 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT    -> posedge $glbnet$clk                      : 1.49 ns
Info: Max delay posedge $glbnet$clk                       -> <async>                                  : 17.85 ns
Info: Max delay posedge $glbnet$clk                       -> posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT   : 6.26 ns
Info: Max delay posedge $glbnet$clk                       -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN: 2.07 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> <async>                                  : 3.63 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> posedge $glbnet$clk                      : 1.48 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN -> <async>                                  : 2.02 ns

Info: Slack histogram:
Info:  legend: * represents 47 endpoint(s)
Info:          + represents [1,47) endpoint(s)
Info: [  1178,   5239) |*+
Info: [  5239,   9300) |********************+
Info: [  9300,  13361) |********************************************************+
Info: [ 13361,  17422) |************************************************************ 
Info: [ 17422,  21483) |*****************************+
Info: [ 21483,  25544) | 
Info: [ 25544,  29605) | 
Info: [ 29605,  33666) | 
Info: [ 33666,  37727) |+
Info: [ 37727,  41788) |+
Info: [ 41788,  45849) | 
Info: [ 45849,  49910) | 
Info: [ 49910,  53971) | 
Info: [ 53971,  58032) | 
Info: [ 58032,  62093) | 
Info: [ 62093,  66154) |+
Info: [ 66154,  70215) |**+
Info: [ 70215,  74276) |**+
Info: [ 74276,  78337) |*******+
Info: [ 78337,  82398) |**********************+

Info: Program finished normally.
