<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>Verilog HDL 简介与基本语法 2 - 御坂小镇</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Hank.Gan&#039;s Blog"><meta name="msapplication-TileImage" content="/img/favicon.svg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Hank.Gan&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="FPGA学习 阶段一：Verilog HDL 简介与基本语法 2 1. 模块及其结构 Verilog的基本设计单元是“模块”block，一部分描述接口，另一部分描述逻辑功能，比如： 12345678module block(a,b,c,d);    input  a,b;     &amp;#x2F;&amp;#x2F;描述接口    output c,d;        assign c &amp;#x3D; a | b;   &amp;#x2F;&amp;#x2F;描述逻辑功能"><meta property="og:type" content="blog"><meta property="og:title" content="Verilog HDL 简介与基本语法 2"><meta property="og:url" content="http://example.com/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/"><meta property="og:site_name" content="御坂小镇"><meta property="og:description" content="FPGA学习 阶段一：Verilog HDL 简介与基本语法 2 1. 模块及其结构 Verilog的基本设计单元是“模块”block，一部分描述接口，另一部分描述逻辑功能，比如： 12345678module block(a,b,c,d);    input  a,b;     &amp;#x2F;&amp;#x2F;描述接口    output c,d;        assign c &amp;#x3D; a | b;   &amp;#x2F;&amp;#x2F;描述逻辑功能"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://s1.ax1x.com/2020/03/13/8KGwEq.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/13/8KGRbR.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/13/8KBFL8.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/13/8Ky5gs.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/13/8KgW4O.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/14/8lTTvq.png"><meta property="og:image" content="https://s1.ax1x.com/2020/03/14/8lTHK0.png"><meta property="article:published_time" content="2020-03-14T14:55:57.000Z"><meta property="article:modified_time" content="2021-08-10T08:15:58.928Z"><meta property="article:author" content="Hank.Gan"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="硬件"><meta property="article:tag" content="Verilog HDL"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="https://s1.ax1x.com/2020/03/13/8KGwEq.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/"},"headline":"Verilog HDL 简介与基本语法 2","image":["https://s1.ax1x.com/2020/03/13/8KGwEq.png","https://s1.ax1x.com/2020/03/13/8KGRbR.png","https://s1.ax1x.com/2020/03/13/8KBFL8.png","https://s1.ax1x.com/2020/03/13/8Ky5gs.png","https://s1.ax1x.com/2020/03/13/8KgW4O.png","https://s1.ax1x.com/2020/03/14/8lTTvq.png","https://s1.ax1x.com/2020/03/14/8lTHK0.png"],"datePublished":"2020-03-14T14:55:57.000Z","dateModified":"2021-08-10T08:15:58.928Z","author":{"@type":"Person","name":"Hank.Gan"},"publisher":{"@type":"Organization","name":"御坂小镇","logo":{"@type":"ImageObject","url":{"light":"/img/logo.png","dark":"/img/logo.png"}}},"description":"FPGA学习 阶段一：Verilog HDL 简介与基本语法 2 1. 模块及其结构 Verilog的基本设计单元是“模块”block，一部分描述接口，另一部分描述逻辑功能，比如： 12345678module block(a,b,c,d);    input  a,b;     &#x2F;&#x2F;描述接口    output c,d;        assign c &#x3D; a | b;   &#x2F;&#x2F;描述逻辑功能"}</script><link rel="canonical" href="http://example.com/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/"><link rel="icon" href="/img/favicon.svg"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/font-awesome/5.12.0/css/all.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/highlight.js/9.12.0/styles/atom-one-light.min.css"><link rel="stylesheet" href="https://fonts.loli.net/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/css/justifiedGallery.min.css"><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/pace/1.0.2/pace.min.js"></script><!--!--><!--!--><meta name="generator" content="Hexo 5.4.0"></head><body class="is-3-column"><script type="text/javascript" src="/js/imaegoo/night.js"></script><canvas id="universe"></canvas><nav class="navbar navbar-main"><div class="container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">首页</a><a class="navbar-item" href="/archives">时间轴</a><a class="navbar-item" href="/categories">目录</a><a class="navbar-item" href="/tags">标签</a><a class="navbar-item" href="/about">关于</a></div><div class="navbar-end"><a class="navbar-item night" id="night-nav" title="Night Mode" href="javascript:;"><i class="fas fa-moon" id="night-icon"></i></a><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2020-03-14T14:55:57.000Z" title="2020/3/14 下午10:55:57">2020-03-14</time>发表</span><span class="level-item"><time dateTime="2021-08-10T08:15:58.928Z" title="2021/8/10 下午4:15:58">2021-08-10</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">14 分钟读完 (大约2076个字)</span><span class="level-item leancloud_visitors" id="/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/" data-flag-title="Verilog HDL 简介与基本语法 2"><i class="far fa-eye"></i>&nbsp;&nbsp;<span id="twikoo_visitors"><i class="fa fa-spinner fa-spin"></i></span>次访问</span></div></div><h1 class="title is-3 is-size-4-mobile">Verilog HDL 简介与基本语法 2</h1><div class="content"><h1 id="fpga学习-阶段一verilog-hdl-简介与基本语法-2">FPGA学习 阶段一：Verilog HDL 简介与基本语法 2</h1>
<h2 id="模块及其结构">1. 模块及其结构</h2>
<p>Verilog的基本设计单元是“模块”<code>block</code>，一部分描述接口，另一部分描述逻辑功能，比如： <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">block</span><span class="params">(a,b,c,d)</span></span>;</span><br><span class="line">    input  a,b;     <span class="comment">//描述接口</span></span><br><span class="line">    output c,d;</span><br><span class="line">    </span><br><span class="line">    assign c = a | b;   <span class="comment">//描述逻辑功能</span></span><br><span class="line">    assign d = a &amp; b;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure> 以上是一个简单的模块，首先描述了四个接口<code>a,b,c,d</code> <img src="https://s1.ax1x.com/2020/03/13/8KGwEq.png" alt="module" /> <span id="more"></span> 之后利用<code>assign</code>语句描述了接口之间的逻辑关系，即c等于a或b，d等于a且b <img src="https://s1.ax1x.com/2020/03/13/8KGRbR.png" alt="module" /> 这样一个完整的模块就定义好了 ### 1.1 功能定义 功能定义部分有三种方法，每个逻辑功能定义之间是并行的关系，即每个功能没有先后顺序，都是同时进行，但每个功能内部中是按照顺序执行的 1. assign语句 assign语句通常用来描述组合逻辑，即可以完整用逻辑门结构来表示的逻辑 2. always语句 always语句不但能描述组合逻辑，还可以用来描述时序逻辑 3. 例化实例元件 如：<code>and #2 u1(q,a,b)</code>定义了一个输入为a和b，输出为q的与门 ### 1.2 模块的调用 在模块调用时，信号通过模块端口在模块之间传递 <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">seg_led_static_top</span> <span class="params">(</span></span></span><br><span class="line"><span class="params"><span class="function">    input               sys_clk  ,       <span class="comment">// 系统时钟</span></span></span></span><br><span class="line"><span class="params"><span class="function">    input               sys_rst_n,       <span class="comment">// 系统复位信号（低有效）</span></span></span></span><br><span class="line"><span class="params"><span class="function"></span></span></span><br><span class="line"><span class="params"><span class="function">    output    [<span class="number">5</span>:<span class="number">0</span>]     sel      ,       <span class="comment">// 数码管位选</span></span></span></span><br><span class="line"><span class="params"><span class="function">    output    [<span class="number">7</span>:<span class="number">0</span>]     seg_led          <span class="comment">// 数码管段选</span></span></span></span><br><span class="line"><span class="params"><span class="function"></span></span></span><br><span class="line"><span class="params"><span class="function">)</span></span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//parameter define</span></span><br><span class="line">parameter  TIME_SHOW = <span class="number">25&#x27;</span>d25000_000;    <span class="comment">// 数码管变化的时间间隔0.5s</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//wire define</span></span><br><span class="line">wire       add_flag;                     <span class="comment">// 数码管变化的通知信号</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//调用模块</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//每隔0.5s产生一个时钟周期的脉冲信号</span></span><br><span class="line">time_count #(                   <span class="comment">//列出调用的模块名</span></span><br><span class="line">.MAX_NUM(TIME_SHOW)             <span class="comment">//列出模块中的参数并重命名</span></span><br><span class="line">) u_time_count(</span><br><span class="line">    .clk        (sys_clk  ),    <span class="comment">//将底层信号传到上层格式： .被调用模块信号名    (顶层信号名)</span></span><br><span class="line">    .rst_n      (sys_rst_n),    </span><br><span class="line">    .flag       (add_flag )</span><br><span class="line">);</span><br><span class="line"><span class="comment">//每当脉冲信号到达时，使数码管显示的数值加1</span></span><br><span class="line"><span class="function">seg_led_static <span class="title">u_seg_led_static</span> <span class="params">(</span></span></span><br><span class="line"><span class="params"><span class="function">    .clk        (sys_clk  ), </span></span></span><br><span class="line"><span class="params"><span class="function">    .rst_n      (sys_rst_n),</span></span></span><br><span class="line"><span class="params"><span class="function"></span></span></span><br><span class="line"><span class="params"><span class="function">    .add_flag   (add_flag ), </span></span></span><br><span class="line"><span class="params"><span class="function">    .sel        (sel      ),</span></span></span><br><span class="line"><span class="params"><span class="function">    .seg_led    (seg_led  )</span></span></span><br><span class="line"><span class="params"><span class="function">)</span></span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//被调用模块</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">time_count</span><span class="params">(</span></span></span><br><span class="line"><span class="params"><span class="function">    input           clk     ,   <span class="comment">// 时钟信号</span></span></span></span><br><span class="line"><span class="params"><span class="function">    input           rst_n   ,   <span class="comment">// 复位信号</span></span></span></span><br><span class="line"><span class="params"><span class="function"></span></span></span><br><span class="line"><span class="params"><span class="function">    output   reg    flag        <span class="comment">// 一个时钟周期的脉冲信号</span></span></span></span><br><span class="line"><span class="params"><span class="function">)</span></span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//parameter define</span></span><br><span class="line">parameter  MAX_NUM = <span class="number">25000</span>_000; <span class="comment">// 计数器最大计数值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//reg define</span></span><br><span class="line">reg [<span class="number">24</span>:<span class="number">0</span>] cnt;                 <span class="comment">// 时钟分频计数器</span></span><br></pre></td></tr></table></figure> 利用逻辑结构框图，上述模块之间的调用以及信号连接可以表示如下： <img src="https://s1.ax1x.com/2020/03/13/8KBFL8.png" alt="框图连线" /> ## 2. 结构语句 结构语句有<code>initial</code>和<code>always</code> ### 2.1 initial语句 initial语句在模块中只执行一次 它常用于<code>test bench</code>(测试文件)的编写，用来产生仿真测试信号(激励信号)，或者用于对储存器变量赋初值： <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">initial</span><br><span class="line">begin</span><br><span class="line">    sys_clk         &lt;=<span class="number">1&#x27;b</span>0;</span><br><span class="line">    sys_rst_n       &lt;=<span class="number">1&#x27;b</span>0;</span><br><span class="line">    touch_key       &lt;=<span class="number">1&#x27;b</span>0; <span class="comment">//全部拉低</span></span><br><span class="line">    #<span class="number">20</span> sys_rst_n   &lt;=<span class="number">1&#x27;b</span>1; <span class="comment">//20个单位时间(20ns)后拉高电平</span></span><br><span class="line">    #<span class="number">10</span> touch_key   &lt;=<span class="number">1&#x27;b</span>1;</span><br><span class="line">    #<span class="number">30</span> touch_key   &lt;=<span class="number">1&#x27;b</span>0;</span><br><span class="line">    #<span class="number">110</span> touch_key  &lt;=<span class="number">1&#x27;b</span>1;</span><br><span class="line">    #<span class="number">30</span> touch_key   &lt;=<span class="number">1&#x27;b</span>0;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">always #<span class="number">10</span> sys_clk  &lt;= ~sys_clk <span class="comment">//每10ns对sys_clk取反一次，也就是说产生周期为20ns，频率为50Mhz的时钟</span></span><br></pre></td></tr></table></figure> 上面的例子画出波形图如下： <img src="https://s1.ax1x.com/2020/03/13/8Ky5gs.png" alt="8Ky5gs.png" /> 可以看到，实际仿真的波形与我们设定的完全相符，起始状态全部为低电平，<code>sys_clk</code>以周期为20ns为单位不断进行电平反转，20ns后<code>sys_rst_n</code>被拉高，再经过10ns后<code>touch_key</code>被拉高.... ### 2.2 always语句 - always语句一直不停的执行，如上的<code>sys_clk</code>信号，并不是取反一次就结束了，而是不停地进行每10ns取反一次。 - always后紧跟着的是触发条件，触发条件可以是单个信号也可以是多个信号，多个信号中间用<code>or</code>连接，连接而组成的列表称为“敏感列表” - 通常使用的<code>posedge</code>是指上升沿触发，<code>negedge</code>是指下降沿触发 - #### 2.2.1 描述时序逻辑电路 时序逻辑电路中，任一时刻的输出不仅取决于当时的输入信号，而且还取决于电路原来的状态。或者说还与以前的输入有关，因此时序逻辑必须具备记忆功能 <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">flow_led</span><span class="params">(</span></span></span><br><span class="line"><span class="params"><span class="function">    input               sys_clk  ,  <span class="comment">//系统时钟</span></span></span></span><br><span class="line"><span class="params"><span class="function">    input               sys_rst_n,  <span class="comment">//系统复位，低电平有效</span></span></span></span><br><span class="line"><span class="params"><span class="function">	 </span></span></span><br><span class="line"><span class="params"><span class="function">    output  reg  [<span class="number">3</span>:<span class="number">0</span>]  led         <span class="comment">//4个LED灯</span></span></span></span><br><span class="line"><span class="params"><span class="function">    )</span></span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//reg define</span></span><br><span class="line">reg [<span class="number">23</span>:<span class="number">0</span>] counter;</span><br><span class="line"></span><br><span class="line"><span class="comment">//计数器对系统时钟计数，计时0.2秒</span></span><br><span class="line">always @(posedge sys_clk <span class="keyword">or</span> negedge sys_rst_n) </span><br><span class="line"><span class="function">begin</span></span><br><span class="line"><span class="function">    <span class="title">if</span> <span class="params">(!sys_rst_n)</span></span></span><br><span class="line"><span class="function">        counter &lt;</span>= <span class="number">24&#x27;</span>d0;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (counter &lt; <span class="number">24&#x27;</span>d1000_0000)</span><br><span class="line">        counter &lt;= counter + <span class="number">1&#x27;b</span>1;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        counter &lt;= <span class="number">24&#x27;</span>d0;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line"><span class="comment">//通过移位寄存器控制IO口的高低电平，从而改变LED的显示状态</span></span><br><span class="line">always @(posedge sys_clk <span class="keyword">or</span> negedge sys_rst_n) </span><br><span class="line"><span class="function">begin</span></span><br><span class="line"><span class="function">    <span class="title">if</span> <span class="params">(!sys_rst_n)</span></span></span><br><span class="line"><span class="function">        led &lt;</span>= <span class="number">4&#x27;b</span>0001;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(counter == <span class="number">24&#x27;</span>d1000_0000) </span><br><span class="line">        led[<span class="number">3</span>:<span class="number">0</span>] &lt;= &#123;led[<span class="number">2</span>:<span class="number">0</span>],led[<span class="number">3</span>]&#125;;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        led &lt;= led;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule </span><br></pre></td></tr></table></figure> 上面的例子很好理解： 如果遇到<code>sys_clk</code>上升沿或<code>sys_rst_n</code>下降沿则进入always语句，然后进行always中的条件判断等等...综合为逻辑框图，可用下图来表示： <img src="https://s1.ax1x.com/2020/03/13/8KgW4O.png" alt="8KgW4O.png" /> #### 2.2.2 组合逻辑电路 组合逻辑电路中，任意时刻的输出仅仅取决于该时刻的输入，与电路原来的状态无关 比如，我们可以用always表示一组逻辑门电路： <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">always @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d <span class="keyword">or</span> e <span class="keyword">or</span> f <span class="keyword">or</span> g <span class="keyword">or</span> h <span class="keyword">or</span> p <span class="keyword">or</span> m)</span><br><span class="line">begin</span><br><span class="line">    out1 = a ? (b + c) : (d + e);</span><br><span class="line">    out2 = f ? (g + h) : (p + m);</span><br><span class="line">end</span><br></pre></td></tr></table></figure> 这个逻辑是： 判断a是否为1？若a为1，则out1 = b + c;反之out1 = d + e; 判断f是否为1？若f为1，则out1 = g + h;反之out1 = p + m;</p>
<p>如果组合逻辑快语句的输入变量很多，那么编写敏感列表会很繁琐且容易出错，这时候可以用<code>*</code>来表示<strong>对后面语块中所有输入变量的变化都是敏感的</strong> <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">always @( * )</span><br><span class="line">begin</span><br><span class="line">    out1 = a ? (b + c) : (d + e);</span><br><span class="line">    out2 = f ? (g + h) : (p + m);</span><br><span class="line">end</span><br></pre></td></tr></table></figure> ### 2.3 赋值语句 在描述组合逻辑的 always 块中用阻塞赋值 = ，综合成组合逻辑的电路结构; 这种电路结构只与输入电平的变化有关系。 在描述时序逻辑的 always 块中用非阻塞赋值 &lt;=，综合成时序逻辑的电路结构; 这种电路结构往往与触发沿有关系，只有在触发沿时才可能发生赋值的变化。</p>
<h4 id="阻塞赋值">2.3.1 阻塞赋值</h4>
<p>阻塞赋值和其他常用语言中赋值的效果相同，即计算RHS(Right Hand Side)并更新LHS(Left Hand Side)，也就是说，在同一个always中，后面的赋值语句是在前一句赋值结束之后才开始赋值的，比如： <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">always @(posedge clk <span class="keyword">or</span> negedge rst_n)</span><br><span class="line"><span class="function">begin</span></span><br><span class="line"><span class="function">    <span class="title">if</span><span class="params">(!rst_n)</span></span></span><br><span class="line"><span class="function">        begin</span></span><br><span class="line"><span class="function">            a </span>= <span class="number">1</span>;</span><br><span class="line">            b = <span class="number">2</span>;</span><br><span class="line">            c = <span class="number">3</span>;</span><br><span class="line">        end</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        begin</span><br><span class="line">            a = <span class="number">0</span>;</span><br><span class="line">            b = a;</span><br><span class="line">            c = b;</span><br><span class="line">        end</span><br><span class="line">end</span><br></pre></td></tr></table></figure> 显然，执行完always后a，b，c都为0，这是因为阻塞时赋值先计算了<code>a = 0</code>，然后再处理了<code>b = a</code>，以此类推，b和c的值都和a相同了 <img src="https://s1.ax1x.com/2020/03/14/8lTTvq.png" alt="8lTTvq.png" /> 那么有没有办法让b和c赋第一个begin中的值呢？ #### 2.3.2 非阻塞赋值 非阻塞赋值可以看做两个步骤： - 赋值开始的时候计算RHS - 赋值结束的时候更新LHS 通俗来讲，所谓非阻塞是指在计算一个非阻塞赋值的RHS以及更新LHS期间，允许其他非阻塞赋值语句同时计算RHS和更新LHS，也就是说，不同非阻塞赋值语句之间是同时进行的 <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">always @(posedge clk <span class="keyword">or</span> negedge rst_n)</span><br><span class="line"><span class="function">begin</span></span><br><span class="line"><span class="function">    <span class="title">if</span><span class="params">(!rst_n)</span></span></span><br><span class="line"><span class="function">        begin</span></span><br><span class="line"><span class="function">            a &lt;</span>= <span class="number">1</span>;</span><br><span class="line">            b &lt;= <span class="number">2</span>;</span><br><span class="line">            c &lt;= <span class="number">3</span>;</span><br><span class="line">        end</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        begin</span><br><span class="line">            a &lt;= <span class="number">0</span>;</span><br><span class="line">            b &lt;= a;</span><br><span class="line">            c &lt;= b;</span><br><span class="line">        end</span><br><span class="line">end</span><br></pre></td></tr></table></figure> 执行以后，b=1，c=2，a=0，可见非阻塞赋值确实是并行的 <img src="https://s1.ax1x.com/2020/03/14/8lTHK0.png" alt="8lTHK0.png" /> 注意： 在同一个always块中不要既用非阻塞赋值又用阻塞赋值 不允许在多个always块中对同一个变量进行赋值！</p>
</div><div class="article-licensing box"><div class="licensing-title"><p>Verilog HDL 简介与基本语法 2</p><p><a href="http://example.com/2020/03/14/FPGA学习  阶段一：Verilog HDL 简介与基本语法(2)/">http://example.com/2020/03/14/FPGA学习  阶段一：Verilog HDL 简介与基本语法(2)/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Hank.Gan</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2020-03-14</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2021-08-10</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/FPGA/">FPGA</a><a class="link-muted mr-2" rel="tag" href="/tags/%E7%A1%AC%E4%BB%B6/">硬件</a><a class="link-muted mr-2" rel="tag" href="/tags/Verilog-HDL/">Verilog HDL</a></div><div class="sharethis-inline-share-buttons"></div><script src="https://platform-api.sharethis.com/js/sharethis.js#property=6112427332901f00128883e9&amp;product=inline-share-buttons" defer></script></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">喜欢这篇文章？打赏一下作者吧</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>支付宝</span><span class="qrcode"><img src="/img/alipay.jpg" alt="支付宝"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>微信</span><span class="qrcode"><img src="/img/wechat.png" alt="微信"></span></a></div></div></div><div class="card"><nav class="post-navigation mt-4 level is-mobile card-content"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">FPGA学习番外篇：在MacOS上编译和仿真verilog</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2020/03/01/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(1)/"><span class="level-item">Verilog HDL 简介与基本语法（1）</span><i class="level-item fas fa-chevron-right"></i></a></div></nav></div><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><div id="SOHUCS" sid="2020/03/14/FPGA学习  阶段一：Verilog HDL 简介与基本语法(2)/"></div><script charset="utf-8" src="https://changyan.sohu.com/upload/changyan.js"></script><script>window.changyan.api.config({appid: 'cyuFI1qRp',conf: 'prod_11b7b7671b8d9690e2692103abfb9cf0'});</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Misaka Misaka"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Misaka Misaka</p><p class="is-size-6 is-block">穷则独善其身，达则兼济天下</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>湖北武汉</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">9</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">5</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">6</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://weibo.com/p/1005056784549537" target="_blank" rel="noopener" id="widget-follow">微博 Weibo</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bili" href="https://space.bilibili.com/343157606">Bili</a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></div></div></div><!--!--><div class="card widget"><div class="card-content"><div class="menu"><h3 class="menu-label">链接</h3><ul class="menu-list"><li><a class="level is-mobile is-mobile" href="https://space.bilibili.com/343157606" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bilibili空间</span></span><span class="level-right"><span class="level-item tag">space.bilibili.com</span></span></a></li></ul></div><a class="link-more button is-light is-small size-small" href="/friends/">查看更多</a></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/"><span class="level-start"><span class="level-item">硬件</span></span><span class="level-end"><span class="level-item tag">5</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">4</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/"><span class="level-start"><span class="level-item">Verilog HDL</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li></ul></li><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/"><span class="level-start"><span class="level-item">软件</span></span><span class="level-end"><span class="level-item tag">4</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/Python/"><span class="level-start"><span class="level-item">Python</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li></ul></div></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2021/08/"><span class="level-start"><span class="level-item">八月 2021</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/03/"><span class="level-start"><span class="level-item">三月 2020</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/02/"><span class="level-start"><span class="level-item">二月 2020</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/01/"><span class="level-start"><span class="level-item">一月 2020</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-11T08:39:44.000Z">2021-08-11</time></p><p class="title"><a href="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/">FPGA学习：状态机化简&amp;Testbench</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-10T06:12:13.000Z">2021-08-10</time></p><p class="title"><a href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/">FPGA学习番外篇：在MacOS上编译和仿真verilog</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2020-03-14T14:55:57.000Z">2020-03-14</time></p><p class="title"><a href="/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/">Verilog HDL 简介与基本语法 2</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2020-02-29T16:42:10.000Z">2020-03-01</time></p><p class="title"><a href="/2020/03/01/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(1)/">Verilog HDL 简介与基本语法（1）</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2020-02-17T17:01:25.000Z">2020-02-18</time></p><p class="title"><a href="/2020/02/18/%E5%AD%97%E5%85%B8(dict)%E5%9E%8B%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84/">字典(dict)型数据结构</a></p><p class="categories"><a href="/categories/%E8%BD%AF%E4%BB%B6/">软件</a> / <a href="/categories/%E8%BD%AF%E4%BB%B6/Python/">Python</a></p></div></article></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/2020%E8%8A%82%E8%83%BD%E5%87%8F%E6%8E%92/"><span class="tag">2020节能减排</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Python/"><span class="tag">Python</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog-HDL/"><span class="tag">Verilog HDL</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%A1%AC%E4%BB%B6/"><span class="tag">硬件</span><span class="tag">5</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%BD%AF%E4%BB%B6/"><span class="tag">软件</span><span class="tag">4</span></a></div></div></div></div></div><div class="card widget" id="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">订阅更新</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button is-primary" type="submit" value="订阅"></div></div></form></div></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a><p class="is-size-7"><span>&copy; 2021 Hank.Gan</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/imaegoo/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><a href="http://www.miitbeian.gov.cn" target="_blank">鄂ICP备2021002622号</a> - <span id="busuanzi_container_site_uv">共<span id="busuanzi_value_site_uv">0</span>个访客</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></p></div></div></div></div></footer><script src="https://cdnjs.loli.net/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/moment.js/2.22.2/moment-with-locales.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/clipboard.js/2.0.4/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用 Cookie，以启用评论系统和分析功能。",
          dismiss: "知道了",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/js/lightgallery.min.js" defer></script><script src="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><div class="searchbox-pinyin"><label class="checkbox"><input id="search-by-pinyin" type="checkbox" checked="checked"><span> 拼音检索</span></label></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/imaegoo/pinyin.js" defer></script><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script><script type="text/javascript" src="/js/imaegoo/imaegoo.js"></script><script type="text/javascript" src="/js/imaegoo/universe.js"></script><script type="text/javascript" src="/js/live2d/autoload.js"></script></body></html>