# DigitalDesignUsingVerilog

Content for class taught for Digital Design using Verilog

Digital circuits have been designed using [Logisim](http://www.cburch.com/logisim/).

HDL Simulations have been carried out using [Xilinx ISE Webpack](https://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.html).
