$date
	Sat Dec 23 12:02:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module slave_test_tb $end
$var wire 1 ! hsel_1 $end
$var wire 1 " sw1 $end
$var wire 1 # slrsp_1 $end
$var wire 1 $ sl_rdy_1 $end
$var wire 1 % sa1 $end
$var wire 1 & rst $end
$var reg 16 ' HADDR1 [15:0] $end
$var reg 32 ( HWDATA1 [31:0] $end
$var reg 1 ) clk $end
$var reg 16 * sadd [15:0] $end
$scope module slave_cpt $end
$var wire 1 ) clk $end
$var parameter 3 + s0 $end
$var parameter 3 , s1 $end
$var parameter 3 - s2 $end
$var parameter 3 . s3 $end
$var parameter 3 / s4 $end
$var reg 1 & rst $end
$var reg 1 % sa1 $end
$var reg 1 $ sl_rdy_1 $end
$var reg 1 # slrsp_1 $end
$var reg 3 0 state [2:0] $end
$var reg 1 " sw1 $end
$upscope $end
$scope module slve_dpt $end
$var wire 16 1 HADDR1 [15:0] $end
$var wire 32 2 HWDATA1 [31:0] $end
$var wire 1 ) clk $end
$var wire 1 ! hsel_1 $end
$var wire 1 & rst $end
$var wire 1 % sa1 $end
$var wire 16 3 sadd [15:0] $end
$var wire 1 $ sl_rdy_1 $end
$var wire 1 # slrsp_1 $end
$var wire 1 " sw1 $end
$var wire 32 4 SD [31:0] $end
$var wire 16 5 SA [15:0] $end
$var wire 32 6 Q [31:0] $end
$var wire 1 7 COMP $end
$scope module SHADDR1 $end
$var wire 1 ) clk $end
$var wire 16 8 din [15:0] $end
$var wire 1 % ld $end
$var reg 16 9 dout [15:0] $end
$upscope $end
$scope module SHADDR2 $end
$var wire 1 ) clk $end
$var wire 1 7 ld $end
$var wire 32 : din [31:0] $end
$var reg 32 ; dout [31:0] $end
$upscope $end
$scope module SHWDATA1 $end
$var wire 1 ) clk $end
$var wire 32 < din [31:0] $end
$var wire 1 " ld $end
$var reg 32 = dout [31:0] $end
$upscope $end
$scope module add_compare $end
$var wire 16 > A [15:0] $end
$var wire 16 ? B [15:0] $end
$var reg 1 7 A_eq_B $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 /
b11 .
b10 -
b1 ,
b0 +
$end
#0
$dumpvars
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx *
0)
bx (
bx '
x&
x%
x$
x#
x"
z!
$end
#1
07
b1000 '
b1000 1
b1000 8
b1000 >
#2
17
b1000 *
b1000 3
b1000 ?
#3
b10100 (
b10100 2
b10100 <
#5
b0 0
1)
#6
0%
0"
0&
0$
0#
#10
0)
#15
b1 0
1)
#16
1$
#20
0)
#25
b10 0
1)
#26
1%
0$
#30
0)
#35
b11 0
b1000 5
b1000 9
1)
#36
0%
1"
#40
0)
#45
b10100 4
b10100 :
b10100 =
b100 0
1)
#46
0"
#50
0)
#55
b0 0
b10100 6
b10100 ;
1)
#60
0)
#65
b1 0
1)
#66
1$
#70
0)
#75
b10 0
1)
#76
1%
0$
#80
0)
#85
b11 0
1)
#86
0%
1"
#90
0)
#95
b100 0
1)
#96
0"
#100
0)
#105
b0 0
1)
#110
0)
#115
b1 0
1)
#116
1$
#120
0)
#125
b10 0
1)
#126
1%
0$
#130
0)
#135
b11 0
1)
#136
0%
1"
#140
0)
#145
b100 0
1)
#146
0"
#150
0)
#155
b0 0
1)
#160
0)
#165
b1 0
1)
#166
1$
#170
0)
#175
b10 0
1)
#176
1%
0$
#180
0)
#185
b11 0
1)
#186
0%
1"
#190
0)
#195
b100 0
1)
#196
0"
#200
0)
#205
b0 0
1)
#210
0)
#215
b1 0
1)
#216
1$
#220
0)
#225
b10 0
1)
#226
1%
0$
#230
0)
#235
b11 0
1)
#236
0%
1"
#240
0)
#245
b100 0
1)
#246
0"
#250
0)
#255
b0 0
1)
#260
0)
#265
b1 0
1)
#266
1$
#270
0)
#275
b10 0
1)
#276
1%
0$
#280
0)
#285
b11 0
1)
#286
0%
1"
#290
0)
#295
b100 0
1)
#296
0"
#300
0)
#305
b0 0
1)
#310
0)
#315
b1 0
1)
#316
1$
#320
0)
#325
b10 0
1)
#326
1%
0$
#330
0)
#335
b11 0
1)
#336
0%
1"
#340
0)
#345
b100 0
1)
#346
0"
#350
0)
#355
b0 0
1)
#360
0)
#365
b1 0
1)
#366
1$
#370
0)
#375
b10 0
1)
#376
1%
0$
#380
0)
#385
b11 0
1)
#386
0%
1"
#390
0)
#395
b100 0
1)
#396
0"
#400
0)
#405
b0 0
1)
#410
0)
#415
b1 0
1)
#416
1$
#420
0)
#425
b10 0
1)
#426
1%
0$
#430
0)
#435
b11 0
1)
#436
0%
1"
#440
0)
#445
b100 0
1)
#446
0"
#450
0)
#455
b0 0
1)
#460
0)
#465
b1 0
1)
#466
1$
#470
0)
#475
b10 0
1)
#476
1%
0$
#480
0)
#485
b11 0
1)
#486
0%
1"
#490
0)
#495
b100 0
1)
#496
0"
#500
0)
