;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.4.2018. 11:34:25
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0000000420EA  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x20EA	0x20F08F  	MOV	#3848, W15
0x20EC	0x27FFF0  	MOV	#32767, W0
0x20EE	0xB7A020  	MOV	WREG, SPLIM
0x20F0	0x200010  	MOV	#1, W0
0x20F2	0xB7A034  	MOV	WREG, PSVPAG
0x20F4	0x200040  	MOV	#4, W0
0x20F6	0xB72044  	IOR	CORCON
0x20F8	0x000000022106  	CALL	8454
0x20FC	0x07FFBF  	RCALL	_systemInit
0x20FE	0x07FF9B  	RCALL	_applicationInit
L_main24:
0x2100	0x07FF3A  	RCALL	_applicationTask
0x2102	0x37FFFE  	BRA	L_main24
L_end_main:
L__main_end_loop:
0x2104	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_systemInit:
0x207C	0x781F8A  	PUSH	W10
0x207E	0x781F8B  	PUSH	W11
0x2080	0x781F8C  	PUSH	W12
0x2082	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x2084	0x784090  	MOV.B	[W0], W1
0x2086	0xB3CE00  	MOV.B	#224, W0
0x2088	0x60C080  	AND.B	W1, W0, W1
0x208A	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x208C	0x784801  	MOV.B	W1, [W0]
0x208E	0x200260  	MOV	#38, W0
0x2090	0xB7A746  	MOV	WREG, PLLFBD
0x2092	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x2094	0x784090  	MOV.B	[W0], W1
0x2096	0xB3C3F0  	MOV.B	#63, W0
0x2098	0x60C080  	AND.B	W1, W0, W1
0x209A	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x209C	0x784801  	MOV.B	W1, [W0]
0x209E	0x2FFFF0  	MOV	#65535, W0
0x20A0	0xB7A32C  	MOV	WREG, AD1PCFGL
0x20A2	0x2FFFF0  	MOV	#65535, W0
0x20A4	0xB7A32A  	MOV	WREG, AD1PCFGH
0x20A6	0xB3C01C  	MOV.B	#1, W12
0x20A8	0xEF2016  	CLR	W11
0x20AA	0xEF2014  	CLR	W10
0x20AC	0x07FE41  	RCALL	_mikrobus_gpioInit
0x20AE	0xEF2018  	CLR	W12
0x20B0	0xB3C01B  	MOV.B	#1, W11
0x20B2	0xEF2014  	CLR	W10
0x20B4	0x07FE3D  	RCALL	_mikrobus_gpioInit
0x20B6	0xEF2018  	CLR	W12
0x20B8	0xB3C02B  	MOV.B	#2, W11
0x20BA	0xEF2014  	CLR	W10
0x20BC	0x07FE39  	RCALL	_mikrobus_gpioInit
0x20BE	0xEF2018  	CLR	W12
0x20C0	0xB3C07B  	MOV.B	#7, W11
0x20C2	0xEF2014  	CLR	W10
0x20C4	0x07FE35  	RCALL	_mikrobus_gpioInit
0x20C6	0x282700  	MOV	#lo_addr(__MP3_SPI_CFG), W0
0x20C8	0x780580  	MOV	W0, W11
0x20CA	0xEF2014  	CLR	W10
0x20CC	0x07FE20  	RCALL	_mikrobus_spiInit
0x20CE	0x22580B  	MOV	#9600, W11
0x20D0	0x20000C  	MOV	#0, W12
0x20D2	0xB3C30A  	MOV.B	#48, W10
0x20D4	0x07FF11  	RCALL	_mikrobus_logInit
0x20D6	0x200158  	MOV	#21, W8
0x20D8	0x2585B7  	MOV	#22619, W7
L_systemInit0:
0x20DA	0xED200E  	DEC	W7
0x20DC	0x3AFFFE  	BRA NZ	L_systemInit0
0x20DE	0xED2010  	DEC	W8
0x20E0	0x3AFFFC  	BRA NZ	L_systemInit0
L_end_systemInit:
0x20E2	0x78064F  	POP	W12
0x20E4	0x7805CF  	POP	W11
0x20E6	0x78054F  	POP	W10
0x20E8	0x060000  	RETURN
; end of _systemInit
_mikrobus_gpioInit:
0x1D30	0x781F8A  	PUSH	W10
0x1D32	0x781F8B  	PUSH	W11
0x1D34	0x37000A  	BRA	L_mikrobus_gpioInit30
L_mikrobus_gpioInit32:
0x1D36	0x78450B  	MOV.B	W11, W10
0x1D38	0x78458C  	MOV.B	W12, W11
0x1D3A	0x07FDF1  	RCALL	easypicfusion_v7_P33FJ256GP710A__gpioInit_1
0x1D3C	0x37000B  	BRA	L_end_mikrobus_gpioInit
L_mikrobus_gpioInit33:
0x1D3E	0x78450B  	MOV.B	W11, W10
0x1D40	0x78458C  	MOV.B	W12, W11
0x1D42	0x07FE44  	RCALL	easypicfusion_v7_P33FJ256GP710A__gpioInit_2
0x1D44	0x370007  	BRA	L_end_mikrobus_gpioInit
L_mikrobus_gpioInit34:
0x1D46	0xB3C010  	MOV.B	#1, W0
0x1D48	0x370005  	BRA	L_end_mikrobus_gpioInit
L_mikrobus_gpioInit30:
0x1D4A	0xE15460  	CP.B	W10, #0
0x1D4C	0x32FFF4  	BRA Z	L_mikrobus_gpioInit32
L__mikrobus_gpioInit139:
0x1D4E	0xE15461  	CP.B	W10, #1
0x1D50	0x32FFF6  	BRA Z	L_mikrobus_gpioInit33
L__mikrobus_gpioInit140:
0x1D52	0x37FFF9  	BRA	L_mikrobus_gpioInit34
L_end_mikrobus_gpioInit:
0x1D54	0x7805CF  	POP	W11
0x1D56	0x78054F  	POP	W10
0x1D58	0x060000  	RETURN
; end of _mikrobus_gpioInit
easypicfusion_v7_P33FJ256GP710A__gpioInit_1:
0x191E	0x37003B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_10
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_12:
0x1920	0xAE0016  	BTSS	W11, #0
0x1922	0xA902C7  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x1924	0xAF0016  	BTSC	W11, #0
0x1926	0xA802C7  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x1928	0x37004F  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_13:
0x192A	0xAE0016  	BTSS	W11, #0
0x192C	0xA922CC  	BCLR	TRISC1_bit, BitPos(TRISC1_bit+0)
0x192E	0xAF0016  	BTSC	W11, #0
0x1930	0xA822CC  	BSET	TRISC1_bit, BitPos(TRISC1_bit+0)
0x1932	0x37004A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_14:
0x1934	0xAE0016  	BTSS	W11, #0
0x1936	0xA942CC  	BCLR	TRISC2_bit, BitPos(TRISC2_bit+0)
0x1938	0xAF0016  	BTSC	W11, #0
0x193A	0xA842CC  	BSET	TRISC2_bit, BitPos(TRISC2_bit+0)
0x193C	0x370045  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_15:
0x193E	0xAE0016  	BTSS	W11, #0
0x1940	0xA9C2DE  	BCLR	TRISF6_bit, BitPos(TRISF6_bit+0)
0x1942	0xAF0016  	BTSC	W11, #0
0x1944	0xA8C2DE  	BSET	TRISF6_bit, BitPos(TRISF6_bit+0)
0x1946	0x370040  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_16:
0x1948	0xAE0016  	BTSS	W11, #0
0x194A	0xA9E2DE  	BCLR	TRISF7_bit, BitPos(TRISF7_bit+0)
0x194C	0xAF0016  	BTSC	W11, #0
0x194E	0xA8E2DE  	BSET	TRISF7_bit, BitPos(TRISF7_bit+0)
0x1950	0x37003B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_17:
0x1952	0xAE0016  	BTSS	W11, #0
0x1954	0xA902DF  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x1956	0xAF0016  	BTSC	W11, #0
0x1958	0xA802DF  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x195A	0x370036  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_18:
0x195C	0xAE0016  	BTSS	W11, #0
0x195E	0xA902D2  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x1960	0xAF0016  	BTSC	W11, #0
0x1962	0xA802D2  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x1964	0x370031  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_19:
0x1966	0xB3C010  	MOV.B	#1, W0
0x1968	0x370030  	BRA	L_end__gpioInit_1
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_110:
0x196A	0xAE0016  	BTSS	W11, #0
0x196C	0xA982DE  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x196E	0xAF0016  	BTSC	W11, #0
0x1970	0xA882DE  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x1972	0x37002A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_111:
0x1974	0xAE0016  	BTSS	W11, #0
0x1976	0xA9A2DE  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x1978	0xAF0016  	BTSC	W11, #0
0x197A	0xA8A2DE  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x197C	0x370025  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_112:
0x197E	0xAE0016  	BTSS	W11, #0
0x1980	0xA942C0  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x1982	0xAF0016  	BTSC	W11, #0
0x1984	0xA842C0  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x1986	0x370020  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_113:
0x1988	0xAE0016  	BTSS	W11, #0
0x198A	0xA962C0  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x198C	0xAF0016  	BTSC	W11, #0
0x198E	0xA862C0  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x1990	0x37001B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_114:
0x1992	0xB3C010  	MOV.B	#1, W0
0x1994	0x37001A  	BRA	L_end__gpioInit_1
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_10:
0x1996	0xE15460  	CP.B	W10, #0
0x1998	0x32FFC3  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_12
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1106:
0x199A	0xE15461  	CP.B	W10, #1
0x199C	0x32FFC6  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_13
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1107:
0x199E	0xE15462  	CP.B	W10, #2
0x19A0	0x32FFC9  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_14
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1108:
0x19A2	0xE15463  	CP.B	W10, #3
0x19A4	0x32FFCC  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_15
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1109:
0x19A6	0xE15464  	CP.B	W10, #4
0x19A8	0x32FFCF  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_16
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1110:
0x19AA	0xE15465  	CP.B	W10, #5
0x19AC	0x32FFD2  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_17
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1111:
0x19AE	0xE15466  	CP.B	W10, #6
0x19B0	0x32FFD5  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_18
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1112:
0x19B2	0xE15467  	CP.B	W10, #7
0x19B4	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_19
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1113:
0x19B6	0xE15468  	CP.B	W10, #8
0x19B8	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_110
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1114:
0x19BA	0xE15469  	CP.B	W10, #9
0x19BC	0x32FFDB  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_111
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1115:
0x19BE	0xE1546A  	CP.B	W10, #10
0x19C0	0x32FFDE  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_112
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1116:
0x19C2	0xE1546B  	CP.B	W10, #11
0x19C4	0x32FFE1  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_113
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1117:
0x19C6	0x37FFE5  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_114
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11:
0x19C8	0xB3C000  	MOV.B	#0, W0
L_end__gpioInit_1:
0x19CA	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__gpioInit_1
easypicfusion_v7_P33FJ256GP710A__gpioInit_2:
0x19CC	0x37003B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_215
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_217:
0x19CE	0xAE0016  	BTSS	W11, #0
0x19D0	0xA922C7  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x19D2	0xAF0016  	BTSC	W11, #0
0x19D4	0xA822C7  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x19D6	0x37004F  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_218:
0x19D8	0xAE0016  	BTSS	W11, #0
0x19DA	0xA962CC  	BCLR	TRISC3_bit, BitPos(TRISC3_bit+0)
0x19DC	0xAF0016  	BTSC	W11, #0
0x19DE	0xA862CC  	BSET	TRISC3_bit, BitPos(TRISC3_bit+0)
0x19E0	0x37004A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_219:
0x19E2	0xAE0016  	BTSS	W11, #0
0x19E4	0xA982CC  	BCLR	TRISC4_bit, BitPos(TRISC4_bit+0)
0x19E6	0xAF0016  	BTSC	W11, #0
0x19E8	0xA882CC  	BSET	TRISC4_bit, BitPos(TRISC4_bit+0)
0x19EA	0x370045  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_220:
0x19EC	0xAE0016  	BTSS	W11, #0
0x19EE	0xA9C2DE  	BCLR	TRISF6_bit, BitPos(TRISF6_bit+0)
0x19F0	0xAF0016  	BTSC	W11, #0
0x19F2	0xA8C2DE  	BSET	TRISF6_bit, BitPos(TRISF6_bit+0)
0x19F4	0x370040  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_221:
0x19F6	0xAE0016  	BTSS	W11, #0
0x19F8	0xA9E2DE  	BCLR	TRISF7_bit, BitPos(TRISF7_bit+0)
0x19FA	0xAF0016  	BTSC	W11, #0
0x19FC	0xA8E2DE  	BSET	TRISF7_bit, BitPos(TRISF7_bit+0)
0x19FE	0x37003B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_222:
0x1A00	0xAE0016  	BTSS	W11, #0
0x1A02	0xA902DF  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x1A04	0xAF0016  	BTSC	W11, #0
0x1A06	0xA802DF  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x1A08	0x370036  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_223:
0x1A0A	0xAE0016  	BTSS	W11, #0
0x1A0C	0xA922D2  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x1A0E	0xAF0016  	BTSC	W11, #0
0x1A10	0xA822D2  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x1A12	0x370031  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_224:
0x1A14	0xB3C010  	MOV.B	#1, W0
0x1A16	0x370030  	BRA	L_end__gpioInit_2
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_225:
0x1A18	0xAE0016  	BTSS	W11, #0
0x1A1A	0xA982DF  	BCLR	TRISF12_bit, BitPos(TRISF12_bit+0)
0x1A1C	0xAF0016  	BTSC	W11, #0
0x1A1E	0xA882DF  	BSET	TRISF12_bit, BitPos(TRISF12_bit+0)
0x1A20	0x37002A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_226:
0x1A22	0xAE0016  	BTSS	W11, #0
0x1A24	0xA9A2DF  	BCLR	TRISF13_bit, BitPos(TRISF13_bit+0)
0x1A26	0xAF0016  	BTSC	W11, #0
0x1A28	0xA8A2DF  	BSET	TRISF13_bit, BitPos(TRISF13_bit+0)
0x1A2A	0x370025  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_227:
0x1A2C	0xAE0016  	BTSS	W11, #0
0x1A2E	0xA942C0  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x1A30	0xAF0016  	BTSC	W11, #0
0x1A32	0xA842C0  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x1A34	0x370020  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_228:
0x1A36	0xAE0016  	BTSS	W11, #0
0x1A38	0xA962C0  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x1A3A	0xAF0016  	BTSC	W11, #0
0x1A3C	0xA862C0  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x1A3E	0x37001B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_229:
0x1A40	0xB3C010  	MOV.B	#1, W0
0x1A42	0x37001A  	BRA	L_end__gpioInit_2
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_215:
0x1A44	0xE15460  	CP.B	W10, #0
0x1A46	0x32FFC3  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_217
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2119:
0x1A48	0xE15461  	CP.B	W10, #1
0x1A4A	0x32FFC6  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_218
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2120:
0x1A4C	0xE15462  	CP.B	W10, #2
0x1A4E	0x32FFC9  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_219
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2121:
0x1A50	0xE15463  	CP.B	W10, #3
0x1A52	0x32FFCC  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_220
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2122:
0x1A54	0xE15464  	CP.B	W10, #4
0x1A56	0x32FFCF  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_221
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2123:
0x1A58	0xE15465  	CP.B	W10, #5
0x1A5A	0x32FFD2  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_222
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2124:
0x1A5C	0xE15466  	CP.B	W10, #6
0x1A5E	0x32FFD5  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_223
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2125:
0x1A60	0xE15467  	CP.B	W10, #7
0x1A62	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_224
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2126:
0x1A64	0xE15468  	CP.B	W10, #8
0x1A66	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_225
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2127:
0x1A68	0xE15469  	CP.B	W10, #9
0x1A6A	0x32FFDB  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_226
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2128:
0x1A6C	0xE1546A  	CP.B	W10, #10
0x1A6E	0x32FFDE  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_227
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2129:
0x1A70	0xE1546B  	CP.B	W10, #11
0x1A72	0x32FFE1  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_228
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2130:
0x1A74	0x37FFE5  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_229
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216:
0x1A76	0xB3C000  	MOV.B	#0, W0
L_end__gpioInit_2:
0x1A78	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__gpioInit_2
_mikrobus_spiInit:
0x1D0E	0x781F8A  	PUSH	W10
0x1D10	0x370008  	BRA	L_mikrobus_spiInit35
L_mikrobus_spiInit37:
0x1D12	0x78050B  	MOV	W11, W10
0x1D14	0x07FEB2  	RCALL	easypicfusion_v7_P33FJ256GP710A__spiInit_1
0x1D16	0x37000A  	BRA	L_end_mikrobus_spiInit
L_mikrobus_spiInit38:
0x1D18	0x78050B  	MOV	W11, W10
0x1D1A	0x07FDD7  	RCALL	easypicfusion_v7_P33FJ256GP710A__spiInit_2
0x1D1C	0x370007  	BRA	L_end_mikrobus_spiInit
L_mikrobus_spiInit39:
0x1D1E	0xB3C010  	MOV.B	#1, W0
0x1D20	0x370005  	BRA	L_end_mikrobus_spiInit
L_mikrobus_spiInit35:
0x1D22	0xE15460  	CP.B	W10, #0
0x1D24	0x32FFF6  	BRA Z	L_mikrobus_spiInit37
L__mikrobus_spiInit142:
0x1D26	0xE15461  	CP.B	W10, #1
0x1D28	0x32FFF7  	BRA Z	L_mikrobus_spiInit38
L__mikrobus_spiInit143:
0x1D2A	0x37FFF9  	BRA	L_mikrobus_spiInit39
L_end_mikrobus_spiInit:
0x1D2C	0x78054F  	POP	W10
0x1D2E	0x060000  	RETURN
; end of _mikrobus_spiInit
easypicfusion_v7_P33FJ256GP710A__spiInit_1:
0x1A7A	0x781F8A  	PUSH	W10
0x1A7C	0x781F8B  	PUSH	W11
0x1A7E	0x781F8C  	PUSH	W12
0x1A80	0x781F8D  	PUSH	W13
0x1A82	0x4500FC  	ADD	W10, #28, W1
0x1A84	0x780391  	MOV	[W1], W7
0x1A86	0x4500F8  	ADD	W10, #24, W1
0x1A88	0x780311  	MOV	[W1], W6
0x1A8A	0x4500F4  	ADD	W10, #20, W1
0x1A8C	0x780291  	MOV	[W1], W5
0x1A8E	0x4500F0  	ADD	W10, #16, W1
0x1A90	0x780211  	MOV	[W1], W4
0x1A92	0x4500EC  	ADD	W10, #12, W1
0x1A94	0x780191  	MOV	[W1], W3
0x1A96	0x4500E8  	ADD	W10, #8, W1
0x1A98	0x780111  	MOV	[W1], W2
0x1A9A	0x4500E4  	ADD	W10, #4, W1
0x1A9C	0x780091  	MOV	[W1], W1
0x1A9E	0x78001A  	MOV	[W10], W0
0x1AA0	0x780683  	MOV	W3, W13
0x1AA2	0x780602  	MOV	W2, W12
0x1AA4	0x780581  	MOV	W1, W11
0x1AA6	0x780500  	MOV	W0, W10
0x1AA8	0x781F87  	PUSH	W7
0x1AAA	0x781F86  	PUSH	W6
0x1AAC	0x781F85  	PUSH	W5
0x1AAE	0x781F84  	PUSH	W4
0x1AB0	0x07FAA6  	RCALL	_SPI1_Init_Advanced
0x1AB2	0xB1008F  	SUB	#8, W15
0x1AB4	0xB3C000  	MOV.B	#0, W0
L_end__spiInit_1:
0x1AB6	0x7806CF  	POP	W13
0x1AB8	0x78064F  	POP	W12
0x1ABA	0x7805CF  	POP	W11
0x1ABC	0x78054F  	POP	W10
0x1ABE	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__spiInit_1
_SPI1_Init_Advanced:
0x0FFE	0xFA0000  	LNK	#0
; slave_select start address is: 2 (W1)
0x1000	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x1002	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x1004	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x1006	0x97B99E  	MOV	[W14-14], W3
0x1008	0xEF2240  	CLR	SPI1STAT
0x100A	0xEF2242  	CLR	SPI1CON
0x100C	0x207700  	MOV	#lo_addr(_SPI1_Read), W0
0x100E	0x8866B0  	MOV	W0, _SPI_Rd_Ptr
0x1010	0x209D00  	MOV	#lo_addr(_SPI1_Write), W0
0x1012	0x886800  	MOV	W0, _SPI_Wr_Ptr
0x1014	0x75000B  	IOR	W10, W11, W0
0x1016	0x70000C  	IOR	W0, W12, W0
0x1018	0x70000D  	IOR	W0, W13, W0
0x101A	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x101C	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
0x101E	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x1020	0x202420  	MOV	#lo_addr(SPI1CON), W0
0x1022	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
0x1024	0xA9C240  	BCLR	SPI1STAT, #6
0x1026	0xA8E241  	BSET	SPI1STAT, #15
L_end_SPI1_Init_Advanced:
0x1028	0xFA8000  	ULNK
0x102A	0x060000  	RETURN
; end of _SPI1_Init_Advanced
easypicfusion_v7_P33FJ256GP710A__spiInit_2:
0x18CA	0x781F8A  	PUSH	W10
0x18CC	0x781F8B  	PUSH	W11
0x18CE	0x781F8C  	PUSH	W12
0x18D0	0x781F8D  	PUSH	W13
0x18D2	0x4500FC  	ADD	W10, #28, W1
0x18D4	0x780391  	MOV	[W1], W7
0x18D6	0x4500F8  	ADD	W10, #24, W1
0x18D8	0x780311  	MOV	[W1], W6
0x18DA	0x4500F4  	ADD	W10, #20, W1
0x18DC	0x780291  	MOV	[W1], W5
0x18DE	0x4500F0  	ADD	W10, #16, W1
0x18E0	0x780211  	MOV	[W1], W4
0x18E2	0x4500EC  	ADD	W10, #12, W1
0x18E4	0x780191  	MOV	[W1], W3
0x18E6	0x4500E8  	ADD	W10, #8, W1
0x18E8	0x780111  	MOV	[W1], W2
0x18EA	0x4500E4  	ADD	W10, #4, W1
0x18EC	0x780091  	MOV	[W1], W1
0x18EE	0x78001A  	MOV	[W10], W0
0x18F0	0x780683  	MOV	W3, W13
0x18F2	0x780602  	MOV	W2, W12
0x18F4	0x780581  	MOV	W1, W11
0x18F6	0x780500  	MOV	W0, W10
0x18F8	0x781F87  	PUSH	W7
0x18FA	0x781F86  	PUSH	W6
0x18FC	0x781F85  	PUSH	W5
0x18FE	0x781F84  	PUSH	W4
0x1900	0x07FB7E  	RCALL	_SPI1_Init_Advanced
0x1902	0xB1008F  	SUB	#8, W15
0x1904	0xB3C000  	MOV.B	#0, W0
L_end__spiInit_2:
0x1906	0x7806CF  	POP	W13
0x1908	0x78064F  	POP	W12
0x190A	0x7805CF  	POP	W11
0x190C	0x78054F  	POP	W10
0x190E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__spiInit_2
_mikrobus_logInit:
0x1EF8	0x781F8A  	PUSH	W10
0x1EFA	0x781F8B  	PUSH	W11
0x1EFC	0x781F8C  	PUSH	W12
0x1EFE	0x370012  	BRA	L_mikrobus_logInit40
L_mikrobus_logInit42:
0x1F00	0x78050B  	MOV	W11, W10
0x1F02	0x78058C  	MOV	W12, W11
0x1F04	0x07FD05  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_init1
0x1F06	0x370019  	BRA	L_end_mikrobus_logInit
L_mikrobus_logInit43:
0x1F08	0x78050B  	MOV	W11, W10
0x1F0A	0x78058C  	MOV	W12, W11
0x1F0C	0x07FD06  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_init2
0x1F0E	0x370015  	BRA	L_end_mikrobus_logInit
L_mikrobus_logInit44:
0x1F10	0x78050B  	MOV	W11, W10
0x1F12	0x78058C  	MOV	W12, W11
0x1F14	0x07FDEC  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_initUartA
0x1F16	0x370011  	BRA	L_end_mikrobus_logInit
L_mikrobus_logInit45:
0x1F18	0x78050B  	MOV	W11, W10
0x1F1A	0x78058C  	MOV	W12, W11
0x1F1C	0x07FDED  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_initUartB
0x1F1E	0x37000D  	BRA	L_end_mikrobus_logInit
L_mikrobus_logInit46:
0x1F20	0xB3C010  	MOV.B	#1, W0
0x1F22	0x37000B  	BRA	L_end_mikrobus_logInit
L_mikrobus_logInit40:
0x1F24	0xE15460  	CP.B	W10, #0
0x1F26	0x32FFEC  	BRA Z	L_mikrobus_logInit42
L__mikrobus_logInit145:
0x1F28	0xE15461  	CP.B	W10, #1
0x1F2A	0x32FFEE  	BRA Z	L_mikrobus_logInit43
L__mikrobus_logInit146:
0x1F2C	0xB3C200  	MOV.B	#32, W0
0x1F2E	0xE15400  	CP.B	W10, W0
0x1F30	0x32FFEF  	BRA Z	L_mikrobus_logInit44
L__mikrobus_logInit147:
0x1F32	0xB3C300  	MOV.B	#48, W0
0x1F34	0xE15400  	CP.B	W10, W0
0x1F36	0x32FFF0  	BRA Z	L_mikrobus_logInit45
L__mikrobus_logInit148:
0x1F38	0x37FFF3  	BRA	L_mikrobus_logInit46
L_end_mikrobus_logInit:
0x1F3A	0x78064F  	POP	W12
0x1F3C	0x7805CF  	POP	W11
0x1F3E	0x78054F  	POP	W10
0x1F40	0x060000  	RETURN
; end of _mikrobus_logInit
easypicfusion_v7_P33FJ256GP710A__log_init1:
0x1910	0x07FB8D  	RCALL	_UART2_Init
0x1912	0x20B200  	MOV	#lo_addr(_UART2_Write), W0
0x1914	0x887830  	MOV	W0, _logger
0x1916	0xEF2000  	CLR	W0
L_end__log_init1:
0x1918	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_init1
_UART2_Init:
0x102C	0xFA0008  	LNK	#8
0x102E	0x20B200  	MOV	#lo_addr(_UART2_Write), W0
0x1030	0x8866D0  	MOV	W0, _UART_Wr_Ptr
0x1032	0x2FFFF0  	MOV	#lo_addr(_UART2_Read), W0
0x1034	0x8866E0  	MOV	W0, _UART_Rd_Ptr
0x1036	0x2FFFF0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x1038	0x8866F0  	MOV	W0, _UART_Rdy_Ptr
0x103A	0x2FFFF0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x103C	0x8866C0  	MOV	W0, _UART_Tx_Idle_Ptr
0x103E	0xEF2230  	CLR	U2MODE
0x1040	0x280000  	MOV	#32768, W0
0x1042	0xB7A232  	MOV	WREG, U2STA
0x1044	0xA96230  	BCLR	U2MODE, #3
0x1046	0x07FBFF  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x1048	0xBE0100  	MOV.D	W0, W2
0x104A	0x203E80  	MOV	#1000, W0
0x104C	0x200001  	MOV	#0, W1
0x104E	0x07F9C7  	RCALL	__Multiply_32x32
0x1050	0xBE0100  	MOV.D	W0, W2
0x1052	0x07FBFC  	RCALL	_Get_Fosc_Per_Cyc
0x1054	0xDE0041  	LSR	W0, #1, W0
0x1056	0x400064  	ADD	W0, #4, W0
0x1058	0x780080  	MOV	W0, W1
0x105A	0x470060  	ADD	W14, #0, W0
0x105C	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init120:
0x105E	0xE90081  	DEC	W1, W1
0x1060	0x350003  	BRA LT	L__UART2_Init121
0x1062	0xD01810  	SL	[W0], [W0++]
0x1064	0xD29010  	RLC	[W0], [W0--]
0x1066	0x37FFFB  	BRA	L__UART2_Init120
L__UART2_Init121:
0x1068	0xBE9F82  	PUSH.D	W2
0x106A	0xBE9F8A  	PUSH.D	W10
0x106C	0xBE0002  	MOV.D	W2, W0
0x106E	0x90010E  	MOV	[W14+0], W2
0x1070	0x90019E  	MOV	[W14+2], W3
0x1072	0xEB0200  	CLR	W4
0x1074	0x07F988  	RCALL	__Modulus_32x32
0x1076	0xBE054F  	POP.D	W10
0x1078	0xBE014F  	POP.D	W2
0x107A	0x980720  	MOV	W0, [W14+4]
0x107C	0x980731  	MOV	W1, [W14+6]
0x107E	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x1080	0xBE0002  	MOV.D	W2, W0
0x1082	0x90010E  	MOV	[W14+0], W2
0x1084	0x90019E  	MOV	[W14+2], W3
0x1086	0xEB0200  	CLR	W4
0x1088	0x07F955  	RCALL	__Divide_32x32
0x108A	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x108C	0x780180  	MOV	W0, W3
0x108E	0x780201  	MOV	W1, W4
0x1090	0x470060  	ADD	W14, #0, W0
0x1092	0xD10150  	LSR	[++W0], W2
0x1094	0xD380C0  	RRC	[--W0], W1
0x1096	0x470064  	ADD	W14, #4, W0
0x1098	0xE10830  	CP	W1, [W0++]
0x109A	0xE19020  	CPB	W2, [W0--]
0x109C	0x310007  	BRA GEU	L__UART2_Init66
L__UART2_Init122:
0x109E	0x418061  	ADD	W3, #1, W0
0x10A0	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x10A2	0x780280  	MOV	W0, W5
0x10A4	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x10A6	0x780105  	MOV	W5, W2
0x10A8	0x780186  	MOV	W6, W3
0x10AA	0x370002  	BRA	L_UART2_Init38
L__UART2_Init66:
0x10AC	0x780103  	MOV	W3, W2
0x10AE	0x780184  	MOV	W4, W3
L_UART2_Init38:
; tmp start address is: 4 (W2)
0x10B0	0x718002  	IOR	W3, W2, W0
0x10B2	0x3A0033  	BRA NZ	L__UART2_Init68
L__UART2_Init123:
; tmp end address is: 4 (W2)
0x10B4	0x07FBC8  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x10B6	0xBE0100  	MOV.D	W0, W2
0x10B8	0x203E80  	MOV	#1000, W0
0x10BA	0x200001  	MOV	#0, W1
0x10BC	0x07F990  	RCALL	__Multiply_32x32
0x10BE	0xBE0100  	MOV.D	W0, W2
0x10C0	0x07FBC5  	RCALL	_Get_Fosc_Per_Cyc
0x10C2	0xDE0041  	LSR	W0, #1, W0
0x10C4	0xECA000  	INC2	W0
0x10C6	0x780080  	MOV	W0, W1
0x10C8	0x470060  	ADD	W14, #0, W0
0x10CA	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init124:
0x10CC	0xE90081  	DEC	W1, W1
0x10CE	0x350003  	BRA LT	L__UART2_Init125
0x10D0	0xD01810  	SL	[W0], [W0++]
0x10D2	0xD29010  	RLC	[W0], [W0--]
0x10D4	0x37FFFB  	BRA	L__UART2_Init124
L__UART2_Init125:
0x10D6	0xBE9F82  	PUSH.D	W2
0x10D8	0xBE0002  	MOV.D	W2, W0
0x10DA	0x90010E  	MOV	[W14+0], W2
0x10DC	0x90019E  	MOV	[W14+2], W3
0x10DE	0xEB0200  	CLR	W4
0x10E0	0x07F952  	RCALL	__Modulus_32x32
0x10E2	0xBE014F  	POP.D	W2
0x10E4	0x980720  	MOV	W0, [W14+4]
0x10E6	0x980731  	MOV	W1, [W14+6]
0x10E8	0xBE0002  	MOV.D	W2, W0
0x10EA	0x90010E  	MOV	[W14+0], W2
0x10EC	0x90019E  	MOV	[W14+2], W3
0x10EE	0xEB0200  	CLR	W4
0x10F0	0x07F921  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x10F2	0x780180  	MOV	W0, W3
0x10F4	0x780201  	MOV	W1, W4
0x10F6	0x470060  	ADD	W14, #0, W0
0x10F8	0xD10150  	LSR	[++W0], W2
0x10FA	0xD380C0  	RRC	[--W0], W1
0x10FC	0x470064  	ADD	W14, #4, W0
0x10FE	0xE10830  	CP	W1, [W0++]
0x1100	0xE19020  	CPB	W2, [W0--]
0x1102	0x310007  	BRA GEU	L__UART2_Init67
L__UART2_Init126:
0x1104	0x418061  	ADD	W3, #1, W0
0x1106	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x1108	0x780280  	MOV	W0, W5
0x110A	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x110C	0x780105  	MOV	W5, W2
0x110E	0x780186  	MOV	W6, W3
0x1110	0x370002  	BRA	L_UART2_Init40
L__UART2_Init67:
0x1112	0x780103  	MOV	W3, W2
0x1114	0x780184  	MOV	W4, W3
L_UART2_Init40:
; tmp start address is: 4 (W2)
0x1116	0xA86230  	BSET	U2MODE, #3
; tmp end address is: 4 (W2)
0x1118	0x370000  	BRA	L_UART2_Init39
L__UART2_Init68:
L_UART2_Init39:
; tmp start address is: 4 (W2)
0x111A	0x510061  	SUB	W2, #1, W0
0x111C	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x111E	0x8811C0  	MOV	W0, U2BRG
; tmp end address is: 0 (W0)
0x1120	0xA92232  	BCLR	U2STA, #1
0x1122	0xA8E231  	BSET	U2MODE, #15
0x1124	0xA84233  	BSET	U2STA, #10
0x1126	0x07F964  	RCALL	_Delay_100ms
0x1128	0x07F963  	RCALL	_Delay_100ms
L_end_UART2_Init:
0x112A	0xFA8000  	ULNK
0x112C	0x060000  	RETURN
; end of _UART2_Init
_Get_Fosc_kHz:
0x0846	0x238800  	MOV	#14464, W0
0x0848	0x200011  	MOV	#1, W1
L_end_Get_Fosc_kHz:
0x084A	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
0x084C	0x200020  	MOV	#2, W0
L_end_Get_Fosc_Per_Cyc:
0x084E	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
0x03F0	0x200158  	MOV	#21, W8
0x03F2	0x2585B7  	MOV	#22619, W7
L_Delay_100ms33:
0x03F4	0xED200E  	DEC	W7
0x03F6	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x03F8	0xED2010  	DEC	W8
0x03FA	0x3AFFFC  	BRA NZ	L_Delay_100ms33
L_end_Delay_100ms:
0x03FC	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x03DE	0xFA0000  	LNK	#0
0x03E0	0xB80A02  	MUL.UU	W1, W2, W4
0x03E2	0x880050  	MOV	W0, W5
0x03E4	0xB80002  	MUL.UU	W0, W2, W0
0x03E6	0x420081  	ADD	W4, W1, W1
0x03E8	0xB82A03  	MUL.UU	W5, W3, W4
0x03EA	0x420081  	ADD	W4, W1, W1
L_end__Multiply_32x32:
0x03EC	0xFA8000  	ULNK
0x03EE	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0386	0xFA0000  	LNK	#0
0x0388	0x070002  	RCALL	Modulus_32x32___testsus
0x038A	0x0000000403DA  	GOTO	the_end_Modulus_32x32
Modulus_32x32___testsus:
0x038E	0xE20008  	CP0	W4
0x0390	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
0x0392	0x070010  	RCALL	Modulus_32x32___umodsi3
0x0394	0x060000  	RETURN
Modulus_32x32___modsi3:
0x0396	0x781F81  	MOV	W1, [W15++]
0x0398	0xE20002  	CP0	W1
0x039A	0x3D0002  	BRA GE	Modulus_32x32_modtestb
0x039C	0x100060  	SUBR	W0, #0, W0
0x039E	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_modtestb:
0x03A0	0xE20006  	CP0	W3
0x03A2	0x3D0002  	BRA GE	Modulus_32x32_calcrem
0x03A4	0x110160  	SUBR	W2, #0, W2
0x03A6	0x1981E0  	SUBBR	W3, #0, W3
Modulus_32x32_calcrem:
0x03A8	0x070005  	RCALL	Modulus_32x32___umodsi3
0x03AA	0xE0004F  	CP0	[--W15]
0x03AC	0x3B0002  	BRA NN	Modulus_32x32_exitr
0x03AE	0x100060  	SUBR	W0, #0, W0
0x03B0	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_exitr:
0x03B2	0x060000  	RETURN
Modulus_32x32___umodsi3:
0x03B4	0x070002  	RCALL	Modulus_32x32___udivsi3
0x03B6	0xBE8004  	MOV.D	W4, W0
0x03B8	0x060000  	RETURN
Modulus_32x32___udivsi3:
0x03BA	0xB82260  	MUL.UU	W4, #0, W4
0x03BC	0x200206  	MOV	#32, W6
Modulus_32x32_nextbit:
0x03BE	0xD00000  	SL	W0, W0
0x03C0	0xD28081  	RLC	W1, W1
0x03C2	0xD28204  	RLC	W4, W4
0x03C4	0xD28285  	RLC	W5, W5
0x03C6	0xA80000  	BSET	W0, #0
0x03C8	0x520202  	SUB	W4, W2, W4
0x03CA	0x5A8283  	SUBB	W5, W3, W5
0x03CC	0x3B0003  	BRA NN	Modulus_32x32_iterate
0x03CE	0x420202  	ADD	W4, W2, W4
0x03D0	0x4A8283  	ADDC	W5, W3, W5
0x03D2	0xA10000  	BCLR	W0, #0
Modulus_32x32_iterate:
0x03D4	0xE90306  	DEC	W6, W6
0x03D6	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
0x03D8	0x060000  	RETURN
the_end_Modulus_32x32:
L_end__Modulus_32x32:
0x03DA	0xFA8000  	ULNK
0x03DC	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x0334	0xFA0000  	LNK	#0
0x0336	0x070002  	RCALL	Divide_32x32___testsus
0x0338	0x000000040382  	GOTO	the_end_Divide_32x32
Divide_32x32___testsus:
0x033C	0xE20008  	CP0	W4
0x033E	0x3A0002  	BRA NZ	Divide_32x32___divsi3
0x0340	0x070010  	RCALL	Divide_32x32___udivsi3
0x0342	0x060000  	RETURN
Divide_32x32___divsi3:
0x0344	0x689F83  	XOR	W1, W3, [W15++]
0x0346	0xE20002  	CP0	W1
0x0348	0x3D0002  	BRA GE	Divide_32x32_divtestb
0x034A	0x100060  	SUBR	W0, #0, W0
0x034C	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_divtestb:
0x034E	0xE20006  	CP0	W3
0x0350	0x3D0002  	BRA GE	Divide_32x32_calcquot
0x0352	0x110160  	SUBR	W2, #0, W2
0x0354	0x1981E0  	SUBBR	W3, #0, W3
Divide_32x32_calcquot:
0x0356	0x070005  	RCALL	Divide_32x32___udivsi3
0x0358	0xE0004F  	CP0	[--W15]
0x035A	0x3B0002  	BRA NN	Divide_32x32_returnq
0x035C	0x100060  	SUBR	W0, #0, W0
0x035E	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_returnq:
0x0360	0x060000  	RETURN
Divide_32x32___udivsi3:
0x0362	0xB82260  	MUL.UU	W4, #0, W4
0x0364	0x200206  	MOV	#32, W6
Divide_32x32_nextbit:
0x0366	0xD00000  	SL	W0, W0
0x0368	0xD28081  	RLC	W1, W1
0x036A	0xD28204  	RLC	W4, W4
0x036C	0xD28285  	RLC	W5, W5
0x036E	0xA80000  	BSET	W0, #0
0x0370	0x520202  	SUB	W4, W2, W4
0x0372	0x5A8283  	SUBB	W5, W3, W5
0x0374	0x3B0003  	BRA NN	Divide_32x32_iterate
0x0376	0x420202  	ADD	W4, W2, W4
0x0378	0x4A8283  	ADDC	W5, W3, W5
0x037A	0xA10000  	BCLR	W0, #0
Divide_32x32_iterate:
0x037C	0xE90306  	DEC	W6, W6
0x037E	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
0x0380	0x060000  	RETURN
the_end_Divide_32x32:
L_end__Divide_32x32:
0x0382	0xFA8000  	ULNK
0x0384	0x060000  	RETURN
; end of __Divide_32x32
easypicfusion_v7_P33FJ256GP710A__log_init2:
0x191A	0xB3C060  	MOV.B	#6, W0
L_end__log_init2:
0x191C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_init2
easypicfusion_v7_P33FJ256GP710A__log_initUartA:
0x1AEE	0x07FA9E  	RCALL	_UART2_Init
0x1AF0	0x20B200  	MOV	#lo_addr(_UART2_Write), W0
0x1AF2	0x887830  	MOV	W0, _logger
0x1AF4	0xEF2000  	CLR	W0
L_end__log_initUartA:
0x1AF6	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_initUartA
easypicfusion_v7_P33FJ256GP710A__log_initUartB:
0x1AF8	0x07F88D  	RCALL	_UART1_Init
0x1AFA	0x20B2E0  	MOV	#lo_addr(_UART1_Write), W0
0x1AFC	0x887830  	MOV	W0, _logger
0x1AFE	0xEF2000  	CLR	W0
L_end__log_initUartB:
0x1B00	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_initUartB
_UART1_Init:
0x0C14	0xFA0008  	LNK	#8
0x0C16	0x20B2E0  	MOV	#lo_addr(_UART1_Write), W0
0x0C18	0x8866D0  	MOV	W0, _UART_Wr_Ptr
0x0C1A	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0C1C	0x8866E0  	MOV	W0, _UART_Rd_Ptr
0x0C1E	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0C20	0x8866F0  	MOV	W0, _UART_Rdy_Ptr
0x0C22	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0C24	0x8866C0  	MOV	W0, _UART_Tx_Idle_Ptr
0x0C26	0xEF2220  	CLR	U1MODE
0x0C28	0x280000  	MOV	#32768, W0
0x0C2A	0xB7A222  	MOV	WREG, U1STA
0x0C2C	0xA96220  	BCLR	U1MODE, #3
0x0C2E	0x07FE0B  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0C30	0xBE0100  	MOV.D	W0, W2
0x0C32	0x203E80  	MOV	#1000, W0
0x0C34	0x200001  	MOV	#0, W1
0x0C36	0x07FBD3  	RCALL	__Multiply_32x32
0x0C38	0xBE0100  	MOV.D	W0, W2
0x0C3A	0x07FE08  	RCALL	_Get_Fosc_Per_Cyc
0x0C3C	0xDE0041  	LSR	W0, #1, W0
0x0C3E	0x400064  	ADD	W0, #4, W0
0x0C40	0x780080  	MOV	W0, W1
0x0C42	0x470060  	ADD	W14, #0, W0
0x0C44	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x0C46	0xE90081  	DEC	W1, W1
0x0C48	0x350003  	BRA LT	L__UART1_Init84
0x0C4A	0xD01810  	SL	[W0], [W0++]
0x0C4C	0xD29010  	RLC	[W0], [W0--]
0x0C4E	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
0x0C50	0xBE9F82  	PUSH.D	W2
0x0C52	0xBE9F8A  	PUSH.D	W10
0x0C54	0xBE0002  	MOV.D	W2, W0
0x0C56	0x90010E  	MOV	[W14+0], W2
0x0C58	0x90019E  	MOV	[W14+2], W3
0x0C5A	0xEB0200  	CLR	W4
0x0C5C	0x07FB94  	RCALL	__Modulus_32x32
0x0C5E	0xBE054F  	POP.D	W10
0x0C60	0xBE014F  	POP.D	W2
0x0C62	0x980720  	MOV	W0, [W14+4]
0x0C64	0x980731  	MOV	W1, [W14+6]
0x0C66	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0C68	0xBE0002  	MOV.D	W2, W0
0x0C6A	0x90010E  	MOV	[W14+0], W2
0x0C6C	0x90019E  	MOV	[W14+2], W3
0x0C6E	0xEB0200  	CLR	W4
0x0C70	0x07FB61  	RCALL	__Divide_32x32
0x0C72	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0C74	0x780180  	MOV	W0, W3
0x0C76	0x780201  	MOV	W1, W4
0x0C78	0x470060  	ADD	W14, #0, W0
0x0C7A	0xD10150  	LSR	[++W0], W2
0x0C7C	0xD380C0  	RRC	[--W0], W1
0x0C7E	0x470064  	ADD	W14, #4, W0
0x0C80	0xE10830  	CP	W1, [W0++]
0x0C82	0xE19020  	CPB	W2, [W0--]
0x0C84	0x310007  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
0x0C86	0x418061  	ADD	W3, #1, W0
0x0C88	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0C8A	0x780280  	MOV	W0, W5
0x0C8C	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0C8E	0x780105  	MOV	W5, W2
0x0C90	0x780186  	MOV	W6, W3
0x0C92	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
0x0C94	0x780103  	MOV	W3, W2
0x0C96	0x780184  	MOV	W4, W3
L_UART1_Init13:
; tmp start address is: 4 (W2)
0x0C98	0x718002  	IOR	W3, W2, W0
0x0C9A	0x3A0033  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
0x0C9C	0x07FDD4  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0C9E	0xBE0100  	MOV.D	W0, W2
0x0CA0	0x203E80  	MOV	#1000, W0
0x0CA2	0x200001  	MOV	#0, W1
0x0CA4	0x07FB9C  	RCALL	__Multiply_32x32
0x0CA6	0xBE0100  	MOV.D	W0, W2
0x0CA8	0x07FDD1  	RCALL	_Get_Fosc_Per_Cyc
0x0CAA	0xDE0041  	LSR	W0, #1, W0
0x0CAC	0xECA000  	INC2	W0
0x0CAE	0x780080  	MOV	W0, W1
0x0CB0	0x470060  	ADD	W14, #0, W0
0x0CB2	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x0CB4	0xE90081  	DEC	W1, W1
0x0CB6	0x350003  	BRA LT	L__UART1_Init88
0x0CB8	0xD01810  	SL	[W0], [W0++]
0x0CBA	0xD29010  	RLC	[W0], [W0--]
0x0CBC	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
0x0CBE	0xBE9F82  	PUSH.D	W2
0x0CC0	0xBE0002  	MOV.D	W2, W0
0x0CC2	0x90010E  	MOV	[W14+0], W2
0x0CC4	0x90019E  	MOV	[W14+2], W3
0x0CC6	0xEB0200  	CLR	W4
0x0CC8	0x07FB5E  	RCALL	__Modulus_32x32
0x0CCA	0xBE014F  	POP.D	W2
0x0CCC	0x980720  	MOV	W0, [W14+4]
0x0CCE	0x980731  	MOV	W1, [W14+6]
0x0CD0	0xBE0002  	MOV.D	W2, W0
0x0CD2	0x90010E  	MOV	[W14+0], W2
0x0CD4	0x90019E  	MOV	[W14+2], W3
0x0CD6	0xEB0200  	CLR	W4
0x0CD8	0x07FB2D  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0CDA	0x780180  	MOV	W0, W3
0x0CDC	0x780201  	MOV	W1, W4
0x0CDE	0x470060  	ADD	W14, #0, W0
0x0CE0	0xD10150  	LSR	[++W0], W2
0x0CE2	0xD380C0  	RRC	[--W0], W1
0x0CE4	0x470064  	ADD	W14, #4, W0
0x0CE6	0xE10830  	CP	W1, [W0++]
0x0CE8	0xE19020  	CPB	W2, [W0--]
0x0CEA	0x310007  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
0x0CEC	0x418061  	ADD	W3, #1, W0
0x0CEE	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0CF0	0x780280  	MOV	W0, W5
0x0CF2	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0CF4	0x780105  	MOV	W5, W2
0x0CF6	0x780186  	MOV	W6, W3
0x0CF8	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
0x0CFA	0x780103  	MOV	W3, W2
0x0CFC	0x780184  	MOV	W4, W3
L_UART1_Init15:
; tmp start address is: 4 (W2)
0x0CFE	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
0x0D00	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
L_UART1_Init14:
; tmp start address is: 4 (W2)
0x0D02	0x510061  	SUB	W2, #1, W0
0x0D04	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0D06	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
0x0D08	0xA92222  	BCLR	U1STA, #1
0x0D0A	0xA8E221  	BSET	U1MODE, #15
0x0D0C	0xA84223  	BSET	U1STA, #10
0x0D0E	0x07FB70  	RCALL	_Delay_100ms
0x0D10	0x07FB6F  	RCALL	_Delay_100ms
L_end_UART1_Init:
0x0D12	0xFA8000  	ULNK
0x0D14	0x060000  	RETURN
; end of _UART1_Init
_applicationInit:
0x2036	0x781F8A  	PUSH	W10
0x2038	0x781F8B  	PUSH	W11
0x203A	0x28296B  	MOV	#lo_addr(__MIKROBUS1_SPI), W11
0x203C	0x28240A  	MOV	#lo_addr(__MIKROBUS1_GPIO), W10
0x203E	0x07FF90  	RCALL	_mp3_spiDriverInit
0x2040	0x07FEDA  	RCALL	_mp3_init
0x2042	0x07FF7F  	RCALL	_mp3_reset
0x2044	0x20800B  	MOV	#2048, W11
0x2046	0xB3C00A  	MOV.B	#0, W10
0x2048	0x07FF1E  	RCALL	_mp3_cmdWrite
0x204A	0x27A00B  	MOV	#31232, W11
0x204C	0xB3C02A  	MOV.B	#2, W10
0x204E	0x07FF1B  	RCALL	_mp3_cmdWrite
0x2050	0x22000B  	MOV	#8192, W11
0x2052	0xB3C03A  	MOV.B	#3, W10
0x2054	0x07FF18  	RCALL	_mp3_cmdWrite
0x2056	0xB3C2FB  	MOV.B	#47, W11
0x2058	0xB3C2FA  	MOV.B	#47, W10
0x205A	0x07FED9  	RCALL	_mp3_setVolume
0x205C	0xB3C02B  	MOV.B	#2, W11
0x205E	0x20A10A  	MOV	#lo_addr(?lstr1_Click_MP3_DSPIC), W10
0x2060	0x07FE93  	RCALL	_mikrobus_logWrite
L_applicationInit2:
0x2062	0x07FF35  	RCALL	_Mmc_Fat_Init
0x2064	0xE24000  	CP0.B	W0
0x2066	0x320001  	BRA Z	L_applicationInit3
L__applicationInit29:
0x2068	0x37FFFC  	BRA	L_applicationInit2
L_applicationInit3:
L_applicationInit4:
0x206A	0xEF2016  	CLR	W11
0x206C	0x20800A  	MOV	#lo_addr(_mp3_filename), W10
0x206E	0x07FEDB  	RCALL	_Mmc_Fat_Assign
0x2070	0xE24000  	CP0.B	W0
0x2072	0x3A0001  	BRA NZ	L_applicationInit5
L__applicationInit30:
0x2074	0x37FFFA  	BRA	L_applicationInit4
L_applicationInit5:
L_end_applicationInit:
0x2076	0x7805CF  	POP	W11
0x2078	0x78054F  	POP	W10
0x207A	0x060000  	RETURN
; end of _applicationInit
_mp3_spiDriverInit:
0x1F60	0x781F8A  	PUSH	W10
0x1F62	0x781F8A  	PUSH	W10
0x1F64	0x78050B  	MOV	W11, W10
0x1F66	0x07FDCD  	RCALL	__mp3_Driver_hal_spiMap
0x1F68	0x78054F  	POP	W10
0x1F6A	0x07FDAA  	RCALL	__mp3_Driver_hal_gpioMap
0x1F6C	0xB3C01A  	MOV.B	#1, W10
0x1F6E	0x806740  	MOV	__mp3_Driver_hal_gpio_csSet, W0
0x1F70	0x010000  	CALL	W0
L_end_mp3_spiDriverInit:
0x1F72	0x78054F  	POP	W10
0x1F74	0x060000  	RETURN
; end of _mp3_spiDriverInit
__mp3_Driver_hal_spiMap:
0x1B02	0x78001A  	MOV	[W10], W0
0x1B04	0x886730  	MOV	W0, __mp3_Driver_fp_spiWrite
0x1B06	0x4500E2  	ADD	W10, #2, W1
0x1B08	0x780011  	MOV	[W1], W0
0x1B0A	0x886720  	MOV	W0, __mp3_Driver_fp_spiRead
L_end_hal_spiMap:
0x1B0C	0x060000  	RETURN
; end of __mp3_Driver_hal_spiMap
__mp3_Driver_hal_gpioMap:
0x1AC0	0x4500F8  	ADD	W10, #24, W1
0x1AC2	0x780011  	MOV	[W1], W0
0x1AC4	0x886750  	MOV	W0, __mp3_Driver_hal_gpio_anGet
0x1AC6	0x450064  	ADD	W10, #4, W0
0x1AC8	0x780010  	MOV	[W0], W0
0x1ACA	0x886740  	MOV	W0, __mp3_Driver_hal_gpio_csSet
0x1ACC	0x450062  	ADD	W10, #2, W0
0x1ACE	0x780010  	MOV	[W0], W0
0x1AD0	0x886710  	MOV	W0, __mp3_Driver_hal_gpio_rstSet
0x1AD2	0x45006E  	ADD	W10, #14, W0
0x1AD4	0x780010  	MOV	[W0], W0
0x1AD6	0x886700  	MOV	W0, __mp3_Driver_hal_gpio_intSet
L_end_hal_gpioMap:
0x1AD8	0x060000  	RETURN
; end of __mp3_Driver_hal_gpioMap
easypicfusion_v7_P33FJ256GP710A__setAN_1:
0x1ADA	0xAE0014  	BTSS	W10, #0
0x1ADC	0xA902CB  	BCLR	LATB8_bit, BitPos(LATB8_bit+0)
0x1ADE	0xAF0014  	BTSC	W10, #0
0x1AE0	0xA802CB  	BSET	LATB8_bit, BitPos(LATB8_bit+0)
L_end__setAN_1:
0x1AE2	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setAN_1
easypicfusion_v7_P33FJ256GP710A__setRST_1:
0x1AE4	0xAE0014  	BTSS	W10, #0
0x1AE6	0xA922D0  	BCLR	LATC1_bit, BitPos(LATC1_bit+0)
0x1AE8	0xAF0014  	BTSC	W10, #0
0x1AEA	0xA822D0  	BSET	LATC1_bit, BitPos(LATC1_bit+0)
L_end__setRST_1:
0x1AEC	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRST_1
easypicfusion_v7_P33FJ256GP710A__setCS_1:
0x18C0	0xAE0014  	BTSS	W10, #0
0x18C2	0xA942D0  	BCLR	LATC2_bit, BitPos(LATC2_bit+0)
0x18C4	0xAF0014  	BTSC	W10, #0
0x18C6	0xA842D0  	BSET	LATC2_bit, BitPos(LATC2_bit+0)
L_end__setCS_1:
0x18C8	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setCS_1
easypicfusion_v7_P33FJ256GP710A__setSCK_1:
0x1866	0xAE0014  	BTSS	W10, #0
0x1868	0xA9C2E2  	BCLR	LATF6_bit, BitPos(LATF6_bit+0)
0x186A	0xAF0014  	BTSC	W10, #0
0x186C	0xA8C2E2  	BSET	LATF6_bit, BitPos(LATF6_bit+0)
L_end__setSCK_1:
0x186E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCK_1
easypicfusion_v7_P33FJ256GP710A__setMISO_1:
0x1870	0xAE0014  	BTSS	W10, #0
0x1872	0xA9E2E2  	BCLR	LATF7_bit, BitPos(LATF7_bit+0)
0x1874	0xAF0014  	BTSC	W10, #0
0x1876	0xA8E2E2  	BSET	LATF7_bit, BitPos(LATF7_bit+0)
L_end__setMISO_1:
0x1878	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMISO_1
easypicfusion_v7_P33FJ256GP710A__setMOSI_1:
0x187A	0xAE0014  	BTSS	W10, #0
0x187C	0xA902E3  	BCLR	LATF8_bit, BitPos(LATF8_bit+0)
0x187E	0xAF0014  	BTSC	W10, #0
0x1880	0xA802E3  	BSET	LATF8_bit, BitPos(LATF8_bit+0)
L_end__setMOSI_1:
0x1882	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMOSI_1
easypicfusion_v7_P33FJ256GP710A__setPWM_1:
0x184E	0xAE0014  	BTSS	W10, #0
0x1850	0xA902D6  	BCLR	LATD0_bit, BitPos(LATD0_bit+0)
0x1852	0xAF0014  	BTSC	W10, #0
0x1854	0xA802D6  	BSET	LATD0_bit, BitPos(LATD0_bit+0)
L_end__setPWM_1:
0x1856	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setPWM_1
easypicfusion_v7_P33FJ256GP710A__setINT_1:
0x1858	0x000000  	NOP
L_end__setINT_1:
0x185A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setINT_1
easypicfusion_v7_P33FJ256GP710A__setRX_1:
0x185C	0xAE0014  	BTSS	W10, #0
0x185E	0xA982E2  	BCLR	LATF4_bit, BitPos(LATF4_bit+0)
0x1860	0xAF0014  	BTSC	W10, #0
0x1862	0xA882E2  	BSET	LATF4_bit, BitPos(LATF4_bit+0)
L_end__setRX_1:
0x1864	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRX_1
easypicfusion_v7_P33FJ256GP710A__setTX_1:
0x18A2	0xAE0014  	BTSS	W10, #0
0x18A4	0xA9A2E2  	BCLR	LATF5_bit, BitPos(LATF5_bit+0)
0x18A6	0xAF0014  	BTSC	W10, #0
0x18A8	0xA8A2E2  	BSET	LATF5_bit, BitPos(LATF5_bit+0)
L_end__setTX_1:
0x18AA	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setTX_1
easypicfusion_v7_P33FJ256GP710A__setSCL_1:
0x18AC	0xAE0014  	BTSS	W10, #0
0x18AE	0xA942C4  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
0x18B0	0xAF0014  	BTSC	W10, #0
0x18B2	0xA842C4  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
L_end__setSCL_1:
0x18B4	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCL_1
easypicfusion_v7_P33FJ256GP710A__setSDA_1:
0x18B6	0xAE0014  	BTSS	W10, #0
0x18B8	0xA962C4  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
0x18BA	0xAF0014  	BTSC	W10, #0
0x18BC	0xA862C4  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
L_end__setSDA_1:
0x18BE	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSDA_1
easypicfusion_v7_P33FJ256GP710A__setAN_2:
0x1884	0xAE0014  	BTSS	W10, #0
0x1886	0xA922CB  	BCLR	LATB9_bit, BitPos(LATB9_bit+0)
0x1888	0xAF0014  	BTSC	W10, #0
0x188A	0xA822CB  	BSET	LATB9_bit, BitPos(LATB9_bit+0)
L_end__setAN_2:
0x188C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setAN_2
easypicfusion_v7_P33FJ256GP710A__setRST_2:
0x188E	0xAE0014  	BTSS	W10, #0
0x1890	0xA962D0  	BCLR	LATC3_bit, BitPos(LATC3_bit+0)
0x1892	0xAF0014  	BTSC	W10, #0
0x1894	0xA862D0  	BSET	LATC3_bit, BitPos(LATC3_bit+0)
L_end__setRST_2:
0x1896	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRST_2
easypicfusion_v7_P33FJ256GP710A__setCS_2:
0x1898	0xAE0014  	BTSS	W10, #0
0x189A	0xA982D0  	BCLR	LATC4_bit, BitPos(LATC4_bit+0)
0x189C	0xAF0014  	BTSC	W10, #0
0x189E	0xA882D0  	BSET	LATC4_bit, BitPos(LATC4_bit+0)
L_end__setCS_2:
0x18A0	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setCS_2
easypicfusion_v7_P33FJ256GP710A__setSCK_2:
0x1B0E	0xAE0014  	BTSS	W10, #0
0x1B10	0xA9C2E2  	BCLR	LATF6_bit, BitPos(LATF6_bit+0)
0x1B12	0xAF0014  	BTSC	W10, #0
0x1B14	0xA8C2E2  	BSET	LATF6_bit, BitPos(LATF6_bit+0)
L_end__setSCK_2:
0x1B16	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCK_2
easypicfusion_v7_P33FJ256GP710A__setMISO_2:
0x1B7E	0xAE0014  	BTSS	W10, #0
0x1B80	0xA9E2E2  	BCLR	LATF7_bit, BitPos(LATF7_bit+0)
0x1B82	0xAF0014  	BTSC	W10, #0
0x1B84	0xA8E2E2  	BSET	LATF7_bit, BitPos(LATF7_bit+0)
L_end__setMISO_2:
0x1B86	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMISO_2
easypicfusion_v7_P33FJ256GP710A__setMOSI_2:
0x1B6C	0xAE0014  	BTSS	W10, #0
0x1B6E	0xA902E3  	BCLR	LATF8_bit, BitPos(LATF8_bit+0)
0x1B70	0xAF0014  	BTSC	W10, #0
0x1B72	0xA802E3  	BSET	LATF8_bit, BitPos(LATF8_bit+0)
L_end__setMOSI_2:
0x1B74	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMOSI_2
easypicfusion_v7_P33FJ256GP710A__setPWM_2:
0x1BA8	0xAE0014  	BTSS	W10, #0
0x1BAA	0xA922D6  	BCLR	LATD1_bit, BitPos(LATD1_bit+0)
0x1BAC	0xAF0014  	BTSC	W10, #0
0x1BAE	0xA822D6  	BSET	LATD1_bit, BitPos(LATD1_bit+0)
L_end__setPWM_2:
0x1BB0	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setPWM_2
easypicfusion_v7_P33FJ256GP710A__setINT_2:
0x1BB2	0x000000  	NOP
L_end__setINT_2:
0x1BB4	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setINT_2
easypicfusion_v7_P33FJ256GP710A__setRX_2:
0x1B94	0xAE0014  	BTSS	W10, #0
0x1B96	0xA982E3  	BCLR	LATF12_bit, BitPos(LATF12_bit+0)
0x1B98	0xAF0014  	BTSC	W10, #0
0x1B9A	0xA882E3  	BSET	LATF12_bit, BitPos(LATF12_bit+0)
L_end__setRX_2:
0x1B9C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRX_2
easypicfusion_v7_P33FJ256GP710A__setTX_2:
0x1B9E	0xAE0014  	BTSS	W10, #0
0x1BA0	0xA9A2E3  	BCLR	LATF13_bit, BitPos(LATF13_bit+0)
0x1BA2	0xAF0014  	BTSC	W10, #0
0x1BA4	0xA8A2E3  	BSET	LATF13_bit, BitPos(LATF13_bit+0)
L_end__setTX_2:
0x1BA6	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setTX_2
easypicfusion_v7_P33FJ256GP710A__setSCL_2:
0x1B62	0xAE0014  	BTSS	W10, #0
0x1B64	0xA942C4  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
0x1B66	0xAF0014  	BTSC	W10, #0
0x1B68	0xA842C4  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
L_end__setSCL_2:
0x1B6A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCL_2
easypicfusion_v7_P33FJ256GP710A__setSDA_2:
0x1B30	0xAE0014  	BTSS	W10, #0
0x1B32	0xA962C4  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
0x1B34	0xAF0014  	BTSC	W10, #0
0x1B36	0xA862C4  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
L_end__setSDA_2:
0x1B38	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSDA_2
_mp3_init:
0x1DF6	0x781F8A  	PUSH	W10
0x1DF8	0xB3C01A  	MOV.B	#1, W10
0x1DFA	0x806700  	MOV	__mp3_Driver_hal_gpio_intSet, W0
0x1DFC	0x010000  	CALL	W0
0x1DFE	0xB3C01A  	MOV.B	#1, W10
0x1E00	0x806740  	MOV	__mp3_Driver_hal_gpio_csSet, W0
0x1E02	0x010000  	CALL	W0
0x1E04	0xB3C01A  	MOV.B	#1, W10
0x1E06	0x806710  	MOV	__mp3_Driver_hal_gpio_rstSet, W0
0x1E08	0x010000  	CALL	W0
L_end_mp3_init:
0x1E0A	0x78054F  	POP	W10
0x1E0C	0x060000  	RETURN
; end of _mp3_init
_mp3_reset:
0x1F42	0x781F8A  	PUSH	W10
0x1F44	0xEF2014  	CLR	W10
0x1F46	0x806710  	MOV	__mp3_Driver_hal_gpio_rstSet, W0
0x1F48	0x010000  	CALL	W0
0x1F4A	0x07F252  	RCALL	_Delay_100ms
0x1F4C	0xB3C01A  	MOV.B	#1, W10
0x1F4E	0x806710  	MOV	__mp3_Driver_hal_gpio_rstSet, W0
0x1F50	0x010000  	CALL	W0
L_mp3_reset6:
0x1F52	0x806751  	MOV	__mp3_Driver_hal_gpio_anGet, W1
0x1F54	0x010001  	CALL	W1
0x1F56	0xE24000  	CP0.B	W0
0x1F58	0x3A0001  	BRA NZ	L_mp3_reset7
L__mp3_reset27:
0x1F5A	0x37FFFB  	BRA	L_mp3_reset6
L_mp3_reset7:
L_end_mp3_reset:
0x1F5C	0x78054F  	POP	W10
0x1F5E	0x060000  	RETURN
; end of _mp3_reset
easypicfusion_v7_P33FJ256GP710A__getAN_1:
0x1B52	0xEF6000  	CLR.B	W0
0x1B54	0xAF02C9  	BTSC	RB8_bit, BitPos(RB8_bit+0)
0x1B56	0xEC6000  	INC.B	W0
L_end__getAN_1:
0x1B58	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getAN_1
easypicfusion_v7_P33FJ256GP710A__getRST_1:
0x1B5A	0xEF6000  	CLR.B	W0
0x1B5C	0xAF22CE  	BTSC	RC1_bit, BitPos(RC1_bit+0)
0x1B5E	0xEC6000  	INC.B	W0
L_end__getRST_1:
0x1B60	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getRST_1
easypicfusion_v7_P33FJ256GP710A__getCS_1:
0x1B42	0xEF6000  	CLR.B	W0
0x1B44	0xAF42CE  	BTSC	RC2_bit, BitPos(RC2_bit+0)
0x1B46	0xEC6000  	INC.B	W0
L_end__getCS_1:
0x1B48	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getCS_1
easypicfusion_v7_P33FJ256GP710A__getSCK_1:
0x1B18	0xEF6000  	CLR.B	W0
0x1B1A	0xAFC2E0  	BTSC	RF6_bit, BitPos(RF6_bit+0)
0x1B1C	0xEC6000  	INC.B	W0
L_end__getSCK_1:
0x1B1E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSCK_1
easypicfusion_v7_P33FJ256GP710A__getMISO_1:
0x1B28	0xEF6000  	CLR.B	W0
0x1B2A	0xAFE2E0  	BTSC	RF7_bit, BitPos(RF7_bit+0)
0x1B2C	0xEC6000  	INC.B	W0
L_end__getMISO_1:
0x1B2E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getMISO_1
easypicfusion_v7_P33FJ256GP710A__getMOSI_1:
0x1B8C	0xEF6000  	CLR.B	W0
0x1B8E	0xAF02E1  	BTSC	RF8_bit, BitPos(RF8_bit+0)
0x1B90	0xEC6000  	INC.B	W0
L_end__getMOSI_1:
0x1B92	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getMOSI_1
easypicfusion_v7_P33FJ256GP710A__getPWM_1:
0x1B76	0xEF6000  	CLR.B	W0
0x1B78	0xAF02D4  	BTSC	RD0_bit, BitPos(RD0_bit+0)
0x1B7A	0xEC6000  	INC.B	W0
L_end__getPWM_1:
0x1B7C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getPWM_1
easypicfusion_v7_P33FJ256GP710A__getINT_1:
0x1B88	0xEF2000  	CLR	W0
L_end__getINT_1:
0x1B8A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getINT_1
easypicfusion_v7_P33FJ256GP710A__getRX_1:
0x1B4A	0xEF6000  	CLR.B	W0
0x1B4C	0xAF82E0  	BTSC	RF4_bit, BitPos(RF4_bit+0)
0x1B4E	0xEC6000  	INC.B	W0
L_end__getRX_1:
0x1B50	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getRX_1
easypicfusion_v7_P33FJ256GP710A__getTX_1:
0x1B3A	0xEF6000  	CLR.B	W0
0x1B3C	0xAFA2E0  	BTSC	RF5_bit, BitPos(RF5_bit+0)
0x1B3E	0xEC6000  	INC.B	W0
L_end__getTX_1:
0x1B40	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getTX_1
easypicfusion_v7_P33FJ256GP710A__getSCL_1:
0x1B20	0xEF6000  	CLR.B	W0
0x1B22	0xAF42C2  	BTSC	RA2_bit, BitPos(RA2_bit+0)
0x1B24	0xEC6000  	INC.B	W0
L_end__getSCL_1:
0x1B26	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSCL_1
easypicfusion_v7_P33FJ256GP710A__getSDA_1:
0x1846	0xEF6000  	CLR.B	W0
0x1848	0xAF62C2  	BTSC	RA3_bit, BitPos(RA3_bit+0)
0x184A	0xEC6000  	INC.B	W0
L_end__getSDA_1:
0x184C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSDA_1
easypicfusion_v7_P33FJ256GP710A__getAN_2:
0x1254	0xEF6000  	CLR.B	W0
0x1256	0xAF22C9  	BTSC	RB9_bit, BitPos(RB9_bit+0)
0x1258	0xEC6000  	INC.B	W0
L_end__getAN_2:
0x125A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getAN_2
easypicfusion_v7_P33FJ256GP710A__getRST_2:
0x124C	0xEF6000  	CLR.B	W0
0x124E	0xAF62CE  	BTSC	RC3_bit, BitPos(RC3_bit+0)
0x1250	0xEC6000  	INC.B	W0
L_end__getRST_2:
0x1252	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getRST_2
easypicfusion_v7_P33FJ256GP710A__getCS_2:
0x125C	0xEF6000  	CLR.B	W0
0x125E	0xAF82CE  	BTSC	RC4_bit, BitPos(RC4_bit+0)
0x1260	0xEC6000  	INC.B	W0
L_end__getCS_2:
0x1262	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getCS_2
easypicfusion_v7_P33FJ256GP710A__getSCK_2:
0x126C	0xEF6000  	CLR.B	W0
0x126E	0xAFC2E0  	BTSC	RF6_bit, BitPos(RF6_bit+0)
0x1270	0xEC6000  	INC.B	W0
L_end__getSCK_2:
0x1272	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSCK_2
easypicfusion_v7_P33FJ256GP710A__getMISO_2:
0x1264	0xEF6000  	CLR.B	W0
0x1266	0xAFE2E0  	BTSC	RF7_bit, BitPos(RF7_bit+0)
0x1268	0xEC6000  	INC.B	W0
L_end__getMISO_2:
0x126A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getMISO_2
easypicfusion_v7_P33FJ256GP710A__getMOSI_2:
0x123C	0xEF6000  	CLR.B	W0
0x123E	0xAF02E1  	BTSC	RF8_bit, BitPos(RF8_bit+0)
0x1240	0xEC6000  	INC.B	W0
L_end__getMOSI_2:
0x1242	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getMOSI_2
easypicfusion_v7_P33FJ256GP710A__getPWM_2:
0x1244	0xEF6000  	CLR.B	W0
0x1246	0xAF22D4  	BTSC	RD1_bit, BitPos(RD1_bit+0)
0x1248	0xEC6000  	INC.B	W0
L_end__getPWM_2:
0x124A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getPWM_2
easypicfusion_v7_P33FJ256GP710A__getINT_2:
0x1238	0xEF2000  	CLR	W0
L_end__getINT_2:
0x123A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getINT_2
easypicfusion_v7_P33FJ256GP710A__getRX_2:
0x1230	0xEF6000  	CLR.B	W0
0x1232	0xAF82E1  	BTSC	RF12_bit, BitPos(RF12_bit+0)
0x1234	0xEC6000  	INC.B	W0
L_end__getRX_2:
0x1236	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getRX_2
easypicfusion_v7_P33FJ256GP710A__getTX_2:
0x1274	0xEF6000  	CLR.B	W0
0x1276	0xAFA2E1  	BTSC	RF13_bit, BitPos(RF13_bit+0)
0x1278	0xEC6000  	INC.B	W0
L_end__getTX_2:
0x127A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getTX_2
easypicfusion_v7_P33FJ256GP710A__getSCL_2:
0x1754	0xEF6000  	CLR.B	W0
0x1756	0xAF42C2  	BTSC	RA2_bit, BitPos(RA2_bit+0)
0x1758	0xEC6000  	INC.B	W0
L_end__getSCL_2:
0x175A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSCL_2
easypicfusion_v7_P33FJ256GP710A__getSDA_2:
0x174C	0xEF6000  	CLR.B	W0
0x174E	0xAF62C2  	BTSC	RA3_bit, BitPos(RA3_bit+0)
0x1750	0xEC6000  	INC.B	W0
L_end__getSDA_2:
0x1752	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__getSDA_2
_mp3_cmdWrite:
0x1E86	0xFA0004  	LNK	#4
0x1E88	0x781F8A  	PUSH	W10
0x1E8A	0x781F8B  	PUSH	W11
0x1E8C	0x470160  	ADD	W14, #0, W2
0x1E8E	0xB3C020  	MOV.B	#2, W0
0x1E90	0x784900  	MOV.B	W0, [W2]
0x1E92	0x410061  	ADD	W2, #1, W0
0x1E94	0x78480A  	MOV.B	W10, [W0]
0x1E96	0x4100E2  	ADD	W2, #2, W1
0x1E98	0xDE5848  	LSR	W11, #8, W0
0x1E9A	0x784880  	MOV.B	W0, [W1]
0x1E9C	0x4100E3  	ADD	W2, #3, W1
0x1E9E	0x200FF0  	MOV	#255, W0
0x1EA0	0x658000  	AND	W11, W0, W0
0x1EA2	0x784880  	MOV.B	W0, [W1]
0x1EA4	0xEF2014  	CLR	W10
0x1EA6	0x806740  	MOV	__mp3_Driver_hal_gpio_csSet, W0
0x1EA8	0x010000  	CALL	W0
0x1EAA	0x470060  	ADD	W14, #0, W0
0x1EAC	0x20004B  	MOV	#4, W11
0x1EAE	0x780500  	MOV	W0, W10
0x1EB0	0x07FCBA  	RCALL	__mp3_Driver_hal_spiWrite
0x1EB2	0xB3C01A  	MOV.B	#1, W10
0x1EB4	0x806740  	MOV	__mp3_Driver_hal_gpio_csSet, W0
0x1EB6	0x010000  	CALL	W0
L_mp3_cmdWrite10:
0x1EB8	0x806751  	MOV	__mp3_Driver_hal_gpio_anGet, W1
0x1EBA	0xBE9F8A  	PUSH.D	W10
0x1EBC	0x010001  	CALL	W1
0x1EBE	0xBE054F  	POP.D	W10
0x1EC0	0xE24000  	CP0.B	W0
0x1EC2	0x3A0001  	BRA NZ	L_mp3_cmdWrite11
L__mp3_cmdWrite31:
0x1EC4	0x37FFF9  	BRA	L_mp3_cmdWrite10
L_mp3_cmdWrite11:
L_end_mp3_cmdWrite:
0x1EC6	0x7805CF  	POP	W11
0x1EC8	0x78054F  	POP	W10
0x1ECA	0xFA8000  	ULNK
0x1ECC	0x060000  	RETURN
; end of _mp3_cmdWrite
__mp3_Driver_hal_spiWrite:
; ptr start address is: 4 (W2)
0x1826	0x78010A  	MOV	W10, W2
; ptr end address is: 4 (W2)
L___mp3_Driver_hal_spiWrite0:
; ptr start address is: 4 (W2)
0x1828	0x78008B  	MOV	W11, W1
0x182A	0x558061  	SUB	W11, #1, W0
0x182C	0x780580  	MOV	W0, W11
0x182E	0xE20002  	CP0	W1
0x1830	0x320009  	BRA Z	L___mp3_Driver_hal_spiWrite1
L___mp3_Driver_hal_spiWrite19:
0x1832	0x781F82  	PUSH	W2
0x1834	0xBE9F8A  	PUSH.D	W10
0x1836	0xFB8512  	ZE	[W2], W10
0x1838	0x806730  	MOV	__mp3_Driver_fp_spiWrite, W0
0x183A	0x010000  	CALL	W0
0x183C	0xBE054F  	POP.D	W10
0x183E	0x78014F  	POP	W2
0x1840	0xEC2004  	INC	W2
; ptr end address is: 4 (W2)
0x1842	0x37FFF2  	BRA	L___mp3_Driver_hal_spiWrite0
L___mp3_Driver_hal_spiWrite1:
L_end_hal_spiWrite:
0x1844	0x060000  	RETURN
; end of __mp3_Driver_hal_spiWrite
_SPI1_Write:
0x09D0	0xFA0000  	LNK	#0
0x09D2	0x07FECE  	RCALL	_SPI1_Read
L_end_SPI1_Write:
0x09D4	0xFA8000  	ULNK
0x09D6	0x060000  	RETURN
; end of _SPI1_Write
_SPI1_Read:
0x0770	0xFA0000  	LNK	#0
0x0772	0xA9C240  	BCLR	SPI1STAT, #6
L_SPI1_Read0:
0x0774	0xAE2240  	BTSS	SPI1STAT, #1
0x0776	0x370001  	BRA	L_SPI1_Read1
0x0778	0x37FFFD  	BRA	L_SPI1_Read0
L_SPI1_Read1:
0x077A	0x88124A  	MOV	W10, SPI1BUF
L_SPI1_Read2:
0x077C	0xAF0240  	BTSC	SPI1STAT, #0
0x077E	0x370001  	BRA	L_SPI1_Read3
0x0780	0x37FFFD  	BRA	L_SPI1_Read2
L_SPI1_Read3:
0x0782	0xBF8248  	MOV	SPI1BUF, WREG
L_end_SPI1_Read:
0x0784	0xFA8000  	ULNK
0x0786	0x060000  	RETURN
; end of _SPI1_Read
_SPI2_Write:
0x0B18	0xFA0000  	LNK	#0
0x0B1A	0x07FDCE  	RCALL	_SPI2_Read
L_end_SPI2_Write:
0x0B1C	0xFA8000  	ULNK
0x0B1E	0x060000  	RETURN
; end of _SPI2_Write
_SPI2_Read:
0x06B8	0xFA0000  	LNK	#0
0x06BA	0xA9C260  	BCLR	SPI2STAT, #6
L_SPI2_Read4:
0x06BC	0xAE2260  	BTSS	SPI2STAT, #1
0x06BE	0x370001  	BRA	L_SPI2_Read5
0x06C0	0x37FFFD  	BRA	L_SPI2_Read4
L_SPI2_Read5:
0x06C2	0x88134A  	MOV	W10, SPI2BUF
L_SPI2_Read6:
0x06C4	0xAF0260  	BTSC	SPI2STAT, #0
0x06C6	0x370001  	BRA	L_SPI2_Read7
0x06C8	0x37FFFD  	BRA	L_SPI2_Read6
L_SPI2_Read7:
0x06CA	0xBF8268  	MOV	SPI2BUF, WREG
L_end_SPI2_Read:
0x06CC	0xFA8000  	ULNK
0x06CE	0x060000  	RETURN
; end of _SPI2_Read
_UART1_Write:
0x0B2E	0xFA0000  	LNK	#0
L_UART1_Write0:
0x0B30	0xAF0223  	BTSC	U1STA, #8
0x0B32	0x370001  	BRA	L_UART1_Write1
0x0B34	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
0x0B36	0x88112A  	MOV	W10, U1TXREG
L_end_UART1_Write:
0x0B38	0xFA8000  	ULNK
0x0B3A	0x060000  	RETURN
; end of _UART1_Write
_UART2_Write:
0x0B20	0xFA0000  	LNK	#0
L_UART2_Write25:
0x0B22	0xAF0233  	BTSC	U2STA, #8
0x0B24	0x370001  	BRA	L_UART2_Write26
0x0B26	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
0x0B28	0x8811AA  	MOV	W10, U2TXREG
L_end_UART2_Write:
0x0B2A	0xFA8000  	ULNK
0x0B2C	0x060000  	RETURN
; end of _UART2_Write
_mp3_setVolume:
0x1E0E	0x781F8A  	PUSH	W10
0x1E10	0x781F8B  	PUSH	W11
0x1E12	0xFB800A  	ZE	W10, W0
0x1E14	0xDD00C8  	SL	W0, #8, W1
0x1E16	0xFB800B  	ZE	W11, W0
0x1E18	0x408000  	ADD	W1, W0, W0
0x1E1A	0x780580  	MOV	W0, W11
0x1E1C	0xB3C0BA  	MOV.B	#11, W10
0x1E1E	0x070033  	RCALL	_mp3_cmdWrite
L_end_mp3_setVolume:
0x1E20	0x7805CF  	POP	W11
0x1E22	0x78054F  	POP	W10
0x1E24	0x060000  	RETURN
; end of _mp3_setVolume
_mikrobus_logWrite:
0x1D88	0xFA0002  	LNK	#2
0x1D8A	0x781F8A  	PUSH	W10
; ptr start address is: 2 (W1)
0x1D8C	0x78008A  	MOV	W10, W1
0x1D8E	0x2000D0  	MOV	#13, W0
0x1D90	0x984700  	MOV.B	W0, [W14+0]
0x1D92	0x2000A0  	MOV	#10, W0
0x1D94	0x984710  	MOV.B	W0, [W14+1]
0x1D96	0x370025  	BRA	L_mikrobus_logWrite47
L_mikrobus_logWrite49:
0x1D98	0x780501  	MOV	W1, W10
; ptr end address is: 2 (W1)
0x1D9A	0x07FCD1  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x1D9C	0x370029  	BRA	L_mikrobus_logWrite48
L_mikrobus_logWrite50:
; ptr start address is: 2 (W1)
0x1D9E	0x780001  	MOV	W1, W0
L_mikrobus_logWrite51:
; ptr end address is: 2 (W1)
; ptr start address is: 0 (W0)
0x1DA0	0xE00410  	CP0.B	[W0]
0x1DA2	0x320008  	BRA Z	L_mikrobus_logWrite52
L__mikrobus_logWrite150:
0x1DA4	0x781F80  	PUSH	W0
0x1DA6	0xBE9F8A  	PUSH.D	W10
0x1DA8	0x780500  	MOV	W0, W10
0x1DAA	0x07FCC9  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x1DAC	0xBE054F  	POP.D	W10
0x1DAE	0x78004F  	POP	W0
0x1DB0	0xEC2000  	INC	W0
; ptr end address is: 0 (W0)
0x1DB2	0x37FFF6  	BRA	L_mikrobus_logWrite51
L_mikrobus_logWrite52:
0x1DB4	0x37001D  	BRA	L_mikrobus_logWrite48
L_mikrobus_logWrite53:
; ptr start address is: 2 (W1)
0x1DB6	0x780001  	MOV	W1, W0
L_mikrobus_logWrite54:
; ptr end address is: 2 (W1)
; ptr start address is: 0 (W0)
0x1DB8	0xE00410  	CP0.B	[W0]
0x1DBA	0x320008  	BRA Z	L_mikrobus_logWrite55
L__mikrobus_logWrite151:
0x1DBC	0x781F80  	PUSH	W0
0x1DBE	0xBE9F8A  	PUSH.D	W10
0x1DC0	0x780500  	MOV	W0, W10
0x1DC2	0x07FCBD  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x1DC4	0xBE054F  	POP.D	W10
0x1DC6	0x78004F  	POP	W0
0x1DC8	0xEC2000  	INC	W0
; ptr end address is: 0 (W0)
0x1DCA	0x37FFF6  	BRA	L_mikrobus_logWrite54
L_mikrobus_logWrite55:
0x1DCC	0x470060  	ADD	W14, #0, W0
0x1DCE	0xBE9F8A  	PUSH.D	W10
0x1DD0	0x780500  	MOV	W0, W10
0x1DD2	0x07FCB5  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x1DD4	0x470061  	ADD	W14, #1, W0
0x1DD6	0x780500  	MOV	W0, W10
0x1DD8	0x07FCB2  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x1DDA	0xBE054F  	POP.D	W10
0x1DDC	0x370009  	BRA	L_mikrobus_logWrite48
L_mikrobus_logWrite56:
0x1DDE	0xB3C060  	MOV.B	#6, W0
0x1DE0	0x370007  	BRA	L_end_mikrobus_logWrite
L_mikrobus_logWrite47:
; ptr start address is: 2 (W1)
0x1DE2	0xE15C60  	CP.B	W11, #0
0x1DE4	0x32FFD9  	BRA Z	L_mikrobus_logWrite49
L__mikrobus_logWrite152:
0x1DE6	0xE15C61  	CP.B	W11, #1
0x1DE8	0x32FFDA  	BRA Z	L_mikrobus_logWrite50
L__mikrobus_logWrite153:
0x1DEA	0xE15C62  	CP.B	W11, #2
0x1DEC	0x32FFE4  	BRA Z	L_mikrobus_logWrite53
L__mikrobus_logWrite154:
; ptr end address is: 2 (W1)
0x1DEE	0x37FFF7  	BRA	L_mikrobus_logWrite56
L_mikrobus_logWrite48:
L_end_mikrobus_logWrite:
0x1DF0	0x78054F  	POP	W10
0x1DF2	0xFA8000  	ULNK
0x1DF4	0x060000  	RETURN
; end of _mikrobus_logWrite
easypicfusion_v7_P33FJ256GP710A__log_write:
0x173E	0x781F8A  	PUSH	W10
0x1740	0xFB851A  	ZE	[W10], W10
0x1742	0x807830  	MOV	_logger, W0
0x1744	0x010000  	CALL	W0
0x1746	0xEF2000  	CLR	W0
L_end__log_write:
0x1748	0x78054F  	POP	W10
0x174A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_write
_Mmc_Fat_Init:
0x1ECE	0xFA0000  	LNK	#0
; rslt start address is: 2 (W1)
0x1ED0	0xEF2002  	CLR	W1
; rslt end address is: 2 (W1)
L_Mmc_Fat_Init319:
; rslt start address is: 2 (W1)
0x1ED2	0x781F81  	PUSH	W1
0x1ED4	0x07FA25  	RCALL	_Mmc_Init
0x1ED6	0x7800CF  	POP	W1
0x1ED8	0xEC6002  	INC.B	W1
0x1EDA	0xE24000  	CP0.B	W0
0x1EDC	0x320004  	BRA Z	L__Mmc_Fat_Init443
L__Mmc_Fat_Init723:
0x1EDE	0xB3C320  	MOV.B	#50, W0
0x1EE0	0xE10C00  	CP.B	W1, W0
0x1EE2	0x310001  	BRA GEU	L__Mmc_Fat_Init442
L__Mmc_Fat_Init724:
0x1EE4	0x37FFF6  	BRA	L_Mmc_Fat_Init319
L__Mmc_Fat_Init443:
L__Mmc_Fat_Init442:
0x1EE6	0xB3C320  	MOV.B	#50, W0
0x1EE8	0xE10C00  	CP.B	W1, W0
0x1EEA	0x390002  	BRA LTU	L_Mmc_Fat_Init324
L__Mmc_Fat_Init725:
; rslt end address is: 2 (W1)
0x1EEC	0xB3CFF0  	MOV.B	#255, W0
0x1EEE	0x370002  	BRA	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init324:
0x1EF0	0x07F9C5  	RCALL	_Mmc_Init_Vars
0x1EF2	0x07FA76  	RCALL	__Lib_MmcFat16_Mmc_Fat_Get_Info
L_end_Mmc_Fat_Init:
0x1EF4	0xFA8000  	ULNK
0x1EF6	0x060000  	RETURN
; end of _Mmc_Fat_Init
_Mmc_Init:
0x1320	0xFA0002  	LNK	#2
0x1322	0x781F8A  	PUSH	W10
0x1324	0x781F8B  	PUSH	W11
0x1326	0x781F8C  	PUSH	W12
0x1328	0x781F8D  	PUSH	W13
0x132A	0x20A291  	MOV	#lo_addr(__Lib_Mmc_cardType), W1
0x132C	0xB3C050  	MOV.B	#5, W0
0x132E	0x784880  	MOV.B	W0, [W1]
0x1330	0xA982D3  	BCLR	Mmc_Chip_Select_Direction, BitPos(Mmc_Chip_Select_Direction+0)
0x1332	0x07FC08  	RCALL	__Lib_Mmc_Mmc_DeSelect
; cnt start address is: 2 (W1)
0x1334	0xEF2002  	CLR	W1
; cnt end address is: 2 (W1)
L_Mmc_Init19:
; cnt start address is: 2 (W1)
0x1336	0xE1086A  	CP	W1, #10
0x1338	0x310008  	BRA GEU	L_Mmc_Init20
L__Mmc_Init95:
0x133A	0x781F81  	PUSH	W1
0x133C	0x200FFA  	MOV	#255, W10
0x133E	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x1340	0x010000  	CALL	W0
0x1342	0x7800CF  	POP	W1
; cnt start address is: 0 (W0)
0x1344	0x408061  	ADD	W1, #1, W0
; cnt end address is: 2 (W1)
0x1346	0x780080  	MOV	W0, W1
; cnt end address is: 0 (W0)
0x1348	0x37FFF6  	BRA	L_Mmc_Init19
L_Mmc_Init20:
0x134A	0x07FBF8  	RCALL	__Lib_Mmc_Mmc_Select
0x134C	0xB3C95D  	MOV.B	#149, W13
0x134E	0xEF2016  	CLR	W11
0x1350	0xEF2018  	CLR	W12
0x1352	0xEF2014  	CLR	W10
0x1354	0x07FB9A  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x1356	0x980700  	MOV	W0, [W14+0]
0x1358	0x07FBF5  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x135A	0x90000E  	MOV	[W14+0], W0
0x135C	0xE10061  	CP	W0, #1
0x135E	0x320002  	BRA Z	L_Mmc_Init22
L__Mmc_Init96:
0x1360	0x200010  	MOV	#1, W0
0x1362	0x370038  	BRA	L_end_Mmc_Init
L_Mmc_Init22:
0x1364	0x07FBEB  	RCALL	__Lib_Mmc_Mmc_Select
0x1366	0xB3C87D  	MOV.B	#135, W13
0x1368	0x201AAB  	MOV	#426, W11
0x136A	0x20000C  	MOV	#0, W12
0x136C	0xB3C08A  	MOV.B	#8, W10
0x136E	0x07FB8D  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x1370	0x980700  	MOV	W0, [W14+0]
0x1372	0x200FFA  	MOV	#255, W10
0x1374	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x1376	0x010000  	CALL	W0
0x1378	0x200FFA  	MOV	#255, W10
0x137A	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x137C	0x010000  	CALL	W0
0x137E	0x200FFA  	MOV	#255, W10
0x1380	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x1382	0x010000  	CALL	W0
0x1384	0x200FFA  	MOV	#255, W10
0x1386	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x1388	0x010000  	CALL	W0
0x138A	0x07FBDC  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x138C	0x90000E  	MOV	[W14+0], W0
0x138E	0xE10061  	CP	W0, #1
0x1390	0x320007  	BRA Z	L_Mmc_Init23
L__Mmc_Init97:
0x1392	0xB3C01A  	MOV.B	#1, W10
0x1394	0x07FAA8  	RCALL	__Lib_Mmc_Mmc_UnIdle
0x1396	0xE20000  	CP0	W0
0x1398	0x320002  	BRA Z	L_Mmc_Init24
L__Mmc_Init98:
0x139A	0xEF2014  	CLR	W10
0x139C	0x07FAA4  	RCALL	__Lib_Mmc_Mmc_UnIdle
L_Mmc_Init24:
0x139E	0x370002  	BRA	L_Mmc_Init25
L_Mmc_Init23:
0x13A0	0xB3C02A  	MOV.B	#2, W10
0x13A2	0x07FAA1  	RCALL	__Lib_Mmc_Mmc_UnIdle
L_Mmc_Init25:
0x13A4	0x20A290  	MOV	#lo_addr(__Lib_Mmc_cardType), W0
0x13A6	0xFB8010  	ZE	[W0], W0
0x13A8	0xE10065  	CP	W0, #5
0x13AA	0x3A0002  	BRA NZ	L_Mmc_Init26
L__Mmc_Init99:
0x13AC	0x200020  	MOV	#2, W0
0x13AE	0x370012  	BRA	L_end_Mmc_Init
L_Mmc_Init26:
0x13B0	0x20A290  	MOV	#lo_addr(__Lib_Mmc_cardType), W0
0x13B2	0xFB8010  	ZE	[W0], W0
0x13B4	0xE10064  	CP	W0, #4
0x13B6	0x32000D  	BRA Z	L_Mmc_Init27
L__Mmc_Init100:
0x13B8	0x07FBC1  	RCALL	__Lib_Mmc_Mmc_Select
0x13BA	0xB3CFFD  	MOV.B	#255, W13
0x13BC	0x20200B  	MOV	#512, W11
0x13BE	0x20000C  	MOV	#0, W12
0x13C0	0xB3C10A  	MOV.B	#16, W10
0x13C2	0x07FB63  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x13C4	0x980700  	MOV	W0, [W14+0]
0x13C6	0x07FBBE  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x13C8	0x90000E  	MOV	[W14+0], W0
0x13CA	0xE10060  	CP	W0, #0
0x13CC	0x320002  	BRA Z	L_Mmc_Init28
L__Mmc_Init101:
0x13CE	0x200030  	MOV	#3, W0
0x13D0	0x370001  	BRA	L_end_Mmc_Init
L_Mmc_Init28:
L_Mmc_Init27:
0x13D2	0xEF2000  	CLR	W0
L_end_Mmc_Init:
0x13D4	0x7806CF  	POP	W13
0x13D6	0x78064F  	POP	W12
0x13D8	0x7805CF  	POP	W11
0x13DA	0x78054F  	POP	W10
0x13DC	0xFA8000  	ULNK
0x13DE	0x060000  	RETURN
; end of _Mmc_Init
__Lib_Mmc_Mmc_DeSelect:
0x0B44	0xFA0000  	LNK	#0
0x0B46	0x781F8A  	PUSH	W10
0x0B48	0xA882D7  	BSET	Mmc_Chip_Select, BitPos(Mmc_Chip_Select+0)
0x0B4A	0x200FFA  	MOV	#255, W10
0x0B4C	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0B4E	0x010000  	CALL	W0
L_end_Mmc_DeSelect:
0x0B50	0x78054F  	POP	W10
0x0B52	0xFA8000  	ULNK
0x0B54	0x060000  	RETURN
; end of __Lib_Mmc_Mmc_DeSelect
__Lib_Mmc_Mmc_Select:
0x0B3C	0xFA0000  	LNK	#0
0x0B3E	0xA982D7  	BCLR	Mmc_Chip_Select, BitPos(Mmc_Chip_Select+0)
L_end_Mmc_Select:
0x0B40	0xFA8000  	ULNK
0x0B42	0x060000  	RETURN
; end of __Lib_Mmc_Mmc_Select
__Lib_Mmc_Mmc_Send_Command:
0x0A8A	0xFA0000  	LNK	#0
0x0A8C	0x781F8A  	PUSH	W10
0x0A8E	0xFB808A  	ZE	W10, W1
0x0A90	0x200400  	MOV	#64, W0
0x0A92	0x408000  	ADD	W1, W0, W0
0x0A94	0x781F8D  	PUSH	W13
0x0A96	0x781F8B  	PUSH	W11
0x0A98	0x781F8C  	PUSH	W12
0x0A9A	0x780500  	MOV	W0, W10
0x0A9C	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0A9E	0x010000  	CALL	W0
0x0AA0	0x78064F  	POP	W12
0x0AA2	0x7805CF  	POP	W11
0x0AA4	0x200160  	MOV	#lo_addr(W11), W0
0x0AA6	0x400063  	ADD	W0, #3, W0
0x0AA8	0x781F8B  	PUSH	W11
0x0AAA	0x781F8C  	PUSH	W12
0x0AAC	0xFB8510  	ZE	[W0], W10
0x0AAE	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0AB0	0x010000  	CALL	W0
0x0AB2	0x78064F  	POP	W12
0x0AB4	0x7805CF  	POP	W11
0x0AB6	0x200160  	MOV	#lo_addr(W11), W0
0x0AB8	0xECA000  	INC2	W0
0x0ABA	0x781F8B  	PUSH	W11
0x0ABC	0x781F8C  	PUSH	W12
0x0ABE	0xFB8510  	ZE	[W0], W10
0x0AC0	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0AC2	0x010000  	CALL	W0
0x0AC4	0x78064F  	POP	W12
0x0AC6	0x7805CF  	POP	W11
0x0AC8	0x200160  	MOV	#lo_addr(W11), W0
0x0ACA	0xEC2000  	INC	W0
0x0ACC	0x781F8B  	PUSH	W11
0x0ACE	0x781F8C  	PUSH	W12
0x0AD0	0xFB8510  	ZE	[W0], W10
0x0AD2	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0AD4	0x010000  	CALL	W0
0x0AD6	0x78064F  	POP	W12
0x0AD8	0x7805CF  	POP	W11
0x0ADA	0xFB850B  	ZE	W11, W10
0x0ADC	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0ADE	0x010000  	CALL	W0
0x0AE0	0x7806CF  	POP	W13
0x0AE2	0xFB850D  	ZE	W13, W10
0x0AE4	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0AE6	0x010000  	CALL	W0
; timeout start address is: 6 (W3)
; timeout start address is: 6 (W3)
0x0AE8	0xEF2006  	CLR	W3
; timeout end address is: 6 (W3)
L___Lib_Mmc_Mmc_Send_Command0:
; timeout start address is: 6 (W3)
0x0AEA	0x781F83  	PUSH	W3
0x0AEC	0xBE9F8A  	PUSH.D	W10
0x0AEE	0xBE9F8C  	PUSH.D	W12
0x0AF0	0x200FFA  	MOV	#255, W10
0x0AF2	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0AF4	0x010001  	CALL	W1
0x0AF6	0xBE064F  	POP.D	W12
0x0AF8	0xBE054F  	POP.D	W10
0x0AFA	0x7801CF  	POP	W3
; response start address is: 4 (W2)
0x0AFC	0x780100  	MOV	W0, W2
0x0AFE	0xEC2006  	INC	W3
; timeout end address is: 6 (W3)
0x0B00	0x200801  	MOV	#128, W1
0x0B02	0x600001  	AND	W0, W1, W0
0x0B04	0xE10060  	CP	W0, #0
0x0B06	0x320004  	BRA Z	L___Lib_Mmc_Mmc_Send_Command77
L___Lib_Mmc_Mmc_Send_Command84:
; timeout end address is: 6 (W3)
; timeout start address is: 6 (W3)
0x0B08	0x200640  	MOV	#100, W0
0x0B0A	0xE11800  	CP	W3, W0
0x0B0C	0x310001  	BRA GEU	L___Lib_Mmc_Mmc_Send_Command76
L___Lib_Mmc_Mmc_Send_Command85:
; timeout end address is: 6 (W3)
0x0B0E	0x37FFED  	BRA	L___Lib_Mmc_Mmc_Send_Command0
L___Lib_Mmc_Mmc_Send_Command77:
L___Lib_Mmc_Mmc_Send_Command76:
0x0B10	0x780002  	MOV	W2, W0
; response end address is: 4 (W2)
L_end_Mmc_Send_Command:
0x0B12	0x78054F  	POP	W10
0x0B14	0xFA8000  	ULNK
0x0B16	0x060000  	RETURN
; end of __Lib_Mmc_Mmc_Send_Command
__Lib_Mmc_Mmc_UnIdle:
0x08E6	0xFA0006  	LNK	#6
0x08E8	0x781F8B  	PUSH	W11
0x08EA	0x781F8C  	PUSH	W12
0x08EC	0x781F8D  	PUSH	W13
0x08EE	0xEF2000  	CLR	W0
0x08F0	0x980700  	MOV	W0, [W14+0]
L___Lib_Mmc_Mmc_UnIdle5:
0x08F2	0x90008E  	MOV	[W14+0], W1
0x08F4	0x227100  	MOV	#10000, W0
0x08F6	0xE10800  	CP	W1, W0
0x08F8	0x310065  	BRA GEU	L___Lib_Mmc_Mmc_UnIdle6
L___Lib_Mmc_Mmc_UnIdle87:
0x08FA	0xFB800A  	ZE	W10, W0
0x08FC	0xE10060  	CP	W0, #0
0x08FE	0x3A0013  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle8
L___Lib_Mmc_Mmc_UnIdle88:
0x0900	0x07011D  	RCALL	__Lib_Mmc_Mmc_Select
0x0902	0x781F8A  	PUSH	W10
0x0904	0xB3CFFD  	MOV.B	#255, W13
0x0906	0xEF2016  	CLR	W11
0x0908	0xEF2018  	CLR	W12
0x090A	0xB3C01A  	MOV.B	#1, W10
0x090C	0x0700BE  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x090E	0x980710  	MOV	W0, [W14+2]
0x0910	0x070119  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0912	0x78054F  	POP	W10
0x0914	0x90001E  	MOV	[W14+2], W0
0x0916	0xE10060  	CP	W0, #0
0x0918	0x3A0005  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle9
L___Lib_Mmc_Mmc_UnIdle89:
0x091A	0x20A291  	MOV	#lo_addr(__Lib_Mmc_cardType), W1
0x091C	0xEF2000  	CLR	W0
0x091E	0x784880  	MOV.B	W0, [W1]
0x0920	0xEF2000  	CLR	W0
0x0922	0x370051  	BRA	L_end_Mmc_UnIdle
L___Lib_Mmc_Mmc_UnIdle9:
0x0924	0x37004B  	BRA	L___Lib_Mmc_Mmc_UnIdle10
L___Lib_Mmc_Mmc_UnIdle8:
0x0926	0x07010A  	RCALL	__Lib_Mmc_Mmc_Select
0x0928	0x781F8A  	PUSH	W10
0x092A	0xB3CFFD  	MOV.B	#255, W13
0x092C	0xEF2016  	CLR	W11
0x092E	0xEF2018  	CLR	W12
0x0930	0xB3C37A  	MOV.B	#55, W10
0x0932	0x0700AB  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x0934	0x980710  	MOV	W0, [W14+2]
0x0936	0x070106  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0938	0x78054F  	POP	W10
0x093A	0x90001E  	MOV	[W14+2], W0
0x093C	0xE10061  	CP	W0, #1
0x093E	0x3A003D  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle11
L___Lib_Mmc_Mmc_UnIdle90:
0x0940	0x0700FD  	RCALL	__Lib_Mmc_Mmc_Select
0x0942	0x781F8A  	PUSH	W10
0x0944	0xB3CFFD  	MOV.B	#255, W13
0x0946	0x20000B  	MOV	#0, W11
0x0948	0x24000C  	MOV	#16384, W12
0x094A	0xB3C29A  	MOV.B	#41, W10
0x094C	0x07009E  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x094E	0x980710  	MOV	W0, [W14+2]
0x0950	0x0700F9  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0952	0x78054F  	POP	W10
0x0954	0x90001E  	MOV	[W14+2], W0
0x0956	0xE10060  	CP	W0, #0
0x0958	0x3A002F  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle12
L___Lib_Mmc_Mmc_UnIdle91:
0x095A	0xFB800A  	ZE	W10, W0
0x095C	0xE10062  	CP	W0, #2
0x095E	0x3A0027  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle13
L___Lib_Mmc_Mmc_UnIdle92:
0x0960	0x0700ED  	RCALL	__Lib_Mmc_Mmc_Select
0x0962	0x781F8A  	PUSH	W10
0x0964	0xB3CFFD  	MOV.B	#255, W13
0x0966	0xEF2016  	CLR	W11
0x0968	0xEF2018  	CLR	W12
0x096A	0xB3C3AA  	MOV.B	#58, W10
0x096C	0x07008E  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x096E	0x980710  	MOV	W0, [W14+2]
0x0970	0x200FFA  	MOV	#255, W10
0x0972	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0974	0x010001  	CALL	W1
0x0976	0x980720  	MOV	W0, [W14+4]
0x0978	0x200FFA  	MOV	#255, W10
0x097A	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x097C	0x010000  	CALL	W0
0x097E	0x200FFA  	MOV	#255, W10
0x0980	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0982	0x010000  	CALL	W0
0x0984	0x200FFA  	MOV	#255, W10
0x0986	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0988	0x010000  	CALL	W0
0x098A	0x0700DC  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x098C	0x78054F  	POP	W10
0x098E	0x90001E  	MOV	[W14+2], W0
0x0990	0xE10060  	CP	W0, #0
0x0992	0x3A000C  	BRA NZ	L___Lib_Mmc_Mmc_UnIdle14
L___Lib_Mmc_Mmc_UnIdle93:
0x0994	0x470064  	ADD	W14, #4, W0
0x0996	0xA66010  	BTSS	[W0], #6
0x0998	0x370004  	BRA	L___Lib_Mmc_Mmc_UnIdle15
0x099A	0x20A291  	MOV	#lo_addr(__Lib_Mmc_cardType), W1
0x099C	0xB3C040  	MOV.B	#4, W0
0x099E	0x784880  	MOV.B	W0, [W1]
0x09A0	0x370003  	BRA	L___Lib_Mmc_Mmc_UnIdle16
L___Lib_Mmc_Mmc_UnIdle15:
0x09A2	0x20A291  	MOV	#lo_addr(__Lib_Mmc_cardType), W1
0x09A4	0xB3C030  	MOV.B	#3, W0
0x09A6	0x784880  	MOV.B	W0, [W1]
L___Lib_Mmc_Mmc_UnIdle16:
0x09A8	0xEF2000  	CLR	W0
0x09AA	0x37000D  	BRA	L_end_Mmc_UnIdle
L___Lib_Mmc_Mmc_UnIdle14:
0x09AC	0x370005  	BRA	L___Lib_Mmc_Mmc_UnIdle17
L___Lib_Mmc_Mmc_UnIdle13:
0x09AE	0x20A291  	MOV	#lo_addr(__Lib_Mmc_cardType), W1
0x09B0	0xB3C010  	MOV.B	#1, W0
0x09B2	0x784880  	MOV.B	W0, [W1]
0x09B4	0xEF2000  	CLR	W0
0x09B6	0x370007  	BRA	L_end_Mmc_UnIdle
L___Lib_Mmc_Mmc_UnIdle17:
L___Lib_Mmc_Mmc_UnIdle12:
0x09B8	0x370001  	BRA	L___Lib_Mmc_Mmc_UnIdle18
L___Lib_Mmc_Mmc_UnIdle11:
0x09BA	0x370004  	BRA	L___Lib_Mmc_Mmc_UnIdle6
L___Lib_Mmc_Mmc_UnIdle18:
L___Lib_Mmc_Mmc_UnIdle10:
0x09BC	0x90008E  	MOV	[W14+0], W1
0x09BE	0x470060  	ADD	W14, #0, W0
0x09C0	0x408861  	ADD	W1, #1, [W0]
0x09C2	0x37FF97  	BRA	L___Lib_Mmc_Mmc_UnIdle5
L___Lib_Mmc_Mmc_UnIdle6:
0x09C4	0x200010  	MOV	#1, W0
L_end_Mmc_UnIdle:
0x09C6	0x7806CF  	POP	W13
0x09C8	0x78064F  	POP	W12
0x09CA	0x7805CF  	POP	W11
0x09CC	0xFA8000  	ULNK
0x09CE	0x060000  	RETURN
; end of __Lib_Mmc_Mmc_UnIdle
_Mmc_Init_Vars:
0x127C	0xFA0000  	LNK	#0
0x127E	0x781F8A  	PUSH	W10
0x1280	0x781F8B  	PUSH	W11
0x1282	0x781F8C  	PUSH	W12
0x1284	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x1286	0xB3C010  	MOV.B	#1, W0
0x1288	0x784880  	MOV.B	W0, [W1]
0x128A	0x20200C  	MOV	#512, W12
0x128C	0xEF2016  	CLR	W11
0x128E	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x1290	0x07FBEF  	RCALL	_memset
; i start address is: 8 (W4)
0x1292	0xEF2008  	CLR	W4
; i end address is: 8 (W4)
L_Mmc_Init_Vars313:
; i start address is: 8 (W4)
0x1294	0xB3C020  	MOV.B	#2, W0
0x1296	0xE12400  	CP.B	W4, W0
0x1298	0x31000B  	BRA GEU	L_Mmc_Init_Vars314
L__Mmc_Init_Vars720:
0x129A	0xFB8084  	ZE	W4, W1
0x129C	0x2001C0  	MOV	#28, W0
0x129E	0xB80101  	MUL.UU	W0, W1, W2
0x12A0	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x12A2	0x400002  	ADD	W0, W2, W0
0x12A4	0x2001CC  	MOV	#28, W12
0x12A6	0xEF2016  	CLR	W11
0x12A8	0x780500  	MOV	W0, W10
0x12AA	0x07FBE2  	RCALL	_memset
0x12AC	0xEC6008  	INC.B	W4
; i end address is: 8 (W4)
0x12AE	0x37FFF2  	BRA	L_Mmc_Init_Vars313
L_Mmc_Init_Vars314:
0x12B0	0x2001CC  	MOV	#28, W12
0x12B2	0xEF2016  	CLR	W11
0x12B4	0x20CBAA  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD), W10
0x12B6	0x07FBDC  	RCALL	_memset
; i start address is: 8 (W4)
0x12B8	0xEF2008  	CLR	W4
; i end address is: 8 (W4)
L_Mmc_Init_Vars316:
; i start address is: 8 (W4)
0x12BA	0xE12464  	CP.B	W4, #4
0x12BC	0x31000B  	BRA GEU	L_Mmc_Init_Vars317
L__Mmc_Init_Vars721:
0x12BE	0xFB8084  	ZE	W4, W1
0x12C0	0x200060  	MOV	#6, W0
0x12C2	0xB80101  	MUL.UU	W0, W1, W2
0x12C4	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x12C6	0x400002  	ADD	W0, W2, W0
0x12C8	0x20006C  	MOV	#6, W12
0x12CA	0xEF2016  	CLR	W11
0x12CC	0x780500  	MOV	W0, W10
0x12CE	0x07FBD0  	RCALL	_memset
0x12D0	0xEC6008  	INC.B	W4
; i end address is: 8 (W4)
0x12D2	0x37FFF3  	BRA	L_Mmc_Init_Vars316
L_Mmc_Init_Vars317:
0x12D4	0x20018C  	MOV	#24, W12
0x12D6	0xEF2016  	CLR	W11
0x12D8	0x20C4CA  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot), W10
0x12DA	0x07FBCA  	RCALL	_memset
0x12DC	0x20C420  	MOV	#lo_addr(_f16_sector+512), W0
0x12DE	0x8865C0  	MOV	W0, __Lib_MmcFat16_f16_sectBuffEnd
0x12E0	0x20C4B1  	MOV	#lo_addr(__Lib_MmcFat16_f16_activePart), W1
0x12E2	0xEF2000  	CLR	W0
0x12E4	0x784880  	MOV.B	W0, [W1]
0x12E6	0xEF2000  	CLR	W0
0x12E8	0xEF2002  	CLR	W1
0x12EA	0x886230  	MOV	W0, __Lib_MmcFat16_f16_currentDir
0x12EC	0x886241  	MOV	W1, __Lib_MmcFat16_f16_currentDir+2
0x12EE	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x12F0	0xEF2000  	CLR	W0
0x12F2	0x784880  	MOV.B	W0, [W1]
0x12F4	0xEF2000  	CLR	W0
0x12F6	0x8867D0  	MOV	W0, __Lib_MmcFat16_f16_dirEntry
0x12F8	0xEF2000  	CLR	W0
0x12FA	0xEF2002  	CLR	W1
0x12FC	0x8867E0  	MOV	W0, __Lib_MmcFat16_f16_openedDir
0x12FE	0x8867F1  	MOV	W1, __Lib_MmcFat16_f16_openedDir+2
0x1300	0x20CF91  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W1
0x1302	0xB3CFF0  	MOV.B	#255, W0
0x1304	0x784880  	MOV.B	W0, [W1]
0x1306	0x2000DC  	MOV	#13, W12
0x1308	0xEF2016  	CLR	W11
0x130A	0x20CECA  	MOV	#lo_addr(__Lib_MmcFat16_tmpBuf), W10
0x130C	0x07FBB1  	RCALL	_memset
0x130E	0xEF2000  	CLR	W0
0x1310	0x886220  	MOV	W0, __Lib_MmcFat16_f16_time
0x1312	0xEF2000  	CLR	W0
0x1314	0x8865B0  	MOV	W0, __Lib_MmcFat16_f16_date
L_end_Mmc_Init_Vars:
0x1316	0x78064F  	POP	W12
0x1318	0x7805CF  	POP	W11
0x131A	0x78054F  	POP	W10
0x131C	0xFA8000  	ULNK
0x131E	0x060000  	RETURN
; end of _Mmc_Init_Vars
_memset:
0x0A70	0xFA0000  	LNK	#0
; pp start address is: 4 (W2)
0x0A72	0x78010A  	MOV	W10, W2
; pp end address is: 4 (W2)
L_memset20:
; pp start address is: 4 (W2)
0x0A74	0x78008C  	MOV	W12, W1
0x0A76	0x560061  	SUB	W12, #1, W0
0x0A78	0x780600  	MOV	W0, W12
0x0A7A	0xE20002  	CP0	W1
0x0A7C	0x320003  	BRA Z	L_memset21
L__memset121:
0x0A7E	0x78490B  	MOV.B	W11, [W2]
0x0A80	0xEC2004  	INC	W2
; pp end address is: 4 (W2)
0x0A82	0x37FFF8  	BRA	L_memset20
L_memset21:
0x0A84	0x78000A  	MOV	W10, W0
L_end_memset:
0x0A86	0xFA8000  	ULNK
0x0A88	0x060000  	RETURN
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
0x13E0	0xFA0002  	LNK	#2
0x13E2	0x781F8A  	PUSH	W10
0x13E4	0x781F8B  	PUSH	W11
0x13E6	0x781F8C  	PUSH	W12
0x13E8	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x13EA	0xB3C010  	MOV.B	#1, W0
0x13EC	0x784880  	MOV.B	W0, [W1]
0x13EE	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x13F0	0xEF2014  	CLR	W10
0x13F2	0xEF2016  	CLR	W11
0x13F4	0x07FAF1  	RCALL	_Mmc_Read_Sector
0x13F6	0xE20000  	CP0	W0
0x13F8	0x320005  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info46
L___Lib_MmcFat16_Mmc_Fat_Get_Info491:
0x13FA	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x13FC	0xB3C100  	MOV.B	#16, W0
0x13FE	0x784880  	MOV.B	W0, [W1]
0x1400	0xB3CFF0  	MOV.B	#255, W0
0x1402	0x3700B0  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
; ptr start address is: 4 (W2)
0x1404	0x20A422  	MOV	#lo_addr(_f16_sector), W2
0x1406	0x201FE0  	MOV	#510, W0
0x1408	0x410000  	ADD	W2, W0, W0
0x140A	0x784090  	MOV.B	[W0], W1
0x140C	0xB3C550  	MOV.B	#85, W0
0x140E	0xE10C00  	CP.B	W1, W0
0x1410	0x320002  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info47
L___Lib_MmcFat16_Mmc_Fat_Get_Info492:
; ptr end address is: 4 (W2)
0x1412	0xB3C010  	MOV.B	#1, W0
0x1414	0x3700A7  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
; ptr start address is: 4 (W2)
0x1416	0x201FF0  	MOV	#511, W0
0x1418	0x410000  	ADD	W2, W0, W0
0x141A	0x784090  	MOV.B	[W0], W1
0x141C	0xB3CAA0  	MOV.B	#170, W0
0x141E	0xE10C00  	CP.B	W1, W0
0x1420	0x320002  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info48
L___Lib_MmcFat16_Mmc_Fat_Get_Info493:
; ptr end address is: 4 (W2)
0x1422	0xB3C010  	MOV.B	#1, W0
0x1424	0x37009F  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
; isBoot start address is: 6 (W3)
; ptr start address is: 4 (W2)
0x1426	0xEF2006  	CLR	W3
0x1428	0x784092  	MOV.B	[W2], W1
0x142A	0xB3CE90  	MOV.B	#233, W0
0x142C	0xE10C00  	CP.B	W1, W0
0x142E	0x3A0002  	BRA NZ	L___Lib_MmcFat16_Mmc_Fat_Get_Info416
L___Lib_MmcFat16_Mmc_Fat_Get_Info494:
0x1430	0xB3C013  	MOV.B	#1, W3
; isBoot end address is: 6 (W3)
0x1432	0x370000  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info416:
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
; isBoot start address is: 6 (W3)
0x1434	0x784092  	MOV.B	[W2], W1
0x1436	0xB3CEB0  	MOV.B	#235, W0
0x1438	0xE10C00  	CP.B	W1, W0
0x143A	0x3A0007  	BRA NZ	L___Lib_MmcFat16_Mmc_Fat_Get_Info417
L___Lib_MmcFat16_Mmc_Fat_Get_Info495:
0x143C	0x410062  	ADD	W2, #2, W0
; ptr end address is: 4 (W2)
0x143E	0x784090  	MOV.B	[W0], W1
0x1440	0xB3C900  	MOV.B	#144, W0
0x1442	0xE10C00  	CP.B	W1, W0
0x1444	0x3A0004  	BRA NZ	L___Lib_MmcFat16_Mmc_Fat_Get_Info418
L___Lib_MmcFat16_Mmc_Fat_Get_Info496:
; isBoot end address is: 6 (W3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info411:
; isBoot start address is: 0 (W0)
0x1446	0xB3C010  	MOV.B	#1, W0
; isBoot end address is: 0 (W0)
0x1448	0x370001  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info413
L___Lib_MmcFat16_Mmc_Fat_Get_Info417:
0x144A	0x784003  	MOV.B	W3, W0
L___Lib_MmcFat16_Mmc_Fat_Get_Info413:
; isBoot start address is: 0 (W0)
; isBoot end address is: 0 (W0)
0x144C	0x370001  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info412
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
0x144E	0x784003  	MOV.B	W3, W0
L___Lib_MmcFat16_Mmc_Fat_Get_Info412:
; isBoot start address is: 0 (W0)
0x1450	0xE24000  	CP0.B	W0
0x1452	0x320052  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info53
L___Lib_MmcFat16_Mmc_Fat_Get_Info497:
; isBoot end address is: 0 (W0)
; p start address is: 8 (W4)
0x1454	0x20C644  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W4
0x1456	0xB3C800  	MOV.B	#128, W0
0x1458	0x784A00  	MOV.B	W0, [W4]
0x145A	0x420162  	ADD	W4, #2, W2
0x145C	0xEF2000  	CLR	W0
0x145E	0xEF2002  	CLR	W1
0x1460	0xBE8900  	MOV.D	W0, [W2]
0x1462	0x781F84  	PUSH	W4
0x1464	0x07FB78  	RCALL	__Lib_MmcFat16_getBoot
0x1466	0x78024F  	POP	W4
0x1468	0xE10460  	CP.B	W0, #0
0x146A	0x3D0002  	BRA GE	L___Lib_MmcFat16_Mmc_Fat_Get_Info54
L___Lib_MmcFat16_Mmc_Fat_Get_Info498:
; p end address is: 8 (W4)
0x146C	0xB3C010  	MOV.B	#1, W0
0x146E	0x37007A  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
; p start address is: 8 (W4)
0x1470	0x20C560  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+10), W0
0x1472	0xE00010  	CP0	[W0]
0x1474	0x32003B  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info55
L___Lib_MmcFat16_Mmc_Fat_Get_Info499:
0x1476	0x20A550  	MOV	#lo_addr(_f16_sector+19), W0
0x1478	0xFB8090  	ZE	[W0], W1
0x147A	0x20A560  	MOV	#lo_addr(_f16_sector+20), W0
0x147C	0xFB8010  	ZE	[W0], W0
0x147E	0x708000  	IOR	W1, W0, W0
0x1480	0x320010  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info56
L___Lib_MmcFat16_Mmc_Fat_Get_Info500:
0x1482	0x20A560  	MOV	#lo_addr(_f16_sector+20), W0
; tmp start address is: 0 (W0)
0x1484	0xFB8010  	ZE	[W0], W0
0x1486	0xEB0080  	CLR	W1
0x1488	0xDD09C8  	SL	W1, #8, W3
0x148A	0xDE0148  	LSR	W0, #8, W2
0x148C	0x710183  	IOR	W2, W3, W3
0x148E	0xDD0148  	SL	W0, #8, W2
; tmp end address is: 0 (W0)
0x1490	0x20A550  	MOV	#lo_addr(_f16_sector+19), W0
0x1492	0xFB8010  	ZE	[W0], W0
0x1494	0xEB0080  	CLR	W1
; tmp start address is: 10 (W5)
0x1496	0x410280  	ADD	W2, W0, W5
0x1498	0x498301  	ADDC	W3, W1, W6
0x149A	0x4200E1  	ADD	W4, #1, W1
0x149C	0xB3C040  	MOV.B	#4, W0
0x149E	0x784880  	MOV.B	W0, [W1]
; tmp end address is: 10 (W5)
0x14A0	0x370005  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
; tmp start address is: 10 (W5)
0x14A2	0x805315  	MOV	_f16_sector+32, W5
0x14A4	0x805326  	MOV	_f16_sector+34, W6
0x14A6	0x4200E1  	ADD	W4, #1, W1
0x14A8	0xB3C060  	MOV.B	#6, W0
0x14AA	0x784880  	MOV.B	W0, [W1]
; tmp end address is: 10 (W5)
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
; tmp start address is: 10 (W5)
0x14AC	0x20C602  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+20), W2
0x14AE	0x528032  	SUB	W5, [W2++], W0
0x14B0	0x5B00A2  	SUBB	W6, [W2--], W1
; tmp end address is: 10 (W5)
0x14B2	0x781F84  	PUSH	W4
0x14B4	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x14B6	0xEB0180  	CLR	W3
0x14B8	0xEB0200  	CLR	W4
0x14BA	0x07F73C  	RCALL	__Divide_32x32
0x14BC	0x78024F  	POP	W4
; tmp start address is: 10 (W5)
0x14BE	0x780280  	MOV	W0, W5
0x14C0	0x780301  	MOV	W1, W6
0x14C2	0x20FF52  	MOV	#4085, W2
0x14C4	0x200003  	MOV	#0, W3
0x14C6	0xE10002  	CP	W0, W2
0x14C8	0xE18803  	CPB	W1, W3
0x14CA	0x310005  	BRA GEU	L___Lib_MmcFat16_Mmc_Fat_Get_Info58
L___Lib_MmcFat16_Mmc_Fat_Get_Info501:
; tmp end address is: 10 (W5)
0x14CC	0x4200E1  	ADD	W4, #1, W1
; p end address is: 8 (W4)
0x14CE	0xB3C010  	MOV.B	#1, W0
0x14D0	0x784880  	MOV.B	W0, [W1]
0x14D2	0xB3C010  	MOV.B	#1, W0
0x14D4	0x370047  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
; tmp start address is: 10 (W5)
; p start address is: 8 (W4)
0x14D6	0x2FFF50  	MOV	#65525, W0
0x14D8	0x200001  	MOV	#0, W1
0x14DA	0xE12800  	CP	W5, W0
0x14DC	0xE1B001  	CPB	W6, W1
0x14DE	0x360005  	BRA LEU	L___Lib_MmcFat16_Mmc_Fat_Get_Info59
L___Lib_MmcFat16_Mmc_Fat_Get_Info502:
; tmp end address is: 10 (W5)
0x14E0	0x4200E1  	ADD	W4, #1, W1
; p end address is: 8 (W4)
0x14E2	0xB3C0B0  	MOV.B	#11, W0
0x14E4	0x784880  	MOV.B	W0, [W1]
0x14E6	0xB3C010  	MOV.B	#1, W0
0x14E8	0x37003D  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
0x14EA	0x370005  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
; p start address is: 8 (W4)
0x14EC	0x4200E1  	ADD	W4, #1, W1
; p end address is: 8 (W4)
0x14EE	0xB3C0B0  	MOV.B	#11, W0
0x14F0	0x784880  	MOV.B	W0, [W1]
0x14F2	0xB3C010  	MOV.B	#1, W0
0x14F4	0x370037  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
0x14F6	0x370035  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
; ptr start address is: 2 (W1)
0x14F8	0x20C001  	MOV	#lo_addr(_f16_sector+446), W1
; i start address is: 8 (W4)
0x14FA	0xEF2008  	CLR	W4
; ptr end address is: 2 (W1)
; i end address is: 8 (W4)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 8 (W4)
; ptr start address is: 2 (W1)
0x14FC	0xE12064  	CP	W4, #4
0x14FE	0x310016  	BRA GEU	L___Lib_MmcFat16_Mmc_Fat_Get_Info63
L___Lib_MmcFat16_Mmc_Fat_Get_Info503:
0x1500	0x200060  	MOV	#6, W0
0x1502	0xB80104  	MUL.UU	W0, W4, W2
0x1504	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x1506	0x400002  	ADD	W0, W2, W0
; p start address is: 4 (W2)
0x1508	0x780100  	MOV	W0, W2
; ptr start address is: 6 (W3)
0x150A	0x780181  	MOV	W1, W3
; ptr end address is: 2 (W1)
0x150C	0x784813  	MOV.B	[W3], [W0]
0x150E	0x4180E4  	ADD	W3, #4, W1
0x1510	0x780181  	MOV	W1, W3
0x1512	0x410061  	ADD	W2, #1, W0
0x1514	0x784811  	MOV.B	[W1], [W0]
0x1516	0x4180E4  	ADD	W3, #4, W1
; ptr end address is: 6 (W3)
; ptr start address is: 10 (W5)
0x1518	0x780281  	MOV	W1, W5
0x151A	0x410062  	ADD	W2, #2, W0
; p end address is: 4 (W2)
0x151C	0x980700  	MOV	W0, [W14+0]
0x151E	0x780501  	MOV	W1, W10
0x1520	0x07FE15  	RCALL	__Lib_MmcFat16_f16_toLong
0x1522	0x90010E  	MOV	[W14+0], W2
0x1524	0xBE8900  	MOV.D	W0, [W2]
0x1526	0xEC2008  	INC	W4
0x1528	0x780085  	MOV	W5, W1
; ptr end address is: 10 (W5)
; i end address is: 8 (W4)
0x152A	0x37FFE8  	BRA	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
0x152C	0x20C4B0  	MOV	#lo_addr(__Lib_MmcFat16_f16_activePart), W0
0x152E	0xFB8090  	ZE	[W0], W1
0x1530	0x200060  	MOV	#6, W0
0x1532	0xB80101  	MUL.UU	W0, W1, W2
0x1534	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x1536	0x400002  	ADD	W0, W2, W0
0x1538	0xEC2000  	INC	W0
0x153A	0x784010  	MOV.B	[W0], W0
0x153C	0xE10464  	CP.B	W0, #4
0x153E	0x32000C  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info415
L___Lib_MmcFat16_Mmc_Fat_Get_Info504:
0x1540	0x20C4B0  	MOV	#lo_addr(__Lib_MmcFat16_f16_activePart), W0
0x1542	0xFB8090  	ZE	[W0], W1
0x1544	0x200060  	MOV	#6, W0
0x1546	0xB80101  	MUL.UU	W0, W1, W2
0x1548	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x154A	0x400002  	ADD	W0, W2, W0
0x154C	0xEC2000  	INC	W0
0x154E	0x784010  	MOV.B	[W0], W0
0x1550	0xE10466  	CP.B	W0, #6
0x1552	0x320002  	BRA Z	L___Lib_MmcFat16_Mmc_Fat_Get_Info414
L___Lib_MmcFat16_Mmc_Fat_Get_Info505:
L___Lib_MmcFat16_Mmc_Fat_Get_Info410:
0x1554	0xB3C010  	MOV.B	#1, W0
0x1556	0x370006  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info415:
L___Lib_MmcFat16_Mmc_Fat_Get_Info414:
0x1558	0x07FAFE  	RCALL	__Lib_MmcFat16_getBoot
0x155A	0xE10460  	CP.B	W0, #0
0x155C	0x3D0002  	BRA GE	L___Lib_MmcFat16_Mmc_Fat_Get_Info68
L___Lib_MmcFat16_Mmc_Fat_Get_Info506:
0x155E	0xB3C010  	MOV.B	#1, W0
0x1560	0x370001  	BRA	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
0x1562	0xEF2000  	CLR	W0
L_end_Mmc_Fat_Get_Info:
0x1564	0x78064F  	POP	W12
0x1566	0x7805CF  	POP	W11
0x1568	0x78054F  	POP	W10
0x156A	0xFA8000  	ULNK
0x156C	0x060000  	RETURN
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
0x09D8	0xFA0002  	LNK	#2
0x09DA	0x781F8A  	PUSH	W10
0x09DC	0x781F8B  	PUSH	W11
0x09DE	0x781F8D  	PUSH	W13
0x09E0	0x0700AD  	RCALL	__Lib_Mmc_Mmc_Select
0x09E2	0x20A290  	MOV	#lo_addr(__Lib_Mmc_cardType), W0
0x09E4	0xFB8010  	ZE	[W0], W0
0x09E6	0xE10064  	CP	W0, #4
0x09E8	0x3A0002  	BRA NZ	L_Mmc_Read_Sector29
L__Mmc_Read_Sector103:
; byte_start start address is: 0 (W0)
0x09EA	0xBE000A  	MOV.D	W10, W0
; byte_start end address is: 0 (W0)
0x09EC	0x370006  	BRA	L_Mmc_Read_Sector30
L_Mmc_Read_Sector29:
0x09EE	0xDD58C9  	SL	W11, #9, W1
0x09F0	0xDE5047  	LSR	W10, #7, W0
0x09F2	0x700081  	IOR	W0, W1, W1
0x09F4	0xDD5049  	SL	W10, #9, W0
; byte_start start address is: 4 (W2)
0x09F6	0xBE0100  	MOV.D	W0, W2
; byte_start end address is: 4 (W2)
0x09F8	0xBE0002  	MOV.D	W2, W0
L_Mmc_Read_Sector30:
; byte_start start address is: 0 (W0)
0x09FA	0x781F8C  	PUSH	W12
0x09FC	0xB3CFFD  	MOV.B	#255, W13
0x09FE	0x780580  	MOV	W0, W11
0x0A00	0x780601  	MOV	W1, W12
; byte_start end address is: 0 (W0)
0x0A02	0xB3C11A  	MOV.B	#17, W10
0x0A04	0x070042  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x0A06	0x78064F  	POP	W12
0x0A08	0xE20000  	CP0	W0
0x0A0A	0x320003  	BRA Z	L_Mmc_Read_Sector31
L__Mmc_Read_Sector104:
0x0A0C	0x07009B  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0A0E	0x200010  	MOV	#1, W0
0x0A10	0x37002A  	BRA	L_end_Mmc_Read_Sector
L_Mmc_Read_Sector31:
L_Mmc_Read_Sector32:
0x0A12	0x781F8C  	PUSH	W12
0x0A14	0xBE9F8A  	PUSH.D	W10
0x0A16	0x200FFA  	MOV	#255, W10
0x0A18	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0A1A	0x010001  	CALL	W1
0x0A1C	0xBE054F  	POP.D	W10
0x0A1E	0x78064F  	POP	W12
0x0A20	0x200FE1  	MOV	#254, W1
0x0A22	0xE10001  	CP	W0, W1
0x0A24	0x320001  	BRA Z	L_Mmc_Read_Sector33
L__Mmc_Read_Sector105:
0x0A26	0x37FFF5  	BRA	L_Mmc_Read_Sector32
L_Mmc_Read_Sector33:
; i start address is: 4 (W2)
0x0A28	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_Mmc_Read_Sector34:
; i start address is: 4 (W2)
0x0A2A	0x202000  	MOV	#512, W0
0x0A2C	0xE11000  	CP	W2, W0
0x0A2E	0x31000F  	BRA GEU	L_Mmc_Read_Sector35
L__Mmc_Read_Sector106:
0x0A30	0x460002  	ADD	W12, W2, W0
0x0A32	0x980700  	MOV	W0, [W14+0]
0x0A34	0x781F82  	PUSH	W2
0x0A36	0x781F8C  	PUSH	W12
0x0A38	0xBE9F8A  	PUSH.D	W10
0x0A3A	0x200FFA  	MOV	#255, W10
0x0A3C	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0A3E	0x010001  	CALL	W1
0x0A40	0xBE054F  	POP.D	W10
0x0A42	0x78064F  	POP	W12
0x0A44	0x78014F  	POP	W2
0x0A46	0x90008E  	MOV	[W14+0], W1
0x0A48	0x784880  	MOV.B	W0, [W1]
0x0A4A	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x0A4C	0x37FFEE  	BRA	L_Mmc_Read_Sector34
L_Mmc_Read_Sector35:
0x0A4E	0x781F8C  	PUSH	W12
0x0A50	0xBE9F8A  	PUSH.D	W10
0x0A52	0x200FFA  	MOV	#255, W10
0x0A54	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0A56	0x010000  	CALL	W0
0x0A58	0x200FFA  	MOV	#255, W10
0x0A5A	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0A5C	0x010000  	CALL	W0
0x0A5E	0x070072  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0A60	0xBE054F  	POP.D	W10
0x0A62	0x78064F  	POP	W12
0x0A64	0xEF2000  	CLR	W0
L_end_Mmc_Read_Sector:
0x0A66	0x7806CF  	POP	W13
0x0A68	0x7805CF  	POP	W11
0x0A6A	0x78054F  	POP	W10
0x0A6C	0xFA8000  	ULNK
0x0A6E	0x060000  	RETURN
; end of _Mmc_Read_Sector
__Lib_MmcFat16_getBoot:
0x0B56	0xFA0004  	LNK	#4
0x0B58	0x781F8A  	PUSH	W10
0x0B5A	0x781F8B  	PUSH	W11
0x0B5C	0x781F8C  	PUSH	W12
0x0B5E	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x0B60	0xB3C010  	MOV.B	#1, W0
0x0B62	0x784880  	MOV.B	W0, [W1]
0x0B64	0x20C4B0  	MOV	#lo_addr(__Lib_MmcFat16_f16_activePart), W0
0x0B66	0xFB8090  	ZE	[W0], W1
0x0B68	0x200060  	MOV	#6, W0
0x0B6A	0xB80101  	MUL.UU	W0, W1, W2
0x0B6C	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x0B6E	0x400002  	ADD	W0, W2, W0
0x0B70	0xECA000  	INC2	W0
0x0B72	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x0B74	0xBE0510  	MOV.D	[W0], W10
0x0B76	0x07FF30  	RCALL	_Mmc_Read_Sector
0x0B78	0xE20000  	CP0	W0
0x0B7A	0x320005  	BRA Z	L___Lib_MmcFat16_getBoot45
L___Lib_MmcFat16_getBoot489:
0x0B7C	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0B7E	0xB3C100  	MOV.B	#16, W0
0x0B80	0x784880  	MOV.B	W0, [W1]
0x0B82	0xB3CFF0  	MOV.B	#255, W0
0x0B84	0x370042  	BRA	L_end_getBoot
L___Lib_MmcFat16_getBoot45:
0x0B86	0x20A4DA  	MOV	#lo_addr(_f16_sector+11), W10
0x0B88	0x07FBCD  	RCALL	__Lib_MmcFat16_f16_toInt
0x0B8A	0x886260  	MOV	W0, __Lib_MmcFat16_f16_boot
0x0B8C	0x20A4F0  	MOV	#lo_addr(_f16_sector+13), W0
0x0B8E	0xFB8010  	ZE	[W0], W0
0x0B90	0x886270  	MOV	W0, __Lib_MmcFat16_f16_boot+2
0x0B92	0x20A50A  	MOV	#lo_addr(_f16_sector+14), W10
0x0B94	0x07FBC7  	RCALL	__Lib_MmcFat16_f16_toInt
0x0B96	0x886280  	MOV	W0, __Lib_MmcFat16_f16_boot+4
0x0B98	0x20C521  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+6), W1
0x0B9A	0x20A520  	MOV	#lo_addr(_f16_sector+16), W0
0x0B9C	0x784890  	MOV.B	[W0], [W1]
0x0B9E	0x20A53A  	MOV	#lo_addr(_f16_sector+17), W10
0x0BA0	0x07FBC1  	RCALL	__Lib_MmcFat16_f16_toInt
0x0BA2	0x8862A0  	MOV	W0, __Lib_MmcFat16_f16_boot+8
0x0BA4	0x20A58A  	MOV	#lo_addr(_f16_sector+22), W10
0x0BA6	0x07FBBE  	RCALL	__Lib_MmcFat16_f16_toInt
0x0BA8	0x8862B0  	MOV	W0, __Lib_MmcFat16_f16_boot+10
0x0BAA	0x20C4B0  	MOV	#lo_addr(__Lib_MmcFat16_f16_activePart), W0
0x0BAC	0xFB8090  	ZE	[W0], W1
0x0BAE	0x200060  	MOV	#6, W0
0x0BB0	0xB80101  	MUL.UU	W0, W1, W2
0x0BB2	0x20C640  	MOV	#lo_addr(__Lib_MmcFat16_f16_part), W0
0x0BB4	0x400002  	ADD	W0, W2, W0
0x0BB6	0x400162  	ADD	W0, #2, W2
0x0BB8	0x806280  	MOV	__Lib_MmcFat16_f16_boot+4, W0
0x0BBA	0xEB0080  	CLR	W1
0x0BBC	0x400232  	ADD	W0, [W2++], W4
0x0BBE	0x4882A2  	ADDC	W1, [W2--], W5
0x0BC0	0x8862C4  	MOV	W4, __Lib_MmcFat16_f16_boot+12
0x0BC2	0x8862D5  	MOV	W5, __Lib_MmcFat16_f16_boot+14
0x0BC4	0x20C520  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+6), W0
0x0BC6	0xFB8190  	ZE	[W0], W3
0x0BC8	0x20C562  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+10), W2
0x0BCA	0xB81812  	MUL.UU	W3, [W2], W0
0x0BCC	0xEB0080  	CLR	W1
0x0BCE	0x420000  	ADD	W4, W0, W0
0x0BD0	0x4A8081  	ADDC	W5, W1, W1
0x0BD2	0x980700  	MOV	W0, [W14+0]
0x0BD4	0x980711  	MOV	W1, [W14+2]
0x0BD6	0x8862E0  	MOV	W0, __Lib_MmcFat16_f16_boot+16
0x0BD8	0x8862F1  	MOV	W1, __Lib_MmcFat16_f16_boot+18
0x0BDA	0x8062A0  	MOV	__Lib_MmcFat16_f16_boot+8, W0
0x0BDC	0xDD0045  	SL	W0, #5, W0
0x0BDE	0x806262  	MOV	__Lib_MmcFat16_f16_boot, W2
0x0BE0	0x090011  	REPEAT	#17
0x0BE2	0xD88002  	DIV.U	W0, W2
0x0BE4	0x780100  	MOV	W0, W2
0x0BE6	0xEB0180  	CLR	W3
0x0BE8	0x90000E  	MOV	[W14+0], W0
0x0BEA	0x90009E  	MOV	[W14+2], W1
0x0BEC	0x400002  	ADD	W0, W2, W0
0x0BEE	0x488083  	ADDC	W1, W3, W1
0x0BF0	0x886300  	MOV	W0, __Lib_MmcFat16_f16_boot+20
0x0BF2	0x886311  	MOV	W1, __Lib_MmcFat16_f16_boot+22
0x0BF4	0x806260  	MOV	__Lib_MmcFat16_f16_boot, W0
0x0BF6	0xDE0041  	LSR	W0, #1, W0
0x0BF8	0x8865A0  	MOV	W0, __Lib_MmcFat16_f16_clustPerSect
0x0BFA	0x806260  	MOV	__Lib_MmcFat16_f16_boot, W0
0x0BFC	0xDE0045  	LSR	W0, #5, W0
0x0BFE	0x885200  	MOV	W0, __Lib_MmcFat16_f16_dirEntryPerSect
0x0C00	0x8062E0  	MOV	__Lib_MmcFat16_f16_boot+16, W0
0x0C02	0x8062F1  	MOV	__Lib_MmcFat16_f16_boot+18, W1
0x0C04	0x886230  	MOV	W0, __Lib_MmcFat16_f16_currentDir
0x0C06	0x886241  	MOV	W1, __Lib_MmcFat16_f16_currentDir+2
0x0C08	0xEF2000  	CLR	W0
L_end_getBoot:
0x0C0A	0x78064F  	POP	W12
0x0C0C	0x7805CF  	POP	W11
0x0C0E	0x78054F  	POP	W10
0x0C10	0xFA8000  	ULNK
0x0C12	0x060000  	RETURN
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
0x0324	0xFA0000  	LNK	#0
0x0326	0x450061  	ADD	W10, #1, W0
; l start address is: 0 (W0)
0x0328	0xFB8010  	ZE	[W0], W0
0x032A	0xDD00C8  	SL	W0, #8, W1
; l end address is: 0 (W0)
0x032C	0xFB801A  	ZE	[W10], W0
0x032E	0x408000  	ADD	W1, W0, W0
L_end_f16_toInt:
0x0330	0xFA8000  	ULNK
0x0332	0x060000  	RETURN
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
0x114C	0xFA0000  	LNK	#0
0x114E	0x450063  	ADD	W10, #3, W0
; l start address is: 0 (W0)
0x1150	0xFB8010  	ZE	[W0], W0
0x1152	0xEB0080  	CLR	W1
0x1154	0xDD09C8  	SL	W1, #8, W3
0x1156	0xDE0148  	LSR	W0, #8, W2
0x1158	0x710183  	IOR	W2, W3, W3
0x115A	0xDD0148  	SL	W0, #8, W2
; l end address is: 0 (W0)
0x115C	0x450062  	ADD	W10, #2, W0
0x115E	0xFB8010  	ZE	[W0], W0
0x1160	0xEB0080  	CLR	W1
0x1162	0x410000  	ADD	W2, W0, W0
0x1164	0x498081  	ADDC	W3, W1, W1
0x1166	0xDD09C8  	SL	W1, #8, W3
0x1168	0xDE0148  	LSR	W0, #8, W2
0x116A	0x710183  	IOR	W2, W3, W3
0x116C	0xDD0148  	SL	W0, #8, W2
0x116E	0x450061  	ADD	W10, #1, W0
0x1170	0xFB8010  	ZE	[W0], W0
0x1172	0xEB0080  	CLR	W1
0x1174	0x410000  	ADD	W2, W0, W0
0x1176	0x498081  	ADDC	W3, W1, W1
0x1178	0xDD09C8  	SL	W1, #8, W3
0x117A	0xDE0148  	LSR	W0, #8, W2
0x117C	0x710183  	IOR	W2, W3, W3
0x117E	0xDD0148  	SL	W0, #8, W2
0x1180	0xFB801A  	ZE	[W10], W0
0x1182	0xEB0080  	CLR	W1
0x1184	0x410000  	ADD	W2, W0, W0
0x1186	0x498081  	ADDC	W3, W1, W1
L_end_f16_toLong:
0x1188	0xFA8000  	ULNK
0x118A	0x060000  	RETURN
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
0x1E26	0xFA0002  	LNK	#2
0x1E28	0x781F8B  	PUSH	W11
0x1E2A	0x781F8C  	PUSH	W12
0x1E2C	0x20CF90  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W0
0x1E2E	0x784010  	MOV.B	[W0], W0
0x1E30	0x984700  	MOV.B	W0, [W14+0]
0x1E32	0x20C4A0  	MOV	#lo_addr(___f16_errno), W0
0x1E34	0x784010  	MOV.B	[W0], W0
0x1E36	0x984710  	MOV.B	W0, [W14+1]
0x1E38	0xBE9F8A  	PUSH.D	W10
0x1E3A	0x78460B  	MOV.B	W11, W12
0x1E3C	0xB3C07B  	MOV.B	#7, W11
0x1E3E	0x07FB97  	RCALL	_Mmc_Fat_Open
0x1E40	0xBE054F  	POP.D	W10
; err start address is: 2 (W1)
0x1E42	0x784080  	MOV.B	W0, W1
0x1E44	0xE10460  	CP.B	W0, #0
0x1E46	0x3D001A  	BRA GE	L_Mmc_Fat_Assign288
L__Mmc_Fat_Assign689:
0x1E48	0xB3CFE0  	MOV.B	#254, W0
0x1E4A	0xE10C00  	CP.B	W1, W0
0x1E4C	0x3A0015  	BRA NZ	L_Mmc_Fat_Assign289
L__Mmc_Fat_Assign690:
; err end address is: 2 (W1)
0x1E4E	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1E50	0x90401E  	MOV.B	[W14+1], W0
0x1E52	0x784880  	MOV.B	W0, [W1]
0x1E54	0x470060  	ADD	W14, #0, W0
0x1E56	0xFB0090  	SE	[W0], W1
0x1E58	0x2001C0  	MOV	#28, W0
0x1E5A	0xB80101  	MUL.UU	W0, W1, W2
0x1E5C	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x1E5E	0x400002  	ADD	W0, W2, W0
0x1E60	0x4000FA  	ADD	W0, #26, W1
0x1E62	0xEF2000  	CLR	W0
0x1E64	0x780880  	MOV	W0, [W1]
0x1E66	0x78460B  	MOV.B	W11, W12
0x1E68	0xB3C07B  	MOV.B	#7, W11
0x1E6A	0x07FB81  	RCALL	_Mmc_Fat_Open
0x1E6C	0xE10460  	CP.B	W0, #0
0x1E6E	0x3D0002  	BRA GE	L_Mmc_Fat_Assign290
L__Mmc_Fat_Assign691:
0x1E70	0xEF2000  	CLR	W0
0x1E72	0x370005  	BRA	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign290:
0x1E74	0xB3C020  	MOV.B	#2, W0
0x1E76	0x370003  	BRA	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign289:
0x1E78	0xEF2000  	CLR	W0
0x1E7A	0x370001  	BRA	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign288:
0x1E7C	0xB3C010  	MOV.B	#1, W0
L_end_Mmc_Fat_Assign:
0x1E7E	0x78064F  	POP	W12
0x1E80	0x7805CF  	POP	W11
0x1E82	0xFA8000  	ULNK
0x1E84	0x060000  	RETURN
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
0x156E	0xFA005C  	LNK	#92
0x1570	0x781F8A  	PUSH	W10
0x1572	0x781F8C  	PUSH	W12
0x1574	0x07FE0B  	RCALL	__Lib_MmcFat16_checkFileName
0x1576	0xE24000  	CP0.B	W0
0x1578	0x320005  	BRA Z	L_Mmc_Fat_Open169
L__Mmc_Fat_Open597:
0x157A	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x157C	0xB3C120  	MOV.B	#18, W0
0x157E	0x784880  	MOV.B	W0, [W1]
0x1580	0xB3CFF0  	MOV.B	#255, W0
0x1582	0x3700D9  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open169:
0x1584	0x781F8B  	PUSH	W11
0x1586	0x78058A  	MOV	W10, W11
0x1588	0x20CECA  	MOV	#lo_addr(__Lib_MmcFat16_tmpBuf), W10
0x158A	0x07FE3F  	RCALL	__Lib_MmcFat16_nameToUpper
0x158C	0x7805CF  	POP	W11
0x158E	0x20CD40  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+26), W0
0x1590	0xE00010  	CP0	[W0]
0x1592	0x32000E  	BRA Z	L_Mmc_Fat_Open170
L__Mmc_Fat_Open598:
0x1594	0x20CF90  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W0
0x1596	0xFB0090  	SE	[W0], W1
0x1598	0x2001C0  	MOV	#28, W0
0x159A	0xB80101  	MUL.UU	W0, W1, W2
0x159C	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x159E	0x400082  	ADD	W0, W2, W1
0x15A0	0x20CBA0  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD), W0
0x15A2	0x09000D  	REPEAT	#13
0x15A4	0x7818B0  	MOV	[W0++], [W1++]
0x15A6	0xEF2000  	CLR	W0
0x15A8	0x8866A0  	MOV	W0, __Lib_MmcFat16_f16_cFD+26
0x15AA	0x20CF91  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W1
0x15AC	0xB3CFF0  	MOV.B	#255, W0
0x15AE	0x784880  	MOV.B	W0, [W1]
L_Mmc_Fat_Open170:
0x15B0	0x200460  	MOV	#70, W0
0x15B2	0x470000  	ADD	W14, W0, W0
0x15B4	0x781F8C  	PUSH	W12
0x15B6	0x781F8B  	PUSH	W11
0x15B8	0x2000DC  	MOV	#13, W12
0x15BA	0x20CECB  	MOV	#lo_addr(__Lib_MmcFat16_tmpBuf), W11
0x15BC	0x780500  	MOV	W0, W10
0x15BE	0x07FDB7  	RCALL	_memcpy
0x15C0	0x200200  	MOV	#32, W0
0x15C2	0x470000  	ADD	W14, W0, W0
0x15C4	0x780580  	MOV	W0, W11
0x15C6	0x20CECA  	MOV	#lo_addr(__Lib_MmcFat16_tmpBuf), W10
0x15C8	0x07FBD0  	RCALL	__Lib_MmcFat16_stat_mmc_lib
0x15CA	0x7805CF  	POP	W11
0x15CC	0x78064F  	POP	W12
0x15CE	0xE10460  	CP.B	W0, #0
0x15D0	0x3D0043  	BRA GE	L_Mmc_Fat_Open171
L__Mmc_Fat_Open599:
0x15D2	0xAEE018  	BTSS.B	W12, #7
0x15D4	0x37003C  	BRA	L_Mmc_Fat_Open172
0x15D6	0x200541  	MOV	#84, W1
0x15D8	0x470081  	ADD	W14, W1, W1
0x15DA	0x282900  	MOV	#lo_addr(?ICSMmc_Fat_Open_idum_L2), W0
0x15DC	0x090002  	REPEAT	#2
0x15DE	0x7818B0  	MOV	[W0++], [W1++]
0x15E0	0xFB808C  	ZE	W12, W1
0x15E2	0x200580  	MOV	#88, W0
0x15E4	0x608000  	AND	W1, W0, W0
0x15E6	0x320005  	BRA Z	L_Mmc_Fat_Open173
L__Mmc_Fat_Open600:
0x15E8	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x15EA	0xB3C080  	MOV.B	#8, W0
0x15EC	0x784880  	MOV.B	W0, [W1]
0x15EE	0xB3CFF0  	MOV.B	#255, W0
0x15F0	0x3700A2  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open173:
0x15F2	0x470060  	ADD	W14, #0, W0
0x15F4	0x781F8C  	PUSH	W12
0x15F6	0x781F8B  	PUSH	W11
0x15F8	0x20020C  	MOV	#32, W12
0x15FA	0xEF2016  	CLR	W11
0x15FC	0x780500  	MOV	W0, W10
0x15FE	0x07FA38  	RCALL	_memset
0x1600	0x7805CF  	POP	W11
0x1602	0x78064F  	POP	W12
0x1604	0xB3C7F1  	MOV.B	#127, W1
0x1606	0x47006B  	ADD	W14, #11, W0
0x1608	0x664801  	AND.B	W12, W1, [W0]
0x160A	0x470060  	ADD	W14, #0, W0
0x160C	0x781F8B  	PUSH	W11
0x160E	0x2000BC  	MOV	#11, W12
0x1610	0x20CECB  	MOV	#lo_addr(__Lib_MmcFat16_tmpBuf), W11
0x1612	0x780500  	MOV	W0, W10
0x1614	0x07FD8C  	RCALL	_memcpy
0x1616	0x200542  	MOV	#84, W2
0x1618	0x470102  	ADD	W14, W2, W2
0x161A	0x200561  	MOV	#86, W1
0x161C	0x470081  	ADD	W14, W1, W1
0x161E	0x470060  	ADD	W14, #0, W0
0x1620	0x780602  	MOV	W2, W12
0x1622	0x780581  	MOV	W1, W11
0x1624	0x780500  	MOV	W0, W10
0x1626	0x07FC17  	RCALL	__Lib_MmcFat16_mkNod
0x1628	0x7805CF  	POP	W11
0x162A	0xE10460  	CP.B	W0, #0
0x162C	0x3D0002  	BRA GE	L_Mmc_Fat_Open174
L__Mmc_Fat_Open601:
0x162E	0xB3CFF0  	MOV.B	#255, W0
0x1630	0x370082  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open174:
0x1632	0x200201  	MOV	#32, W1
0x1634	0x470081  	ADD	W14, W1, W1
0x1636	0x200460  	MOV	#70, W0
0x1638	0x470000  	ADD	W14, W0, W0
0x163A	0x781F8B  	PUSH	W11
0x163C	0x780581  	MOV	W1, W11
0x163E	0x780500  	MOV	W0, W10
0x1640	0x07FB94  	RCALL	__Lib_MmcFat16_stat_mmc_lib
0x1642	0x7805CF  	POP	W11
0x1644	0xE10460  	CP.B	W0, #0
0x1646	0x3D0002  	BRA GE	L_Mmc_Fat_Open175
L__Mmc_Fat_Open602:
0x1648	0xB3CFF0  	MOV.B	#255, W0
0x164A	0x370075  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open175:
0x164C	0x370005  	BRA	L_Mmc_Fat_Open176
L_Mmc_Fat_Open172:
0x164E	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1650	0xB3C0D0  	MOV.B	#13, W0
0x1652	0x784880  	MOV.B	W0, [W1]
0x1654	0xB3CFF0  	MOV.B	#255, W0
0x1656	0x37006F  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open176:
L_Mmc_Fat_Open171:
0x1658	0x2002D0  	MOV	#45, W0
0x165A	0x470000  	ADD	W14, W0, W0
0x165C	0xFB8090  	ZE	[W0], W1
0x165E	0x200580  	MOV	#88, W0
0x1660	0x608000  	AND	W1, W0, W0
0x1662	0x320005  	BRA Z	L_Mmc_Fat_Open177
L__Mmc_Fat_Open603:
0x1664	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1666	0xB3C080  	MOV.B	#8, W0
0x1668	0x784880  	MOV.B	W0, [W1]
0x166A	0xB3CFF0  	MOV.B	#255, W0
0x166C	0x370064  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open177:
; i start address is: 8 (W4)
0x166E	0xEF2008  	CLR	W4
; i end address is: 8 (W4)
L_Mmc_Fat_Open178:
; i start address is: 8 (W4)
0x1670	0x200020  	MOV	#2, W0
0x1672	0xE12000  	CP	W4, W0
0x1674	0x31001A  	BRA GEU	L_Mmc_Fat_Open179
L__Mmc_Fat_Open604:
0x1676	0x2001C0  	MOV	#28, W0
0x1678	0xB80104  	MUL.UU	W0, W4, W2
0x167A	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x167C	0x400002  	ADD	W0, W2, W0
; f start address is: 4 (W2)
0x167E	0x780100  	MOV	W0, W2
0x1680	0x40007A  	ADD	W0, #26, W0
0x1682	0xE00010  	CP0	[W0]
0x1684	0x320010  	BRA Z	L__Mmc_Fat_Open435
L__Mmc_Fat_Open605:
0x1686	0x410066  	ADD	W2, #6, W0
0x1688	0x780090  	MOV	[W0], W1
0x168A	0x2003E0  	MOV	#62, W0
0x168C	0x470000  	ADD	W14, W0, W0
0x168E	0xE10810  	CP	W1, [W0]
0x1690	0x3A000A  	BRA NZ	L__Mmc_Fat_Open434
L__Mmc_Fat_Open606:
L__Mmc_Fat_Open433:
0x1692	0x4100FA  	ADD	W2, #26, W1
0x1694	0xFB800B  	ZE	W11, W0
0x1696	0x780880  	MOV	W0, [W1]
0x1698	0x20CBA0  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD), W0
0x169A	0x09000D  	REPEAT	#13
0x169C	0x781832  	MOV	[W2++], [W0++]
; f end address is: 4 (W2)
0x169E	0x20CF90  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W0
0x16A0	0x784804  	MOV.B	W4, [W0]
0x16A2	0x784004  	MOV.B	W4, W0
; i end address is: 8 (W4)
0x16A4	0x370048  	BRA	L_end_Mmc_Fat_Open
L__Mmc_Fat_Open435:
; i start address is: 8 (W4)
L__Mmc_Fat_Open434:
0x16A6	0xEC2008  	INC	W4
; i end address is: 8 (W4)
0x16A8	0x37FFE3  	BRA	L_Mmc_Fat_Open178
L_Mmc_Fat_Open179:
; i start address is: 12 (W6)
0x16AA	0xEF200C  	CLR	W6
; i end address is: 12 (W6)
L_Mmc_Fat_Open184:
; i start address is: 12 (W6)
0x16AC	0x200020  	MOV	#2, W0
0x16AE	0xE13000  	CP	W6, W0
0x16B0	0x31003E  	BRA GEU	L_Mmc_Fat_Open185
L__Mmc_Fat_Open607:
0x16B2	0x2001C0  	MOV	#28, W0
0x16B4	0xB80106  	MUL.UU	W0, W6, W2
0x16B6	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x16B8	0x400002  	ADD	W0, W2, W0
0x16BA	0x40007A  	ADD	W0, #26, W0
0x16BC	0xE00010  	CP0	[W0]
0x16BE	0x3A0035  	BRA NZ	L_Mmc_Fat_Open187
L__Mmc_Fat_Open608:
0x16C0	0x2001C0  	MOV	#28, W0
0x16C2	0xB80106  	MUL.UU	W0, W6, W2
0x16C4	0x20C7C0  	MOV	#lo_addr(_f16_fileDesc), W0
0x16C6	0x400002  	ADD	W0, W2, W0
; f start address is: 14 (W7)
0x16C8	0x780380  	MOV	W0, W7
0x16CA	0x781F8C  	PUSH	W12
0x16CC	0xBE9F8A  	PUSH.D	W10
0x16CE	0x2001CC  	MOV	#28, W12
0x16D0	0xEF2016  	CLR	W11
0x16D2	0x780500  	MOV	W0, W10
0x16D4	0x07F9CD  	RCALL	_memset
0x16D6	0xBE054F  	POP.D	W10
0x16D8	0x78064F  	POP	W12
0x16DA	0x438166  	ADD	W7, #6, W2
0x16DC	0x4380EC  	ADD	W7, #12, W1
0x16DE	0x90187E  	MOV	[W14+62], W0
0x16E0	0x780880  	MOV	W0, [W1]
0x16E2	0x780911  	MOV	[W1], [W2]
0x16E4	0x4380FA  	ADD	W7, #26, W1
0x16E6	0xFB800B  	ZE	W11, W0
0x16E8	0x780880  	MOV	W0, [W1]
0x16EA	0x90200E  	MOV	[W14+64], W0
0x16EC	0x90209E  	MOV	[W14+66], W1
0x16EE	0xBE8B80  	MOV.D	W0, [W7]
0x16F0	0x4380E4  	ADD	W7, #4, W1
0x16F2	0x90202E  	MOV	[W14+68], W0
0x16F4	0xDD0045  	SL	W0, #5, W0
0x16F6	0x780880  	MOV	W0, [W1]
0x16F8	0x438176  	ADD	W7, #22, W2
0x16FA	0x90185E  	MOV	[W14+58], W0
0x16FC	0x9018EE  	MOV	[W14+60], W1
0x16FE	0xBE8900  	MOV.D	W0, [W2]
0x1700	0x43806E  	ADD	W7, #14, W0
0x1702	0x982F50  	MOV	W0, [W14+90]
0x1704	0x43806C  	ADD	W7, #12, W0
0x1706	0x780010  	MOV	[W0], W0
0x1708	0xEB0080  	CLR	W1
0x170A	0x500062  	SUB	W0, #2, W0
0x170C	0x5880E0  	SUBB	W1, #0, W1
0x170E	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x1710	0xEB0180  	CLR	W3
0x1712	0x07F665  	RCALL	__Multiply_32x32
0x1714	0x20C603  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+20), W3
0x1716	0x90295E  	MOV	[W14+90], W2
0x1718	0x401933  	ADD	W0, [W3++], [W2++]
0x171A	0x489123  	ADDC	W1, [W3--], [W2--]
0x171C	0x20CBA0  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD), W0
0x171E	0x09000D  	REPEAT	#13
0x1720	0x781837  	MOV	[W7++], [W0++]
; f end address is: 14 (W7)
0x1722	0x20CF90  	MOV	#lo_addr(__Lib_MmcFat16_f16_currentHandle), W0
0x1724	0x784806  	MOV.B	W6, [W0]
0x1726	0x784006  	MOV.B	W6, W0
; i end address is: 12 (W6)
0x1728	0x370006  	BRA	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open187:
; i start address is: 12 (W6)
0x172A	0xEC200C  	INC	W6
; i end address is: 12 (W6)
0x172C	0x37FFBF  	BRA	L_Mmc_Fat_Open184
L_Mmc_Fat_Open185:
0x172E	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1730	0xB3C090  	MOV.B	#9, W0
0x1732	0x784880  	MOV.B	W0, [W1]
0x1734	0xB3CFE0  	MOV.B	#254, W0
L_end_Mmc_Fat_Open:
0x1736	0x78064F  	POP	W12
0x1738	0x78054F  	POP	W10
0x173A	0xFA8000  	ULNK
0x173C	0x060000  	RETURN
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
0x118C	0xFA0000  	LNK	#0
0x118E	0x781F8A  	PUSH	W10
0x1190	0x07F9A7  	RCALL	_strlen
; slen start address is: 4 (W2)
0x1192	0x784100  	MOV.B	W0, W2
0x1194	0xE10460  	CP.B	W0, #0
0x1196	0x3A0002  	BRA NZ	L___Lib_MmcFat16_checkFileName15
L___Lib_MmcFat16_checkFileName467:
; slen end address is: 4 (W2)
0x1198	0xB3CFF0  	MOV.B	#255, W0
0x119A	0x370034  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
; slen start address is: 4 (W2)
0x119C	0xE1146C  	CP.B	W2, #12
0x119E	0x360002  	BRA LEU	L___Lib_MmcFat16_checkFileName16
L___Lib_MmcFat16_checkFileName468:
; slen end address is: 4 (W2)
0x11A0	0xB3CFE0  	MOV.B	#254, W0
0x11A2	0x370030  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
; slen start address is: 4 (W2)
0x11A4	0xB3C2E0  	MOV.B	#46, W0
0x11A6	0xE1041A  	CP.B	W0, [W10]
0x11A8	0x3A0002  	BRA NZ	L___Lib_MmcFat16_checkFileName17
L___Lib_MmcFat16_checkFileName469:
; slen end address is: 4 (W2)
0x11AA	0xB3CFD0  	MOV.B	#253, W0
0x11AC	0x37002B  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
; slen start address is: 4 (W2)
; dot start address is: 10 (W5)
0x11AE	0xEF200A  	CLR	W5
; pch start address is: 8 (W4)
0x11B0	0x78020A  	MOV	W10, W4
; i start address is: 6 (W3)
0x11B2	0x784182  	MOV.B	W2, W3
; pch end address is: 8 (W4)
; dot end address is: 10 (W5)
; slen end address is: 4 (W2)
; i end address is: 6 (W3)
L___Lib_MmcFat16_checkFileName18:
; i start address is: 6 (W3)
; pch start address is: 8 (W4)
; dot start address is: 10 (W5)
; slen start address is: 4 (W2)
0x11B4	0xE11C60  	CP.B	W3, #0
0x11B6	0x360010  	BRA LEU	L___Lib_MmcFat16_checkFileName408
L___Lib_MmcFat16_checkFileName470:
0x11B8	0xFB8003  	ZE	W3, W0
0x11BA	0x450080  	ADD	W10, W0, W1
0x11BC	0xB3C2E0  	MOV.B	#46, W0
0x11BE	0xE10411  	CP.B	W0, [W1]
0x11C0	0x3A0009  	BRA NZ	L___Lib_MmcFat16_checkFileName21
L___Lib_MmcFat16_checkFileName471:
; pch end address is: 8 (W4)
; dot end address is: 10 (W5)
; dot start address is: 2 (W1)
0x11C2	0xB3C011  	MOV.B	#1, W1
0x11C4	0xE11C68  	CP.B	W3, #8
0x11C6	0x360002  	BRA LEU	L___Lib_MmcFat16_checkFileName22
L___Lib_MmcFat16_checkFileName472:
; slen end address is: 4 (W2)
; i end address is: 6 (W3)
; dot end address is: 2 (W1)
0x11C8	0xB3CFC0  	MOV.B	#252, W0
0x11CA	0x37001C  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
; dot start address is: 2 (W1)
; i start address is: 6 (W3)
; slen start address is: 4 (W2)
0x11CC	0xFB8003  	ZE	W3, W0
; i end address is: 6 (W3)
0x11CE	0xEC2000  	INC	W0
; pch start address is: 0 (W0)
0x11D0	0x450000  	ADD	W10, W0, W0
; pch end address is: 0 (W0)
; dot end address is: 2 (W1)
0x11D2	0x370004  	BRA	L___Lib_MmcFat16_checkFileName19
L___Lib_MmcFat16_checkFileName21:
; i start address is: 6 (W3)
; dot start address is: 10 (W5)
; pch start address is: 8 (W4)
0x11D4	0xED6006  	DEC.B	W3
; pch end address is: 8 (W4)
; dot end address is: 10 (W5)
; i end address is: 6 (W3)
0x11D6	0x37FFEE  	BRA	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName408:
0x11D8	0x780004  	MOV	W4, W0
0x11DA	0x784085  	MOV.B	W5, W1
L___Lib_MmcFat16_checkFileName19:
; pch start address is: 0 (W0)
; dot start address is: 2 (W1)
0x11DC	0xE10C61  	CP.B	W1, #1
0x11DE	0x320004  	BRA Z	L___Lib_MmcFat16_checkFileName407
L___Lib_MmcFat16_checkFileName473:
0x11E0	0xE11468  	CP.B	W2, #8
0x11E2	0x360002  	BRA LEU	L___Lib_MmcFat16_checkFileName406
L___Lib_MmcFat16_checkFileName474:
; slen end address is: 4 (W2)
; pch end address is: 0 (W0)
; dot end address is: 2 (W1)
L___Lib_MmcFat16_checkFileName405:
0x11E4	0xB3CFB0  	MOV.B	#251, W0
0x11E6	0x37000E  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName407:
; dot start address is: 2 (W1)
; pch start address is: 0 (W0)
L___Lib_MmcFat16_checkFileName406:
0x11E8	0xE10C61  	CP.B	W1, #1
0x11EA	0x3A000B  	BRA NZ	L___Lib_MmcFat16_checkFileName26
L___Lib_MmcFat16_checkFileName475:
; dot end address is: 2 (W1)
0x11EC	0x780500  	MOV	W0, W10
; pch end address is: 0 (W0)
0x11EE	0x07F978  	RCALL	_strlen
; slen start address is: 2 (W1)
0x11F0	0x784080  	MOV.B	W0, W1
0x11F2	0xE10460  	CP.B	W0, #0
0x11F4	0x3A0002  	BRA NZ	L___Lib_MmcFat16_checkFileName27
L___Lib_MmcFat16_checkFileName476:
; slen end address is: 2 (W1)
0x11F6	0xB3CF50  	MOV.B	#245, W0
0x11F8	0x370005  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
; slen start address is: 2 (W1)
0x11FA	0xE10C63  	CP.B	W1, #3
0x11FC	0x360002  	BRA LEU	L___Lib_MmcFat16_checkFileName28
L___Lib_MmcFat16_checkFileName477:
; slen end address is: 2 (W1)
0x11FE	0xB3CF40  	MOV.B	#244, W0
0x1200	0x370001  	BRA	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
L___Lib_MmcFat16_checkFileName26:
0x1202	0xEF2000  	CLR	W0
L_end_checkFileName:
0x1204	0x78054F  	POP	W10
0x1206	0xFA8000  	ULNK
0x1208	0x060000  	RETURN
; end of __Lib_MmcFat16_checkFileName
_strlen:
0x04E0	0xFA0000  	LNK	#0
; cp start address is: 2 (W1)
0x04E2	0x78008A  	MOV	W10, W1
; cp end address is: 2 (W1)
L_strlen36:
; cp start address is: 2 (W1)
0x04E4	0x780001  	MOV	W1, W0
0x04E6	0xEC2002  	INC	W1
0x04E8	0xE00410  	CP0.B	[W0]
0x04EA	0x320001  	BRA Z	L_strlen37
L__strlen134:
0x04EC	0x37FFFB  	BRA	L_strlen36
L_strlen37:
0x04EE	0x50800A  	SUB	W1, W10, W0
; cp end address is: 2 (W1)
0x04F0	0xED2000  	DEC	W0
L_end_strlen:
0x04F2	0xFA8000  	ULNK
0x04F4	0x060000  	RETURN
; end of _strlen
__Lib_MmcFat16_nameToUpper:
0x120A	0xFA0002  	LNK	#2
; i start address is: 4 (W2)
0x120C	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 4 (W2)
0x120E	0xE1146D  	CP.B	W2, #13
0x1210	0x31000D  	BRA GEU	L___Lib_MmcFat16_nameToUpper30
L___Lib_MmcFat16_nameToUpper479:
0x1212	0xFB8002  	ZE	W2, W0
0x1214	0x450000  	ADD	W10, W0, W0
0x1216	0x980700  	MOV	W0, [W14+0]
0x1218	0xFB8002  	ZE	W2, W0
0x121A	0x458000  	ADD	W11, W0, W0
0x121C	0x781F8A  	PUSH	W10
0x121E	0x784510  	MOV.B	[W0], W10
0x1220	0x07F951  	RCALL	_toupper
0x1222	0x78054F  	POP	W10
0x1224	0x90008E  	MOV	[W14+0], W1
0x1226	0x784880  	MOV.B	W0, [W1]
0x1228	0xEC6004  	INC.B	W2
; i end address is: 4 (W2)
0x122A	0x37FFF1  	BRA	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
L_end_nameToUpper:
0x122C	0xFA8000  	ULNK
0x122E	0x060000  	RETURN
; end of __Lib_MmcFat16_nameToUpper
_toupper:
0x04C4	0xFA0000  	LNK	#0
0x04C6	0xB3C7A0  	MOV.B	#122, W0
0x04C8	0xE15400  	CP.B	W10, W0
0x04CA	0x3E0007  	BRA GTU	L__toupper44
L__toupper91:
0x04CC	0xB3C610  	MOV.B	#97, W0
0x04CE	0xE15400  	CP.B	W10, W0
0x04D0	0x390004  	BRA LTU	L__toupper43
L__toupper92:
L__toupper42:
0x04D2	0xFB808A  	ZE	W10, W1
0x04D4	0x2FFDF0  	MOV	#65503, W0
0x04D6	0x608000  	AND	W1, W0, W0
0x04D8	0x784500  	MOV.B	W0, W10
L__toupper44:
L__toupper43:
0x04DA	0x78400A  	MOV.B	W10, W0
L_end_toupper:
0x04DC	0xFA8000  	ULNK
0x04DE	0x060000  	RETURN
; end of _toupper
_memcpy:
0x112E	0xFA0000  	LNK	#0
; ss start address is: 4 (W2)
0x1130	0x78010B  	MOV	W11, W2
; dd start address is: 6 (W3)
0x1132	0x78018A  	MOV	W10, W3
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
L_memcpy7:
; dd start address is: 6 (W3)
; ss start address is: 4 (W2)
0x1134	0x78008C  	MOV	W12, W1
0x1136	0x560061  	SUB	W12, #1, W0
0x1138	0x780600  	MOV	W0, W12
0x113A	0xE20002  	CP0	W1
0x113C	0x320004  	BRA Z	L_memcpy8
L__memcpy113:
0x113E	0x784992  	MOV.B	[W2], [W3]
0x1140	0xEC2006  	INC	W3
0x1142	0xEC2004  	INC	W2
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
0x1144	0x37FFF7  	BRA	L_memcpy7
L_memcpy8:
0x1146	0x78000A  	MOV	W10, W0
L_end_memcpy:
0x1148	0xFA8000  	ULNK
0x114A	0x060000  	RETURN
; end of _memcpy
__Lib_MmcFat16_stat_mmc_lib:
0x0D6A	0xFA000A  	LNK	#10
0x0D6C	0x781F8A  	PUSH	W10
0x0D6E	0x781F8C  	PUSH	W12
0x0D70	0xE20014  	CP0	W10
0x0D72	0x3A0002  	BRA NZ	L___Lib_MmcFat16_stat_mmc_lib83
L___Lib_MmcFat16_stat_mmc_lib521:
0x0D74	0xB3CFF0  	MOV.B	#255, W0
0x0D76	0x37006B  	BRA	L_end_stat_mmc_lib
L___Lib_MmcFat16_stat_mmc_lib83:
0x0D78	0xBE9F8A  	PUSH.D	W10
0x0D7A	0x07FB41  	RCALL	__Lib_MmcFat16_f16_normalize
0x0D7C	0xBE054F  	POP.D	W10
0x0D7E	0x806231  	MOV	__Lib_MmcFat16_f16_currentDir, W1
0x0D80	0x806242  	MOV	__Lib_MmcFat16_f16_currentDir+2, W2
0x0D82	0x20C5C0  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+16), W0
0x0D84	0xE10830  	CP	W1, [W0++]
0x0D86	0xE19020  	CPB	W2, [W0--]
0x0D88	0x3A0003  	BRA NZ	L___Lib_MmcFat16_stat_mmc_lib84
L___Lib_MmcFat16_stat_mmc_lib522:
0x0D8A	0x8062A0  	MOV	__Lib_MmcFat16_f16_boot+8, W0
0x0D8C	0x980710  	MOV	W0, [W14+2]
0x0D8E	0x370004  	BRA	L___Lib_MmcFat16_stat_mmc_lib85
L___Lib_MmcFat16_stat_mmc_lib84:
0x0D90	0x806273  	MOV	__Lib_MmcFat16_f16_boot+2, W3
0x0D92	0x20A402  	MOV	#lo_addr(__Lib_MmcFat16_f16_dirEntryPerSect), W2
0x0D94	0xB81812  	MUL.UU	W3, [W2], W0
0x0D96	0x980710  	MOV	W0, [W14+2]
L___Lib_MmcFat16_stat_mmc_lib85:
0x0D98	0x806230  	MOV	__Lib_MmcFat16_f16_currentDir, W0
0x0D9A	0x806241  	MOV	__Lib_MmcFat16_f16_currentDir+2, W1
0x0D9C	0x980730  	MOV	W0, [W14+6]
0x0D9E	0x980741  	MOV	W1, [W14+8]
0x0DA0	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x0DA2	0x980720  	MOV	W0, [W14+4]
0x0DA4	0xBE9F8A  	PUSH.D	W10
0x0DA6	0x80623A  	MOV	__Lib_MmcFat16_f16_currentDir, W10
0x0DA8	0x80624B  	MOV	__Lib_MmcFat16_f16_currentDir+2, W11
0x0DAA	0x07FBC4  	RCALL	_Mmc_Multi_Read_Start
0x0DAC	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x0DAE	0xB3C010  	MOV.B	#1, W0
0x0DB0	0x784880  	MOV.B	W0, [W1]
0x0DB2	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x0DB4	0x07FBA0  	RCALL	_Mmc_Multi_Read_Sector
0x0DB6	0xBE054F  	POP.D	W10
0x0DB8	0xEF2000  	CLR	W0
0x0DBA	0x980700  	MOV	W0, [W14+0]
L___Lib_MmcFat16_stat_mmc_lib86:
0x0DBC	0x90008E  	MOV	[W14+0], W1
0x0DBE	0x470062  	ADD	W14, #2, W0
0x0DC0	0xE10810  	CP	W1, [W0]
0x0DC2	0x31003A  	BRA GEU	L___Lib_MmcFat16_stat_mmc_lib87
L___Lib_MmcFat16_stat_mmc_lib523:
0x0DC4	0xBE9F8A  	PUSH.D	W10
0x0DC6	0x2000BC  	MOV	#11, W12
0x0DC8	0x78058A  	MOV	W10, W11
0x0DCA	0x90052E  	MOV	[W14+4], W10
0x0DCC	0x07FD76  	RCALL	_memcmp
0x0DCE	0xBE054F  	POP.D	W10
0x0DD0	0xE10060  	CP	W0, #0
0x0DD2	0x3A001C  	BRA NZ	L___Lib_MmcFat16_stat_mmc_lib89
L___Lib_MmcFat16_stat_mmc_lib524:
0x0DD4	0x781F8B  	PUSH	W11
0x0DD6	0x07FD3C  	RCALL	_Mmc_Multi_Read_Stop
0x0DD8	0x7805CF  	POP	W11
0x0DDA	0xE20000  	CP0	W0
0x0DDC	0x320005  	BRA Z	L___Lib_MmcFat16_stat_mmc_lib90
L___Lib_MmcFat16_stat_mmc_lib525:
0x0DDE	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0DE0	0xB3C100  	MOV.B	#16, W0
0x0DE2	0x784880  	MOV.B	W0, [W1]
0x0DE4	0xB3CFF0  	MOV.B	#255, W0
0x0DE6	0x370033  	BRA	L_end_stat_mmc_lib
L___Lib_MmcFat16_stat_mmc_lib90:
0x0DE8	0xE20016  	CP0	W11
0x0DEA	0x32000E  	BRA Z	L___Lib_MmcFat16_stat_mmc_lib91
L___Lib_MmcFat16_stat_mmc_lib526:
0x0DEC	0x90052E  	MOV	[W14+4], W10
0x0DEE	0x07FBC5  	RCALL	__Lib_MmcFat16_f16_DirentToDir
0x0DF0	0x200200  	MOV	#32, W0
0x0DF2	0x458100  	ADD	W11, W0, W2
0x0DF4	0x90003E  	MOV	[W14+6], W0
0x0DF6	0x9000CE  	MOV	[W14+8], W1
0x0DF8	0xBE8900  	MOV.D	W0, [W2]
0x0DFA	0x200240  	MOV	#36, W0
0x0DFC	0x458100  	ADD	W11, W0, W2
0x0DFE	0x9000AE  	MOV	[W14+4], W1
0x0E00	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x0E02	0x508000  	SUB	W1, W0, W0
0x0E04	0xDE0045  	LSR	W0, #5, W0
0x0E06	0x780900  	MOV	W0, [W2]
L___Lib_MmcFat16_stat_mmc_lib91:
0x0E08	0xEF2000  	CLR	W0
0x0E0A	0x370021  	BRA	L_end_stat_mmc_lib
L___Lib_MmcFat16_stat_mmc_lib89:
0x0E0C	0x200201  	MOV	#32, W1
0x0E0E	0x470064  	ADD	W14, #4, W0
0x0E10	0x408090  	ADD	W1, [W0], W1
0x0E12	0x980721  	MOV	W1, [W14+4]
0x0E14	0x20CB80  	MOV	#lo_addr(__Lib_MmcFat16_f16_sectBuffEnd), W0
0x0E16	0xE10810  	CP	W1, [W0]
0x0E18	0x3A000B  	BRA NZ	L___Lib_MmcFat16_stat_mmc_lib92
L___Lib_MmcFat16_stat_mmc_lib527:
0x0E1A	0x9000BE  	MOV	[W14+6], W1
0x0E1C	0x90014E  	MOV	[W14+8], W2
0x0E1E	0x470066  	ADD	W14, #6, W0
0x0E20	0x409861  	ADD	W1, #1, [W0++]
0x0E22	0x491060  	ADDC	W2, #0, [W0--]
0x0E24	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x0E26	0x980720  	MOV	W0, [W14+4]
0x0E28	0xBE9F8A  	PUSH.D	W10
0x0E2A	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x0E2C	0x07FB64  	RCALL	_Mmc_Multi_Read_Sector
0x0E2E	0xBE054F  	POP.D	W10
L___Lib_MmcFat16_stat_mmc_lib92:
0x0E30	0x90008E  	MOV	[W14+0], W1
0x0E32	0x470060  	ADD	W14, #0, W0
0x0E34	0x408861  	ADD	W1, #1, [W0]
0x0E36	0x37FFC2  	BRA	L___Lib_MmcFat16_stat_mmc_lib86
L___Lib_MmcFat16_stat_mmc_lib87:
0x0E38	0xBE9F8A  	PUSH.D	W10
0x0E3A	0x07FD0A  	RCALL	_Mmc_Multi_Read_Stop
0x0E3C	0xBE054F  	POP.D	W10
0x0E3E	0xE20000  	CP0	W0
0x0E40	0x320005  	BRA Z	L___Lib_MmcFat16_stat_mmc_lib93
L___Lib_MmcFat16_stat_mmc_lib528:
0x0E42	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0E44	0xB3C100  	MOV.B	#16, W0
0x0E46	0x784880  	MOV.B	W0, [W1]
0x0E48	0xB3CFF0  	MOV.B	#255, W0
0x0E4A	0x370001  	BRA	L_end_stat_mmc_lib
L___Lib_MmcFat16_stat_mmc_lib93:
0x0E4C	0xB3CFF0  	MOV.B	#255, W0
L_end_stat_mmc_lib:
0x0E4E	0x78064F  	POP	W12
0x0E50	0x78054F  	POP	W10
0x0E52	0xFA8000  	ULNK
0x0E54	0x060000  	RETURN
; end of __Lib_MmcFat16_stat_mmc_lib
__Lib_MmcFat16_f16_normalize:
0x03FE	0xFA000C  	LNK	#12
0x0400	0x781F8B  	PUSH	W11
0x0402	0x781F8C  	PUSH	W12
0x0404	0x470060  	ADD	W14, #0, W0
; ptr start address is: 2 (W1)
0x0406	0x780080  	MOV	W0, W1
; olds start address is: 4 (W2)
0x0408	0x78010A  	MOV	W10, W2
0x040A	0x781F82  	PUSH	W2
0x040C	0x781F81  	PUSH	W1
0x040E	0x781F8A  	PUSH	W10
0x0410	0x2000BC  	MOV	#11, W12
0x0412	0xB3C20B  	MOV.B	#32, W11
0x0414	0x780500  	MOV	W0, W10
0x0416	0x07032C  	RCALL	_memset
; ptr end address is: 2 (W1)
; olds end address is: 4 (W2)
0x0418	0x78054F  	POP	W10
0x041A	0x7800CF  	POP	W1
0x041C	0x78014F  	POP	W2
0x041E	0x780181  	MOV	W1, W3
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 4 (W2)
; ptr start address is: 6 (W3)
0x0420	0xE0041A  	CP0.B	[W10]
0x0422	0x320009  	BRA Z	L___Lib_MmcFat16_f16_normalize401
L___Lib_MmcFat16_f16_normalize457:
0x0424	0x781F8A  	PUSH	W10
0x0426	0x78451A  	MOV.B	[W10], W10
0x0428	0x07FEEB  	RCALL	_isspace
0x042A	0x78054F  	POP	W10
0x042C	0xE20000  	CP0	W0
0x042E	0x320003  	BRA Z	L___Lib_MmcFat16_f16_normalize400
L___Lib_MmcFat16_f16_normalize458:
L___Lib_MmcFat16_f16_normalize399:
0x0430	0x450061  	ADD	W10, #1, W0
0x0432	0x780500  	MOV	W0, W10
0x0434	0x37FFF5  	BRA	L___Lib_MmcFat16_f16_normalize0
L___Lib_MmcFat16_f16_normalize401:
L___Lib_MmcFat16_f16_normalize400:
0x0436	0x781F8A  	PUSH	W10
0x0438	0x20A3DB  	MOV	#lo_addr(?lstr1___Lib_MmcFat16), W11
0x043A	0x07FEF2  	RCALL	_strcmp
0x043C	0x78054F  	POP	W10
0x043E	0xE10060  	CP	W0, #0
0x0440	0x3A0008  	BRA NZ	L___Lib_MmcFat16_f16_normalize4
L___Lib_MmcFat16_f16_normalize459:
; ptr end address is: 6 (W3)
0x0442	0x4700E0  	ADD	W14, #0, W1
0x0444	0xB3C2E0  	MOV.B	#46, W0
0x0446	0x784880  	MOV.B	W0, [W1]
0x0448	0xEC2002  	INC	W1
0x044A	0xB3C2E0  	MOV.B	#46, W0
0x044C	0x784880  	MOV.B	W0, [W1]
0x044E	0x780082  	MOV	W2, W1
0x0450	0x37002E  	BRA	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
; ptr start address is: 6 (W3)
0x0452	0x781F8A  	PUSH	W10
0x0454	0x20A2AB  	MOV	#lo_addr(?lstr2___Lib_MmcFat16), W11
0x0456	0x07FEE4  	RCALL	_strcmp
0x0458	0x78054F  	POP	W10
0x045A	0xE10060  	CP	W0, #0
0x045C	0x3A0005  	BRA NZ	L___Lib_MmcFat16_f16_normalize6
L___Lib_MmcFat16_f16_normalize460:
; ptr end address is: 6 (W3)
0x045E	0x4700E0  	ADD	W14, #0, W1
0x0460	0xB3C2E0  	MOV.B	#46, W0
0x0462	0x784880  	MOV.B	W0, [W1]
0x0464	0x780082  	MOV	W2, W1
0x0466	0x370023  	BRA	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
; ptr start address is: 6 (W3)
; ptr end address is: 6 (W3)
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 4 (W2)
; ptr start address is: 6 (W3)
; olds start address is: 4 (W2)
0x0468	0xE0041A  	CP0.B	[W10]
0x046A	0x32000F  	BRA Z	L___Lib_MmcFat16_f16_normalize404
L___Lib_MmcFat16_f16_normalize461:
0x046C	0x781F8A  	PUSH	W10
0x046E	0x78451A  	MOV.B	[W10], W10
0x0470	0x07FEC7  	RCALL	_isspace
0x0472	0x78054F  	POP	W10
0x0474	0xE20000  	CP0	W0
0x0476	0x3A0009  	BRA NZ	L___Lib_MmcFat16_f16_normalize403
L___Lib_MmcFat16_f16_normalize462:
0x0478	0x78409A  	MOV.B	[W10], W1
0x047A	0xB3C2E0  	MOV.B	#46, W0
0x047C	0xE10C00  	CP.B	W1, W0
0x047E	0x320005  	BRA Z	L___Lib_MmcFat16_f16_normalize402
L___Lib_MmcFat16_f16_normalize463:
L___Lib_MmcFat16_f16_normalize398:
0x0480	0x78499A  	MOV.B	[W10], [W3]
0x0482	0xEC2006  	INC	W3
0x0484	0x450061  	ADD	W10, #1, W0
0x0486	0x780500  	MOV	W0, W10
; ptr end address is: 6 (W3)
0x0488	0x37FFEF  	BRA	L___Lib_MmcFat16_f16_normalize8
L___Lib_MmcFat16_f16_normalize404:
L___Lib_MmcFat16_f16_normalize403:
L___Lib_MmcFat16_f16_normalize402:
0x048A	0x78409A  	MOV.B	[W10], W1
0x048C	0xB3C2E0  	MOV.B	#46, W0
0x048E	0xE10C00  	CP.B	W1, W0
0x0490	0x3A0002  	BRA NZ	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize464:
0x0492	0x450061  	ADD	W10, #1, W0
0x0494	0x780500  	MOV	W0, W10
L___Lib_MmcFat16_f16_normalize12:
0x0496	0x470060  	ADD	W14, #0, W0
; ptr start address is: 6 (W3)
0x0498	0x4001E8  	ADD	W0, #8, W3
; olds end address is: 4 (W2)
; ptr end address is: 6 (W3)
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 6 (W3)
; olds start address is: 4 (W2)
0x049A	0x78409A  	MOV.B	[W10], W1
0x049C	0xB3C200  	MOV.B	#32, W0
0x049E	0xE10C00  	CP.B	W1, W0
0x04A0	0x360005  	BRA LEU	L___Lib_MmcFat16_f16_normalize14
L___Lib_MmcFat16_f16_normalize465:
0x04A2	0x78499A  	MOV.B	[W10], [W3]
0x04A4	0xEC2006  	INC	W3
0x04A6	0x450061  	ADD	W10, #1, W0
0x04A8	0x780500  	MOV	W0, W10
; ptr end address is: 6 (W3)
0x04AA	0x37FFF7  	BRA	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
0x04AC	0x780082  	MOV	W2, W1
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 4 (W2)
; olds start address is: 2 (W1)
; olds end address is: 2 (W1)
L___Lib_MmcFat16_f16_normalize5:
; olds start address is: 2 (W1)
0x04AE	0x470060  	ADD	W14, #0, W0
0x04B0	0x781F8A  	PUSH	W10
0x04B2	0x2000BC  	MOV	#11, W12
0x04B4	0x780580  	MOV	W0, W11
0x04B6	0x780501  	MOV	W1, W10
; olds end address is: 2 (W1)
0x04B8	0x07063A  	RCALL	_memcpy
0x04BA	0x78054F  	POP	W10
L_end_f16_normalize:
0x04BC	0x78064F  	POP	W12
0x04BE	0x7805CF  	POP	W11
0x04C0	0xFA8000  	ULNK
0x04C2	0x060000  	RETURN
; end of __Lib_MmcFat16_f16_normalize
_isspace:
0x0200	0xFA0000  	LNK	#0
0x0202	0xB3C200  	MOV.B	#32, W0
0x0204	0xE15400  	CP.B	W10, W0
0x0206	0x320007  	BRA Z	L_isspace15
L__isspace65:
0x0208	0xE1546D  	CP.B	W10, #13
0x020A	0x3E0003  	BRA GTU	L__isspace38
L__isspace66:
0x020C	0xE15469  	CP.B	W10, #9
0x020E	0x390001  	BRA LTU	L__isspace37
L__isspace67:
0x0210	0x370002  	BRA	L_isspace15
L__isspace38:
L__isspace37:
0x0212	0xEF2002  	CLR	W1
0x0214	0x370002  	BRA	L_isspace14
L_isspace15:
0x0216	0xB3C010  	MOV.B	#1, W0
0x0218	0x784080  	MOV.B	W0, W1
L_isspace14:
0x021A	0xFB8001  	ZE	W1, W0
L_end_isspace:
0x021C	0xFA8000  	ULNK
0x021E	0x060000  	RETURN
; end of _isspace
_strcmp:
0x0220	0xFA0000  	LNK	#0
L_strcmp30:
0x0222	0xE0041A  	CP0.B	[W10]
0x0224	0x320008  	BRA Z	L__strcmp87
L__strcmp129:
0x0226	0x78401A  	MOV.B	[W10], W0
0x0228	0xE1041B  	CP.B	W0, [W11]
0x022A	0x3A0005  	BRA NZ	L__strcmp86
L__strcmp130:
L__strcmp85:
0x022C	0x450061  	ADD	W10, #1, W0
0x022E	0x780500  	MOV	W0, W10
0x0230	0x458061  	ADD	W11, #1, W0
0x0232	0x780580  	MOV	W0, W11
0x0234	0x37FFF6  	BRA	L_strcmp30
L__strcmp87:
L__strcmp86:
0x0236	0x78401B  	MOV.B	[W11], W0
0x0238	0xFB809A  	ZE	[W10], W1
0x023A	0xFB8000  	ZE	W0, W0
0x023C	0x508000  	SUB	W1, W0, W0
L_end_strcmp:
0x023E	0xFA8000  	ULNK
0x0240	0x060000  	RETURN
; end of _strcmp
_Mmc_Multi_Read_Start:
0x0534	0xFA0000  	LNK	#0
0x0536	0x781F8A  	PUSH	W10
0x0538	0x781F8B  	PUSH	W11
0x053A	0x781F8C  	PUSH	W12
0x053C	0x781F8D  	PUSH	W13
0x053E	0x0702FE  	RCALL	__Lib_Mmc_Mmc_Select
0x0540	0x20A290  	MOV	#lo_addr(__Lib_Mmc_cardType), W0
0x0542	0xFB8010  	ZE	[W0], W0
0x0544	0xE10064  	CP	W0, #4
0x0546	0x3A0002  	BRA NZ	L_Mmc_Multi_Read_Start60
L__Mmc_Multi_Read_Start124:
; byte_start start address is: 0 (W0)
0x0548	0xBE000A  	MOV.D	W10, W0
; byte_start end address is: 0 (W0)
0x054A	0x370006  	BRA	L_Mmc_Multi_Read_Start61
L_Mmc_Multi_Read_Start60:
0x054C	0xDD58C9  	SL	W11, #9, W1
0x054E	0xDE5047  	LSR	W10, #7, W0
0x0550	0x700081  	IOR	W0, W1, W1
0x0552	0xDD5049  	SL	W10, #9, W0
; byte_start start address is: 4 (W2)
0x0554	0xBE0100  	MOV.D	W0, W2
; byte_start end address is: 4 (W2)
0x0556	0xBE0002  	MOV.D	W2, W0
L_Mmc_Multi_Read_Start61:
; byte_start start address is: 0 (W0)
0x0558	0xB3CFFD  	MOV.B	#255, W13
0x055A	0x780580  	MOV	W0, W11
0x055C	0x780601  	MOV	W1, W12
; byte_start end address is: 0 (W0)
0x055E	0xB3C12A  	MOV.B	#18, W10
0x0560	0x070294  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x0562	0xE20000  	CP0	W0
0x0564	0x320003  	BRA Z	L_Mmc_Multi_Read_Start62
L__Mmc_Multi_Read_Start125:
0x0566	0x0702EE  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0568	0x200010  	MOV	#1, W0
0x056A	0x370001  	BRA	L_end_Mmc_Multi_Read_Start
L_Mmc_Multi_Read_Start62:
0x056C	0xEF2000  	CLR	W0
L_end_Mmc_Multi_Read_Start:
0x056E	0x7806CF  	POP	W13
0x0570	0x78064F  	POP	W12
0x0572	0x7805CF  	POP	W11
0x0574	0x78054F  	POP	W10
0x0576	0xFA8000  	ULNK
0x0578	0x060000  	RETURN
; end of _Mmc_Multi_Read_Start
_Mmc_Multi_Read_Sector:
0x04F6	0xFA0002  	LNK	#2
0x04F8	0x781F8A  	PUSH	W10
0x04FA	0x07FEA3  	RCALL	__Lib_Mmc_Mmc_Wait_Data_Ready
0x04FC	0x78054F  	POP	W10
; i start address is: 4 (W2)
0x04FE	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_Mmc_Multi_Read_Sector63:
; i start address is: 4 (W2)
0x0500	0x202000  	MOV	#512, W0
0x0502	0xE11000  	CP	W2, W0
0x0504	0x31000D  	BRA GEU	L_Mmc_Multi_Read_Sector64
L__Mmc_Multi_Read_Sector127:
0x0506	0x450002  	ADD	W10, W2, W0
0x0508	0x980700  	MOV	W0, [W14+0]
0x050A	0x781F82  	PUSH	W2
0x050C	0x781F8A  	PUSH	W10
0x050E	0x200FFA  	MOV	#255, W10
0x0510	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0512	0x010001  	CALL	W1
0x0514	0x78054F  	POP	W10
0x0516	0x78014F  	POP	W2
0x0518	0x90008E  	MOV	[W14+0], W1
0x051A	0x784880  	MOV.B	W0, [W1]
0x051C	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x051E	0x37FFF0  	BRA	L_Mmc_Multi_Read_Sector63
L_Mmc_Multi_Read_Sector64:
0x0520	0x781F8A  	PUSH	W10
0x0522	0x200FFA  	MOV	#255, W10
0x0524	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0526	0x010000  	CALL	W0
0x0528	0x200FFA  	MOV	#255, W10
0x052A	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x052C	0x010000  	CALL	W0
0x052E	0x78054F  	POP	W10
L_end_Mmc_Multi_Read_Sector:
0x0530	0xFA8000  	ULNK
0x0532	0x060000  	RETURN
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_Mmc_Wait_Data_Ready:
0x0242	0xFA0000  	LNK	#0
0x0244	0x781F8A  	PUSH	W10
L___Lib_Mmc_Mmc_Wait_Data_Ready58:
0x0246	0x200FFA  	MOV	#255, W10
0x0248	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x024A	0x010001  	CALL	W1
0x024C	0x200FE1  	MOV	#254, W1
0x024E	0xE10001  	CP	W0, W1
0x0250	0x320001  	BRA Z	L___Lib_Mmc_Mmc_Wait_Data_Ready59
L___Lib_Mmc_Mmc_Wait_Data_Ready122:
0x0252	0x37FFF9  	BRA	L___Lib_Mmc_Mmc_Wait_Data_Ready58
L___Lib_Mmc_Mmc_Wait_Data_Ready59:
L_end_Mmc_Wait_Data_Ready:
0x0254	0x78054F  	POP	W10
0x0256	0xFA8000  	ULNK
0x0258	0x060000  	RETURN
; end of __Lib_Mmc_Mmc_Wait_Data_Ready
_memcmp:
0x08BA	0xFA0000  	LNK	#0
L_memcmp4:
0x08BC	0x78008C  	MOV	W12, W1
0x08BE	0x560061  	SUB	W12, #1, W0
0x08C0	0x780600  	MOV	W0, W12
0x08C2	0xE10860  	CP	W1, #0
0x08C4	0x32000D  	BRA Z	L_memcmp5
L__memcmp110:
0x08C6	0x78401A  	MOV.B	[W10], W0
0x08C8	0xE1041B  	CP.B	W0, [W11]
0x08CA	0x320005  	BRA Z	L_memcmp6
L__memcmp111:
0x08CC	0x78401B  	MOV.B	[W11], W0
0x08CE	0xFB809A  	ZE	[W10], W1
0x08D0	0xFB8000  	ZE	W0, W0
0x08D2	0x508000  	SUB	W1, W0, W0
0x08D4	0x370006  	BRA	L_end_memcmp
L_memcmp6:
0x08D6	0x450061  	ADD	W10, #1, W0
0x08D8	0x780500  	MOV	W0, W10
0x08DA	0x458061  	ADD	W11, #1, W0
0x08DC	0x780580  	MOV	W0, W11
0x08DE	0x37FFEE  	BRA	L_memcmp4
L_memcmp5:
0x08E0	0xEF2000  	CLR	W0
L_end_memcmp:
0x08E2	0xFA8000  	ULNK
0x08E4	0x060000  	RETURN
; end of _memcmp
_Mmc_Multi_Read_Stop:
0x0850	0xFA0000  	LNK	#0
0x0852	0x781F8A  	PUSH	W10
0x0854	0x2004CA  	MOV	#76, W10
0x0856	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0858	0x010000  	CALL	W0
0x085A	0xEF2014  	CLR	W10
0x085C	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x085E	0x010000  	CALL	W0
0x0860	0xEF2014  	CLR	W10
0x0862	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0864	0x010000  	CALL	W0
0x0866	0xEF2014  	CLR	W10
0x0868	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x086A	0x010000  	CALL	W0
0x086C	0xEF2014  	CLR	W10
0x086E	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0870	0x010000  	CALL	W0
0x0872	0x200FFA  	MOV	#255, W10
0x0874	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x0876	0x010000  	CALL	W0
; timeout start address is: 6 (W3)
; timeout start address is: 6 (W3)
0x0878	0xEF2006  	CLR	W3
; timeout end address is: 6 (W3)
L_Mmc_Multi_Read_Stop66:
; timeout start address is: 6 (W3)
0x087A	0x781F83  	PUSH	W3
0x087C	0x200FFA  	MOV	#255, W10
0x087E	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0880	0x010001  	CALL	W1
0x0882	0x7801CF  	POP	W3
; response start address is: 4 (W2)
0x0884	0x780100  	MOV	W0, W2
0x0886	0xEC2006  	INC	W3
; timeout end address is: 6 (W3)
0x0888	0x200801  	MOV	#128, W1
0x088A	0x600001  	AND	W0, W1, W0
0x088C	0xE10060  	CP	W0, #0
0x088E	0x320004  	BRA Z	L__Mmc_Multi_Read_Stop80
L__Mmc_Multi_Read_Stop129:
; timeout end address is: 6 (W3)
; timeout start address is: 6 (W3)
0x0890	0x200640  	MOV	#100, W0
0x0892	0xE11800  	CP	W3, W0
0x0894	0x310001  	BRA GEU	L__Mmc_Multi_Read_Stop79
L__Mmc_Multi_Read_Stop130:
; timeout end address is: 6 (W3)
0x0896	0x37FFF1  	BRA	L_Mmc_Multi_Read_Stop66
L__Mmc_Multi_Read_Stop80:
L__Mmc_Multi_Read_Stop79:
0x0898	0xAEE004  	BTSS	W2, #7
0x089A	0x370005  	BRA	L_Mmc_Multi_Read_Stop71
0x089C	0x781F82  	PUSH	W2
0x089E	0x070152  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x08A0	0x78014F  	POP	W2
0x08A2	0x780002  	MOV	W2, W0
; response end address is: 4 (W2)
0x08A4	0x370007  	BRA	L_end_Mmc_Multi_Read_Stop
L_Mmc_Multi_Read_Stop71:
L_Mmc_Multi_Read_Stop72:
0x08A6	0x200FFA  	MOV	#255, W10
0x08A8	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x08AA	0x010001  	CALL	W1
0x08AC	0xE10060  	CP	W0, #0
0x08AE	0x32FFFB  	BRA Z	L_Mmc_Multi_Read_Stop72
L__Mmc_Multi_Read_Stop131:
0x08B0	0x070149  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x08B2	0xEF2000  	CLR	W0
L_end_Mmc_Multi_Read_Stop:
0x08B4	0x78054F  	POP	W10
0x08B6	0xFA8000  	ULNK
0x08B8	0x060000  	RETURN
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
0x057A	0xFA0002  	LNK	#2
; p1 start address is: 8 (W4)
0x057C	0x78020A  	MOV	W10, W4
; p2 start address is: 6 (W3)
0x057E	0x78018B  	MOV	W11, W3
; i start address is: 4 (W2)
0x0580	0xEF2004  	CLR	W2
; p2 end address is: 6 (W3)
; p1 end address is: 8 (W4)
; i end address is: 4 (W2)
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 4 (W2)
; p2 start address is: 6 (W3)
; p1 start address is: 8 (W4)
0x0582	0xE11068  	CP	W2, #8
0x0584	0x31000A  	BRA GEU	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir483:
0x0586	0x784094  	MOV.B	[W4], W1
0x0588	0xB3C200  	MOV.B	#32, W0
0x058A	0xE10C00  	CP.B	W1, W0
0x058C	0x3A0001  	BRA NZ	L___Lib_MmcFat16_f16_DirentToDir39
L___Lib_MmcFat16_f16_DirentToDir484:
; p1 end address is: 8 (W4)
; i end address is: 4 (W2)
0x058E	0x370005  	BRA	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
; i start address is: 4 (W2)
; p1 start address is: 8 (W4)
0x0590	0x784994  	MOV.B	[W4], [W3]
0x0592	0xEC2006  	INC	W3
0x0594	0xEC2008  	INC	W4
0x0596	0xEC2004  	INC	W2
; p1 end address is: 8 (W4)
; i end address is: 4 (W2)
0x0598	0x37FFF4  	BRA	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
0x059A	0x450068  	ADD	W10, #8, W0
; p1 start address is: 4 (W2)
0x059C	0x780100  	MOV	W0, W2
0x059E	0x784090  	MOV.B	[W0], W1
0x05A0	0xB3C200  	MOV.B	#32, W0
0x05A2	0xE10C00  	CP.B	W1, W0
0x05A4	0x320015  	BRA Z	L___Lib_MmcFat16_f16_DirentToDir409
L___Lib_MmcFat16_f16_DirentToDir485:
0x05A6	0xB3C2E0  	MOV.B	#46, W0
0x05A8	0x784980  	MOV.B	W0, [W3]
; p2 start address is: 8 (W4)
0x05AA	0x418261  	ADD	W3, #1, W4
; p2 end address is: 6 (W3)
; i start address is: 0 (W0)
0x05AC	0xEF2000  	CLR	W0
; p1 end address is: 4 (W2)
; i end address is: 0 (W0)
; p2 end address is: 8 (W4)
0x05AE	0x780182  	MOV	W2, W3
0x05B0	0x780100  	MOV	W0, W2
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 4 (W2)
; p2 start address is: 8 (W4)
; p1 start address is: 6 (W3)
0x05B2	0xE11063  	CP	W2, #3
0x05B4	0x31000B  	BRA GEU	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir486:
0x05B6	0x784093  	MOV.B	[W3], W1
0x05B8	0xB3C200  	MOV.B	#32, W0
0x05BA	0xE10C00  	CP.B	W1, W0
0x05BC	0x3A0001  	BRA NZ	L___Lib_MmcFat16_f16_DirentToDir44
L___Lib_MmcFat16_f16_DirentToDir487:
; p1 end address is: 6 (W3)
; i end address is: 4 (W2)
0x05BE	0x370006  	BRA	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
; i start address is: 4 (W2)
; p1 start address is: 6 (W3)
0x05C0	0x784A13  	MOV.B	[W3], [W4]
; p2 start address is: 0 (W0)
0x05C2	0x420061  	ADD	W4, #1, W0
; p2 end address is: 8 (W4)
0x05C4	0xEC2006  	INC	W3
0x05C6	0xEC2004  	INC	W2
; p2 end address is: 0 (W0)
; p1 end address is: 6 (W3)
; i end address is: 4 (W2)
0x05C8	0x780200  	MOV	W0, W4
0x05CA	0x37FFF3  	BRA	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
; p2 start address is: 8 (W4)
0x05CC	0x780084  	MOV	W4, W1
0x05CE	0x370001  	BRA	L___Lib_MmcFat16_f16_DirentToDir40
; p2 end address is: 8 (W4)
L___Lib_MmcFat16_f16_DirentToDir409:
0x05D0	0x780083  	MOV	W3, W1
L___Lib_MmcFat16_f16_DirentToDir40:
; p2 start address is: 2 (W1)
0x05D2	0xEF2000  	CLR	W0
0x05D4	0x784880  	MOV.B	W0, [W1]
; p2 end address is: 2 (W1)
0x05D6	0x4580ED  	ADD	W11, #13, W1
0x05D8	0x45006B  	ADD	W10, #11, W0
0x05DA	0x784890  	MOV.B	[W0], [W1]
0x05DC	0x45807A  	ADD	W11, #26, W0
0x05DE	0x980700  	MOV	W0, [W14+0]
0x05E0	0x45007C  	ADD	W10, #28, W0
0x05E2	0x781F8A  	PUSH	W10
0x05E4	0x780500  	MOV	W0, W10
0x05E6	0x0705B2  	RCALL	__Lib_MmcFat16_f16_toLong
0x05E8	0x78054F  	POP	W10
0x05EA	0x90010E  	MOV	[W14+0], W2
0x05EC	0xBE8900  	MOV.D	W0, [W2]
0x05EE	0x45807E  	ADD	W11, #30, W0
0x05F0	0x980700  	MOV	W0, [W14+0]
0x05F2	0x45007A  	ADD	W10, #26, W0
0x05F4	0x781F8A  	PUSH	W10
0x05F6	0x780500  	MOV	W0, W10
0x05F8	0x07FE95  	RCALL	__Lib_MmcFat16_f16_toInt
0x05FA	0x78054F  	POP	W10
0x05FC	0x90008E  	MOV	[W14+0], W1
0x05FE	0x780880  	MOV	W0, [W1]
0x0600	0x45006E  	ADD	W10, #14, W0
0x0602	0x784110  	MOV.B	[W0], W2
0x0604	0xEC2000  	INC	W0
0x0606	0x784010  	MOV.B	[W0], W0
0x0608	0xFB8000  	ZE	W0, W0
0x060A	0xDD00C8  	SL	W0, #8, W1
0x060C	0xFB8002  	ZE	W2, W0
0x060E	0x400101  	ADD	W0, W1, W2
; i start address is: 6 (W3)
0x0610	0x780182  	MOV	W2, W3
0x0612	0x45806E  	ADD	W11, #14, W0
0x0614	0x4000E3  	ADD	W0, #3, W1
0x0616	0xDE104B  	LSR	W2, #11, W0
0x0618	0x784880  	MOV.B	W0, [W1]
0x061A	0x45806E  	ADD	W11, #14, W0
0x061C	0x400164  	ADD	W0, #4, W2
0x061E	0xDE18C5  	LSR	W3, #5, W1
0x0620	0x2003F0  	MOV	#63, W0
0x0622	0x608000  	AND	W1, W0, W0
0x0624	0x784900  	MOV.B	W0, [W2]
0x0626	0x45806E  	ADD	W11, #14, W0
0x0628	0x4000E5  	ADD	W0, #5, W1
0x062A	0x61807F  	AND	W3, #31, W0
; i end address is: 6 (W3)
0x062C	0xDD0041  	SL	W0, #1, W0
0x062E	0x784880  	MOV.B	W0, [W1]
0x0630	0x450070  	ADD	W10, #16, W0
0x0632	0x784110  	MOV.B	[W0], W2
0x0634	0xEC2000  	INC	W0
0x0636	0x784010  	MOV.B	[W0], W0
0x0638	0xFB8000  	ZE	W0, W0
0x063A	0xDD00C8  	SL	W0, #8, W1
0x063C	0xFB8002  	ZE	W2, W0
0x063E	0x400101  	ADD	W0, W1, W2
; i start address is: 6 (W3)
0x0640	0x780182  	MOV	W2, W3
0x0642	0x45806E  	ADD	W11, #14, W0
0x0644	0x4000E2  	ADD	W0, #2, W1
0x0646	0x61007F  	AND	W2, #31, W0
0x0648	0x784880  	MOV.B	W0, [W1]
0x064A	0x45806E  	ADD	W11, #14, W0
0x064C	0x4000E1  	ADD	W0, #1, W1
0x064E	0xDE1845  	LSR	W3, #5, W0
0x0650	0x60006F  	AND	W0, #15, W0
0x0652	0x784880  	MOV.B	W0, [W1]
0x0654	0x4580EE  	ADD	W11, #14, W1
0x0656	0xDE1849  	LSR	W3, #9, W0
; i end address is: 6 (W3)
0x0658	0x784880  	MOV.B	W0, [W1]
0x065A	0x450076  	ADD	W10, #22, W0
0x065C	0x784110  	MOV.B	[W0], W2
0x065E	0xEC2000  	INC	W0
0x0660	0x784010  	MOV.B	[W0], W0
0x0662	0xFB8000  	ZE	W0, W0
0x0664	0xDD00C8  	SL	W0, #8, W1
0x0666	0xFB8002  	ZE	W2, W0
0x0668	0x400101  	ADD	W0, W1, W2
; i start address is: 6 (W3)
0x066A	0x780182  	MOV	W2, W3
0x066C	0x458074  	ADD	W11, #20, W0
0x066E	0x4000E3  	ADD	W0, #3, W1
0x0670	0xDE104B  	LSR	W2, #11, W0
0x0672	0x784880  	MOV.B	W0, [W1]
0x0674	0x458074  	ADD	W11, #20, W0
0x0676	0x400164  	ADD	W0, #4, W2
0x0678	0xDE18C5  	LSR	W3, #5, W1
0x067A	0x2003F0  	MOV	#63, W0
0x067C	0x608000  	AND	W1, W0, W0
0x067E	0x784900  	MOV.B	W0, [W2]
0x0680	0x458074  	ADD	W11, #20, W0
0x0682	0x4000E5  	ADD	W0, #5, W1
0x0684	0x61807F  	AND	W3, #31, W0
; i end address is: 6 (W3)
0x0686	0xDD0041  	SL	W0, #1, W0
0x0688	0x784880  	MOV.B	W0, [W1]
0x068A	0x450078  	ADD	W10, #24, W0
0x068C	0x784110  	MOV.B	[W0], W2
0x068E	0xEC2000  	INC	W0
0x0690	0x784010  	MOV.B	[W0], W0
0x0692	0xFB8000  	ZE	W0, W0
0x0694	0xDD00C8  	SL	W0, #8, W1
0x0696	0xFB8002  	ZE	W2, W0
0x0698	0x400101  	ADD	W0, W1, W2
; i start address is: 6 (W3)
0x069A	0x780182  	MOV	W2, W3
0x069C	0x458074  	ADD	W11, #20, W0
0x069E	0x4000E2  	ADD	W0, #2, W1
0x06A0	0x61007F  	AND	W2, #31, W0
0x06A2	0x784880  	MOV.B	W0, [W1]
0x06A4	0x458074  	ADD	W11, #20, W0
0x06A6	0x4000E1  	ADD	W0, #1, W1
0x06A8	0xDE1845  	LSR	W3, #5, W0
0x06AA	0x60006F  	AND	W0, #15, W0
0x06AC	0x784880  	MOV.B	W0, [W1]
0x06AE	0x4580F4  	ADD	W11, #20, W1
0x06B0	0xDE1849  	LSR	W3, #9, W0
; i end address is: 6 (W3)
0x06B2	0x784880  	MOV.B	W0, [W1]
L_end_f16_DirentToDir:
0x06B4	0xFA8000  	ULNK
0x06B6	0x060000  	RETURN
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
0x0E56	0xFA0008  	LNK	#8
0x0E58	0x781F8B  	PUSH	W11
0x0E5A	0x45007A  	ADD	W10, #26, W0
0x0E5C	0x781F8A  	PUSH	W10
0x0E5E	0x780500  	MOV	W0, W10
0x0E60	0x07FA61  	RCALL	__Lib_MmcFat16_f16_toInt
0x0E62	0x78054F  	POP	W10
0x0E64	0x780E00  	MOV	W0, [W12]
0x0E66	0xE0001C  	CP0	[W12]
0x0E68	0x3A0016  	BRA NZ	L___Lib_MmcFat16_mkNod118
L___Lib_MmcFat16_mkNod550:
0x0E6A	0x781F8C  	PUSH	W12
0x0E6C	0xBE9F8A  	PUSH.D	W10
0x0E6E	0x07FC30  	RCALL	__Lib_MmcFat16_getFatFreeCluster
0x0E70	0xBE054F  	POP.D	W10
0x0E72	0x78064F  	POP	W12
0x0E74	0x780E00  	MOV	W0, [W12]
0x0E76	0x78009C  	MOV	[W12], W1
0x0E78	0x2FFFF0  	MOV	#65535, W0
0x0E7A	0xE10800  	CP	W1, W0
0x0E7C	0x3A0005  	BRA NZ	L___Lib_MmcFat16_mkNod119
L___Lib_MmcFat16_mkNod551:
0x0E7E	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0E80	0xB3C040  	MOV.B	#4, W0
0x0E82	0x784880  	MOV.B	W0, [W1]
0x0E84	0xB3CFF0  	MOV.B	#255, W0
0x0E86	0x3700B8  	BRA	L_end_mkNod
L___Lib_MmcFat16_mkNod119:
0x0E88	0x781F8C  	PUSH	W12
0x0E8A	0xBE9F8A  	PUSH.D	W10
0x0E8C	0x2FFFFB  	MOV	#65535, W11
0x0E8E	0x78051C  	MOV	[W12], W10
0x0E90	0x07FC7B  	RCALL	__Lib_MmcFat16_putFatEntry
0x0E92	0xBE054F  	POP.D	W10
0x0E94	0x78064F  	POP	W12
L___Lib_MmcFat16_mkNod118:
0x0E96	0x78001C  	MOV	[W12], W0
0x0E98	0xEB0080  	CLR	W1
0x0E9A	0x500062  	SUB	W0, #2, W0
0x0E9C	0x5880E0  	SUBB	W1, #0, W1
0x0E9E	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x0EA0	0xEB0180  	CLR	W3
0x0EA2	0x07FA9D  	RCALL	__Multiply_32x32
0x0EA4	0x20C602  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+20), W2
0x0EA6	0x401DB2  	ADD	W0, [W2++], [W11++]
0x0EA8	0x4895A2  	ADDC	W1, [W2--], [W11--]
0x0EAA	0x806231  	MOV	__Lib_MmcFat16_f16_currentDir, W1
0x0EAC	0x806242  	MOV	__Lib_MmcFat16_f16_currentDir+2, W2
0x0EAE	0x20C5C0  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+16), W0
0x0EB0	0xE10830  	CP	W1, [W0++]
0x0EB2	0xE19020  	CPB	W2, [W0--]
0x0EB4	0x3A0003  	BRA NZ	L___Lib_MmcFat16_mkNod120
L___Lib_MmcFat16_mkNod552:
0x0EB6	0x8062A0  	MOV	__Lib_MmcFat16_f16_boot+8, W0
0x0EB8	0x980710  	MOV	W0, [W14+2]
0x0EBA	0x370004  	BRA	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
0x0EBC	0x806273  	MOV	__Lib_MmcFat16_f16_boot+2, W3
0x0EBE	0x20A402  	MOV	#lo_addr(__Lib_MmcFat16_f16_dirEntryPerSect), W2
0x0EC0	0xB81812  	MUL.UU	W3, [W2], W0
0x0EC2	0x980710  	MOV	W0, [W14+2]
L___Lib_MmcFat16_mkNod121:
0x0EC4	0x806230  	MOV	__Lib_MmcFat16_f16_currentDir, W0
0x0EC6	0x806241  	MOV	__Lib_MmcFat16_f16_currentDir+2, W1
0x0EC8	0x980720  	MOV	W0, [W14+4]
0x0ECA	0x980731  	MOV	W1, [W14+6]
; free start address is: 4 (W2)
0x0ECC	0x20A422  	MOV	#lo_addr(_f16_sector), W2
0x0ECE	0x781F82  	PUSH	W2
0x0ED0	0x781F8C  	PUSH	W12
0x0ED2	0x781F8A  	PUSH	W10
0x0ED4	0x80623A  	MOV	__Lib_MmcFat16_f16_currentDir, W10
0x0ED6	0x80624B  	MOV	__Lib_MmcFat16_f16_currentDir+2, W11
0x0ED8	0x07FB2D  	RCALL	_Mmc_Multi_Read_Start
0x0EDA	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x0EDC	0xB3C010  	MOV.B	#1, W0
0x0EDE	0x784880  	MOV.B	W0, [W1]
0x0EE0	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x0EE2	0x07FB09  	RCALL	_Mmc_Multi_Read_Sector
0x0EE4	0x78054F  	POP	W10
0x0EE6	0x78064F  	POP	W12
0x0EE8	0x78014F  	POP	W2
0x0EEA	0xEF2000  	CLR	W0
0x0EEC	0x980700  	MOV	W0, [W14+0]
; free end address is: 4 (W2)
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (W2)
0x0EEE	0x90008E  	MOV	[W14+0], W1
0x0EF0	0x470062  	ADD	W14, #2, W0
0x0EF2	0xE10810  	CP	W1, [W0]
0x0EF4	0x310071  	BRA GEU	L___Lib_MmcFat16_mkNod123
L___Lib_MmcFat16_mkNod553:
0x0EF6	0x784092  	MOV.B	[W2], W1
0x0EF8	0xB3CE50  	MOV.B	#229, W0
0x0EFA	0xE10C00  	CP.B	W1, W0
0x0EFC	0x320005  	BRA Z	L___Lib_MmcFat16_mkNod427
L___Lib_MmcFat16_mkNod554:
0x0EFE	0x784092  	MOV.B	[W2], W1
0x0F00	0xB3C200  	MOV.B	#32, W0
0x0F02	0xE10C00  	CP.B	W1, W0
0x0F04	0x390001  	BRA LTU	L___Lib_MmcFat16_mkNod426
L___Lib_MmcFat16_mkNod555:
0x0F06	0x37004E  	BRA	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod427:
L___Lib_MmcFat16_mkNod426:
0x0F08	0x781F82  	PUSH	W2
0x0F0A	0x781F8C  	PUSH	W12
0x0F0C	0xBE9F8A  	PUSH.D	W10
0x0F0E	0x07FCA0  	RCALL	_Mmc_Multi_Read_Stop
0x0F10	0xBE054F  	POP.D	W10
0x0F12	0x78064F  	POP	W12
0x0F14	0x78014F  	POP	W2
0x0F16	0xE20000  	CP0	W0
0x0F18	0x320005  	BRA Z	L___Lib_MmcFat16_mkNod128
L___Lib_MmcFat16_mkNod556:
; free end address is: 4 (W2)
0x0F1A	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0F1C	0xB3C100  	MOV.B	#16, W0
0x0F1E	0x784880  	MOV.B	W0, [W1]
0x0F20	0xB3CFF0  	MOV.B	#255, W0
0x0F22	0x37006A  	BRA	L_end_mkNod
L___Lib_MmcFat16_mkNod128:
; free start address is: 4 (W2)
0x0F24	0x781F82  	PUSH	W2
0x0F26	0x781F8C  	PUSH	W12
0x0F28	0xBE9F8A  	PUSH.D	W10
0x0F2A	0x20020C  	MOV	#32, W12
0x0F2C	0x78058A  	MOV	W10, W11
0x0F2E	0x780502  	MOV	W2, W10
0x0F30	0x0700FE  	RCALL	_memcpy
0x0F32	0xBE054F  	POP.D	W10
0x0F34	0x78064F  	POP	W12
0x0F36	0x78014F  	POP	W2
0x0F38	0x4100FA  	ADD	W2, #26, W1
0x0F3A	0x200FF0  	MOV	#255, W0
0x0F3C	0x60001C  	AND	W0, [W12], W0
0x0F3E	0x784880  	MOV.B	W0, [W1]
0x0F40	0x41007A  	ADD	W2, #26, W0
0x0F42	0x4000E1  	ADD	W0, #1, W1
0x0F44	0x78001C  	MOV	[W12], W0
0x0F46	0xDE0048  	LSR	W0, #8, W0
0x0F48	0x784880  	MOV.B	W0, [W1]
0x0F4A	0x4100EE  	ADD	W2, #14, W1
0x0F4C	0x20C440  	MOV	#lo_addr(__Lib_MmcFat16_f16_time), W0
0x0F4E	0x784890  	MOV.B	[W0], [W1]
0x0F50	0x41006E  	ADD	W2, #14, W0
0x0F52	0x4000E1  	ADD	W0, #1, W1
0x0F54	0x20C450  	MOV	#lo_addr(__Lib_MmcFat16_f16_time+1), W0
0x0F56	0x784890  	MOV.B	[W0], [W1]
0x0F58	0x4100F0  	ADD	W2, #16, W1
0x0F5A	0x20CB60  	MOV	#lo_addr(__Lib_MmcFat16_f16_date), W0
0x0F5C	0x784890  	MOV.B	[W0], [W1]
0x0F5E	0x410070  	ADD	W2, #16, W0
0x0F60	0x4000E1  	ADD	W0, #1, W1
0x0F62	0x20CB70  	MOV	#lo_addr(__Lib_MmcFat16_f16_date+1), W0
0x0F64	0x784890  	MOV.B	[W0], [W1]
0x0F66	0x4100F6  	ADD	W2, #22, W1
0x0F68	0x20C440  	MOV	#lo_addr(__Lib_MmcFat16_f16_time), W0
0x0F6A	0x784890  	MOV.B	[W0], [W1]
0x0F6C	0x410076  	ADD	W2, #22, W0
0x0F6E	0x4000E1  	ADD	W0, #1, W1
0x0F70	0x20C450  	MOV	#lo_addr(__Lib_MmcFat16_f16_time+1), W0
0x0F72	0x784890  	MOV.B	[W0], [W1]
0x0F74	0x4100F8  	ADD	W2, #24, W1
0x0F76	0x20CB60  	MOV	#lo_addr(__Lib_MmcFat16_f16_date), W0
0x0F78	0x784890  	MOV.B	[W0], [W1]
0x0F7A	0x410078  	ADD	W2, #24, W0
; free end address is: 4 (W2)
0x0F7C	0x4000E1  	ADD	W0, #1, W1
0x0F7E	0x20CB70  	MOV	#lo_addr(__Lib_MmcFat16_f16_date+1), W0
0x0F80	0x784890  	MOV.B	[W0], [W1]
0x0F82	0x781F8C  	PUSH	W12
0x0F84	0xBE9F8A  	PUSH.D	W10
0x0F86	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x0F88	0x90052E  	MOV	[W14+4], W10
0x0F8A	0x9005BE  	MOV	[W14+6], W11
0x0F8C	0x07F966  	RCALL	_Mmc_Write_Sector
0x0F8E	0xBE054F  	POP.D	W10
0x0F90	0x78064F  	POP	W12
0x0F92	0xE20000  	CP0	W0
0x0F94	0x320005  	BRA Z	L___Lib_MmcFat16_mkNod129
L___Lib_MmcFat16_mkNod557:
0x0F96	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0F98	0xB3C050  	MOV.B	#5, W0
0x0F9A	0x784880  	MOV.B	W0, [W1]
0x0F9C	0xB3CFF0  	MOV.B	#255, W0
0x0F9E	0x37002C  	BRA	L_end_mkNod
L___Lib_MmcFat16_mkNod129:
0x0FA0	0xEF2000  	CLR	W0
0x0FA2	0x37002A  	BRA	L_end_mkNod
L___Lib_MmcFat16_mkNod127:
; free start address is: 4 (W2)
0x0FA4	0x200200  	MOV	#32, W0
0x0FA6	0x410080  	ADD	W2, W0, W1
; free end address is: 4 (W2)
; free start address is: 12 (W6)
0x0FA8	0x780301  	MOV	W1, W6
0x0FAA	0x20CB80  	MOV	#lo_addr(__Lib_MmcFat16_f16_sectBuffEnd), W0
0x0FAC	0xE10810  	CP	W1, [W0]
0x0FAE	0x3A000F  	BRA NZ	L___Lib_MmcFat16_mkNod428
L___Lib_MmcFat16_mkNod558:
; free end address is: 12 (W6)
0x0FB0	0x9000AE  	MOV	[W14+4], W1
0x0FB2	0x90013E  	MOV	[W14+6], W2
0x0FB4	0x470064  	ADD	W14, #4, W0
0x0FB6	0x409861  	ADD	W1, #1, [W0++]
0x0FB8	0x491060  	ADDC	W2, #0, [W0--]
; free start address is: 12 (W6)
0x0FBA	0x20A426  	MOV	#lo_addr(_f16_sector), W6
0x0FBC	0x781F86  	PUSH	W6
0x0FBE	0x781F8C  	PUSH	W12
0x0FC0	0xBE9F8A  	PUSH.D	W10
0x0FC2	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x0FC4	0x07FA98  	RCALL	_Mmc_Multi_Read_Sector
; free end address is: 12 (W6)
0x0FC6	0xBE054F  	POP.D	W10
0x0FC8	0x78064F  	POP	W12
0x0FCA	0x78034F  	POP	W6
0x0FCC	0x370000  	BRA	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod428:
L___Lib_MmcFat16_mkNod130:
; free start address is: 12 (W6)
0x0FCE	0x90008E  	MOV	[W14+0], W1
0x0FD0	0x470060  	ADD	W14, #0, W0
0x0FD2	0x408861  	ADD	W1, #1, [W0]
0x0FD4	0x780106  	MOV	W6, W2
; free end address is: 12 (W6)
0x0FD6	0x37FF8B  	BRA	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
0x0FD8	0x781F8C  	PUSH	W12
0x0FDA	0xBE9F8A  	PUSH.D	W10
0x0FDC	0x07FC39  	RCALL	_Mmc_Multi_Read_Stop
0x0FDE	0xBE054F  	POP.D	W10
0x0FE0	0x78064F  	POP	W12
0x0FE2	0xE20000  	CP0	W0
0x0FE4	0x320005  	BRA Z	L___Lib_MmcFat16_mkNod131
L___Lib_MmcFat16_mkNod559:
0x0FE6	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0FE8	0xB3C100  	MOV.B	#16, W0
0x0FEA	0x784880  	MOV.B	W0, [W1]
0x0FEC	0xB3CFF0  	MOV.B	#255, W0
0x0FEE	0x370004  	BRA	L_end_mkNod
L___Lib_MmcFat16_mkNod131:
0x0FF0	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0FF2	0xB3C060  	MOV.B	#6, W0
0x0FF4	0x784880  	MOV.B	W0, [W1]
0x0FF6	0xB3CFF0  	MOV.B	#255, W0
L_end_mkNod:
0x0FF8	0x7805CF  	POP	W11
0x0FFA	0xFA8000  	ULNK
0x0FFC	0x060000  	RETURN
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
0x06D0	0xFA000E  	LNK	#14
0x06D2	0x781F8A  	PUSH	W10
0x06D4	0x781F8B  	PUSH	W11
0x06D6	0x8062B3  	MOV	__Lib_MmcFat16_f16_boot+10, W3
0x06D8	0x20CB42  	MOV	#lo_addr(__Lib_MmcFat16_f16_clustPerSect), W2
0x06DA	0xB81812  	MUL.UU	W3, [W2], W0
0x06DC	0x980700  	MOV	W0, [W14+0]
0x06DE	0x200020  	MOV	#2, W0
0x06E0	0x980710  	MOV	W0, [W14+2]
0x06E2	0x200020  	MOV	#2, W0
0x06E4	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x06E6	0x090011  	REPEAT	#17
0x06E8	0xD88002  	DIV.U	W0, W2
; s start address is: 6 (W3)
0x06EA	0x780180  	MOV	W0, W3
0x06EC	0xEB0200  	CLR	W4
0x06EE	0x20C582  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+12), W2
0x06F0	0x418032  	ADD	W3, [W2++], W0
0x06F2	0x4A00A2  	ADDC	W4, [W2--], W1
; s end address is: 6 (W3)
0x06F4	0x980750  	MOV	W0, [W14+10]
0x06F6	0x980761  	MOV	W1, [W14+12]
0x06F8	0x200020  	MOV	#2, W0
0x06FA	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x06FC	0x090011  	REPEAT	#17
0x06FE	0xD88002  	DIV.U	W0, W2
0x0700	0x780001  	MOV	W1, W0
0x0702	0xDD0141  	SL	W0, #1, W2
0x0704	0x20A421  	MOV	#lo_addr(_f16_sector), W1
0x0706	0x470064  	ADD	W14, #4, W0
0x0708	0x408802  	ADD	W1, W2, [W0]
0x070A	0x90005E  	MOV	[W14+10], W0
0x070C	0x9000EE  	MOV	[W14+12], W1
0x070E	0xBE0500  	MOV.D	W0, W10
0x0710	0x07FF11  	RCALL	_Mmc_Multi_Read_Start
0x0712	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x0714	0xB3C010  	MOV.B	#1, W0
0x0716	0x784880  	MOV.B	W0, [W1]
0x0718	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x071A	0x07FEED  	RCALL	_Mmc_Multi_Read_Sector
L___Lib_MmcFat16_getFatFreeCluster76:
0x071C	0x90009E  	MOV	[W14+2], W1
0x071E	0x470060  	ADD	W14, #0, W0
0x0720	0xE10810  	CP	W1, [W0]
0x0722	0x310013  	BRA GEU	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster515:
0x0724	0x90002E  	MOV	[W14+4], W0
0x0726	0x780010  	MOV	[W0], W0
0x0728	0xE10060  	CP	W0, #0
0x072A	0x3A0001  	BRA NZ	L___Lib_MmcFat16_getFatFreeCluster78
L___Lib_MmcFat16_getFatFreeCluster516:
0x072C	0x37000E  	BRA	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
0x072E	0x90002E  	MOV	[W14+4], W0
0x0730	0x400162  	ADD	W0, #2, W2
0x0732	0x980722  	MOV	W2, [W14+4]
0x0734	0x90009E  	MOV	[W14+2], W1
0x0736	0x470062  	ADD	W14, #2, W0
0x0738	0x408861  	ADD	W1, #1, [W0]
0x073A	0x20CB80  	MOV	#lo_addr(__Lib_MmcFat16_f16_sectBuffEnd), W0
0x073C	0xE11010  	CP	W2, [W0]
0x073E	0x3A0004  	BRA NZ	L___Lib_MmcFat16_getFatFreeCluster79
L___Lib_MmcFat16_getFatFreeCluster517:
0x0740	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x0742	0x980720  	MOV	W0, [W14+4]
0x0744	0x20A42A  	MOV	#lo_addr(_f16_sector), W10
0x0746	0x07FED7  	RCALL	_Mmc_Multi_Read_Sector
L___Lib_MmcFat16_getFatFreeCluster79:
0x0748	0x37FFE9  	BRA	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
0x074A	0x070082  	RCALL	_Mmc_Multi_Read_Stop
0x074C	0xE20000  	CP0	W0
0x074E	0x320005  	BRA Z	L___Lib_MmcFat16_getFatFreeCluster80
L___Lib_MmcFat16_getFatFreeCluster518:
0x0750	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0752	0xB3C100  	MOV.B	#16, W0
0x0754	0x784880  	MOV.B	W0, [W1]
0x0756	0x2FFFF0  	MOV	#65535, W0
0x0758	0x370007  	BRA	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster80:
0x075A	0x90009E  	MOV	[W14+2], W1
0x075C	0x470060  	ADD	W14, #0, W0
0x075E	0xE10810  	CP	W1, [W0]
0x0760	0x3A0002  	BRA NZ	L___Lib_MmcFat16_getFatFreeCluster81
L___Lib_MmcFat16_getFatFreeCluster519:
0x0762	0x2FFFF0  	MOV	#65535, W0
0x0764	0x370001  	BRA	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
0x0766	0x90001E  	MOV	[W14+2], W0
L_end_getFatFreeCluster:
0x0768	0x7805CF  	POP	W11
0x076A	0x78054F  	POP	W10
0x076C	0xFA8000  	ULNK
0x076E	0x060000  	RETURN
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
0x0788	0xFA0004  	LNK	#4
0x078A	0x781F8A  	PUSH	W10
0x078C	0x781F8B  	PUSH	W11
0x078E	0x781F8C  	PUSH	W12
0x0790	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x0792	0x090011  	REPEAT	#17
0x0794	0xD88502  	DIV.U	W10, W2
0x0796	0xEB0080  	CLR	W1
0x0798	0x980700  	MOV	W0, [W14+0]
0x079A	0x980711  	MOV	W1, [W14+2]
0x079C	0x90008E  	MOV	[W14+0], W1
0x079E	0x90011E  	MOV	[W14+2], W2
0x07A0	0x20C580  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+12), W0
0x07A2	0x4081B0  	ADD	W1, [W0++], W3
0x07A4	0x490220  	ADDC	W2, [W0--], W4
0x07A6	0x980703  	MOV	W3, [W14+0]
0x07A8	0x980714  	MOV	W4, [W14+2]
0x07AA	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x07AC	0xB3C010  	MOV.B	#1, W0
0x07AE	0x784880  	MOV.B	W0, [W1]
0x07B0	0xBE9F8A  	PUSH.D	W10
0x07B2	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x07B4	0x780503  	MOV	W3, W10
0x07B6	0x780584  	MOV	W4, W11
0x07B8	0x07010F  	RCALL	_Mmc_Read_Sector
0x07BA	0xBE054F  	POP.D	W10
0x07BC	0xE20000  	CP0	W0
0x07BE	0x320005  	BRA Z	L___Lib_MmcFat16_putFatEntry70
L___Lib_MmcFat16_putFatEntry510:
0x07C0	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x07C2	0xB3C100  	MOV.B	#16, W0
0x07C4	0x784880  	MOV.B	W0, [W1]
0x07C6	0x2FFFF0  	MOV	#65535, W0
0x07C8	0x370039  	BRA	L_end_putFatEntry
L___Lib_MmcFat16_putFatEntry70:
0x07CA	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x07CC	0x090011  	REPEAT	#17
0x07CE	0xD88502  	DIV.U	W10, W2
0x07D0	0x780001  	MOV	W1, W0
0x07D2	0xDD00C1  	SL	W0, #1, W1
; o start address is: 6 (W3)
0x07D4	0x780181  	MOV	W1, W3
0x07D6	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x07D8	0x400001  	ADD	W0, W1, W0
0x07DA	0x200162  	MOV	#lo_addr(W11), W2
0x07DC	0x78480B  	MOV.B	W11, [W0]
0x07DE	0x4180E1  	ADD	W3, #1, W1
; o end address is: 6 (W3)
0x07E0	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x07E2	0x400081  	ADD	W0, W1, W1
0x07E4	0x410061  	ADD	W2, #1, W0
0x07E6	0x784890  	MOV.B	[W0], [W1]
0x07E8	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x07EA	0x90050E  	MOV	[W14+0], W10
0x07EC	0x90059E  	MOV	[W14+2], W11
0x07EE	0x07FD35  	RCALL	_Mmc_Write_Sector
0x07F0	0xE20000  	CP0	W0
0x07F2	0x320005  	BRA Z	L___Lib_MmcFat16_putFatEntry71
L___Lib_MmcFat16_putFatEntry511:
0x07F4	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x07F6	0xB3C050  	MOV.B	#5, W0
0x07F8	0x784880  	MOV.B	W0, [W1]
0x07FA	0x2FFFF0  	MOV	#65535, W0
0x07FC	0x37001F  	BRA	L_end_putFatEntry
L___Lib_MmcFat16_putFatEntry71:
; i start address is: 4 (W2)
0x07FE	0x200012  	MOV	#1, W2
; i end address is: 4 (W2)
0x0800	0x780282  	MOV	W2, W5
L___Lib_MmcFat16_putFatEntry72:
; i start address is: 10 (W5)
0x0802	0x20C520  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+6), W0
0x0804	0xFB8010  	ZE	[W0], W0
0x0806	0xE12800  	CP	W5, W0
0x0808	0x310018  	BRA GEU	L___Lib_MmcFat16_putFatEntry73
L___Lib_MmcFat16_putFatEntry512:
0x080A	0x8062B3  	MOV	__Lib_MmcFat16_f16_boot+10, W3
0x080C	0xEB0200  	CLR	W4
0x080E	0x470160  	ADD	W14, #0, W2
0x0810	0x418032  	ADD	W3, [W2++], W0
0x0812	0x4A00A2  	ADDC	W4, [W2--], W1
0x0814	0x980700  	MOV	W0, [W14+0]
0x0816	0x980711  	MOV	W1, [W14+2]
0x0818	0x781F85  	PUSH	W5
0x081A	0xBE9F8A  	PUSH.D	W10
0x081C	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x081E	0xBE0500  	MOV.D	W0, W10
0x0820	0x07FD1C  	RCALL	_Mmc_Write_Sector
0x0822	0xBE054F  	POP.D	W10
0x0824	0x7802CF  	POP	W5
0x0826	0xE20000  	CP0	W0
0x0828	0x320005  	BRA Z	L___Lib_MmcFat16_putFatEntry75
L___Lib_MmcFat16_putFatEntry513:
; i end address is: 10 (W5)
0x082A	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x082C	0xB3C050  	MOV.B	#5, W0
0x082E	0x784880  	MOV.B	W0, [W1]
0x0830	0x2FFFF0  	MOV	#65535, W0
0x0832	0x370004  	BRA	L_end_putFatEntry
L___Lib_MmcFat16_putFatEntry75:
; i start address is: 4 (W2)
; i start address is: 10 (W5)
0x0834	0x428161  	ADD	W5, #1, W2
; i end address is: 10 (W5)
0x0836	0x780282  	MOV	W2, W5
; i end address is: 4 (W2)
0x0838	0x37FFE4  	BRA	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
0x083A	0xEF2000  	CLR	W0
L_end_putFatEntry:
0x083C	0x78064F  	POP	W12
0x083E	0x7805CF  	POP	W11
0x0840	0x78054F  	POP	W10
0x0842	0xFA8000  	ULNK
0x0844	0x060000  	RETURN
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
0x025A	0xFA0000  	LNK	#0
0x025C	0x781F8A  	PUSH	W10
0x025E	0x781F8B  	PUSH	W11
0x0260	0x781F8D  	PUSH	W13
0x0262	0x07046C  	RCALL	__Lib_Mmc_Mmc_Select
0x0264	0x20A290  	MOV	#lo_addr(__Lib_Mmc_cardType), W0
0x0266	0xFB8010  	ZE	[W0], W0
0x0268	0xE10064  	CP	W0, #4
0x026A	0x3A0002  	BRA NZ	L_Mmc_Write_Sector37
L__Mmc_Write_Sector108:
; byte_start start address is: 0 (W0)
0x026C	0xBE000A  	MOV.D	W10, W0
; byte_start end address is: 0 (W0)
0x026E	0x370006  	BRA	L_Mmc_Write_Sector38
L_Mmc_Write_Sector37:
0x0270	0xDD58C9  	SL	W11, #9, W1
0x0272	0xDE5047  	LSR	W10, #7, W0
0x0274	0x700081  	IOR	W0, W1, W1
0x0276	0xDD5049  	SL	W10, #9, W0
; byte_start start address is: 4 (W2)
0x0278	0xBE0100  	MOV.D	W0, W2
; byte_start end address is: 4 (W2)
0x027A	0xBE0002  	MOV.D	W2, W0
L_Mmc_Write_Sector38:
; byte_start start address is: 0 (W0)
0x027C	0x781F8C  	PUSH	W12
0x027E	0xB3CFFD  	MOV.B	#255, W13
0x0280	0x780580  	MOV	W0, W11
0x0282	0x780601  	MOV	W1, W12
; byte_start end address is: 0 (W0)
0x0284	0xB3C18A  	MOV.B	#24, W10
0x0286	0x070401  	RCALL	__Lib_Mmc_Mmc_Send_Command
0x0288	0x78064F  	POP	W12
0x028A	0xE20000  	CP0	W0
0x028C	0x320003  	BRA Z	L_Mmc_Write_Sector39
L__Mmc_Write_Sector109:
0x028E	0x07045A  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0290	0x200010  	MOV	#1, W0
0x0292	0x370043  	BRA	L_end_Mmc_Write_Sector
L_Mmc_Write_Sector39:
0x0294	0x781F8C  	PUSH	W12
0x0296	0x200FFA  	MOV	#255, W10
0x0298	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x029A	0x010000  	CALL	W0
0x029C	0x200FFA  	MOV	#255, W10
0x029E	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x02A0	0x010000  	CALL	W0
0x02A2	0x200FEA  	MOV	#254, W10
0x02A4	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x02A6	0x010000  	CALL	W0
0x02A8	0x78064F  	POP	W12
; i start address is: 2 (W1)
0x02AA	0xEF2002  	CLR	W1
; i end address is: 2 (W1)
L_Mmc_Write_Sector40:
; i start address is: 2 (W1)
0x02AC	0x201FF0  	MOV	#511, W0
0x02AE	0xE10800  	CP	W1, W0
0x02B0	0x3E000C  	BRA GTU	L_Mmc_Write_Sector41
L__Mmc_Write_Sector110:
0x02B2	0x460001  	ADD	W12, W1, W0
0x02B4	0x781F81  	PUSH	W1
0x02B6	0x781F8C  	PUSH	W12
0x02B8	0xBE9F8A  	PUSH.D	W10
0x02BA	0xFB8510  	ZE	[W0], W10
0x02BC	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x02BE	0x010000  	CALL	W0
0x02C0	0xBE054F  	POP.D	W10
0x02C2	0x78064F  	POP	W12
0x02C4	0x7800CF  	POP	W1
0x02C6	0xEC2002  	INC	W1
; i end address is: 2 (W1)
0x02C8	0x37FFF1  	BRA	L_Mmc_Write_Sector40
L_Mmc_Write_Sector41:
0x02CA	0x781F8C  	PUSH	W12
0x02CC	0xBE9F8A  	PUSH.D	W10
0x02CE	0x200FFA  	MOV	#255, W10
0x02D0	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x02D2	0x010000  	CALL	W0
0x02D4	0x200FFA  	MOV	#255, W10
0x02D6	0x8066B0  	MOV	_SPI_Rd_Ptr, W0
0x02D8	0x010000  	CALL	W0
0x02DA	0x200FFA  	MOV	#255, W10
0x02DC	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x02DE	0x010001  	CALL	W1
0x02E0	0xBE054F  	POP.D	W10
0x02E2	0x78064F  	POP	W12
0x02E4	0x60007F  	AND	W0, #31, W0
0x02E6	0xE10065  	CP	W0, #5
0x02E8	0x320007  	BRA Z	L_Mmc_Write_Sector43
L__Mmc_Write_Sector111:
0x02EA	0x781F8C  	PUSH	W12
0x02EC	0xBE9F8A  	PUSH.D	W10
0x02EE	0x07042A  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x02F0	0xBE054F  	POP.D	W10
0x02F2	0x78064F  	POP	W12
0x02F4	0x200020  	MOV	#2, W0
0x02F6	0x370011  	BRA	L_end_Mmc_Write_Sector
L_Mmc_Write_Sector43:
L_Mmc_Write_Sector44:
0x02F8	0x781F8C  	PUSH	W12
0x02FA	0xBE9F8A  	PUSH.D	W10
0x02FC	0x200FFA  	MOV	#255, W10
0x02FE	0x8066B1  	MOV	_SPI_Rd_Ptr, W1
0x0300	0x010001  	CALL	W1
0x0302	0xBE054F  	POP.D	W10
0x0304	0x78064F  	POP	W12
0x0306	0x200FF1  	MOV	#255, W1
0x0308	0xE10001  	CP	W0, W1
0x030A	0x320001  	BRA Z	L_Mmc_Write_Sector45
L__Mmc_Write_Sector112:
0x030C	0x37FFF5  	BRA	L_Mmc_Write_Sector44
L_Mmc_Write_Sector45:
0x030E	0x781F8C  	PUSH	W12
0x0310	0xBE9F8A  	PUSH.D	W10
0x0312	0x070418  	RCALL	__Lib_Mmc_Mmc_DeSelect
0x0314	0xBE054F  	POP.D	W10
0x0316	0x78064F  	POP	W12
0x0318	0xEF2000  	CLR	W0
L_end_Mmc_Write_Sector:
0x031A	0x7806CF  	POP	W13
0x031C	0x7805CF  	POP	W11
0x031E	0x78054F  	POP	W10
0x0320	0xFA8000  	ULNK
0x0322	0x060000  	RETURN
; end of _Mmc_Write_Sector
_applicationTask:
0x1F76	0x781F8A  	PUSH	W10
0x1F78	0x781F8B  	PUSH	W11
0x1F7A	0x20D02A  	MOV	#lo_addr(_file_size), W10
0x1F7C	0x07FEEE  	RCALL	_Mmc_Fat_Reset
0x1F7E	0xB3C02B  	MOV.B	#2, W11
0x1F80	0x20A2CA  	MOV	#lo_addr(?lstr2_Click_MP3_DSPIC), W10
0x1F82	0x07FF02  	RCALL	_mikrobus_logWrite
L_applicationTask6:
0x1F84	0x202001  	MOV	#512, W1
0x1F86	0x200002  	MOV	#0, W2
0x1F88	0x20D020  	MOV	#lo_addr(_file_size), W0
0x1F8A	0xE10830  	CP	W1, [W0++]
0x1F8C	0xE19020  	CPB	W2, [W0--]
0x1F8E	0x310027  	BRA GEU	L_applicationTask7
L__applicationTask32:
0x1F90	0xEF2000  	CLR	W0
0x1F92	0x885000  	MOV	W0, _cnt
L_applicationTask8:
0x1F94	0x805001  	MOV	_cnt, W1
0x1F96	0x202000  	MOV	#512, W0
0x1F98	0xE10800  	CP	W1, W0
0x1F9A	0x310009  	BRA GEU	L_applicationTask9
L__applicationTask33:
0x1F9C	0x20D061  	MOV	#lo_addr(_mp3_buffer), W1
0x1F9E	0x20A000  	MOV	#lo_addr(_cnt), W0
0x1FA0	0x408010  	ADD	W1, [W0], W0
0x1FA2	0x780500  	MOV	W0, W10
0x1FA4	0x07FE08  	RCALL	_Mmc_Fat_Read
0x1FA6	0x200011  	MOV	#1, W1
0x1FA8	0x20A000  	MOV	#lo_addr(_cnt), W0
0x1FAA	0x408810  	ADD	W1, [W0], [W0]
0x1FAC	0x37FFF3  	BRA	L_applicationTask8
L_applicationTask9:
0x1FAE	0xEF2000  	CLR	W0
0x1FB0	0x885000  	MOV	W0, _cnt
L_applicationTask11:
0x1FB2	0x805000  	MOV	_cnt, W0
0x1FB4	0xE10070  	CP	W0, #16
0x1FB6	0x31000D  	BRA GEU	L_applicationTask12
L__applicationTask34:
L_applicationTask14:
0x1FB8	0x805000  	MOV	_cnt, W0
0x1FBA	0xDD00C5  	SL	W0, #5, W1
0x1FBC	0x20D060  	MOV	#lo_addr(_mp3_buffer), W0
0x1FBE	0x400001  	ADD	W0, W1, W0
0x1FC0	0x780500  	MOV	W0, W10
0x1FC2	0x07FE72  	RCALL	_mp3_dataWrite32
0x1FC4	0xE24000  	CP0.B	W0
0x1FC6	0x320001  	BRA Z	L_applicationTask15
L__applicationTask35:
0x1FC8	0x37FFF7  	BRA	L_applicationTask14
L_applicationTask15:
0x1FCA	0x200011  	MOV	#1, W1
0x1FCC	0x20A000  	MOV	#lo_addr(_cnt), W0
0x1FCE	0x408810  	ADD	W1, [W0], [W0]
0x1FD0	0x37FFF0  	BRA	L_applicationTask11
L_applicationTask12:
0x1FD2	0x202001  	MOV	#512, W1
0x1FD4	0x200002  	MOV	#0, W2
0x1FD6	0x20D020  	MOV	#lo_addr(_file_size), W0
0x1FD8	0x109810  	SUBR	W1, [W0], [W0++]
0x1FDA	0x191010  	SUBBR	W2, [W0], [W0--]
0x1FDC	0x37FFD3  	BRA	L_applicationTask6
L_applicationTask7:
0x1FDE	0xEF2000  	CLR	W0
0x1FE0	0x885000  	MOV	W0, _cnt
L_applicationTask16:
0x1FE2	0x805001  	MOV	_cnt, W1
0x1FE4	0xEB0100  	CLR	W2
0x1FE6	0x20D020  	MOV	#lo_addr(_file_size), W0
0x1FE8	0xE10830  	CP	W1, [W0++]
0x1FEA	0xE19020  	CPB	W2, [W0--]
0x1FEC	0x310009  	BRA GEU	L_applicationTask17
L__applicationTask36:
0x1FEE	0x20D061  	MOV	#lo_addr(_mp3_buffer), W1
0x1FF0	0x20A000  	MOV	#lo_addr(_cnt), W0
0x1FF2	0x408010  	ADD	W1, [W0], W0
0x1FF4	0x780500  	MOV	W0, W10
0x1FF6	0x07FDDF  	RCALL	_Mmc_Fat_Read
0x1FF8	0x200011  	MOV	#1, W1
0x1FFA	0x20A000  	MOV	#lo_addr(_cnt), W0
0x1FFC	0x408810  	ADD	W1, [W0], [W0]
0x1FFE	0x37FFF1  	BRA	L_applicationTask16
L_applicationTask17:
0x2000	0xEF2000  	CLR	W0
0x2002	0x885000  	MOV	W0, _cnt
L_applicationTask19:
0x2004	0x805001  	MOV	_cnt, W1
0x2006	0xEB0100  	CLR	W2
0x2008	0x20D020  	MOV	#lo_addr(_file_size), W0
0x200A	0xE10830  	CP	W1, [W0++]
0x200C	0xE19020  	CPB	W2, [W0--]
0x200E	0x31000C  	BRA GEU	L_applicationTask20
L__applicationTask37:
L_applicationTask22:
0x2010	0x20D061  	MOV	#lo_addr(_mp3_buffer), W1
0x2012	0x20A000  	MOV	#lo_addr(_cnt), W0
0x2014	0x408010  	ADD	W1, [W0], W0
0x2016	0x784500  	MOV.B	W0, W10
0x2018	0x07FE5F  	RCALL	_mp3_dataWrite
0x201A	0xE24000  	CP0.B	W0
0x201C	0x320001  	BRA Z	L_applicationTask23
L__applicationTask38:
0x201E	0x37FFF8  	BRA	L_applicationTask22
L_applicationTask23:
0x2020	0x200011  	MOV	#1, W1
0x2022	0x20A000  	MOV	#lo_addr(_cnt), W0
0x2024	0x408810  	ADD	W1, [W0], [W0]
0x2026	0x37FFEE  	BRA	L_applicationTask19
L_applicationTask20:
0x2028	0xB3C02B  	MOV.B	#2, W11
0x202A	0x20A02A  	MOV	#lo_addr(?lstr3_Click_MP3_DSPIC), W10
0x202C	0x07FEAD  	RCALL	_mikrobus_logWrite
0x202E	0x07F1E0  	RCALL	_Delay_100ms
L_end_applicationTask:
0x2030	0x7805CF  	POP	W11
0x2032	0x78054F  	POP	W10
0x2034	0x060000  	RETURN
; end of _applicationTask
_Mmc_Fat_Reset:
0x1D5A	0xFA0000  	LNK	#0
0x1D5C	0x781F8B  	PUSH	W11
0x1D5E	0x20CD40  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+26), W0
0x1D60	0xA70010  	BTSC	[W0], #0
0x1D62	0x370007  	BRA	L_Mmc_Fat_Reset295
0x1D64	0xEF2000  	CLR	W0
0x1D66	0xEF2002  	CLR	W1
0x1D68	0xBE8D00  	MOV.D	W0, [W10]
0x1D6A	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1D6C	0xB3C070  	MOV.B	#7, W0
0x1D6E	0x784880  	MOV.B	W0, [W1]
0x1D70	0x370008  	BRA	L_end_Mmc_Fat_Reset
L_Mmc_Fat_Reset295:
0x1D72	0x781F8A  	PUSH	W10
0x1D74	0xEF2014  	CLR	W10
0x1D76	0xEF2016  	CLR	W11
0x1D78	0x07FCF1  	RCALL	_Mmc_Fat_Seek
0x1D7A	0x78054F  	POP	W10
0x1D7C	0x806680  	MOV	__Lib_MmcFat16_f16_cFD+22, W0
0x1D7E	0x806691  	MOV	__Lib_MmcFat16_f16_cFD+24, W1
0x1D80	0xBE8D00  	MOV.D	W0, [W10]
L_end_Mmc_Fat_Reset:
0x1D82	0x7805CF  	POP	W11
0x1D84	0xFA8000  	ULNK
0x1D86	0x060000  	RETURN
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
0x175C	0xFA0000  	LNK	#0
0x175E	0x20CD40  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+26), W0
0x1760	0xE00010  	CP0	[W0]
0x1762	0x3A0006  	BRA NZ	L_Mmc_Fat_Seek235
L__Mmc_Fat_Seek651:
0x1764	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1766	0xB3C070  	MOV.B	#7, W0
0x1768	0x784880  	MOV.B	W0, [W1]
0x176A	0x2FFFF0  	MOV	#65535, W0
0x176C	0x2FFFF1  	MOV	#65535, W1
0x176E	0x370059  	BRA	L_end_Mmc_Fat_Seek
L_Mmc_Fat_Seek235:
0x1770	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x1772	0xB3C010  	MOV.B	#1, W0
0x1774	0x784880  	MOV.B	W0, [W1]
0x1776	0x20CD00  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+22), W0
0x1778	0xE15030  	CP	W10, [W0++]
0x177A	0xE1D820  	CPB	W11, [W0--]
0x177C	0x360005  	BRA LEU	L_Mmc_Fat_Seek236
L__Mmc_Fat_Seek652:
0x177E	0x806680  	MOV	__Lib_MmcFat16_f16_cFD+22, W0
0x1780	0x806691  	MOV	__Lib_MmcFat16_f16_cFD+24, W1
0x1782	0x886610  	MOV	W0, __Lib_MmcFat16_f16_cFD+8
0x1784	0x886621  	MOV	W1, __Lib_MmcFat16_f16_cFD+10
0x1786	0x370002  	BRA	L_Mmc_Fat_Seek237
L_Mmc_Fat_Seek236:
0x1788	0x88661A  	MOV	W10, __Lib_MmcFat16_f16_cFD+8
0x178A	0x88662B  	MOV	W11, __Lib_MmcFat16_f16_cFD+10
L_Mmc_Fat_Seek237:
0x178C	0x806262  	MOV	__Lib_MmcFat16_f16_boot, W2
0x178E	0xEB0180  	CLR	W3
0x1790	0x806610  	MOV	__Lib_MmcFat16_f16_cFD+8, W0
0x1792	0x806621  	MOV	__Lib_MmcFat16_f16_cFD+10, W1
0x1794	0xEB0200  	CLR	W4
0x1796	0x07F5CE  	RCALL	__Divide_32x32
0x1798	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x179A	0xEB0180  	CLR	W3
0x179C	0xEB0200  	CLR	W4
0x179E	0x07F5CA  	RCALL	__Divide_32x32
; cl start address is: 4 (W2)
0x17A0	0x780100  	MOV	W0, W2
0x17A2	0x806600  	MOV	__Lib_MmcFat16_f16_cFD+6, W0
0x17A4	0x886630  	MOV	W0, __Lib_MmcFat16_f16_cFD+12
; cl end address is: 4 (W2)
L_Mmc_Fat_Seek238:
; cl start address is: 4 (W2)
0x17A6	0xE11060  	CP	W2, #0
0x17A8	0x360016  	BRA LEU	L_Mmc_Fat_Seek239
L__Mmc_Fat_Seek653:
0x17AA	0x781F82  	PUSH	W2
0x17AC	0xBE9F8A  	PUSH.D	W10
0x17AE	0x80663A  	MOV	__Lib_MmcFat16_f16_cFD+12, W10
0x17B0	0x07FAB2  	RCALL	__Lib_MmcFat16_getFatEntry
0x17B2	0xBE054F  	POP.D	W10
0x17B4	0x78014F  	POP	W2
0x17B6	0x886630  	MOV	W0, __Lib_MmcFat16_f16_cFD+12
0x17B8	0x2FFFF1  	MOV	#65535, W1
0x17BA	0xE10001  	CP	W0, W1
0x17BC	0x3A000A  	BRA NZ	L_Mmc_Fat_Seek240
L__Mmc_Fat_Seek654:
; cl end address is: 4 (W2)
0x17BE	0x806680  	MOV	__Lib_MmcFat16_f16_cFD+22, W0
0x17C0	0x806691  	MOV	__Lib_MmcFat16_f16_cFD+24, W1
0x17C2	0x886610  	MOV	W0, __Lib_MmcFat16_f16_cFD+8
0x17C4	0x886621  	MOV	W1, __Lib_MmcFat16_f16_cFD+10
0x17C6	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x17C8	0xB3C0A0  	MOV.B	#10, W0
0x17CA	0x784880  	MOV.B	W0, [W1]
0x17CC	0xEF2000  	CLR	W0
0x17CE	0xEF2002  	CLR	W1
0x17D0	0x370028  	BRA	L_end_Mmc_Fat_Seek
L_Mmc_Fat_Seek240:
; cl start address is: 4 (W2)
0x17D2	0xED2004  	DEC	W2
; cl end address is: 4 (W2)
0x17D4	0x37FFE8  	BRA	L_Mmc_Fat_Seek238
L_Mmc_Fat_Seek239:
0x17D6	0xBE9F8A  	PUSH.D	W10
0x17D8	0x806262  	MOV	__Lib_MmcFat16_f16_boot, W2
0x17DA	0xEB0180  	CLR	W3
0x17DC	0x806610  	MOV	__Lib_MmcFat16_f16_cFD+8, W0
0x17DE	0x806621  	MOV	__Lib_MmcFat16_f16_cFD+10, W1
0x17E0	0xEB0200  	CLR	W4
0x17E2	0x07F5A8  	RCALL	__Divide_32x32
0x17E4	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x17E6	0xEB0180  	CLR	W3
0x17E8	0xEB0200  	CLR	W4
0x17EA	0x07F5CD  	RCALL	__Modulus_32x32
0x17EC	0x886660  	MOV	W0, __Lib_MmcFat16_f16_cFD+18
0x17EE	0x806630  	MOV	__Lib_MmcFat16_f16_cFD+12, W0
0x17F0	0xEB0080  	CLR	W1
0x17F2	0x500062  	SUB	W0, #2, W0
0x17F4	0x5880E0  	SUBB	W1, #0, W1
0x17F6	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x17F8	0xEB0180  	CLR	W3
0x17FA	0x07F5F1  	RCALL	__Multiply_32x32
0x17FC	0x20C604  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+20), W4
0x17FE	0x400134  	ADD	W0, [W4++], W2
0x1800	0x4881A4  	ADDC	W1, [W4--], W3
0x1802	0x806660  	MOV	__Lib_MmcFat16_f16_cFD+18, W0
0x1804	0xEB0080  	CLR	W1
0x1806	0x410000  	ADD	W2, W0, W0
0x1808	0x498081  	ADDC	W3, W1, W1
0x180A	0x886640  	MOV	W0, __Lib_MmcFat16_f16_cFD+14
0x180C	0x886651  	MOV	W1, __Lib_MmcFat16_f16_cFD+16
0x180E	0x806262  	MOV	__Lib_MmcFat16_f16_boot, W2
0x1810	0xEB0180  	CLR	W3
0x1812	0x806610  	MOV	__Lib_MmcFat16_f16_cFD+8, W0
0x1814	0x806621  	MOV	__Lib_MmcFat16_f16_cFD+10, W1
0x1816	0xEB0200  	CLR	W4
0x1818	0x07F5B6  	RCALL	__Modulus_32x32
0x181A	0xBE054F  	POP.D	W10
0x181C	0x886670  	MOV	W0, __Lib_MmcFat16_f16_cFD+20
0x181E	0x806610  	MOV	__Lib_MmcFat16_f16_cFD+8, W0
0x1820	0x806621  	MOV	__Lib_MmcFat16_f16_cFD+10, W1
L_end_Mmc_Fat_Seek:
0x1822	0xFA8000  	ULNK
0x1824	0x060000  	RETURN
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
0x0D16	0xFA0000  	LNK	#0
0x0D18	0x781F8A  	PUSH	W10
0x0D1A	0x781F8B  	PUSH	W11
0x0D1C	0x781F8C  	PUSH	W12
0x0D1E	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x0D20	0x090011  	REPEAT	#17
0x0D22	0xD88502  	DIV.U	W10, W2
; s start address is: 8 (W4)
0x0D24	0x780200  	MOV	W0, W4
0x0D26	0xEB0280  	CLR	W5
0x0D28	0x20C580  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+12), W0
0x0D2A	0x420130  	ADD	W4, [W0++], W2
0x0D2C	0x4A81A0  	ADDC	W5, [W0--], W3
; s end address is: 8 (W4)
0x0D2E	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x0D30	0xB3C010  	MOV.B	#1, W0
0x0D32	0x784880  	MOV.B	W0, [W1]
0x0D34	0x781F8A  	PUSH	W10
0x0D36	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x0D38	0xBE0502  	MOV.D	W2, W10
0x0D3A	0x07FE4E  	RCALL	_Mmc_Read_Sector
0x0D3C	0x78054F  	POP	W10
0x0D3E	0xE20000  	CP0	W0
0x0D40	0x320005  	BRA Z	L___Lib_MmcFat16_getFatEntry69
L___Lib_MmcFat16_getFatEntry508:
0x0D42	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x0D44	0xB3C100  	MOV.B	#16, W0
0x0D46	0x784880  	MOV.B	W0, [W1]
0x0D48	0x2FFFF0  	MOV	#65535, W0
0x0D4A	0x37000A  	BRA	L_end_getFatEntry
L___Lib_MmcFat16_getFatEntry69:
0x0D4C	0x8065A2  	MOV	__Lib_MmcFat16_f16_clustPerSect, W2
0x0D4E	0x090011  	REPEAT	#17
0x0D50	0xD88502  	DIV.U	W10, W2
0x0D52	0x780001  	MOV	W1, W0
0x0D54	0xDD00C1  	SL	W0, #1, W1
0x0D56	0x20A420  	MOV	#lo_addr(_f16_sector), W0
0x0D58	0x400001  	ADD	W0, W1, W0
0x0D5A	0x780500  	MOV	W0, W10
0x0D5C	0x07FAE3  	RCALL	__Lib_MmcFat16_f16_toInt
0x0D5E	0x780500  	MOV	W0, W10
L_end_getFatEntry:
0x0D60	0x78064F  	POP	W12
0x0D62	0x7805CF  	POP	W11
0x0D64	0x78054F  	POP	W10
0x0D66	0xFA8000  	ULNK
0x0D68	0x060000  	RETURN
; end of __Lib_MmcFat16_getFatEntry
_Mmc_Fat_Read:
0x1BB6	0xFA0000  	LNK	#0
0x1BB8	0x781F8B  	PUSH	W11
0x1BBA	0x781F8C  	PUSH	W12
0x1BBC	0x20CD40  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+26), W0
0x1BBE	0xA70010  	BTSC	[W0], #0
0x1BC0	0x370004  	BRA	L_Mmc_Fat_Read189
0x1BC2	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1BC4	0xB3C070  	MOV.B	#7, W0
0x1BC6	0x784880  	MOV.B	W0, [W1]
0x1BC8	0x37006B  	BRA	L_end_Mmc_Fat_Read
L_Mmc_Fat_Read189:
0x1BCA	0x806611  	MOV	__Lib_MmcFat16_f16_cFD+8, W1
0x1BCC	0x806622  	MOV	__Lib_MmcFat16_f16_cFD+10, W2
0x1BCE	0x20CD00  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+22), W0
0x1BD0	0xE10830  	CP	W1, [W0++]
0x1BD2	0xE19020  	CPB	W2, [W0--]
0x1BD4	0x390004  	BRA LTU	L_Mmc_Fat_Read190
L__Mmc_Fat_Read613:
0x1BD6	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1BD8	0xB3C0B0  	MOV.B	#11, W0
0x1BDA	0x784880  	MOV.B	W0, [W1]
0x1BDC	0x370061  	BRA	L_end_Mmc_Fat_Read
L_Mmc_Fat_Read190:
0x1BDE	0x806671  	MOV	__Lib_MmcFat16_f16_cFD+20, W1
0x1BE0	0x202000  	MOV	#512, W0
0x1BE2	0xE10800  	CP	W1, W0
0x1BE4	0x3A003E  	BRA NZ	L_Mmc_Fat_Read191
L__Mmc_Fat_Read614:
0x1BE6	0xEF2000  	CLR	W0
0x1BE8	0x886670  	MOV	W0, __Lib_MmcFat16_f16_cFD+20
0x1BEA	0x806660  	MOV	__Lib_MmcFat16_f16_cFD+18, W0
0x1BEC	0xEC2000  	INC	W0
0x1BEE	0x886660  	MOV	W0, __Lib_MmcFat16_f16_cFD+18
0x1BF0	0x780080  	MOV	W0, W1
0x1BF2	0x20C4E0  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+2), W0
0x1BF4	0xE10810  	CP	W1, [W0]
0x1BF6	0x3A001F  	BRA NZ	L_Mmc_Fat_Read192
L__Mmc_Fat_Read615:
0x1BF8	0xEF2000  	CLR	W0
0x1BFA	0x886660  	MOV	W0, __Lib_MmcFat16_f16_cFD+18
0x1BFC	0x781F8A  	PUSH	W10
0x1BFE	0x80663A  	MOV	__Lib_MmcFat16_f16_cFD+12, W10
0x1C00	0x07F88A  	RCALL	__Lib_MmcFat16_getFatEntry
0x1C02	0x78054F  	POP	W10
0x1C04	0x886630  	MOV	W0, __Lib_MmcFat16_f16_cFD+12
0x1C06	0x2FFFF1  	MOV	#65535, W1
0x1C08	0xE10001  	CP	W0, W1
0x1C0A	0x3A0008  	BRA NZ	L_Mmc_Fat_Read193
L__Mmc_Fat_Read616:
0x1C0C	0x806680  	MOV	__Lib_MmcFat16_f16_cFD+22, W0
0x1C0E	0x806691  	MOV	__Lib_MmcFat16_f16_cFD+24, W1
0x1C10	0x886610  	MOV	W0, __Lib_MmcFat16_f16_cFD+8
0x1C12	0x886621  	MOV	W1, __Lib_MmcFat16_f16_cFD+10
0x1C14	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1C16	0xB3C0A0  	MOV.B	#10, W0
0x1C18	0x784880  	MOV.B	W0, [W1]
0x1C1A	0x370042  	BRA	L_end_Mmc_Fat_Read
L_Mmc_Fat_Read193:
0x1C1C	0x806630  	MOV	__Lib_MmcFat16_f16_cFD+12, W0
0x1C1E	0xEB0080  	CLR	W1
0x1C20	0x500062  	SUB	W0, #2, W0
0x1C22	0x5880E0  	SUBB	W1, #0, W1
0x1C24	0x806272  	MOV	__Lib_MmcFat16_f16_boot+2, W2
0x1C26	0xEB0180  	CLR	W3
0x1C28	0x07F3DA  	RCALL	__Multiply_32x32
0x1C2A	0x20C604  	MOV	#lo_addr(__Lib_MmcFat16_f16_boot+20), W4
0x1C2C	0x400134  	ADD	W0, [W4++], W2
0x1C2E	0x4881A4  	ADDC	W1, [W4--], W3
0x1C30	0x886642  	MOV	W2, __Lib_MmcFat16_f16_cFD+14
0x1C32	0x886653  	MOV	W3, __Lib_MmcFat16_f16_cFD+16
0x1C34	0x370006  	BRA	L_Mmc_Fat_Read194
L_Mmc_Fat_Read192:
0x1C36	0x806640  	MOV	__Lib_MmcFat16_f16_cFD+14, W0
0x1C38	0x806651  	MOV	__Lib_MmcFat16_f16_cFD+16, W1
0x1C3A	0x400061  	ADD	W0, #1, W0
0x1C3C	0x4880E0  	ADDC	W1, #0, W1
0x1C3E	0x886640  	MOV	W0, __Lib_MmcFat16_f16_cFD+14
0x1C40	0x886651  	MOV	W1, __Lib_MmcFat16_f16_cFD+16
L_Mmc_Fat_Read194:
0x1C42	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x1C44	0xEF2000  	CLR	W0
0x1C46	0x784880  	MOV.B	W0, [W1]
0x1C48	0x781F8A  	PUSH	W10
0x1C4A	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x1C4C	0x80664A  	MOV	__Lib_MmcFat16_f16_cFD+14, W10
0x1C4E	0x80665B  	MOV	__Lib_MmcFat16_f16_cFD+16, W11
0x1C50	0x07F6C3  	RCALL	_Mmc_Read_Sector
0x1C52	0x78054F  	POP	W10
0x1C54	0xE20000  	CP0	W0
0x1C56	0x320004  	BRA Z	L_Mmc_Fat_Read195
L__Mmc_Fat_Read617:
0x1C58	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1C5A	0xB3C100  	MOV.B	#16, W0
0x1C5C	0x784880  	MOV.B	W0, [W1]
0x1C5E	0x370020  	BRA	L_end_Mmc_Fat_Read
L_Mmc_Fat_Read195:
0x1C60	0x370012  	BRA	L_Mmc_Fat_Read196
L_Mmc_Fat_Read191:
0x1C62	0x20C420  	MOV	#lo_addr(_f16_sector+512), W0
0x1C64	0xE00410  	CP0.B	[W0]
0x1C66	0x32000F  	BRA Z	L_Mmc_Fat_Read197
L__Mmc_Fat_Read618:
0x1C68	0x20C421  	MOV	#lo_addr(_f16_sector+512), W1
0x1C6A	0xEF2000  	CLR	W0
0x1C6C	0x784880  	MOV.B	W0, [W1]
0x1C6E	0x781F8A  	PUSH	W10
0x1C70	0x20A42C  	MOV	#lo_addr(_f16_sector), W12
0x1C72	0x80664A  	MOV	__Lib_MmcFat16_f16_cFD+14, W10
0x1C74	0x80665B  	MOV	__Lib_MmcFat16_f16_cFD+16, W11
0x1C76	0x07F6B0  	RCALL	_Mmc_Read_Sector
0x1C78	0x78054F  	POP	W10
0x1C7A	0xE20000  	CP0	W0
0x1C7C	0x320004  	BRA Z	L_Mmc_Fat_Read198
L__Mmc_Fat_Read619:
0x1C7E	0x20C4A1  	MOV	#lo_addr(___f16_errno), W1
0x1C80	0xB3C100  	MOV.B	#16, W0
0x1C82	0x784880  	MOV.B	W0, [W1]
0x1C84	0x37000D  	BRA	L_end_Mmc_Fat_Read
L_Mmc_Fat_Read198:
L_Mmc_Fat_Read197:
L_Mmc_Fat_Read196:
0x1C86	0x20A421  	MOV	#lo_addr(_f16_sector), W1
0x1C88	0x20CCE0  	MOV	#lo_addr(__Lib_MmcFat16_f16_cFD+20), W0
0x1C8A	0x408010  	ADD	W1, [W0], W0
0x1C8C	0x784D10  	MOV.B	[W0], [W10]
0x1C8E	0x806670  	MOV	__Lib_MmcFat16_f16_cFD+20, W0
0x1C90	0xEC2000  	INC	W0
0x1C92	0x886670  	MOV	W0, __Lib_MmcFat16_f16_cFD+20
0x1C94	0x806610  	MOV	__Lib_MmcFat16_f16_cFD+8, W0
0x1C96	0x806621  	MOV	__Lib_MmcFat16_f16_cFD+10, W1
0x1C98	0x400061  	ADD	W0, #1, W0
0x1C9A	0x4880E0  	ADDC	W1, #0, W1
0x1C9C	0x886610  	MOV	W0, __Lib_MmcFat16_f16_cFD+8
0x1C9E	0x886621  	MOV	W1, __Lib_MmcFat16_f16_cFD+10
L_end_Mmc_Fat_Read:
0x1CA0	0x78064F  	POP	W12
0x1CA2	0x7805CF  	POP	W11
0x1CA4	0xFA8000  	ULNK
0x1CA6	0x060000  	RETURN
; end of _Mmc_Fat_Read
_mp3_dataWrite32:
0x1CA8	0x781F8A  	PUSH	W10
0x1CAA	0x781F8B  	PUSH	W11
0x1CAC	0x806751  	MOV	__mp3_Driver_hal_gpio_anGet, W1
0x1CAE	0x781F8A  	PUSH	W10
0x1CB0	0x010001  	CALL	W1
0x1CB2	0x78054F  	POP	W10
0x1CB4	0xE24000  	CP0.B	W0
0x1CB6	0x3A0002  	BRA NZ	L_mp3_dataWrite3215
L__mp3_dataWrite3237:
0x1CB8	0xB3C010  	MOV.B	#1, W0
0x1CBA	0x37000B  	BRA	L_end_mp3_dataWrite32
L_mp3_dataWrite3215:
0x1CBC	0x781F8A  	PUSH	W10
0x1CBE	0xEF2014  	CLR	W10
0x1CC0	0x806700  	MOV	__mp3_Driver_hal_gpio_intSet, W0
0x1CC2	0x010000  	CALL	W0
0x1CC4	0x78054F  	POP	W10
0x1CC6	0x20020B  	MOV	#32, W11
0x1CC8	0x07FDAE  	RCALL	__mp3_Driver_hal_spiWrite
0x1CCA	0xB3C01A  	MOV.B	#1, W10
0x1CCC	0x806700  	MOV	__mp3_Driver_hal_gpio_intSet, W0
0x1CCE	0x010000  	CALL	W0
0x1CD0	0xEF2000  	CLR	W0
L_end_mp3_dataWrite32:
0x1CD2	0x7805CF  	POP	W11
0x1CD4	0x78054F  	POP	W10
0x1CD6	0x060000  	RETURN
; end of _mp3_dataWrite32
_mp3_dataWrite:
0x1CD8	0xFA0002  	LNK	#2
0x1CDA	0x781F8A  	PUSH	W10
0x1CDC	0x781F8B  	PUSH	W11
0x1CDE	0x806751  	MOV	__mp3_Driver_hal_gpio_anGet, W1
0x1CE0	0x781F8A  	PUSH	W10
0x1CE2	0x010001  	CALL	W1
0x1CE4	0x78054F  	POP	W10
0x1CE6	0xE24000  	CP0.B	W0
0x1CE8	0x3A0002  	BRA NZ	L_mp3_dataWrite14
L__mp3_dataWrite35:
0x1CEA	0xB3C010  	MOV.B	#1, W0
0x1CEC	0x37000C  	BRA	L_end_mp3_dataWrite
L_mp3_dataWrite14:
0x1CEE	0x98470A  	MOV.B	W10, [W14+0]
0x1CF0	0xEF2014  	CLR	W10
0x1CF2	0x806700  	MOV	__mp3_Driver_hal_gpio_intSet, W0
0x1CF4	0x010000  	CALL	W0
0x1CF6	0x470060  	ADD	W14, #0, W0
0x1CF8	0x20001B  	MOV	#1, W11
0x1CFA	0x780500  	MOV	W0, W10
0x1CFC	0x07FD94  	RCALL	__mp3_Driver_hal_spiWrite
0x1CFE	0xB3C01A  	MOV.B	#1, W10
0x1D00	0x806700  	MOV	__mp3_Driver_hal_gpio_intSet, W0
0x1D02	0x010000  	CALL	W0
0x1D04	0xEF2000  	CLR	W0
L_end_mp3_dataWrite:
0x1D06	0x7805CF  	POP	W11
0x1D08	0x78054F  	POP	W10
0x1D0A	0xFA8000  	ULNK
0x1D0C	0x060000  	RETURN
; end of _mp3_dataWrite
0x2106	0x208001  	MOV	#lo_addr(_mp3_filename), W1
0x2108	0x280000  	MOV	#32768, W0
0x210A	0x09011F  	REPEAT	#287
0x210C	0x7818B0  	MOV	[W0++], [W1++]
0x210E	0x060000  	RETURN
;Click_MP3_DSPIC.c,0 :: ?ICS_mp3_filename [512]
0x8000	0x6F73 ;?ICS_mp3_filename+0
0x8002	0x6E75 ;?ICS_mp3_filename+2
0x8004	0x2E64 ;?ICS_mp3_filename+4
0x8006	0x706D ;?ICS_mp3_filename+6
0x8008	0x0033 ;?ICS_mp3_filename+8
0x800A	0x0000 ;?ICS_mp3_filename+10
0x800C	0x0000 ;?ICS_mp3_filename+12
0x800E	0x0000 ;?ICS_mp3_filename+14
0x8010	0x0000 ;?ICS_mp3_filename+16
0x8012	0x0000 ;?ICS_mp3_filename+18
0x8014	0x0000 ;?ICS_mp3_filename+20
0x8016	0x0000 ;?ICS_mp3_filename+22
0x8018	0x0000 ;?ICS_mp3_filename+24
0x801A	0x0000 ;?ICS_mp3_filename+26
0x801C	0x0000 ;?ICS_mp3_filename+28
0x801E	0x0000 ;?ICS_mp3_filename+30
0x8020	0x0000 ;?ICS_mp3_filename+32
0x8022	0x0000 ;?ICS_mp3_filename+34
0x8024	0x0000 ;?ICS_mp3_filename+36
0x8026	0x0000 ;?ICS_mp3_filename+38
0x8028	0x0000 ;?ICS_mp3_filename+40
0x802A	0x0000 ;?ICS_mp3_filename+42
0x802C	0x0000 ;?ICS_mp3_filename+44
0x802E	0x0000 ;?ICS_mp3_filename+46
0x8030	0x0000 ;?ICS_mp3_filename+48
0x8032	0x0000 ;?ICS_mp3_filename+50
0x8034	0x0000 ;?ICS_mp3_filename+52
0x8036	0x0000 ;?ICS_mp3_filename+54
0x8038	0x0000 ;?ICS_mp3_filename+56
0x803A	0x0000 ;?ICS_mp3_filename+58
0x803C	0x0000 ;?ICS_mp3_filename+60
0x803E	0x0000 ;?ICS_mp3_filename+62
0x8040	0x0000 ;?ICS_mp3_filename+64
0x8042	0x0000 ;?ICS_mp3_filename+66
0x8044	0x0000 ;?ICS_mp3_filename+68
0x8046	0x0000 ;?ICS_mp3_filename+70
0x8048	0x0000 ;?ICS_mp3_filename+72
0x804A	0x0000 ;?ICS_mp3_filename+74
0x804C	0x0000 ;?ICS_mp3_filename+76
0x804E	0x0000 ;?ICS_mp3_filename+78
0x8050	0x0000 ;?ICS_mp3_filename+80
0x8052	0x0000 ;?ICS_mp3_filename+82
0x8054	0x0000 ;?ICS_mp3_filename+84
0x8056	0x0000 ;?ICS_mp3_filename+86
0x8058	0x0000 ;?ICS_mp3_filename+88
0x805A	0x0000 ;?ICS_mp3_filename+90
0x805C	0x0000 ;?ICS_mp3_filename+92
0x805E	0x0000 ;?ICS_mp3_filename+94
0x8060	0x0000 ;?ICS_mp3_filename+96
0x8062	0x0000 ;?ICS_mp3_filename+98
0x8064	0x0000 ;?ICS_mp3_filename+100
0x8066	0x0000 ;?ICS_mp3_filename+102
0x8068	0x0000 ;?ICS_mp3_filename+104
0x806A	0x0000 ;?ICS_mp3_filename+106
0x806C	0x0000 ;?ICS_mp3_filename+108
0x806E	0x0000 ;?ICS_mp3_filename+110
0x8070	0x0000 ;?ICS_mp3_filename+112
0x8072	0x0000 ;?ICS_mp3_filename+114
0x8074	0x0000 ;?ICS_mp3_filename+116
0x8076	0x0000 ;?ICS_mp3_filename+118
0x8078	0x0000 ;?ICS_mp3_filename+120
0x807A	0x0000 ;?ICS_mp3_filename+122
0x807C	0x0000 ;?ICS_mp3_filename+124
0x807E	0x0000 ;?ICS_mp3_filename+126
0x8080	0x0000 ;?ICS_mp3_filename+128
0x8082	0x0000 ;?ICS_mp3_filename+130
0x8084	0x0000 ;?ICS_mp3_filename+132
0x8086	0x0000 ;?ICS_mp3_filename+134
0x8088	0x0000 ;?ICS_mp3_filename+136
0x808A	0x0000 ;?ICS_mp3_filename+138
0x808C	0x0000 ;?ICS_mp3_filename+140
0x808E	0x0000 ;?ICS_mp3_filename+142
0x8090	0x0000 ;?ICS_mp3_filename+144
0x8092	0x0000 ;?ICS_mp3_filename+146
0x8094	0x0000 ;?ICS_mp3_filename+148
0x8096	0x0000 ;?ICS_mp3_filename+150
0x8098	0x0000 ;?ICS_mp3_filename+152
0x809A	0x0000 ;?ICS_mp3_filename+154
0x809C	0x0000 ;?ICS_mp3_filename+156
0x809E	0x0000 ;?ICS_mp3_filename+158
0x80A0	0x0000 ;?ICS_mp3_filename+160
0x80A2	0x0000 ;?ICS_mp3_filename+162
0x80A4	0x0000 ;?ICS_mp3_filename+164
0x80A6	0x0000 ;?ICS_mp3_filename+166
0x80A8	0x0000 ;?ICS_mp3_filename+168
0x80AA	0x0000 ;?ICS_mp3_filename+170
0x80AC	0x0000 ;?ICS_mp3_filename+172
0x80AE	0x0000 ;?ICS_mp3_filename+174
0x80B0	0x0000 ;?ICS_mp3_filename+176
0x80B2	0x0000 ;?ICS_mp3_filename+178
0x80B4	0x0000 ;?ICS_mp3_filename+180
0x80B6	0x0000 ;?ICS_mp3_filename+182
0x80B8	0x0000 ;?ICS_mp3_filename+184
0x80BA	0x0000 ;?ICS_mp3_filename+186
0x80BC	0x0000 ;?ICS_mp3_filename+188
0x80BE	0x0000 ;?ICS_mp3_filename+190
0x80C0	0x0000 ;?ICS_mp3_filename+192
0x80C2	0x0000 ;?ICS_mp3_filename+194
0x80C4	0x0000 ;?ICS_mp3_filename+196
0x80C6	0x0000 ;?ICS_mp3_filename+198
0x80C8	0x0000 ;?ICS_mp3_filename+200
0x80CA	0x0000 ;?ICS_mp3_filename+202
0x80CC	0x0000 ;?ICS_mp3_filename+204
0x80CE	0x0000 ;?ICS_mp3_filename+206
0x80D0	0x0000 ;?ICS_mp3_filename+208
0x80D2	0x0000 ;?ICS_mp3_filename+210
0x80D4	0x0000 ;?ICS_mp3_filename+212
0x80D6	0x0000 ;?ICS_mp3_filename+214
0x80D8	0x0000 ;?ICS_mp3_filename+216
0x80DA	0x0000 ;?ICS_mp3_filename+218
0x80DC	0x0000 ;?ICS_mp3_filename+220
0x80DE	0x0000 ;?ICS_mp3_filename+222
0x80E0	0x0000 ;?ICS_mp3_filename+224
0x80E2	0x0000 ;?ICS_mp3_filename+226
0x80E4	0x0000 ;?ICS_mp3_filename+228
0x80E6	0x0000 ;?ICS_mp3_filename+230
0x80E8	0x0000 ;?ICS_mp3_filename+232
0x80EA	0x0000 ;?ICS_mp3_filename+234
0x80EC	0x0000 ;?ICS_mp3_filename+236
0x80EE	0x0000 ;?ICS_mp3_filename+238
0x80F0	0x0000 ;?ICS_mp3_filename+240
0x80F2	0x0000 ;?ICS_mp3_filename+242
0x80F4	0x0000 ;?ICS_mp3_filename+244
0x80F6	0x0000 ;?ICS_mp3_filename+246
0x80F8	0x0000 ;?ICS_mp3_filename+248
0x80FA	0x0000 ;?ICS_mp3_filename+250
0x80FC	0x0000 ;?ICS_mp3_filename+252
0x80FE	0x0000 ;?ICS_mp3_filename+254
0x8100	0x0000 ;?ICS_mp3_filename+256
0x8102	0x0000 ;?ICS_mp3_filename+258
0x8104	0x0000 ;?ICS_mp3_filename+260
0x8106	0x0000 ;?ICS_mp3_filename+262
0x8108	0x0000 ;?ICS_mp3_filename+264
0x810A	0x0000 ;?ICS_mp3_filename+266
0x810C	0x0000 ;?ICS_mp3_filename+268
0x810E	0x0000 ;?ICS_mp3_filename+270
0x8110	0x0000 ;?ICS_mp3_filename+272
0x8112	0x0000 ;?ICS_mp3_filename+274
0x8114	0x0000 ;?ICS_mp3_filename+276
0x8116	0x0000 ;?ICS_mp3_filename+278
0x8118	0x0000 ;?ICS_mp3_filename+280
0x811A	0x0000 ;?ICS_mp3_filename+282
0x811C	0x0000 ;?ICS_mp3_filename+284
0x811E	0x0000 ;?ICS_mp3_filename+286
0x8120	0x0000 ;?ICS_mp3_filename+288
0x8122	0x0000 ;?ICS_mp3_filename+290
0x8124	0x0000 ;?ICS_mp3_filename+292
0x8126	0x0000 ;?ICS_mp3_filename+294
0x8128	0x0000 ;?ICS_mp3_filename+296
0x812A	0x0000 ;?ICS_mp3_filename+298
0x812C	0x0000 ;?ICS_mp3_filename+300
0x812E	0x0000 ;?ICS_mp3_filename+302
0x8130	0x0000 ;?ICS_mp3_filename+304
0x8132	0x0000 ;?ICS_mp3_filename+306
0x8134	0x0000 ;?ICS_mp3_filename+308
0x8136	0x0000 ;?ICS_mp3_filename+310
0x8138	0x0000 ;?ICS_mp3_filename+312
0x813A	0x0000 ;?ICS_mp3_filename+314
0x813C	0x0000 ;?ICS_mp3_filename+316
0x813E	0x0000 ;?ICS_mp3_filename+318
0x8140	0x0000 ;?ICS_mp3_filename+320
0x8142	0x0000 ;?ICS_mp3_filename+322
0x8144	0x0000 ;?ICS_mp3_filename+324
0x8146	0x0000 ;?ICS_mp3_filename+326
0x8148	0x0000 ;?ICS_mp3_filename+328
0x814A	0x0000 ;?ICS_mp3_filename+330
0x814C	0x0000 ;?ICS_mp3_filename+332
0x814E	0x0000 ;?ICS_mp3_filename+334
0x8150	0x0000 ;?ICS_mp3_filename+336
0x8152	0x0000 ;?ICS_mp3_filename+338
0x8154	0x0000 ;?ICS_mp3_filename+340
0x8156	0x0000 ;?ICS_mp3_filename+342
0x8158	0x0000 ;?ICS_mp3_filename+344
0x815A	0x0000 ;?ICS_mp3_filename+346
0x815C	0x0000 ;?ICS_mp3_filename+348
0x815E	0x0000 ;?ICS_mp3_filename+350
0x8160	0x0000 ;?ICS_mp3_filename+352
0x8162	0x0000 ;?ICS_mp3_filename+354
0x8164	0x0000 ;?ICS_mp3_filename+356
0x8166	0x0000 ;?ICS_mp3_filename+358
0x8168	0x0000 ;?ICS_mp3_filename+360
0x816A	0x0000 ;?ICS_mp3_filename+362
0x816C	0x0000 ;?ICS_mp3_filename+364
0x816E	0x0000 ;?ICS_mp3_filename+366
0x8170	0x0000 ;?ICS_mp3_filename+368
0x8172	0x0000 ;?ICS_mp3_filename+370
0x8174	0x0000 ;?ICS_mp3_filename+372
0x8176	0x0000 ;?ICS_mp3_filename+374
0x8178	0x0000 ;?ICS_mp3_filename+376
0x817A	0x0000 ;?ICS_mp3_filename+378
0x817C	0x0000 ;?ICS_mp3_filename+380
0x817E	0x0000 ;?ICS_mp3_filename+382
0x8180	0x0000 ;?ICS_mp3_filename+384
0x8182	0x0000 ;?ICS_mp3_filename+386
0x8184	0x0000 ;?ICS_mp3_filename+388
0x8186	0x0000 ;?ICS_mp3_filename+390
0x8188	0x0000 ;?ICS_mp3_filename+392
0x818A	0x0000 ;?ICS_mp3_filename+394
0x818C	0x0000 ;?ICS_mp3_filename+396
0x818E	0x0000 ;?ICS_mp3_filename+398
0x8190	0x0000 ;?ICS_mp3_filename+400
0x8192	0x0000 ;?ICS_mp3_filename+402
0x8194	0x0000 ;?ICS_mp3_filename+404
0x8196	0x0000 ;?ICS_mp3_filename+406
0x8198	0x0000 ;?ICS_mp3_filename+408
0x819A	0x0000 ;?ICS_mp3_filename+410
0x819C	0x0000 ;?ICS_mp3_filename+412
0x819E	0x0000 ;?ICS_mp3_filename+414
0x81A0	0x0000 ;?ICS_mp3_filename+416
0x81A2	0x0000 ;?ICS_mp3_filename+418
0x81A4	0x0000 ;?ICS_mp3_filename+420
0x81A6	0x0000 ;?ICS_mp3_filename+422
0x81A8	0x0000 ;?ICS_mp3_filename+424
0x81AA	0x0000 ;?ICS_mp3_filename+426
0x81AC	0x0000 ;?ICS_mp3_filename+428
0x81AE	0x0000 ;?ICS_mp3_filename+430
0x81B0	0x0000 ;?ICS_mp3_filename+432
0x81B2	0x0000 ;?ICS_mp3_filename+434
0x81B4	0x0000 ;?ICS_mp3_filename+436
0x81B6	0x0000 ;?ICS_mp3_filename+438
0x81B8	0x0000 ;?ICS_mp3_filename+440
0x81BA	0x0000 ;?ICS_mp3_filename+442
0x81BC	0x0000 ;?ICS_mp3_filename+444
0x81BE	0x0000 ;?ICS_mp3_filename+446
0x81C0	0x0000 ;?ICS_mp3_filename+448
0x81C2	0x0000 ;?ICS_mp3_filename+450
0x81C4	0x0000 ;?ICS_mp3_filename+452
0x81C6	0x0000 ;?ICS_mp3_filename+454
0x81C8	0x0000 ;?ICS_mp3_filename+456
0x81CA	0x0000 ;?ICS_mp3_filename+458
0x81CC	0x0000 ;?ICS_mp3_filename+460
0x81CE	0x0000 ;?ICS_mp3_filename+462
0x81D0	0x0000 ;?ICS_mp3_filename+464
0x81D2	0x0000 ;?ICS_mp3_filename+466
0x81D4	0x0000 ;?ICS_mp3_filename+468
0x81D6	0x0000 ;?ICS_mp3_filename+470
0x81D8	0x0000 ;?ICS_mp3_filename+472
0x81DA	0x0000 ;?ICS_mp3_filename+474
0x81DC	0x0000 ;?ICS_mp3_filename+476
0x81DE	0x0000 ;?ICS_mp3_filename+478
0x81E0	0x0000 ;?ICS_mp3_filename+480
0x81E2	0x0000 ;?ICS_mp3_filename+482
0x81E4	0x0000 ;?ICS_mp3_filename+484
0x81E6	0x0000 ;?ICS_mp3_filename+486
0x81E8	0x0000 ;?ICS_mp3_filename+488
0x81EA	0x0000 ;?ICS_mp3_filename+490
0x81EC	0x0000 ;?ICS_mp3_filename+492
0x81EE	0x0000 ;?ICS_mp3_filename+494
0x81F0	0x0000 ;?ICS_mp3_filename+496
0x81F2	0x0000 ;?ICS_mp3_filename+498
0x81F4	0x0000 ;?ICS_mp3_filename+500
0x81F6	0x0000 ;?ICS_mp3_filename+502
0x81F8	0x0000 ;?ICS_mp3_filename+504
0x81FA	0x0000 ;?ICS_mp3_filename+506
0x81FC	0x0000 ;?ICS_mp3_filename+508
0x81FE	0x0000 ;?ICS_mp3_filename+510
; end of ?ICS_mp3_filename
;Click_MP3_DSPIC.c,0 :: ?ICS_cnt [2]
0x8200	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;Click_MP3_DSPIC.c,0 :: ?ICS?lstr3_Click_MP3_DSPIC [14]
0x8202	0x2D20 ;?ICS?lstr3_Click_MP3_DSPIC+0
0x8204	0x2D2D ;?ICS?lstr3_Click_MP3_DSPIC+2
0x8206	0x4620 ;?ICS?lstr3_Click_MP3_DSPIC+4
0x8208	0x6E69 ;?ICS?lstr3_Click_MP3_DSPIC+6
0x820A	0x7369 ;?ICS?lstr3_Click_MP3_DSPIC+8
0x820C	0x2168 ;?ICS?lstr3_Click_MP3_DSPIC+10
0x820E	0x0020 ;?ICS?lstr3_Click_MP3_DSPIC+12
; end of ?ICS?lstr3_Click_MP3_DSPIC
;,0 :: _initBlock_3 [26]
; Containing: ?ICS?lstr1_Click_MP3_DSPIC [25]
;             ?ICS__Lib_Mmc_cardType [1]
0x8210	0x2D20 ;_initBlock_3+0 : ?ICS?lstr1_Click_MP3_DSPIC at 0x8210
0x8212	0x2D2D ;_initBlock_3+2
0x8214	0x4D20 ;_initBlock_3+4
0x8216	0x434D ;_initBlock_3+6
0x8218	0x4620 ;_initBlock_3+8
0x821A	0x5441 ;_initBlock_3+10
0x821C	0x6920 ;_initBlock_3+12
0x821E	0x696E ;_initBlock_3+14
0x8220	0x6974 ;_initBlock_3+16
0x8222	0x6C61 ;_initBlock_3+18
0x8224	0x7A69 ;_initBlock_3+20
0x8226	0x6465 ;_initBlock_3+22
0x8228	0x0000 ;_initBlock_3+24 : ?ICS__Lib_Mmc_cardType at 0x8229
; end of _initBlock_3
;__Lib_MmcFat16.c,0 :: ?ICS?lstr2___Lib_MmcFat16 [2]
0x822A	0x002E ;?ICS?lstr2___Lib_MmcFat16+0
; end of ?ICS?lstr2___Lib_MmcFat16
;,0 :: _initBlock_5 [20]
; Containing: ?ICS?lstr2_Click_MP3_DSPIC [17]
;             ?ICS?lstr1___Lib_MmcFat16 [3]
0x822C	0x2D20 ;_initBlock_5+0 : ?ICS?lstr2_Click_MP3_DSPIC at 0x822C
0x822E	0x2D2D ;_initBlock_5+2
0x8230	0x5020 ;_initBlock_5+4
0x8232	0x616C ;_initBlock_5+6
0x8234	0x2079 ;_initBlock_5+8
0x8236	0x7561 ;_initBlock_5+10
0x8238	0x6964 ;_initBlock_5+12
0x823A	0x2E6F ;_initBlock_5+14
0x823C	0x2E00 ;_initBlock_5+16 : ?ICS?lstr1___Lib_MmcFat16 at 0x823D
0x823E	0x002E ;_initBlock_5+18
; end of _initBlock_5
;easypicfusion_v7_P33FJ256GP710A.c,47 :: __MIKROBUS1_GPIO [48]
0x8240	0x1ADA ;__MIKROBUS1_GPIO+0
0x8242	0x1AE4 ;__MIKROBUS1_GPIO+2
0x8244	0x18C0 ;__MIKROBUS1_GPIO+4
0x8246	0x1866 ;__MIKROBUS1_GPIO+6
0x8248	0x1870 ;__MIKROBUS1_GPIO+8
0x824A	0x187A ;__MIKROBUS1_GPIO+10
0x824C	0x184E ;__MIKROBUS1_GPIO+12
0x824E	0x1858 ;__MIKROBUS1_GPIO+14
0x8250	0x185C ;__MIKROBUS1_GPIO+16
0x8252	0x18A2 ;__MIKROBUS1_GPIO+18
0x8254	0x18AC ;__MIKROBUS1_GPIO+20
0x8256	0x18B6 ;__MIKROBUS1_GPIO+22
0x8258	0x1B52 ;__MIKROBUS1_GPIO+24
0x825A	0x1B5A ;__MIKROBUS1_GPIO+26
0x825C	0x1B42 ;__MIKROBUS1_GPIO+28
0x825E	0x1B18 ;__MIKROBUS1_GPIO+30
0x8260	0x1B28 ;__MIKROBUS1_GPIO+32
0x8262	0x1B8C ;__MIKROBUS1_GPIO+34
0x8264	0x1B76 ;__MIKROBUS1_GPIO+36
0x8266	0x1B88 ;__MIKROBUS1_GPIO+38
0x8268	0x1B4A ;__MIKROBUS1_GPIO+40
0x826A	0x1B3A ;__MIKROBUS1_GPIO+42
0x826C	0x1B20 ;__MIKROBUS1_GPIO+44
0x826E	0x1846 ;__MIKROBUS1_GPIO+46
; end of __MIKROBUS1_GPIO
;Click_MP3_DSPIC.c,3 :: __MP3_SPI_CFG [32]
0x8270	0x0020 ;__MP3_SPI_CFG+0
0x8272	0x0000 ;__MP3_SPI_CFG+2
0x8274	0x0000 ;__MP3_SPI_CFG+4
0x8276	0x0000 ;__MP3_SPI_CFG+6
0x8278	0x0010 ;__MP3_SPI_CFG+8
0x827A	0x0000 ;__MP3_SPI_CFG+10
0x827C	0x0002 ;__MP3_SPI_CFG+12
0x827E	0x0000 ;__MP3_SPI_CFG+14
0x8280	0x0000 ;__MP3_SPI_CFG+16
0x8282	0x0000 ;__MP3_SPI_CFG+18
0x8284	0x0000 ;__MP3_SPI_CFG+20
0x8286	0x0000 ;__MP3_SPI_CFG+22
0x8288	0x0000 ;__MP3_SPI_CFG+24
0x828A	0x0000 ;__MP3_SPI_CFG+26
0x828C	0x0100 ;__MP3_SPI_CFG+28
0x828E	0x0000 ;__MP3_SPI_CFG+30
; end of __MP3_SPI_CFG
;__Lib_MmcFat16.c,0 :: ?ICSMmc_Fat_Open_idum_L2 [2]
0x8290	0x0000 ;?ICSMmc_Fat_Open_idum_L2+0
; end of ?ICSMmc_Fat_Open_idum_L2
;__Lib_MmcFat16.c,0 :: ?ICSMmc_Fat_Open_ldum_L2 [4]
0x8292	0x0000 ;?ICSMmc_Fat_Open_ldum_L2+0
0x8294	0x0000 ;?ICSMmc_Fat_Open_ldum_L2+2
; end of ?ICSMmc_Fat_Open_ldum_L2
;easypicfusion_v7_P33FJ256GP710A.c,15 :: __MIKROBUS1_SPI [4]
0x8296	0x09D0 ;__MIKROBUS1_SPI+0
0x8298	0x0770 ;__MIKROBUS1_SPI+2
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [32]    _isspace
0x0220      [34]    _strcmp
0x0242      [24]    __Lib_Mmc_Mmc_Wait_Data_Ready
0x025A     [202]    _Mmc_Write_Sector
0x0324      [16]    __Lib_MmcFat16_f16_toInt
0x0334      [82]    __Divide_32x32
0x0386      [88]    __Modulus_32x32
0x03DE      [18]    __Multiply_32x32
0x03F0      [14]    _Delay_100ms
0x03FE     [198]    __Lib_MmcFat16_f16_normalize
0x04C4      [28]    _toupper
0x04E0      [22]    _strlen
0x04F6      [62]    _Mmc_Multi_Read_Sector
0x0534      [70]    _Mmc_Multi_Read_Start
0x057A     [318]    __Lib_MmcFat16_f16_DirentToDir
0x06B8      [24]    _SPI2_Read
0x06D0     [160]    __Lib_MmcFat16_getFatFreeCluster
0x0770      [24]    _SPI1_Read
0x0788     [190]    __Lib_MmcFat16_putFatEntry
0x0846       [6]    _Get_Fosc_kHz
0x084C       [4]    _Get_Fosc_Per_Cyc
0x0850     [106]    _Mmc_Multi_Read_Stop
0x08BA      [44]    _memcmp
0x08E6     [234]    __Lib_Mmc_Mmc_UnIdle
0x09D0       [8]    _SPI1_Write
0x09D8     [152]    _Mmc_Read_Sector
0x0A70      [26]    _memset
0x0A8A     [142]    __Lib_Mmc_Mmc_Send_Command
0x0B18       [8]    _SPI2_Write
0x0B20      [14]    _UART2_Write
0x0B2E      [14]    _UART1_Write
0x0B3C       [8]    __Lib_Mmc_Mmc_Select
0x0B44      [18]    __Lib_Mmc_Mmc_DeSelect
0x0B56     [190]    __Lib_MmcFat16_getBoot
0x0C14     [258]    _UART1_Init
0x0D16      [84]    __Lib_MmcFat16_getFatEntry
0x0D6A     [236]    __Lib_MmcFat16_stat_mmc_lib
0x0E56     [424]    __Lib_MmcFat16_mkNod
0x0FFE      [46]    _SPI1_Init_Advanced
0x102C     [258]    _UART2_Init
0x112E      [30]    _memcpy
0x114C      [64]    __Lib_MmcFat16_f16_toLong
0x118C     [126]    __Lib_MmcFat16_checkFileName
0x120A      [38]    __Lib_MmcFat16_nameToUpper
0x1230       [8]    easypicfusion_v7_P33FJ256GP710A__getRX_2
0x1238       [4]    easypicfusion_v7_P33FJ256GP710A__getINT_2
0x123C       [8]    easypicfusion_v7_P33FJ256GP710A__getMOSI_2
0x1244       [8]    easypicfusion_v7_P33FJ256GP710A__getPWM_2
0x124C       [8]    easypicfusion_v7_P33FJ256GP710A__getRST_2
0x1254       [8]    easypicfusion_v7_P33FJ256GP710A__getAN_2
0x125C       [8]    easypicfusion_v7_P33FJ256GP710A__getCS_2
0x1264       [8]    easypicfusion_v7_P33FJ256GP710A__getMISO_2
0x126C       [8]    easypicfusion_v7_P33FJ256GP710A__getSCK_2
0x1274       [8]    easypicfusion_v7_P33FJ256GP710A__getTX_2
0x127C     [164]    _Mmc_Init_Vars
0x1320     [192]    _Mmc_Init
0x13E0     [398]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x156E     [464]    _Mmc_Fat_Open
0x173E      [14]    easypicfusion_v7_P33FJ256GP710A__log_write
0x174C       [8]    easypicfusion_v7_P33FJ256GP710A__getSDA_2
0x1754       [8]    easypicfusion_v7_P33FJ256GP710A__getSCL_2
0x175C     [202]    _Mmc_Fat_Seek
0x1826      [32]    __mp3_Driver_hal_spiWrite
0x1846       [8]    easypicfusion_v7_P33FJ256GP710A__getSDA_1
0x184E      [10]    easypicfusion_v7_P33FJ256GP710A__setPWM_1
0x1858       [4]    easypicfusion_v7_P33FJ256GP710A__setINT_1
0x185C      [10]    easypicfusion_v7_P33FJ256GP710A__setRX_1
0x1866      [10]    easypicfusion_v7_P33FJ256GP710A__setSCK_1
0x1870      [10]    easypicfusion_v7_P33FJ256GP710A__setMISO_1
0x187A      [10]    easypicfusion_v7_P33FJ256GP710A__setMOSI_1
0x1884      [10]    easypicfusion_v7_P33FJ256GP710A__setAN_2
0x188E      [10]    easypicfusion_v7_P33FJ256GP710A__setRST_2
0x1898      [10]    easypicfusion_v7_P33FJ256GP710A__setCS_2
0x18A2      [10]    easypicfusion_v7_P33FJ256GP710A__setTX_1
0x18AC      [10]    easypicfusion_v7_P33FJ256GP710A__setSCL_1
0x18B6      [10]    easypicfusion_v7_P33FJ256GP710A__setSDA_1
0x18C0      [10]    easypicfusion_v7_P33FJ256GP710A__setCS_1
0x18CA      [70]    easypicfusion_v7_P33FJ256GP710A__spiInit_2
0x1910      [10]    easypicfusion_v7_P33FJ256GP710A__log_init1
0x191A       [4]    easypicfusion_v7_P33FJ256GP710A__log_init2
0x191E     [174]    easypicfusion_v7_P33FJ256GP710A__gpioInit_1
0x19CC     [174]    easypicfusion_v7_P33FJ256GP710A__gpioInit_2
0x1A7A      [70]    easypicfusion_v7_P33FJ256GP710A__spiInit_1
0x1AC0      [26]    __mp3_Driver_hal_gpioMap
0x1ADA      [10]    easypicfusion_v7_P33FJ256GP710A__setAN_1
0x1AE4      [10]    easypicfusion_v7_P33FJ256GP710A__setRST_1
0x1AEE      [10]    easypicfusion_v7_P33FJ256GP710A__log_initUartA
0x1AF8      [10]    easypicfusion_v7_P33FJ256GP710A__log_initUartB
0x1B02      [12]    __mp3_Driver_hal_spiMap
0x1B0E      [10]    easypicfusion_v7_P33FJ256GP710A__setSCK_2
0x1B18       [8]    easypicfusion_v7_P33FJ256GP710A__getSCK_1
0x1B20       [8]    easypicfusion_v7_P33FJ256GP710A__getSCL_1
0x1B28       [8]    easypicfusion_v7_P33FJ256GP710A__getMISO_1
0x1B30      [10]    easypicfusion_v7_P33FJ256GP710A__setSDA_2
0x1B3A       [8]    easypicfusion_v7_P33FJ256GP710A__getTX_1
0x1B42       [8]    easypicfusion_v7_P33FJ256GP710A__getCS_1
0x1B4A       [8]    easypicfusion_v7_P33FJ256GP710A__getRX_1
0x1B52       [8]    easypicfusion_v7_P33FJ256GP710A__getAN_1
0x1B5A       [8]    easypicfusion_v7_P33FJ256GP710A__getRST_1
0x1B62      [10]    easypicfusion_v7_P33FJ256GP710A__setSCL_2
0x1B6C      [10]    easypicfusion_v7_P33FJ256GP710A__setMOSI_2
0x1B76       [8]    easypicfusion_v7_P33FJ256GP710A__getPWM_1
0x1B7E      [10]    easypicfusion_v7_P33FJ256GP710A__setMISO_2
0x1B88       [4]    easypicfusion_v7_P33FJ256GP710A__getINT_1
0x1B8C       [8]    easypicfusion_v7_P33FJ256GP710A__getMOSI_1
0x1B94      [10]    easypicfusion_v7_P33FJ256GP710A__setRX_2
0x1B9E      [10]    easypicfusion_v7_P33FJ256GP710A__setTX_2
0x1BA8      [10]    easypicfusion_v7_P33FJ256GP710A__setPWM_2
0x1BB2       [4]    easypicfusion_v7_P33FJ256GP710A__setINT_2
0x1BB6     [242]    _Mmc_Fat_Read
0x1CA8      [48]    _mp3_dataWrite32
0x1CD8      [54]    _mp3_dataWrite
0x1D0E      [34]    _mikrobus_spiInit
0x1D30      [42]    _mikrobus_gpioInit
0x1D5A      [46]    _Mmc_Fat_Reset
0x1D88     [110]    _mikrobus_logWrite
0x1DF6      [24]    _mp3_init
0x1E0E      [24]    _mp3_setVolume
0x1E26      [96]    _Mmc_Fat_Assign
0x1E86      [72]    _mp3_cmdWrite
0x1ECE      [42]    _Mmc_Fat_Init
0x1EF8      [74]    _mikrobus_logInit
0x1F42      [30]    _mp3_reset
0x1F60      [22]    _mp3_spiDriverInit
0x1F76     [192]    _applicationTask
0x2036      [70]    _applicationInit
0x207C     [110]    _systemInit
0x20EA      [28]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0A40       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x0A42     [514]    _f16_sector
0x0C44       [2]    __Lib_MmcFat16_f16_time
0x0C46       [4]    __Lib_MmcFat16_f16_currentDir
0x0C4A       [1]    ___f16_errno
0x0C4C      [24]    __Lib_MmcFat16_f16_boot
0x0C64      [24]    __Lib_MmcFat16_f16_part
0x0C4B       [1]    __Lib_MmcFat16_f16_activePart
0x0C7C      [56]    _f16_fileDesc
0x0CB4       [2]    __Lib_MmcFat16_f16_clustPerSect
0x0CB6       [2]    __Lib_MmcFat16_f16_date
0x0CB8       [2]    __Lib_MmcFat16_f16_sectBuffEnd
0x0CBA      [28]    __Lib_MmcFat16_f16_cFD
0x02E2       [0]    LATF4_bit
0x02D6       [0]    LATD0_bit
0x02CA       [0]    LATB9_bit
0x02D0       [0]    LATC2_bit
0x02D2       [0]    TRISD0_bit
0x02DE       [0]    TRISF4_bit
0x02DE       [0]    TRISF5_bit
0x02D2       [0]    Mmc_Chip_Select_Direction
0x0CD6       [2]    _SPI_Rd_Ptr
0x02E2       [0]    LATF5_bit
0x02D0       [0]    LATC3_bit
0x02D6       [0]    Mmc_Chip_Select
0x0220       [2]    U1MODE
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0CD8       [2]    _UART_Tx_Idle_Ptr
0x0CDA       [2]    _UART_Wr_Ptr
0x0CDC       [2]    _UART_Rd_Ptr
0x0CDE       [2]    _UART_Rdy_Ptr
0x0CE0       [2]    __mp3_Driver_hal_gpio_intSet
0x0CE2       [2]    __mp3_Driver_hal_gpio_rstSet
0x0CE4       [2]    __mp3_Driver_fp_spiRead
0x0CE6       [2]    __mp3_Driver_fp_spiWrite
0x0238       [2]    U2BRG
0x0CE8       [2]    __mp3_Driver_hal_gpio_csSet
0x0CEA       [2]    __mp3_Driver_hal_gpio_anGet
0x0240       [2]    SPI1STAT
0x0248       [2]    SPI1BUF
0x0260       [2]    SPI2STAT
0x0CEC      [13]    __Lib_MmcFat16_tmpBuf
0x0CFA       [2]    __Lib_MmcFat16_f16_dirEntry
0x0CFC       [4]    __Lib_MmcFat16_f16_openedDir
0x0CF9       [1]    __Lib_MmcFat16_f16_currentHandle
0x0234       [2]    U2TXREG
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0232       [2]    U2STA
0x0268       [2]    SPI2BUF
0x0242       [2]    SPI1CON
0x0D00       [2]    _SPI_Wr_Ptr
0x02E0       [0]    RF7_bit
0x02E0       [0]    RF8_bit
0x02E2       [0]    LATF8_bit
0x02D4       [0]    RD0_bit
0x02E0       [0]    RF6_bit
0x02C8       [0]    RB8_bit
0x02CE       [0]    RC1_bit
0x02C4       [0]    LATA3_bit
0x02E2       [0]    LATF12_bit
0x02E2       [0]    LATF13_bit
0x02C4       [0]    LATA2_bit
0x02D6       [0]    LATD1_bit
0x02E2       [0]    LATF6_bit
0x02E2       [0]    LATF7_bit
0x0D02       [4]    _file_size
0x02D6       [0]    LATD12_bit
0x02D2       [0]    TRISD12_bit
0x032C       [2]    AD1PCFGL
0x032A       [2]    AD1PCFGH
0x02CE       [0]    RC2_bit
0x0746       [2]    PLLFBD
0x0D06     [512]    _mp3_buffer
0x0744       [2]    CLKDIVbits
0x02DE       [0]    TRISF7_bit
0x02DE       [0]    TRISF8_bit
0x02D2       [0]    TRISD1_bit
0x02DE       [0]    TRISF6_bit
0x02C6       [0]    TRISB9_bit
0x02CC       [0]    TRISC3_bit
0x02CC       [0]    TRISC4_bit
0x02C6       [0]    TRISB8_bit
0x02CC       [0]    TRISC1_bit
0x02CC       [0]    TRISC2_bit
0x02C0       [0]    TRISA3_bit
0x02DE       [0]    TRISF12_bit
0x02DE       [0]    TRISF13_bit
0x02C0       [0]    TRISA2_bit
0x02C2       [0]    RA2_bit
0x02C2       [0]    RA3_bit
0x02E0       [0]    RF4_bit
0x0F06       [2]    _logger
0x02E0       [0]    RF12_bit
0x02D4       [0]    RD1_bit
0x02E0       [0]    RF13_bit
0x02D0       [0]    LATC4_bit
0x02D0       [0]    LATC1_bit
0x02CA       [0]    LATB8_bit
0x02CE       [0]    RC4_bit
0x02E0       [0]    RF5_bit
0x02C8       [0]    RB9_bit
0x02CE       [0]    RC3_bit
0x0800     [512]    _mp3_filename
0x0A00       [2]    _cnt
0x0A02      [14]    ?lstr3_Click_MP3_DSPIC
0x0A10      [25]    ?lstr1_Click_MP3_DSPIC
0x0A29       [1]    __Lib_Mmc_cardType
0x0A2A       [2]    ?lstr2___Lib_MmcFat16
0x0A2C      [17]    ?lstr2_Click_MP3_DSPIC
0x0A3D       [3]    ?lstr1___Lib_MmcFat16
0x0014       [1]    FARG_isspace_character
0x0220       [2]    U1MODE
0x0014       [2]    FARG_strcmp_s1
0x0016       [2]    FARG_strcmp_s2
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0238       [2]    U2BRG
0x0240       [2]    SPI1STAT
0x0242       [2]    SPI1CON
0x0248       [2]    SPI1BUF
0x0014       [4]    FARG_Mmc_Write_Sector_sector
0x0018       [2]    FARG_Mmc_Write_Sector_dbuff
0x0260       [2]    SPI2STAT
0x0268       [2]    SPI2BUF
0x0014       [2]    FARG___Lib_MmcFat16_f16_toInt_s
0x032A       [2]    AD1PCFGH
0x032C       [2]    AD1PCFGL
0x0014       [2]    FARG___Lib_MmcFat16_f16_normalize_s
0x0014       [1]    FARG_toupper_character
0x0014       [2]    FARG_strlen_s
0x0014       [2]    FARG_Mmc_Multi_Read_Sector_dbuff
0x0014       [4]    FARG_Mmc_Multi_Read_Start_sector
0x0014       [2]    FARG___Lib_MmcFat16_f16_DirentToDir_f16d
0x0016       [2]    FARG___Lib_MmcFat16_f16_DirentToDir_d
0x0014       [2]    FARG_SPI2_Read_buffer
0x0746       [2]    PLLFBD
0x0014       [2]    FARG_SPI1_Read_buffer
0x0014       [2]    FARG___Lib_MmcFat16_putFatEntry_c
0x0016       [2]    FARG___Lib_MmcFat16_putFatEntry_v
0x0014       [2]    FARG_memcmp_s1
0x0016       [2]    FARG_memcmp_s2
0x0018       [2]    FARG_memcmp_n
0x0014       [1]    FARG___Lib_Mmc_Mmc_UnIdle_ctype
0x0014       [2]    FARG_SPI1_Write_data_out
0x0014       [4]    FARG_Mmc_Read_Sector_sector
0x0018       [2]    FARG_Mmc_Read_Sector_dbuff
0x0014       [2]    FARG_memset_p1
0x0016       [1]    FARG_memset_character
0x0018       [2]    FARG_memset_n
0x0014       [1]    FARG___Lib_Mmc_Mmc_Send_Command_partial_cmm
0x0016       [4]    FARG___Lib_Mmc_Mmc_Send_Command_content
0x001A       [1]    FARG___Lib_Mmc_Mmc_Send_Command_crc
0x0014       [2]    FARG_SPI2_Write_data_out
0x0014       [2]    FARG_UART2_Write__data
0x0014       [2]    FARG_UART1_Write__data
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [2]    FARG___Lib_MmcFat16_getFatEntry_c
0x0014       [2]    FARG___Lib_MmcFat16_stat_mmc_lib_n
0x0016       [2]    FARG___Lib_MmcFat16_stat_mmc_lib_d
0x0014       [2]    FARG___Lib_MmcFat16_mkNod_d
0x0016       [2]    FARG___Lib_MmcFat16_mkNod_s
0x0018       [2]    FARG___Lib_MmcFat16_mkNod_cl
0x0014       [2]    FARG_SPI1_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI1_Init_Advanced_mode16
0x0018       [2]    FARG_SPI1_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI1_Init_Advanced_pri_prescaler
0x0014       [4]    FARG_UART2_Init_baud_rate
0x0014       [2]    FARG_memcpy_d1
0x0016       [2]    FARG_memcpy_s1
0x0018       [2]    FARG_memcpy_n
0x0014       [2]    FARG___Lib_MmcFat16_f16_toLong_s
0x0014       [2]    FARG___Lib_MmcFat16_checkFileName_fname
0x0014       [2]    FARG___Lib_MmcFat16_nameToUpper_new
0x0016       [2]    FARG___Lib_MmcFat16_nameToUpper_old
0x0014       [2]    FARG_Mmc_Fat_Open_name
0x0016       [1]    FARG_Mmc_Fat_Open_mode
0x0018       [1]    FARG_Mmc_Fat_Open_attrib
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__log_write_data_
0x0014       [4]    FARG_Mmc_Fat_Seek_pos
0x0014       [2]    FARG___mp3_Driver_hal_spiWrite_pBuf
0x0016       [2]    FARG___mp3_Driver_hal_spiWrite_nBytes
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setPWM_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setINT_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRX_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCK_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMISO_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMOSI_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setAN_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRST_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setCS_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setTX_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCL_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSDA_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setCS_1_value
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__spiInit_2_cfg
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_init1_baud
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_init2_baud
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_1_pin
0x0016       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_1_dir
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_2_pin
0x0016       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_2_dir
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__spiInit_1_cfg
0x0014       [2]    FARG___mp3_Driver_hal_gpioMap_gpioObj
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setAN_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRST_1_value
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_initUartA_baud
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_initUartB_baud
0x0014       [2]    FARG___mp3_Driver_hal_spiMap_spiObj
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCK_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSDA_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCL_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMOSI_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMISO_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRX_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setTX_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setPWM_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setINT_2_value
0x0014       [2]    FARG_Mmc_Fat_Read_fdata
0x0014       [2]    FARG_mp3_dataWrite32_input32
0x0014       [1]    FARG_mp3_dataWrite_input
0x0014       [1]    FARG_mikrobus_spiInit_bus
0x0016       [2]    FARG_mikrobus_spiInit_cfg
0x0014       [1]    FARG_mikrobus_gpioInit_bus
0x0016       [1]    FARG_mikrobus_gpioInit_pin
0x0018       [1]    FARG_mikrobus_gpioInit_direction
0x0014       [2]    FARG_Mmc_Fat_Reset_size
0x0014       [2]    FARG_mikrobus_logWrite_data_
0x0016       [1]    FARG_mikrobus_logWrite_format
0x0014       [1]    FARG_mp3_setVolume_volumeLeft
0x0016       [1]    FARG_mp3_setVolume_volumeRight
0x0014       [2]    FARG_Mmc_Fat_Assign_name
0x0016       [1]    FARG_Mmc_Fat_Assign_attrib
0x0014       [1]    FARG_mp3_cmdWrite_address
0x0016       [2]    FARG_mp3_cmdWrite_input
0x0014       [1]    FARG_mikrobus_logInit_port
0x0016       [4]    FARG_mikrobus_logInit_baud
0x0014       [2]    FARG_mp3_spiDriverInit_gpioObj
0x0016       [2]    FARG_mp3_spiDriverInit_spiObj
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000     [512]    ?ICS_mp3_filename
0x8200       [2]    ?ICS_cnt
0x8202      [14]    ?ICS?lstr3_Click_MP3_DSPIC
0x8210      [25]    ?ICS?lstr1_Click_MP3_DSPIC
0x8229       [1]    ?ICS__Lib_Mmc_cardType
0x822A       [2]    ?ICS?lstr2___Lib_MmcFat16
0x822C      [17]    ?ICS?lstr2_Click_MP3_DSPIC
0x823D       [3]    ?ICS?lstr1___Lib_MmcFat16
0x8240      [48]    __MIKROBUS1_GPIO
0x8270      [32]    __MP3_SPI_CFG
0x8290       [2]    ?ICSMmc_Fat_Open_idum_L2
0x8292       [4]    ?ICSMmc_Fat_Open_ldum_L2
0x8296       [4]    __MIKROBUS1_SPI
