#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020b3d843d90 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 2 3;
 .timescale -9 -12;
v0000020b3d8a5a00_0 .net "alu_result", 31 0, v0000020b3d83af30_0;  1 drivers
v0000020b3d8a5c80_0 .var "clk", 0 0;
v0000020b3d8a5aa0_0 .net "instruction", 31 0, L_0000020b3d9d8a10;  1 drivers
v0000020b3d8a6b80_0 .net "mem_read_data", 31 0, L_0000020b3d8a75b0;  1 drivers
v0000020b3d8a60e0_0 .net "pc", 31 0, v0000020b3d839a90_0;  1 drivers
v0000020b3d8a50a0_0 .net "reg_t0", 31 0, L_0000020b3d824c20;  1 drivers
v0000020b3d8a53c0_0 .net "reg_t1", 31 0, L_0000020b3d824ec0;  1 drivers
v0000020b3d8a6360_0 .net "reg_t2", 31 0, L_0000020b3d825550;  1 drivers
v0000020b3d8a6540_0 .net "reg_t3", 31 0, L_0000020b3d7febb0;  1 drivers
v0000020b3d8a6c20_0 .var "reset", 0 0;
v0000020b3d8a5b40_0 .net "zero", 0 0, L_0000020b3d8a6a40;  1 drivers
S_0000020b3d83ca60 .scope module, "uut" "mips_single_cycle" 2 16, 3 1 0, S_0000020b3d843d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "alu_input_2";
    .port_info 3 /OUTPUT 32 "pc";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "reg_t0";
    .port_info 6 /OUTPUT 32 "reg_t1";
    .port_info 7 /OUTPUT 32 "reg_t2";
    .port_info 8 /OUTPUT 32 "reg_t3";
    .port_info 9 /OUTPUT 32 "mem_read_data";
    .port_info 10 /OUTPUT 32 "alu_result";
    .port_info 11 /OUTPUT 1 "zero";
v0000020b3d8a2a20_8 .array/port v0000020b3d8a2a20, 8;
L_0000020b3d824c20 .functor BUFZ 32, v0000020b3d8a2a20_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020b3d8a2a20_9 .array/port v0000020b3d8a2a20, 9;
L_0000020b3d824ec0 .functor BUFZ 32, v0000020b3d8a2a20_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020b3d8a2a20_10 .array/port v0000020b3d8a2a20, 10;
L_0000020b3d825550 .functor BUFZ 32, v0000020b3d8a2a20_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020b3d8a2a20_11 .array/port v0000020b3d8a2a20, 11;
L_0000020b3d7febb0 .functor BUFZ 32, v0000020b3d8a2a20_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020b3d9d80e0 .functor AND 1, v0000020b3d83b750_0, L_0000020b3d8a6a40, C4<1>, C4<1>;
v0000020b3d8a23e0_0 .net *"_ivl_13", 3 0, L_0000020b3d8a5640;  1 drivers
v0000020b3d8a19e0_0 .net *"_ivl_15", 25 0, L_0000020b3d8a6ea0;  1 drivers
L_0000020b3d990088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d8a2de0_0 .net/2u *"_ivl_16", 1 0, L_0000020b3d990088;  1 drivers
v0000020b3d8a1a80_0 .net *"_ivl_18", 31 0, L_0000020b3d8a5fa0;  1 drivers
v0000020b3d8a1120_0 .net *"_ivl_20", 0 0, L_0000020b3d9d80e0;  1 drivers
L_0000020b3d9900d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020b3d8a1d00_0 .net/2u *"_ivl_22", 31 0, L_0000020b3d9900d0;  1 drivers
v0000020b3d8a22a0_0 .net *"_ivl_24", 31 0, L_0000020b3d8a62c0;  1 drivers
v0000020b3d8a2e80_0 .net *"_ivl_26", 31 0, L_0000020b3d8a6900;  1 drivers
v0000020b3d8a11c0_0 .net *"_ivl_28", 29 0, L_0000020b3d8a5d20;  1 drivers
L_0000020b3d990118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d8a1b20_0 .net *"_ivl_30", 1 0, L_0000020b3d990118;  1 drivers
v0000020b3d8a1300_0 .net *"_ivl_32", 31 0, L_0000020b3d8a5dc0;  1 drivers
L_0000020b3d990160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020b3d8a2480_0 .net/2u *"_ivl_34", 31 0, L_0000020b3d990160;  1 drivers
v0000020b3d8a1bc0_0 .net *"_ivl_36", 31 0, L_0000020b3d8a6040;  1 drivers
v0000020b3d8a2200_0 .net *"_ivl_38", 31 0, L_0000020b3d8a6cc0;  1 drivers
v0000020b3d8a2ac0_0 .net *"_ivl_49", 4 0, L_0000020b3d8a67c0;  1 drivers
v0000020b3d8a1c60_0 .net *"_ivl_51", 4 0, L_0000020b3d8a5f00;  1 drivers
v0000020b3d8a1e40_0 .net "alu_ctrl", 3 0, v0000020b3d839db0_0;  1 drivers
o0000020b3d848fd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020b3d8a1da0_0 .net "alu_input_2", 31 0, o0000020b3d848fd8;  0 drivers
v0000020b3d8a2b60_0 .net "alu_op", 1 0, v0000020b3d83b2f0_0;  1 drivers
v0000020b3d8a2340_0 .net "alu_result", 31 0, v0000020b3d83af30_0;  alias, 1 drivers
v0000020b3d8a1260_0 .net "alu_src", 0 0, v0000020b3d83aa30_0;  1 drivers
v0000020b3d8a1ee0_0 .net "branch", 0 0, v0000020b3d83b750_0;  1 drivers
v0000020b3d8a1f80_0 .net "clk", 0 0, v0000020b3d8a5c80_0;  1 drivers
v0000020b3d8a2520_0 .net "instruction", 31 0, L_0000020b3d9d8a10;  alias, 1 drivers
v0000020b3d8a2c00_0 .net "jump", 0 0, v0000020b3d83b250_0;  1 drivers
v0000020b3d8a25c0_0 .net "mem_read", 0 0, v0000020b3d83a990_0;  1 drivers
v0000020b3d8a1440_0 .net "mem_read_data", 31 0, L_0000020b3d8a75b0;  alias, 1 drivers
v0000020b3d8a27a0_0 .net "mem_to_reg", 0 0, v0000020b3d83ae90_0;  1 drivers
v0000020b3d8a14e0_0 .net "mem_write", 0 0, v0000020b3d83a2b0_0;  1 drivers
v0000020b3d8a2840_0 .net "pc", 31 0, v0000020b3d839a90_0;  alias, 1 drivers
v0000020b3d8a2ca0_0 .net "pc_next", 31 0, L_0000020b3d8a6220;  1 drivers
v0000020b3d8a1580_0 .net "read_data_1", 31 0, L_0000020b3d9d8c40;  1 drivers
v0000020b3d8a28e0_0 .net "read_data_2", 31 0, L_0000020b3d9d8150;  1 drivers
v0000020b3d8a2980_0 .net "reg_dst", 0 0, v0000020b3d83ac10_0;  1 drivers
v0000020b3d8a2a20 .array "reg_file", 31 0, 31 0;
v0000020b3d8a5460_0 .net "reg_t0", 31 0, L_0000020b3d824c20;  alias, 1 drivers
v0000020b3d8a64a0_0 .net "reg_t1", 31 0, L_0000020b3d824ec0;  alias, 1 drivers
v0000020b3d8a5be0_0 .net "reg_t2", 31 0, L_0000020b3d825550;  alias, 1 drivers
v0000020b3d8a6180_0 .net "reg_t3", 31 0, L_0000020b3d7febb0;  alias, 1 drivers
v0000020b3d8a6d60_0 .net "reg_write", 0 0, v0000020b3d83adf0_0;  1 drivers
v0000020b3d8a5320_0 .net "reset", 0 0, v0000020b3d8a6c20_0;  1 drivers
v0000020b3d8a6ae0_0 .net "sign_extend", 31 0, L_0000020b3d8a51e0;  1 drivers
v0000020b3d8a5960_0 .net "write_data", 31 0, L_0000020b3d8a7830;  1 drivers
v0000020b3d8a5140_0 .net "zero", 0 0, L_0000020b3d8a6a40;  alias, 1 drivers
L_0000020b3d8a5640 .part v0000020b3d839a90_0, 28, 4;
L_0000020b3d8a6ea0 .part L_0000020b3d9d8a10, 0, 26;
L_0000020b3d8a5fa0 .concat [ 2 26 4 0], L_0000020b3d990088, L_0000020b3d8a6ea0, L_0000020b3d8a5640;
L_0000020b3d8a62c0 .arith/sum 32, v0000020b3d839a90_0, L_0000020b3d9900d0;
L_0000020b3d8a5d20 .part L_0000020b3d8a51e0, 0, 30;
L_0000020b3d8a6900 .concat [ 2 30 0 0], L_0000020b3d990118, L_0000020b3d8a5d20;
L_0000020b3d8a5dc0 .arith/sum 32, L_0000020b3d8a62c0, L_0000020b3d8a6900;
L_0000020b3d8a6040 .arith/sum 32, v0000020b3d839a90_0, L_0000020b3d990160;
L_0000020b3d8a6cc0 .functor MUXZ 32, L_0000020b3d8a6040, L_0000020b3d8a5dc0, L_0000020b3d9d80e0, C4<>;
L_0000020b3d8a6220 .functor MUXZ 32, L_0000020b3d8a6cc0, L_0000020b3d8a5fa0, v0000020b3d83b250_0, C4<>;
L_0000020b3d8a65e0 .part L_0000020b3d9d8a10, 26, 6;
L_0000020b3d8a6680 .part L_0000020b3d9d8a10, 21, 5;
L_0000020b3d8a6720 .part L_0000020b3d9d8a10, 16, 5;
L_0000020b3d8a67c0 .part L_0000020b3d9d8a10, 11, 5;
L_0000020b3d8a5f00 .part L_0000020b3d9d8a10, 16, 5;
L_0000020b3d8a69a0 .functor MUXZ 5, L_0000020b3d8a5f00, L_0000020b3d8a67c0, v0000020b3d83ac10_0, C4<>;
L_0000020b3d8a5780 .part L_0000020b3d9d8a10, 0, 6;
L_0000020b3d8a5500 .part L_0000020b3d9d8a10, 0, 16;
L_0000020b3d8a7830 .functor MUXZ 32, v0000020b3d83af30_0, L_0000020b3d8a75b0, v0000020b3d83ae90_0, C4<>;
S_0000020b3d83d180 .scope module, "IM" "instruction_memory" 3 41, 4 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000020b3d9d8a10 .functor BUFZ 32, L_0000020b3d8a5280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020b3d83ab70_0 .net *"_ivl_0", 31 0, L_0000020b3d8a5280;  1 drivers
v0000020b3d839b30_0 .net *"_ivl_3", 7 0, L_0000020b3d8a5e60;  1 drivers
v0000020b3d83a710_0 .net *"_ivl_4", 9 0, L_0000020b3d8a56e0;  1 drivers
L_0000020b3d9901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d83b1b0_0 .net *"_ivl_7", 1 0, L_0000020b3d9901a8;  1 drivers
v0000020b3d83a0d0_0 .net "addr", 31 0, v0000020b3d839a90_0;  alias, 1 drivers
v0000020b3d83acb0_0 .net "instruction", 31 0, L_0000020b3d9d8a10;  alias, 1 drivers
v0000020b3d83b610 .array "memory", 255 0, 31 0;
L_0000020b3d8a5280 .array/port v0000020b3d83b610, L_0000020b3d8a56e0;
L_0000020b3d8a5e60 .part v0000020b3d839a90_0, 2, 8;
L_0000020b3d8a56e0 .concat [ 8 2 0 0], L_0000020b3d8a5e60, L_0000020b3d9901a8;
S_0000020b3d8479d0 .scope module, "alu_ctrl_inst" "alu_control_unit" 3 82, 5 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
v0000020b3d839db0_0 .var "alu_ctrl", 3 0;
v0000020b3d83b110_0 .net "alu_op", 1 0, v0000020b3d83b2f0_0;  alias, 1 drivers
v0000020b3d839e50_0 .net "funct", 5 0, L_0000020b3d8a5780;  1 drivers
E_0000020b3d82d9b0 .event anyedge, v0000020b3d83b110_0, v0000020b3d839e50_0;
S_0000020b3d847b60 .scope module, "alu_inst" "alu" 3 73, 6 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000020b3d990280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020b3d83aad0_0 .net/2u *"_ivl_0", 31 0, L_0000020b3d990280;  1 drivers
v0000020b3d83a850_0 .net "a", 31 0, L_0000020b3d9d8c40;  alias, 1 drivers
v0000020b3d83a530_0 .net "alu_ctrl", 3 0, v0000020b3d839db0_0;  alias, 1 drivers
v0000020b3d83a7b0_0 .net "b", 31 0, o0000020b3d848fd8;  alias, 0 drivers
v0000020b3d83af30_0 .var "result", 31 0;
v0000020b3d83a8f0_0 .net "zero", 0 0, L_0000020b3d8a6a40;  alias, 1 drivers
E_0000020b3d82d1f0 .event anyedge, v0000020b3d839db0_0, v0000020b3d83a850_0, v0000020b3d83a7b0_0;
L_0000020b3d8a6a40 .cmp/eq 32, v0000020b3d83af30_0, L_0000020b3d990280;
S_0000020b3d827520 .scope module, "cu_inst" "control_unit" 3 47, 7 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 2 "alu_op";
v0000020b3d83b2f0_0 .var "alu_op", 1 0;
v0000020b3d83aa30_0 .var "alu_src", 0 0;
v0000020b3d83b750_0 .var "branch", 0 0;
v0000020b3d83b250_0 .var "jump", 0 0;
v0000020b3d83a990_0 .var "mem_read", 0 0;
v0000020b3d83ae90_0 .var "mem_to_reg", 0 0;
v0000020b3d83a2b0_0 .var "mem_write", 0 0;
v0000020b3d83a350_0 .net "opcode", 5 0, L_0000020b3d8a65e0;  1 drivers
v0000020b3d83ac10_0 .var "reg_dst", 0 0;
v0000020b3d83adf0_0 .var "reg_write", 0 0;
E_0000020b3d82d4b0 .event anyedge, v0000020b3d83a350_0;
S_0000020b3d8276b0 .scope module, "dm_inst" "data_memory" 3 95, 8 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0000020b3d83ad50_0 .net *"_ivl_0", 31 0, L_0000020b3d8a5820;  1 drivers
v0000020b3d83afd0_0 .net *"_ivl_3", 7 0, L_0000020b3d8a7f10;  1 drivers
v0000020b3d83a210_0 .net *"_ivl_4", 9 0, L_0000020b3d8a7ab0;  1 drivers
L_0000020b3d9902c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d839bd0_0 .net *"_ivl_7", 1 0, L_0000020b3d9902c8;  1 drivers
L_0000020b3d990310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020b3d83b070_0 .net/2u *"_ivl_8", 31 0, L_0000020b3d990310;  1 drivers
v0000020b3d839ef0_0 .net "addr", 31 0, v0000020b3d83af30_0;  alias, 1 drivers
v0000020b3d83b390_0 .net "clk", 0 0, v0000020b3d8a5c80_0;  alias, 1 drivers
v0000020b3d83b430_0 .net "mem_read", 0 0, v0000020b3d83a990_0;  alias, 1 drivers
v0000020b3d83b4d0_0 .net "mem_write", 0 0, v0000020b3d83a2b0_0;  alias, 1 drivers
v0000020b3d83a030 .array "memory", 255 0, 31 0;
v0000020b3d83b570_0 .net "read_data", 31 0, L_0000020b3d8a75b0;  alias, 1 drivers
v0000020b3d83b6b0_0 .net "write_data", 31 0, L_0000020b3d9d8150;  alias, 1 drivers
E_0000020b3d82d630 .event posedge, v0000020b3d83b390_0;
L_0000020b3d8a5820 .array/port v0000020b3d83a030, L_0000020b3d8a7ab0;
L_0000020b3d8a7f10 .part v0000020b3d83af30_0, 0, 8;
L_0000020b3d8a7ab0 .concat [ 8 2 0 0], L_0000020b3d8a7f10, L_0000020b3d9902c8;
L_0000020b3d8a75b0 .functor MUXZ 32, L_0000020b3d990310, L_0000020b3d8a5820, v0000020b3d83a990_0, C4<>;
S_0000020b3d821180 .scope module, "pc_inst" "pc" 3 31, 9 1 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0000020b3d83b930_0 .net "clk", 0 0, v0000020b3d8a5c80_0;  alias, 1 drivers
v0000020b3d839a90_0 .var "pc", 31 0;
v0000020b3d83b7f0_0 .net "pc_next", 31 0, L_0000020b3d8a6220;  alias, 1 drivers
v0000020b3d839c70_0 .net "reset", 0 0, v0000020b3d8a6c20_0;  alias, 1 drivers
E_0000020b3d82d5b0 .event posedge, v0000020b3d839c70_0, v0000020b3d83b390_0;
S_0000020b3d821310 .scope module, "rf_inst" "register_file" 3 61, 10 1 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0000020b3d9d8c40 .functor BUFZ 32, L_0000020b3d8a6f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020b3d9d8150 .functor BUFZ 32, L_0000020b3d8a55a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020b3d839f90_0 .net *"_ivl_0", 31 0, L_0000020b3d8a6f40;  1 drivers
v0000020b3d83a170_0 .net *"_ivl_10", 6 0, L_0000020b3d8a6860;  1 drivers
L_0000020b3d990238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d83a3f0_0 .net *"_ivl_13", 1 0, L_0000020b3d990238;  1 drivers
v0000020b3d83a490_0 .net *"_ivl_2", 6 0, L_0000020b3d8a6400;  1 drivers
L_0000020b3d9901f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020b3d83a5d0_0 .net *"_ivl_5", 1 0, L_0000020b3d9901f0;  1 drivers
v0000020b3d83a670_0 .net *"_ivl_8", 31 0, L_0000020b3d8a55a0;  1 drivers
v0000020b3d8a16c0_0 .net "clk", 0 0, v0000020b3d8a5c80_0;  alias, 1 drivers
v0000020b3d8a2f20_0 .var/i "i", 31 0;
v0000020b3d8a2d40_0 .net "read_data1", 31 0, L_0000020b3d9d8c40;  alias, 1 drivers
v0000020b3d8a2660_0 .net "read_data2", 31 0, L_0000020b3d9d8150;  alias, 1 drivers
v0000020b3d8a1760_0 .net "read_reg1", 4 0, L_0000020b3d8a6680;  1 drivers
v0000020b3d8a18a0_0 .net "read_reg2", 4 0, L_0000020b3d8a6720;  1 drivers
v0000020b3d8a2700 .array "reg_file", 31 0, 31 0;
v0000020b3d8a1800_0 .net "reg_write", 0 0, v0000020b3d83adf0_0;  alias, 1 drivers
o0000020b3d849a58 .functor BUFZ 1, C4<z>; HiZ drive
v0000020b3d8a13a0_0 .net "reset", 0 0, o0000020b3d849a58;  0 drivers
v0000020b3d8a2020_0 .net "write_data", 31 0, L_0000020b3d8a7830;  alias, 1 drivers
v0000020b3d8a1080_0 .net "write_reg", 4 0, L_0000020b3d8a69a0;  1 drivers
E_0000020b3d82ecf0 .event posedge, v0000020b3d8a13a0_0, v0000020b3d83b390_0;
L_0000020b3d8a6f40 .array/port v0000020b3d8a2700, L_0000020b3d8a6400;
L_0000020b3d8a6400 .concat [ 5 2 0 0], L_0000020b3d8a6680, L_0000020b3d9901f0;
L_0000020b3d8a55a0 .array/port v0000020b3d8a2700, L_0000020b3d8a6860;
L_0000020b3d8a6860 .concat [ 5 2 0 0], L_0000020b3d8a6720, L_0000020b3d990238;
S_0000020b3d81e190 .scope module, "se_inst" "sign_extension" 3 89, 11 2 0, S_0000020b3d83ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /OUTPUT 32 "extended";
v0000020b3d8a1620_0 .net *"_ivl_1", 0 0, L_0000020b3d8a58c0;  1 drivers
v0000020b3d8a20c0_0 .net *"_ivl_2", 15 0, L_0000020b3d8a6e00;  1 drivers
v0000020b3d8a1940_0 .net "extended", 31 0, L_0000020b3d8a51e0;  alias, 1 drivers
v0000020b3d8a2160_0 .net "immediate", 15 0, L_0000020b3d8a5500;  1 drivers
L_0000020b3d8a58c0 .part L_0000020b3d8a5500, 15, 1;
LS_0000020b3d8a6e00_0_0 .concat [ 1 1 1 1], L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0;
LS_0000020b3d8a6e00_0_4 .concat [ 1 1 1 1], L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0;
LS_0000020b3d8a6e00_0_8 .concat [ 1 1 1 1], L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0;
LS_0000020b3d8a6e00_0_12 .concat [ 1 1 1 1], L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0, L_0000020b3d8a58c0;
L_0000020b3d8a6e00 .concat [ 4 4 4 4], LS_0000020b3d8a6e00_0_0, LS_0000020b3d8a6e00_0_4, LS_0000020b3d8a6e00_0_8, LS_0000020b3d8a6e00_0_12;
L_0000020b3d8a51e0 .concat [ 16 16 0 0], L_0000020b3d8a5500, L_0000020b3d8a6e00;
    .scope S_0000020b3d821180;
T_0 ;
    %wait E_0000020b3d82d5b0;
    %load/vec4 v0000020b3d839c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020b3d839a90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020b3d83b7f0_0;
    %assign/vec4 v0000020b3d839a90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020b3d827520;
T_1 ;
    %wait E_0000020b3d82d4b0;
    %load/vec4 v0000020b3d83a350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d83adf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d83b250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020b3d83b2f0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020b3d821310;
T_2 ;
    %wait E_0000020b3d82ecf0;
    %load/vec4 v0000020b3d8a13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020b3d8a2f20_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000020b3d8a2f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020b3d8a2f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d8a2700, 0, 4;
    %load/vec4 v0000020b3d8a2f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020b3d8a2f20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020b3d8a1800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000020b3d8a1080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000020b3d8a2020_0;
    %load/vec4 v0000020b3d8a1080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d8a2700, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020b3d847b60;
T_3 ;
    %wait E_0000020b3d82d1f0;
    %load/vec4 v0000020b3d83a530_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000020b3d83a850_0;
    %load/vec4 v0000020b3d83a7b0_0;
    %add;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000020b3d83a850_0;
    %load/vec4 v0000020b3d83a7b0_0;
    %sub;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000020b3d83a850_0;
    %load/vec4 v0000020b3d83a7b0_0;
    %and;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000020b3d83a850_0;
    %load/vec4 v0000020b3d83a7b0_0;
    %or;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000020b3d83a850_0;
    %load/vec4 v0000020b3d83a7b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %store/vec4 v0000020b3d83af30_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020b3d8479d0;
T_4 ;
    %wait E_0000020b3d82d9b0;
    %load/vec4 v0000020b3d83b110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000020b3d839e50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000020b3d839db0_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020b3d8276b0;
T_5 ;
    %wait E_0000020b3d82d630;
    %load/vec4 v0000020b3d83b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020b3d83b6b0_0;
    %load/vec4 v0000020b3d839ef0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d83a030, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020b3d843d90;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000020b3d8a5c80_0;
    %inv;
    %store/vec4 v0000020b3d8a5c80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020b3d843d90;
T_7 ;
    %vpi_call 2 37 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020b3d843d90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d8a5c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b3d8a6c20_0, 0, 1;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 537526282, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 19546144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 19546146, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 292093954, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020b3d83b610, 4, 0;
    %vpi_call 2 57 "$display", "================================================" {0 0 0};
    %vpi_call 2 58 "$display", "Iniciando simula\303\247\303\243o do MIPS single-cycle" {0 0 0};
    %vpi_call 2 59 "$display", "================================================" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d8a6c20_0, 0, 1;
    %vpi_call 2 63 "$display", "[Tempo %0t] Reset desativado.", $time {0 0 0};
    %vpi_call 2 66 "$monitor", "[Tempo %0t] PC = 0x%h | Instru\303\247\303\243o = 0x%h | $t0 = 0x%h | $t1 = 0x%h | $t2 = 0x%h | $t3 = 0x%h | ALU Result = 0x%h | Zero = %b | Mem Read Data = 0x%h", $time, v0000020b3d8a60e0_0, v0000020b3d8a5aa0_0, v0000020b3d8a50a0_0, v0000020b3d8a53c0_0, v0000020b3d8a6360_0, v0000020b3d8a6540_0, v0000020b3d8a5a00_0, v0000020b3d8a5b40_0, v0000020b3d8a6b80_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 73 "$display", "\012================================================" {0 0 0};
    %vpi_call 2 74 "$display", "Resultados finais:" {0 0 0};
    %vpi_call 2 75 "$display", "================================================" {0 0 0};
    %vpi_call 2 76 "$display", "PC final: 0x%h", v0000020b3d8a60e0_0 {0 0 0};
    %vpi_call 2 77 "$display", "Conte\303\272do de registradores:" {0 0 0};
    %vpi_call 2 78 "$display", "  - Registrador $t0 (reg[8]) = 0x%h", v0000020b3d8a50a0_0 {0 0 0};
    %vpi_call 2 79 "$display", "  - Registrador $t1 (reg[9]) = 0x%h", v0000020b3d8a53c0_0 {0 0 0};
    %vpi_call 2 80 "$display", "  - Registrador $t2 (reg[10]) = 0x%h", v0000020b3d8a6360_0 {0 0 0};
    %vpi_call 2 81 "$display", "  - Registrador $t3 (reg[11]) = 0x%h", v0000020b3d8a6540_0 {0 0 0};
    %vpi_call 2 82 "$display", "Resultado final da ALU: 0x%h", v0000020b3d8a5a00_0 {0 0 0};
    %vpi_call 2 83 "$display", "Flag Zero: %b", v0000020b3d8a5b40_0 {0 0 0};
    %vpi_call 2 84 "$display", "Dado lido da mem\303\263ria: 0x%h", v0000020b3d8a6b80_0 {0 0 0};
    %vpi_call 2 85 "$display", "================================================" {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_mips_single_cycle.v";
    "mips_single_cycle.v";
    "instruction_memory.v";
    "alu_control_unit.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "pc.v";
    "register_file.v";
    "sign_extension.v";
