The project is realized using OASYS tool. 
The test results are shown in the PPT name "SRAM Design".
The test results are run on HVT purpose.

The test bench for the give file and the RTL code in given in the "code" file.
The netlist and the core componets of the netlist are given in the PPt.

