set ::env(PROJECT_NAME) diffeq1
set ::env(DESIGN_TOP) diffeq_paj_convert
set ::env(DESIGN_DIR) RTL_Benchmark/arithmetic/diffeq1/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/arithmetic/diffeq1/rtl/diffeq1.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) arithmetic
