[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3259304 heartbeat IPC: 3.068 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3259304 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3259304 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 61931483 heartbeat IPC: 0.1704 cumulative IPC: 0.1704 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 120365782 heartbeat IPC: 0.1711 cumulative IPC: 0.1708 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 179729025 heartbeat IPC: 0.1685 cumulative IPC: 0.17 (Simulation time: 00 hr 12 min 10 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 238374631 heartbeat IPC: 0.1705 cumulative IPC: 0.1701 (Simulation time: 00 hr 16 min 06 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 293793006 cumulative IPC: 0.1702 (Simulation time: 00 hr 20 min 04 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 293793006 cumulative IPC: 0.1702 (Simulation time: 00 hr 20 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1702 instructions: 50000002 cycles: 293793006
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.5942 Average ROB Occupancy at Mispredict: 35.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.5942
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:    1310288 HIT:     188851 MISS:    1121437 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1310288 HIT:     188851 MISS:    1121437 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 210.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4765058 HIT:    2226286 MISS:    2538772 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2387926 HIT:     962022 MISS:    1425904 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     144477 HIT:      83951 MISS:      60526 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1114486 HIT:    1114486 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1118169 HIT:      65827 MISS:    1052342 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 209.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11041805 HIT:   11041805 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11041805 HIT:   11041805 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13499139 HIT:    8174002 MISS:    5325137 MSHR_MERGE:    1674555
cpu0->cpu0_L1D LOAD         ACCESS:   10004603 HIT:    5942471 MISS:    4062132 MSHR_MERGE:    1674206
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2217254 HIT:    2072663 MISS:     144591 MSHR_MERGE:        104
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1277282 HIT:     158868 MISS:    1118414 MSHR_MERGE:        245
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 154.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9892004 HIT:    9892004 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    9892004 HIT:    9892004 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12177774 HIT:    8840526 MISS:    3337248 MSHR_MERGE:    2026960
cpu0->cpu0_DTLB LOAD         ACCESS:   12177774 HIT:    8840526 MISS:    3337248 MSHR_MERGE:    2026960
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 185.7 cycles
cpu0->LLC TOTAL        ACCESS:    3647664 HIT:    1555676 MISS:    2091988 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1425904 HIT:     148734 MISS:    1277170 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60526 HIT:      60518 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1108892 HIT:    1108892 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1052342 HIT:     237532 MISS:     814810 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 235.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1366
  ROW_BUFFER_MISS:    2090622
  AVG DBUS CONGESTED CYCLE: 6.132
Channel 0 WQ ROW_BUFFER_HIT:     338962
  ROW_BUFFER_MISS:     769280
  FULL:          0
Channel 0 REFRESHES ISSUED:      24483
