xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../../../../App/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../../../App/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
inst_ram.v,verilog,xil_defaultlib,../../../../loongson.gen/sources_1/ip/inst_ram/sim/inst_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
