<stg><name>sink_from_aie_Pipeline_VITIS_LOOP_78_3</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:1 %i_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
while.body:2 %trunc_ln82 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:3 %icmp_ln82 = icmp_eq  i32 %i_1, i32 4294966062

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:4 %br_ln82 = br i1 %icmp_ln82, void %if.else, void %VITIS_LOOP_106_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.else:0 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %i_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:2 %br_ln86 = br i1 %tmp, void %if.then15, void %if.else26

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15:16 %store_ln92 = store i32 %i_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.else26:0 %switch_ln93 = switch i32 %i_1, void %if.then30, i32 4294966296, void %if.end38, i32 4294966295, void %if.end

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
<literal name="i_1" val="!4294966295"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then30:0 %i_2 = xor i32 %i_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
<literal name="i_1" val="!4294966295"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then30:1 %store_ln97 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
<literal name="i_1" val="!4294966295"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
if.then30:2 %br_ln97 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
VITIS_LOOP_106_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15:0 %j = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then15:2 %tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln82, i8 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
if.then15:3 %zext_ln89 = zext i32 %j

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
if.then15:4 %trunc_ln89 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15:5 %add_ln89_1 = add i16 %tmp_1, i16 %trunc_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="16">
<![CDATA[
if.then15:6 %zext_ln89_1 = zext i16 %add_ln89_1

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then15:7 %joint_addr = getelementptr i32 %joint, i64 0, i64 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="joint_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
if.then15:8 %joint_load = load i16 %joint_addr

]]></Node>
<StgValue><ssdm name="joint_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then15:12 %h2_addr = getelementptr i32 %h2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="h2_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
if.then15:13 %h2_load = load i8 %h2_addr

]]></Node>
<StgValue><ssdm name="h2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:0 %i_3 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
if.end:2 %zext_ln98 = zext i32 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:3 %h1_addr = getelementptr i32 %h1, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="h1_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
if.end:4 %h1_load = load i8 %h1_addr

]]></Node>
<StgValue><ssdm name="h1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then15:1 %input_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream

]]></Node>
<StgValue><ssdm name="input_stream_read"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
if.then15:8 %joint_load = load i16 %joint_addr

]]></Node>
<StgValue><ssdm name="joint_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
if.then15:13 %h2_load = load i8 %h2_addr

]]></Node>
<StgValue><ssdm name="h2_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:1 %input_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream

]]></Node>
<StgValue><ssdm name="input_stream_read_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
if.end:4 %h1_load = load i8 %h1_addr

]]></Node>
<StgValue><ssdm name="h1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then15:9 %add_ln89 = add i32 %joint_load, i32 %input_stream_read

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then15:10 %store_ln89 = store i32 %add_ln89, i16 %joint_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then15:11 %input_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream

]]></Node>
<StgValue><ssdm name="input_stream_read_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then15:14 %add_ln90 = add i32 %h2_load, i32 %input_stream_read_1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then15:15 %store_ln90 = store i32 %add_ln90, i8 %h2_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
if.then15:17 %br_ln92 = br void %if.end38

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:5 %add_ln98 = add i32 %h1_load, i32 %input_stream_read_2

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end:6 %store_ln98 = store i32 %add_ln98, i8 %h1_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
<literal name="tmp" val="1"/>
<literal name="i_1" val="!4294966296"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.end:7 %br_ln100 = br void %if.end38

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.end38:0 %br_ln78 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
