# clk_0
# cpu
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu.sdc]
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) cpu.ocp]
# onchip_memory
# jtag_uart
# sysid
# sdram
# pll
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) pll.v]
# tri_state_bridge
# cfi_flash
# timer
# pio_led
# pio_seg7
# pio_btn0
# video_character_buffer_with_dma
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_character_buffer_with_dma.v]
# video_dual_clock_buffer
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_dual_clock_buffer.v]
# video_vga_controller
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_vga_controller.v]
# video_pixel_buffer_dma
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_pixel_buffer_dma.v]
# video_rgb_resampler
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_rgb_resampler.v]
# video_scaler
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_scaler.v]
# video_alpha_blender
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_alpha_blender.v]
# pio_sw
# ps2_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ps2_0.v]
# mmc_spi
# null
set_global_assignment -name SDC_FILE [file join $::quartus(ip_rootpath) altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 00000000000000E0000001554437F50D 
 