three_rom.v,verilog,xil_defaultlib,../../../../final_project_1.gen/sources_1/ip/three_rom/sim/three_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
