# Hardware-Function-Generator
The third project of Digital Logic Design Lab course in University of Tehran which is an implementation of a function generator with Quartus, Verilog HDL, and Modelsim. It has the capability of generating 8 different functions with different frequencies.
