// Seed: 1150242996
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri id_2,
    input wire id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri id_9,
    output supply1 id_10,
    output tri id_11,
    input uwire module_0,
    input wire id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16,
    output wor id_17
);
  assign module_1.id_0 = 0;
  assign id_5 = id_16 == (id_15);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign id_1 = 1;
endmodule
