# TCL File Generated by Component Editor 13.1
# Fri Jul 10 05:56:28 JST 2015
# DO NOT MODIFY


# 
# Signal_Generator "Signal_Generator" v1.0
#  2015.07.10.05:56:28
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module Signal_Generator
# 
set_module_property DESCRIPTION ""
set_module_property NAME Signal_Generator
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Signal_Generator
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Signal_Generator
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file Signal_Generator.v VERILOG PATH Signal_Generator.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter start_value INTEGER 0
set_parameter_property start_value DEFAULT_VALUE 0
set_parameter_property start_value DISPLAY_NAME start_value
set_parameter_property start_value TYPE INTEGER
set_parameter_property start_value UNITS None
set_parameter_property start_value ALLOWED_RANGES -2147483648:2147483647
set_parameter_property start_value HDL_PARAMETER true
add_parameter end_value INTEGER 255
set_parameter_property end_value DEFAULT_VALUE 255
set_parameter_property end_value DISPLAY_NAME end_value
set_parameter_property end_value TYPE INTEGER
set_parameter_property end_value UNITS None
set_parameter_property end_value ALLOWED_RANGES -2147483648:2147483647
set_parameter_property end_value HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 32
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source avalonst_source_valid valid Output 1
add_interface_port avalon_streaming_source avalonst_source_data data Output 32
add_interface_port avalon_streaming_source avalonst_source_ready ready Input 1

