#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 09:21:17 2021
# Process ID: 6968
# Current directory: C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18700 C:\Users\lizil\Desktop\SEIEE4th\ArchLabs\lab06\lab06.xpr
# Log file: C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/vivado.log
# Journal file: C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 692.609 ; gain = 130.160
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 09:22:47 2021...
er -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 696.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 696.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basic_tb_behav -key {Behavioral:sim_1:Functional:Basic_tb} -tclbatch {Basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 711.301 ; gain = 14.957
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 732.730 ; gain = 5.180
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 764.152 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 764.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 764.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 764.152 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 764.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 814.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 814.355 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 814.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 814.355 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File binary2.mem referenced on C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v at line 33 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 814.355 ; gain = 0.000
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/binary2.mem' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/binary2.mem
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/binary2.mem' on top of itself. Importing a file from the imported source directory can cause this problem.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 818.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 818.512 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 818.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 828.441 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 828.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 835.176 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 835.176 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 835.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 835.176 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 835.176 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 838.543 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.543 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 838.543 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 838.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: reopening xsim.dir/Basic_tb_behav/xsimk.exe: Permission denied

C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: final link failed: Permission denied
collect2.exe: error: ld returned 1 exit status
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 838.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 838.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 838.543 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 838.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 840.551 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 840.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 840.551 ; gain = 0.000
save_wave_config {C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.img/Basic_tb_stall.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 840.551 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 840.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 840.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 840.551 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 840.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
ERROR: [Common 17-180] Spawn failed: Broken pipe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 849.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: reopening xsim.dir/Basic_tb_behav/xsimk.exe: Permission denied

C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: final link failed: Permission denied
collect2.exe: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 849.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_inst_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/mem_data_example.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim/binary2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.srcs/sim_1/imports/new/Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4d99c989b8b471ab528a5b5198a4aba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_tb_behav xil_defaultlib.Basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 849.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 849.254 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.254 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 849.254 ; gain = 0.000
save_wave_config {C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab06/lab06.img/Basic_tb_stall.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 12:38:54 2021...
