// Seed: 1003843897
module module_0 ();
  logic id_1 = id_1 + -1 + 1'h0 - -1 - 1'b0;
  logic [1 : -1] id_2 = -1 & id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_12 = 32'd92
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  wire [1 : id_1] id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, _id_12, id_13, id_14, id_15;
  wire [id_12 : -1] id_16;
endmodule
