{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@96:106@HdlIdDef", "  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@95:105", "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@94:104", "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n"]], "Diff Content": {"Delete": [[101, "  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n"]], "Add": [[101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n"], [101, "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n"], [101, "  reg     [(DATA_WIDTH-1):0]          dac_data = 'b0;\n"], [101, "  reg                                 dac_mem_ready = 1'b0;\n"], [101, "  reg                                 dac_xfer_out = 1'b0;\n"], [101, "  reg                                 dac_xfer_out_fifo = 1'b0;\n"], [101, "  reg                                 dac_xfer_out_fifo_m1 = 1'b0;\n"], [101, "  reg                                 dac_xfer_out_bypass = 1'b0;\n"], [101, "  reg                                 dac_xfer_out_bypass_m1 = 1'b0;\n"], [101, "  reg                                 dac_bypass = 1'b0;\n"], [101, "  reg                                 dac_bypass_m1 = 1'b0;\n"], [101, "  reg                                 dac_dunf = 1'b0;\n"]]}}