# Lab 2: Combinational logic



| |**B[1:0]**|**A[1:0]**|**B>A**|**B=A**|**B<A**|
| :-: | :-: | :-: | :-: | :-: | :-: |
|0| 0 0 | 0 0 | 0 | 1 | 0 | 
|1| 0 0 | 0 1 | 0 | 0 | 1 | 
|2| 0 0 | 1 0 | 0 | 0 | 1 | 
|3| 0 0 | 1 1 | 0 | 0 | 1 | 
|4| 0 1 | 0 0 | 1 | 0 | 0 | 
|5| 0 1 | 0 1 | 0 | 1 | 0 | 
|6| 0 1 | 1 0 | 0 | 0 | 1 | 
|7| 0 1 | 1 1 | 0 | 0 | 1 | 
|8| 1 0 | 0 0 | 1 | 0 | 0 | 
|9| 1 0 | 0 1 | 1 | 0 | 0 | 
|10| 1 0 | 1 0 | 0 | 1 | 0 | 
|11| 1 0 | 1 1 | 0 | 0 | 1 | 
|12| 1 1 | 0 0 | 1 | 0 | 0 |
|13| 1 1 | 0 1 | 1 | 0 | 0 | 
|14| 1 1 | 1 0 | 1 | 0 | 0 | 
|15| 1 1 | 1 1 | 0 | 1 | 0 |   

<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/02-logic/image/Sop-Pos.png" />

## K-Map (B is greater than A)
| **B[1:0]\A[1:0]** | **00** | **01** | **11** | **10** |
| :-: | :-: | :-: | :-: | :-: |
| 00 |  |  |  |  |
| 01 | 1 |  |  |  |
| 11 | 1 | 1 |  | 1 |
| 10 | 1 | 1 |  |  |

## K-Map (B is less than A)
| **B[1:0]\A[1:0]** | **00** | **01** | **11** | **10** |
| :-: | :-: | :-: | :-: | :-: |
| 00 |  | 1 | 1 | 1 |
| 01 |  | 1 | 1 |  |
| 11 |  |  |  |  |
| 10 |  |  | 1 |  |

## K-Map (B equals A)
| **B[1:0]\A[1:0]** | **00** | **01** | **11** | **10** |
| :-: | :-: | :-: | :-: | :-: |
| 00 | 1 |  |  |  |
| 01 |  | 1 |  |  |
| 11 |  |  | 1 |  |
| 10 |  |  |  | 1 |

<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/02-logic/image/K-map.png" />

## VHDL code (design.vhd).

## VHDL testbench (testbench.vhd.
