diff --git a/board/phytec/phycore_imx8mp/spl.c b/board/phytec/phycore_imx8mp/spl.c
index 3de1e11a..b6e44ed3 100644
--- a/board/phytec/phycore_imx8mp/spl.c
+++ b/board/phytec/phycore_imx8mp/spl.c
@@ -227,3 +227,10 @@ void board_init_f(ulong dummy)
 	/* DDR initialization */
 	spl_dram_init();
 }
+
+  // Falcon mode AN13709 4.3.3
+#ifdef CONFIG_SPL_OS_BOOT
+int spl_start_uboot(void) {
+ return 0;
+}
+#endif
diff --git a/common/spl/spl.c b/common/spl/spl.c
index b452d4fe..841b5632 100644
--- a/common/spl/spl.c
+++ b/common/spl/spl.c
@@ -39,6 +39,14 @@
 
 DECLARE_GLOBAL_DATA_PTR;
 
+
+// Falcon mode AN13709 4.3.7
+// from u-boot-imx/arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts:
+// MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20
+#define RESET_ETH1_GPIO IMX_GPIO_NR(4,20)
+#define USDHC_GPIO_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE1)
+
+
 #ifndef CONFIG_SYS_UBOOT_START
 #define CONFIG_SYS_UBOOT_START	CONFIG_SYS_TEXT_BASE
 #endif
@@ -743,6 +751,15 @@ void board_init_r(gd_t *dummy1, ulong dummy2)
 		}
 	}
 
+
+		// Falcon mode AN13709 4.3.7
+	gpio_request(RESET_ETH1_GPIO, "reset_eth1_gpio");
+	gpio_direction_output(RESET_ETH1_GPIO, 0);
+	mdelay(1);
+	gpio_direction_output(RESET_ETH1_GPIO, 1);
+	mdelay(1);
+
+
 #if CONFIG_IS_ENABLED(BOARD_INIT)
 	spl_board_init();
 #endif
@@ -821,7 +838,10 @@ void board_init_r(gd_t *dummy1, ulong dummy2)
 		spl_fixup_fdt((void *)CONFIG_SYS_SPL_ARGS_ADDR);
 #endif
 		spl_board_prepare_for_linux();
-		jump_to_image_linux(&spl_image);
+		// jump_to_image_linux(&spl_image);
+		typedef void __noreturn (*image_entry_noargs_t)(void);  // Falcon mode AN13709 4.3.6
+		image_entry_noargs_t image_entry = (image_entry_noargs_t)0x00960000;
+		image_entry();
 #endif
 	default:
 		debug("Unsupported OS image.. Jumping nevertheless..\n");
diff --git a/common/spl/spl_legacy.c b/common/spl/spl_legacy.c
index 2ec71544..650349d4 100644
--- a/common/spl/spl_legacy.c
+++ b/common/spl/spl_legacy.c
@@ -39,8 +39,10 @@ int spl_parse_legacy_header(struct spl_image_info *spl_image,
 	} else {
 		spl_image->entry_point = image_get_ep(header);
 		/* Load including the header */
-		spl_image->load_addr = image_get_load(header) -
-			header_size;
+		// spl_image->load_addr = image_get_load(header) -
+		// 	header_size;
+		spl_image->load_addr = image_get_ep(header) -  // Falcon mode AN13709 4.3.4
+				header_size;
 		spl_image->size = image_get_data_size(header) +
 			header_size;
 	}
diff --git a/common/spl/spl_mmc.c b/common/spl/spl_mmc.c
index cbbd166e..4de2e287 100644
--- a/common/spl/spl_mmc.c
+++ b/common/spl/spl_mmc.c
@@ -46,6 +46,9 @@ static int mmc_load_legacy(struct spl_image_info *spl_image,
 			  sector + image_offset_sectors,
 			  image_size_sectors,
 			  (void *)(ulong)spl_image->load_addr);
+	unsigned long count1 = blk_dread(mmc_get_blk_desc(mmc),  // Falcon mode AN13709 4.3.5
+				0x2FBDAE0, 0x71,
+				(void*)(ulong)0x00960000); â€¯//write ATF from SD to RAM
 	debug("read %x sectors to %lx\n", image_size_sectors,
 	      spl_image->load_addr);
 	if (count != image_size_sectors)
diff --git a/configs/phycore-imx8mp_defconfig b/configs/phycore-imx8mp_defconfig
index 349b9ab6..3e1eb2af 100644
--- a/configs/phycore-imx8mp_defconfig
+++ b/configs/phycore-imx8mp_defconfig
@@ -35,7 +35,7 @@ CONFIG_BOOTCOMMAND="mmc dev ${mmcdev}; if mmc rescan; then env exists dofitboot
 CONFIG_DEFAULT_FDT_FILE="oftree"
 CONFIG_BOARD_LATE_INIT=y
 CONFIG_SPL_BOARD_INIT=y
-CONFIG_SPL_BOOTROM_SUPPORT=y
+# CONFIG_SPL_BOOTROM_SUPPORT is not set  // Falcon mode AN13709 4.3.1
 CONFIG_SPL_SYS_MALLOC_SIMPLE=y
 CONFIG_SPL_SEPARATE_BSS=y
 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
diff --git a/include/configs/phycore_imx8mp.h b/include/configs/phycore_imx8mp.h
index 1e801264..70b06c43 100644
--- a/include/configs/phycore_imx8mp.h
+++ b/include/configs/phycore_imx8mp.h
@@ -178,4 +178,19 @@
 #define CONFIG_USB_MAX_CONTROLLER_COUNT         2
 #define CONFIG_SERIAL_TAG
 
+  // Falcon mode AN13709 4.3.2
+#define CONFIG_CMD_SPL 1 // enable spl export command
+#define CONFIG_SPL_MMC_SUPPORT 1 // for reading from MMC
+#define CONFIG_SPL_LEGACY_IMAGE_SUPPORT 1
+/* Falcon Mode */
+//#define CONFIG_SPL_OS_BOOT 1 // activate Falcon Mode
+ /* (leave this line commented until you finish all the
+ configurations) */
+// RAM FDT address
+#define CONFIG_SYS_SPL_ARGS_ADDR 0x43000000
+/* Falcon Mode - MMC support */
+#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x2FAF080
+#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x58
+#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x2FAF0E4
+
 #endif /* __PHYCORE_IMX8MP_H */
