
****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dc_drv.0/dc/debug_ip_core.tcl
# set_param synth.incrementalSynthesisCache ./.Xil/Vivado-5534-lt2/incrSyn
# set_param logicopt.enableRemapLopt 1
# set_param logicopt.enablePowerLopt8Series 0
# set_param synth.enableIncremental 0
# set_param logicopt.enableHighEffortDirective 1
# set_param logicopt.enablePowerLopt9Series 0
# set_param chipscope.flow 0
# set_param synth.rodin.xdcFlow false
# set script_paths /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param synth.incrementalSynthesisCache ./.Xil/Vivado-5534-lt2/incrSyn
## set_param logicopt.enableRemapLopt 1
## set_param logicopt.enablePowerLopt8Series 0
## set_param synth.enableIncremental 0
## set_param logicopt.enableHighEffortDirective 1
## set_param logicopt.enablePowerLopt9Series 0
## set_param chipscope.flow 0
## set part xc7vx485tffg1761-2
## set board_part_repo_paths {}
## set board_part xilinx.com:vc707:part0:1.1
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {2}}}
## set output_xci /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dbg_hub_CV.0/out/result.xci
## set output_dcp /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dbg_hub_CV.0/out/result.dcp
## set output_dir /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo ./.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set jobs 2
# source {/home/nate/opt/Xilinx/Vivado/2018.2/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nate/opt/Xilinx/Vivado/2018.2/data/ip'.
IP SYNTH XDC FILES = 

create_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:02:19 . Memory (MB): peak = 1586.004 ; gain = 310.430 ; free physical = 4954 ; free virtual = 17379
/home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
created run dbg_hub_synth_1
launching all runs dbg_hub_synth_1
[Tue Apr 16 14:10:50 2019] Launched dbg_hub_synth_1...
Run output will be captured here: /home/nate/projects/duneWireTension/firmware/scripts/.Xil/Vivado-5534-lt2/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/runme.log
INFO: [InternalPartition_RunlogStart-1] dbg_hub
[Tue Apr 16 14:10:50 2019] Waiting for dbg_hub_synth_1 to finish...

*** Running vivado
    with args -log dbg_hub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_hub.tcl

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
