Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/xor_xorg.vhd" in Library ecc_v1_00_b.
Entity <xor_xorg> compiled.
Entity <xor_xorg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecccr.vhd" in Library ecc_v1_00_b.
Entity <ecccr> compiled.
Entity <ecccr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccsr.vhd" in Library ecc_v1_00_b.
Entity <eccsr> compiled.
Entity <eccsr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccsec.vhd" in Library ecc_v1_00_b.
Entity <eccsec> compiled.
Entity <eccsec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccdec.vhd" in Library ecc_v1_00_b.
Entity <eccdec> compiled.
Entity <eccdec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccpec.vhd" in Library ecc_v1_00_b.
Entity <eccpec> compiled.
Entity <eccpec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_synd.vhd" in Library ecc_v1_00_b.
Entity <gen_synd> compiled.
Entity <gen_synd> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/corr_data.vhd" in Library ecc_v1_00_b.
Entity <corr_data> compiled.
Entity <corr_data> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_err.vhd" in Library ecc_v1_00_b.
Entity <gen_err> compiled.
Entity <gen_err> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_ecc.vhd" in Library ecc_v1_00_b.
Entity <gen_ecc> compiled.
Entity <gen_ecc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_bhw.vhd" in Library ecc_v1_00_b.
Entity <ecc_bhw> compiled.
Entity <ecc_bhw> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_write.vhd" in Library ecc_v1_00_b.
Entity <ecc_write> compiled.
Entity <ecc_write> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_read.vhd" in Library ecc_v1_00_b.
Entity <ecc_read> compiled.
Entity <ecc_read> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_reg.vhd" in Library ecc_v1_00_b.
Entity <ecc_reg> compiled.
Entity <ecc_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_intr.vhd" in Library ecc_v1_00_b.
Entity <ecc_intr> compiled.
Entity <ecc_intr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/init_statemachine.vhd" in Library ddr_v3_00_a.
Entity <init_statemachine> compiled.
Entity <init_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/counters.vhd" in Library ddr_v3_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/clock_gen.vhd" in Library ddr_v3_00_a.
Entity <clock_gen> compiled.
Entity <clock_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/command_statemachine.vhd" in Library ddr_v3_00_a.
Entity <command_statemachine> compiled.
Entity <command_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/data_statemachine.vhd" in Library ddr_v3_00_a.
Entity <data_statemachine> compiled.
Entity <data_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/io_registers.vhd" in Library ddr_v3_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ipic_if.vhd" in Library ddr_v3_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/read_data_path.vhd" in Library ddr_v3_00_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/multiple_datawidth.vhd" in Library ddr_v3_00_a.
Entity <multiple_datawidth> compiled.
Entity <multiple_datawidth> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" in Library ddr_v3_00_a.
Entity <ddr_controller> compiled.
Entity <ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc.vhd" in Library ecc_v1_00_b.
Entity <ecc> compiled.
Entity <ecc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" in Library plb_ddr_v2_00_a.
Entity <plb_ddr> compiled.
Entity <plb_ddr> (Architecture <imp>) compiled.
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.vhd" in Library work.
Entity <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> compiled.
Entity <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_ddr> in library <plb_ddr_v2_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_ECC_BASEADDR = "11111111111111111111111111111111"
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 1
	C_ECC_HIGHADDR = "00000000000000000000000000000000"
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_ENABLE_ECC_REG = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURST_CACHELN_SUPPORT = 0
	C_INCLUDE_ECC_INTR = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_INCLUDE_ECC_TEST = 0
	C_MEM0_BASEADDR = "00000000000000000000000000000000"
	C_MEM0_HIGHADDR = "00001111111111111111111111111111"
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_NUM_ECC_BITS = 7
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ddr_controller> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_CLK_PERIOD = 10000
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 268435456
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 268435456
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <init_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <counters> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_200CK_CNT = "000000011000111"
	C_200US_CNT = "100111000011111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_GPCNT_WIDTH = 4
	C_RASCNT = "101"
	C_RASCNT_WIDTH = 3
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_REFICNT = "000001011101011"
	C_REFICNT_WIDTH = 15
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1

Analyzing hierarchy for entity <clock_gen> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4

Analyzing hierarchy for entity <command_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_GP_CNTR_WIDTH = 4
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_MRDCNT = "0001"
	C_NUM_BANKS_MEM = 1
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_RCDCNT = "0010"
	C_REG_DIMM = 0
	C_RFCCNT = "1001"
	C_RPCNT = "0010"

Analyzing hierarchy for entity <data_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7

Analyzing hierarchy for entity <io_registers> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7

Analyzing hierarchy for entity <ipic_if> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <read_data_path> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURST_PAGE_SIZE = 268435456
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 33554432
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "0000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"

Analyzing hierarchy for entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 7

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_bit> in library <proc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_AWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
    Set user-defined property "X_CORE_INFO =  plb_ddr_v2_00_a" for unit <plb_ddr>.
Entity <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> analyzed. Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> generated.

Analyzing generic Entity <plb_ddr> in library <plb_ddr_v2_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_ECC_BASEADDR = "11111111111111111111111111111111"
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 1
	C_ECC_HIGHADDR = "00000000000000000000000000000000"
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_ENABLE_ECC_REG = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURST_CACHELN_SUPPORT = 0
	C_INCLUDE_ECC_INTR = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_INCLUDE_ECC_TEST = 0
	C_MEM0_BASEADDR = "00000000000000000000000000000000"
	C_MEM0_HIGHADDR = "00001111111111111111111111111111"
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_NUM_ECC_BITS = 7
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'ECC_chk_bits_rd' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DM_ECC' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQ_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQ_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQS_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQS_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_ddr> analyzed. Unit <plb_ddr> generated.

Analyzing generic Entity <ddr_controller> in library <ddr_v3_00_a> (Architecture <imp>).
	C_CLK_PERIOD = 10000
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQ_ECC_oe_cmb' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_oe' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_rst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_setrst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_dqs_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc_mask' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_ReadData_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQ_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQ_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DM_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQS_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQS_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_Read_DQS_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1764: Unconnected output port 'ECC_chk_bits_rd_out' of component 'ipic_if'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1764: Unconnected output port 'ECC_chk_bits_wr_out' of component 'ipic_if'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1824: Unconnected output port 'ECC_chk_bits_rd' of component 'read_data_path'.
Entity <ddr_controller> analyzed. Unit <ddr_controller> generated.

Analyzing generic Entity <init_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_NUM_BANKS_MEM = 1
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <init_statemachine> analyzed. Unit <init_statemachine> generated.

Analyzing generic Entity <counters> in library <ddr_v3_00_a> (Architecture <imp>).
	C_200CK_CNT = "000000011000111"
	C_200US_CNT = "100111000011111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_GPCNT_WIDTH = 4
	C_RASCNT = "101"
	C_RASCNT_WIDTH = 3
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_REFICNT = "000001011101011"
	C_REFICNT_WIDTH = 15
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "0000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <ld_arith_reg.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.4> analyzed. Unit <ld_arith_reg.4> generated.

Analyzing generic Entity <clock_gen> in library <ddr_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing generic Entity <command_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_GP_CNTR_WIDTH = 4
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_MRDCNT = "0001"
	C_NUM_BANKS_MEM = 1
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_RCDCNT = "0010"
	C_REG_DIMM = 0
	C_RFCCNT = "1001"
	C_RPCNT = "0010"
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[0].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[1].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[2].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[3].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[4].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[5].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[6].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[7].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQ_OE_REG_I> in unit <command_statemachine>.
Entity <command_statemachine> analyzed. Unit <command_statemachine> generated.

Analyzing generic Entity <data_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in unit <data_statemachine>.
Entity <data_statemachine> analyzed. Unit <data_statemachine> generated.

Analyzing generic Entity <io_registers> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DATAEN_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DQSCE_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <ipic_if> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <read_data_path> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_virtex4_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_spartan3_to=virtex2 map_spartan3e_to=virtex2 map_virtex5_to=virtex2 map_spartan3a_to=virtex2  map_spartan3an_to=virtex2 map_spartan3adsp_to=virtex2" for unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.
Entity <read_data_path> analyzed. Unit <read_data_path> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 268435456
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 268435456
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURST_PAGE_SIZE = 268435456
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 33554432
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1574: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000001111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG2> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <Counter> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 7
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter>.
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> in library <proc_common_v2_00_a> (Architecture <imp>).
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 497: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex> analyzed. Unit <addr_reg_cntr_brst_flex> generated.

Analyzing generic Entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_AWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
Entity <flex_addr_cntr> analyzed. Unit <flex_addr_cntr> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <init_statemachine>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/init_statemachine.vhd".
    Found finite state machine <FSM_0> for signal <initsm_cs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 13-bit register for signal <Register_data>.
    Found 1-bit register for signal <Refresh>.
    Found 1-bit register for signal <Tpwrup_load>.
    Found 2-bit register for signal <Register_sel>.
    Found 1-bit register for signal <Precharge>.
    Found 1-bit register for signal <Load_mr>.
    Found 1-bit register for signal <DDR_CKE<0>>.
    Found 1-bit register for signal <Init_done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
Unit <init_statemachine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_rd_in> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_wr_out> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <ECC_chk_bits_wr_in> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:3>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<29:31>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:647 - Input <Bus2IP_IBurst> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd_out> is never assigned. Tied to value 00000000000000.
    Register <ip2bus_retry_i> equivalent to <IP2Bus_Busy> has been removed
    Found 1-bit register for signal <IP2Bus_ToutSup>.
    Found 1-bit register for signal <IP2Bus_Busy>.
    Found 1-bit register for signal <last_bank_lsb>.
    Found 1-bit register for signal <last_row_lsb>.
    Found 1-bit register for signal <pend_rdreq_i>.
    Found 1-bit register for signal <pend_wrreq_i>.
    Found 1-bit xor2 for signal <same_bank_i$xor0000> created at line 452.
    Found 1-bit xor2 for signal <same_row_i$xor0000> created at line 451.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/clock_gen.vhd".
Unit <clock_gen> synthesized.


Synthesizing Unit <command_statemachine>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/command_statemachine.vhd".
WARNING:Xst:1305 - Output <DQS_ECC_setrst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_rst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQ_ECC_oe_cmb> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_oe> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg_d1> is never used or assigned.
WARNING:Xst:646 - Signal <dq_ecc_oe_cmb_i> is assigned but never used.
WARNING:Xst:646 - Signal <dqs_ecc_rst_cmb> is assigned but never used.
WARNING:Xst:646 - Signal <csn_cmd_reg<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_oe_cmb> is assigned but never used.
WARNING:Xst:646 - Signal <read_pause_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_setrst_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg_d1> is never used or assigned.
    Found finite state machine <FSM_1> for signal <cmdsm_cs>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 59                                             |
    | Inputs             | 20                                             |
    | Outputs            | 13                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_dqs_ce>.
    Found 1-bit register for signal <Cmd_done>.
    Found 1-bit register for signal <Read_data_done_rst>.
    Found 1-bit register for signal <pend_read_reg>.
    Found 1-bit register for signal <pend_write_reg>.
    Found 1-bit register for signal <read_state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <command_statemachine> synthesized.


Synthesizing Unit <data_statemachine>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/data_statemachine.vhd".
WARNING:Xst:1305 - Output <Write_data_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:647 - Input <Read_pause> is never used.
WARNING:Xst:1305 - Output <Write_data_ecc_mask> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:1305 - Output <Write_dqs_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Write_data_ecc> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1780 - Signal <ipic_wrdata_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <read_cntr_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_16_d> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_up_lo_data_sel_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_16> is never used or assigned.
WARNING:Xst:1780 - Signal <read_cnt> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_wrdata_16> is never used or assigned.
WARNING:Xst:1780 - Signal <read_cntr_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_wrdata_16_d> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_up_lo_data_sel_i> is never used or assigned.
    Found finite state machine <FSM_2> for signal <datasm_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_data_en>.
    Found 1-bit register for signal <read_data_done_reg>.
    Found 1-bit register for signal <write_data_en_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <data_statemachine> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <Write_data_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Wr_up_lo_data_sel> is never used.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ECC_setrst> is never used.
WARNING:Xst:647 - Input <Write_data_ecc_mask> is never used.
WARNING:Xst:647 - Input <DQS_ECC_rst> is never used.
WARNING:Xst:647 - Input <DQ_ECC_oe_cmb> is never used.
WARNING:Xst:647 - Input <Write_dqs_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_Read_DQS_ECC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_ReadData_ECC> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <DQS_ECC_oe> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <Write_data_ecc> is never used.
WARNING:Xst:646 - Signal <write_data_i<64:127>> is assigned but never used.
Unit <io_registers> synthesized.


Synthesizing Unit <read_data_path>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/read_data_path.vhd".
WARNING:Xst:647 - Input <Rd_addrack> is never used.
WARNING:Xst:647 - Input <DDR_ReadData<64:127>> is never used.
WARNING:Xst:647 - Input <DDR_ReadData_ECC> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_ReadDQS_ECC> is never used.
WARNING:Xst:1780 - Signal <fifo_wren_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_empty_ecc> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_wren_i> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_empty_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_readdata_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_i<64:127>> is never used or assigned.
    Found 1-bit register for signal <fifo_rst>.
    Found 8-bit register for signal <fifo_wren_gate>.
    Found 1-bit register for signal <rdack_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <read_data_path> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_3$xor0000>.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_0$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <ld_arith_reg_4>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_4> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <flex_addr_cntr>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/counters.vhd".
WARNING:Xst:647 - Input <Tcmd_cnt_en> is never used.
WARNING:Xst:647 - Input <Tcaslat_cnt_en> is never used.
WARNING:Xst:647 - Input <Tbrst_cnt_en> is never used.
WARNING:Xst:1780 - Signal <caslat_cnt> is never used or assigned.
WARNING:Xst:646 - Signal <brst_cnt<0>> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_cnt<0>> is assigned but never used.
    Found 1-bit register for signal <Trefi_pwrup_end>.
    Found 1-bit register for signal <Trc_end>.
    Found 1-bit register for signal <Tras_end>.
    Found 1-bit register for signal <Tcaslat_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Tcmd_end>.
    Found 1-bit register for signal <GPcnt_end>.
    Found 1-bit register for signal <Trrd_end>.
    Found 1-bit register for signal <ddr_brst_end_i>.
    Found 1-bit register for signal <tcaslat_minus1_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex> synthesized.


Synthesizing Unit <ddr_controller>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:646 - Signal <data_fifo_rden> is assigned but never used.
Unit <ddr_controller> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MUX2SA_AddrAck> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_rdburst_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <indeterminate_burst_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <cacheln_burst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Bus2IP_RdBurst_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rdwdaddr_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <rd_dphase_active_ns> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_wrbterm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_rdbterm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <single_transfer_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found finite state machine <FSM_3> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <data_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 32                                             |
    | Inputs             | 10                                             |
    | Outputs            | 15                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <clear_sl_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 2-bit register for signal <master_id>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 64-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <sl_busy>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 220 D-type flip-flop(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <plb_ddr>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd".
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <IP2INTC_Irpt> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:646 - Signal <bus2ip_rnw> is assigned but never used.
Unit <plb_ddr> synthesized.


Synthesizing Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.vhd".
Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> synthesized.

Release 9.1.02i - edk_generatecore $Revision: 1.1.2.1.4.14.4.2 $
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit
<ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 83
 1-bit register                                        : 69
 13-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 3
 64-bit register                                       : 2
 8-bit register                                        : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state> on signal <data_cntl_state[1:13]> with one-hot encoding.
------------------------------
 State       | Encoding
------------------------------
 idle        | 0000000000001
 wr_single   | 0000001000000
 wr_cl_brst1 | 0000000100000
 wr_cl_brst2 | 0000010000000
 wr_cl_brst3 | 0000100000000
 wr_indet1   | 0000000010000
 wr_indet2   | 0001000000000
 wr_indet3   | 0010000000000
 rd_single   | 0000000001000
 rd_cl_brst1 | 0000000000100
 rd_cl_brst2 | 0100000000000
 rd_indet1   | 0000000000010
 rd_indet2   | 1000000000000
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs> on signal <datasm_cs[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000001
 wait_caslat | 0000010
 wr_data     | 0000100
 wait_twr    | 0100000
 rd_data     | 0010000
 wait_rdack  | 1000000
 done        | 0001000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs> on signal <cmdsm_cs[1:10]> with one-hot encoding.
-----------------------------
 State         | Encoding
-----------------------------
 idle          | 0000000001
 load_mr_cmd   | 0000001000
 refresh_cmd   | 0000000010
 act_cmd       | 0000000100
 read_cmd      | 0001000000
 write_cmd     | 0000100000
 wait_twr      | 0100000000
 wait_tras     | 0010000000
 precharge_cmd | 0000010000
 wait_trrd     | 1000000000
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs> on signal <initsm_cs[1:4]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 reset      | 0000
 precharge1 | 0001
 enable_dll | 0011
 reset_dll  | 0010
 precharge2 | 0110
 refresh1   | 0111
 refresh2   | 0101
 set_op     | 0100
 done       | 1100
------------------------
Executing edif2ngd -noa "D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn" "D:\Put_Your_Temp_Files_Here\space_invaders\Lab8CleanBuild\implementation\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"
Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/implementation/ddr_25
6mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I>.
WARNING:Xst:2404 -  FFs/Latches <Register_sel<0:0>> (without init value) have a constant value of 0 in block <init_statemachine>.
WARNING:Xst:2404 -  FFs/Latches <Register_data<0:8>> (without init value) have a constant value of 0 in block <init_statemachine>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 753
 Flip-Flops                                            : 753
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <Register_data_7> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_6> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_5> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_4> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_2> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_1> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
INFO:Xst:2261 - The FF/Latch <Tpwrup_load> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_0> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <Register_data_8> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_3> 

Optimizing unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> ...

Optimizing unit <init_statemachine> ...

Optimizing unit <command_statemachine> ...

Optimizing unit <data_statemachine> ...

Optimizing unit <io_registers> ...

Optimizing unit <read_data_path> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg_4> ...

Optimizing unit <flex_addr_cntr> ...

Optimizing unit <counters> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex> ...

Optimizing unit <plb_slave_attachment_indet> ...
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
FlipFlop ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcaslat_end> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 739
 Flip-Flops                                            : 739

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 506

Cell Usage :
# BELS                             : 1152
#      GND                         : 9
#      INV                         : 14
#      LUT2                        : 61
#      LUT2_D                      : 7
#      LUT2_L                      : 1
#      LUT3                        : 92
#      LUT3_D                      : 5
#      LUT3_L                      : 3
#      LUT4                        : 507
#      LUT4_D                      : 16
#      LUT4_L                      : 19
#      MULT_AND                    : 28
#      MUXCY                       : 158
#      MUXCY_D                     : 16
#      MUXCY_L                     : 39
#      MUXF5                       : 21
#      VCC                         : 9
#      XORCY                       : 147
# FlipFlops/Latches                : 1147
#      FDC                         : 2
#      FDCE                        : 304
#      FDDRRSE                     : 24
#      FDE                         : 128
#      FDPE                        : 88
#      FDR                         : 248
#      FDR_1                       : 24
#      FDRE                        : 167
#      FDRS                        : 24
#      FDRS_1                      : 1
#      FDRSE                       : 13
#      FDS                         : 82
#      FDS_1                       : 33
#      FDSE                        : 9
# RAMS                             : 64
#      RAM16X1D                    : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     878  out of  13696     6%  
 Number of Slice Flip Flops:           832  out of  27392     3%  
 Number of 4 input LUTs:               853  out of  27392     3%  
    Number used as logic:              725
    Number used as RAMs:               128
 Number of IOs:                        506
 Number of bonded IOBs:                  0  out of    556     0%  
    IOB Flip Flops:                    315

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                 | Clock buffer(FF name)                                                                                                                                 | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
PLB_Clk                                                                                                                                      | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32)                                                    | 761   |
Clk90_in                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I)                         | 56    |
Clk90_in_n                                                                                                                                   | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I)       | 16    |
PLB_Clk_n                                                                                                                                    | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I)        | 8     |
DDR_Clk90_in                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU9)  | 314   |
DDR_Clk90_in_n                                                                                                                               | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG)      | 64    |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU91) | 240   |
PLB_Rst                                                                                                                                                                                                                                                                                        | NONE                                                                                                                                                  | 130   |
DDR_DQ_ECC_t<6>(XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 5.561ns (Maximum Frequency: 179.810MHz)
   Minimum input arrival time before clock: 3.723ns
   Maximum output required time after clock: 0.370ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 5.561ns (frequency: 179.810MHz)
  Total number of paths / destination ports: 16893 / 1175
-------------------------------------------------------------------------
Delay:               5.561ns (Levels of Logic = 12)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_write_reg (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_write_reg to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.370   0.688  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_write_reg (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_write_reg)
     LUT3_L:I0->LO         1   0.275   0.138  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack_SW1 (N1020)
     LUT4:I3->O           34   0.275   0.692  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack)
     LUT3:I2->O            8   0.275   0.496  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en1 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en)
     LUT4:I2->O            1   0.275   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/I_ALU_LUT (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/count_AddSub)
     MUXCY_L:S->LO         1   0.334   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<1>)
     MUXCY_L:CI->LO        1   0.036   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<2>)
     MUXCY_L:CI->LO        1   0.036   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<3>)
     MUXCY_L:CI->LO        1   0.036   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<4>)
     MUXCY_L:CI->LO        1   0.036   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<5>)
     MUXCY_L:CI->LO        1   0.036   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<6>)
     MUXCY_L:CI->LO        1   0.416   0.331  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/MUXCY_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<7>)
     INV:I->O              1   0.275   0.331  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/carry_active_high1_INV_0 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/carry_active_high)
     FDRE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I
    ----------------------------------------
    Total                      5.561ns (2.885ns logic, 2.676ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk90_in'
  Clock period: 2.475ns (frequency: 404.040MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.237ns (Levels of Logic = 0)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I (FF)
  Source Clock:      Clk90_in falling
  Destination Clock: Clk90_in rising

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.370   0.331  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/dqs_rst<7>)
     FDDRRSE:R                 0.536          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I
    ----------------------------------------
    Total                      1.237ns (0.906ns logic, 0.331ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_Clk90_in'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1512 / 744
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      DDR_Clk90_in rising
  Destination Clock: DDR_Clk90_in rising

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 867 / 695
-------------------------------------------------------------------------
Offset:              3.723ns (Levels of Logic = 4)
  Source:            PLB_wrBurst (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_wrBurst to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            2   0.275   0.514  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd13-In131 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/N141)
     LUT4:I0->O            4   0.275   0.451  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_or00002 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy_ns)
     LUT4:I3->O            3   0.275   0.415  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/decode_cs_ce_clr1 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/decode_cs_ce_clr)
     LUT3:I2->O           44   0.275   0.688  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be1 (ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be)
     FDRE:R                    0.536          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
    ----------------------------------------
    Total                      3.723ns (1.654ns logic, 2.069ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQS_i<7> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG (FF)
  Destination Clock: DDR_Clk90_in rising

  Data Path: DDR_DQS_i<7> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in_n'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQ_i<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: DDR_Clk90_in_n rising

  Data Path: DDR_DQ_i<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 241 / 241
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Init_done (FF)
  Destination:       DDR_Init_done (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Init_done to DDR_Init_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.370   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Init_done (DDR_Init_done)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk90_in'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (FF)
  Destination:       DDR_Clkn<0> (PAD)
  Source Clock:      Clk90_in rising

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I to DDR_Clkn<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         0   0.370   0.000  ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (DDR_Clkn<0>)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 29.36 / 29.44 s | Elapsed : 30.00 / 30.00 s
 
--> 

Total memory usage is 270564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  485 (   0 filtered)
Number of infos    :   10 (   0 filtered)

