{
  "ADD_U32": 0,
  "SUB_U32": 1,
  "MUL_LO_U32": 2,
  "MAD_U32": 3,
  "DIV_U32": 4,
  "REM_U32": 5,
  "ADD_S32": 10,
  "SUB_S32": 11,
  "MUL_LO_S32": 12,
  "DIV_S32": 13,
  "REM_S32": 14,
  "AND_B32": 20,
  "OR_B32": 21,
  "XOR_B32": 22,
  "NOT_B32": 23,
  "SHL_B32": 30,
  "SHR_U32": 31,
  "SHR_S32": 32,
  "MIN_U32": 40,
  "MAX_U32": 41,
  "MIN_S32": 42,
  "MAX_S32": 43,
  "ADD_F32": 200,
  "SUB_F32": 201,
  "MUL_F32": 202,
  "DIV_F32": 203,
  "MAD_F32": 204,
  "MIN_F32": 205,
  "MAX_F32": 206,
  "SET_EQ_U32": 50,
  "SET_NE_U32": 51,
  "SET_LT_U32": 52,
  "SET_LE_U32": 53,
  "SET_GT_U32": 54,
  "SET_GE_U32": 55,
  "SET_LT_S32": 56,
  "SET_GT_S32": 57,
  "SEL": 100
}