// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Block_myproject_axi_exit52_proc_HH_
#define _Block_myproject_axi_exit52_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Block_myproject_axi_exit52_proc : public sc_module {
    // Port declarations 57
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > out_local_V_data_0_V_dout;
    sc_in< sc_logic > out_local_V_data_0_V_empty_n;
    sc_out< sc_logic > out_local_V_data_0_V_read;
    sc_in< sc_lv<8> > out_local_V_data_1_V_dout;
    sc_in< sc_logic > out_local_V_data_1_V_empty_n;
    sc_out< sc_logic > out_local_V_data_1_V_read;
    sc_in< sc_lv<8> > out_local_V_data_2_V_dout;
    sc_in< sc_logic > out_local_V_data_2_V_empty_n;
    sc_out< sc_logic > out_local_V_data_2_V_read;
    sc_in< sc_lv<8> > out_local_V_data_3_V_dout;
    sc_in< sc_logic > out_local_V_data_3_V_empty_n;
    sc_out< sc_logic > out_local_V_data_3_V_read;
    sc_in< sc_lv<8> > out_local_V_data_4_V_dout;
    sc_in< sc_logic > out_local_V_data_4_V_empty_n;
    sc_out< sc_logic > out_local_V_data_4_V_read;
    sc_in< sc_lv<8> > out_local_V_data_5_V_dout;
    sc_in< sc_logic > out_local_V_data_5_V_empty_n;
    sc_out< sc_logic > out_local_V_data_5_V_read;
    sc_in< sc_lv<8> > out_local_V_data_6_V_dout;
    sc_in< sc_logic > out_local_V_data_6_V_empty_n;
    sc_out< sc_logic > out_local_V_data_6_V_read;
    sc_in< sc_lv<8> > out_local_V_data_7_V_dout;
    sc_in< sc_logic > out_local_V_data_7_V_empty_n;
    sc_out< sc_logic > out_local_V_data_7_V_read;
    sc_in< sc_lv<8> > out_local_V_data_8_V_dout;
    sc_in< sc_logic > out_local_V_data_8_V_empty_n;
    sc_out< sc_logic > out_local_V_data_8_V_read;
    sc_in< sc_lv<8> > out_local_V_data_9_V_dout;
    sc_in< sc_logic > out_local_V_data_9_V_empty_n;
    sc_out< sc_logic > out_local_V_data_9_V_read;
    sc_out< sc_lv<8> > tmp_data_V_0;
    sc_out< sc_logic > tmp_data_V_0_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_1;
    sc_out< sc_logic > tmp_data_V_1_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_2;
    sc_out< sc_logic > tmp_data_V_2_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_3;
    sc_out< sc_logic > tmp_data_V_3_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_4;
    sc_out< sc_logic > tmp_data_V_4_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_5;
    sc_out< sc_logic > tmp_data_V_5_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_6;
    sc_out< sc_logic > tmp_data_V_6_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_7;
    sc_out< sc_logic > tmp_data_V_7_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_8;
    sc_out< sc_logic > tmp_data_V_8_ap_vld;
    sc_out< sc_lv<8> > tmp_data_V_9;
    sc_out< sc_logic > tmp_data_V_9_ap_vld;


    // Module declarations
    Block_myproject_axi_exit52_proc(sc_module_name name);
    SC_HAS_PROCESS(Block_myproject_axi_exit52_proc);

    ~Block_myproject_axi_exit52_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > out_local_V_data_0_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_1_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_2_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_3_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_4_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_5_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_6_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_7_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_8_V_blk_n;
    sc_signal< sc_logic > out_local_V_data_9_V_blk_n;
    sc_signal< sc_logic > io_acc_block_signal_op12;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<8> > tmp_data_V_0_preg;
    sc_signal< sc_lv<8> > tmp_data_V_1_preg;
    sc_signal< sc_lv<8> > tmp_data_V_2_preg;
    sc_signal< sc_lv<8> > tmp_data_V_3_preg;
    sc_signal< sc_lv<8> > tmp_data_V_4_preg;
    sc_signal< sc_lv<8> > tmp_data_V_5_preg;
    sc_signal< sc_lv<8> > tmp_data_V_6_preg;
    sc_signal< sc_lv<8> > tmp_data_V_7_preg;
    sc_signal< sc_lv<8> > tmp_data_V_8_preg;
    sc_signal< sc_lv<8> > tmp_data_V_9_preg;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_state1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_io_acc_block_signal_op12();
    void thread_out_local_V_data_0_V_blk_n();
    void thread_out_local_V_data_0_V_read();
    void thread_out_local_V_data_1_V_blk_n();
    void thread_out_local_V_data_1_V_read();
    void thread_out_local_V_data_2_V_blk_n();
    void thread_out_local_V_data_2_V_read();
    void thread_out_local_V_data_3_V_blk_n();
    void thread_out_local_V_data_3_V_read();
    void thread_out_local_V_data_4_V_blk_n();
    void thread_out_local_V_data_4_V_read();
    void thread_out_local_V_data_5_V_blk_n();
    void thread_out_local_V_data_5_V_read();
    void thread_out_local_V_data_6_V_blk_n();
    void thread_out_local_V_data_6_V_read();
    void thread_out_local_V_data_7_V_blk_n();
    void thread_out_local_V_data_7_V_read();
    void thread_out_local_V_data_8_V_blk_n();
    void thread_out_local_V_data_8_V_read();
    void thread_out_local_V_data_9_V_blk_n();
    void thread_out_local_V_data_9_V_read();
    void thread_tmp_data_V_0();
    void thread_tmp_data_V_0_ap_vld();
    void thread_tmp_data_V_1();
    void thread_tmp_data_V_1_ap_vld();
    void thread_tmp_data_V_2();
    void thread_tmp_data_V_2_ap_vld();
    void thread_tmp_data_V_3();
    void thread_tmp_data_V_3_ap_vld();
    void thread_tmp_data_V_4();
    void thread_tmp_data_V_4_ap_vld();
    void thread_tmp_data_V_5();
    void thread_tmp_data_V_5_ap_vld();
    void thread_tmp_data_V_6();
    void thread_tmp_data_V_6_ap_vld();
    void thread_tmp_data_V_7();
    void thread_tmp_data_V_7_ap_vld();
    void thread_tmp_data_V_8();
    void thread_tmp_data_V_8_ap_vld();
    void thread_tmp_data_V_9();
    void thread_tmp_data_V_9_ap_vld();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
