// Seed: 2711331567
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12
);
  wor id_14, id_15, id_16, id_17 = 1'h0, id_18, id_19, id_20, id_21;
  always deassign id_15;
  wire id_22;
  wire id_23;
  assign id_3 = 1;
endmodule
module module_1 (
    inout  uwire id_0,
    output tri   id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output tri0  id_5
);
  wire id_7;
  module_0(
      id_0, id_4, id_4, id_2, id_3, id_0, id_1, id_0, id_0, id_5, id_3, id_4, id_2
  );
endmodule
