Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench_isim_beh.exe -prj Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/../clock.v" into library work
Analyzing Verilog file "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.v" into library work
Analyzing Verilog file "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock
Compiling module clocks
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench_isim_beh.exe
Fuse Memory Usage: 27708 KB
Fuse CPU Usage: 358 ms
