 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w simprims_ver -b simprims_ver  -df XIL_TIMING -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\simprims_ver" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\simprims_ver" -tmp "C:\Users\lucas\AppData\Local\Temp\19952_1815803140" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unisims\HSADC.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unisims\HSDAC.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unisims\GTM_DUAL.sv" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unisims\URAM288E5.sv" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unisims\URAM288E5_BASE.sv"   -v2k5  -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 