#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 24 13:09:29 2020
# Process ID: 31060
# Current directory: C:/Projects/Example/Vivado_Files/Regression_2wayDMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32360 C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.xpr
# Log file: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/vivado.log
# Journal file: C:/Projects/Example/Vivado_Files/Regression_2wayDMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Example/Vivado_Files/Regression' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 859.855 ; gain = 238.039
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:equation_matrix:1.0 - equation_matrix_0
Adding cell -- xilinx.com:hls:backward_lite:1.0 - backward_lite_0
Successfully read diagram <custom_backward> from BD file <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.922 ; gain = 52.027
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_dma_1_M_AXI_MM2S] [get_bd_intf_nets axi_dma_1_M_AXI_S2MM] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_intf_nets equation_matrix_0_output_r] [get_bd_cells axi_dma_1]
delete_bd_objs [get_bd_cells equation_matrix_0]
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 383.577 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 383.577 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 383.577 MB.
[Tue Nov 24 13:17:15 2020] Launched custom_backward_xbar_0_synth_1, custom_backward_xbar_1_synth_1, synth_1...
Run output will be captured here:
custom_backward_xbar_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_xbar_0_synth_1/runme.log
custom_backward_xbar_1_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_xbar_1_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Nov 24 13:17:15 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.922 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.270 ; gain = 52.926
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.270 ; gain = 52.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2314.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 128 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2431.273 ; gain = 659.352
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2586.105 ; gain = 150.262
open_bd_design {C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
startgroup
set_property -dict [list CONFIG.c_include_s2mm {1}] [get_bd_cells axi_dma_0]
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011240207 to revision 2011241523
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_AXILiteS'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'out_stream' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'custom_backward_backward_lite_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_AXILiteS_WVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'out_stream_TDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'out_stream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'out_stream_TREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'out_stream_TVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'custom_backward_backward_lite_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 's_axi_AXILiteS' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/backward_lite_0'. Its connection to the interface net 'ps7_0_axi_periph_M00_AXI' has been removed. 
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </backward_lite_0/s_axi_AXILiteS/Reg> to create segment <SEG_backward_lite_0_Reg> 
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'custom_backward_backward_lite_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_intf_net [get_bd_intf_pins backward_lite_0/out_stream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
reset_run synth_1
reset_run custom_backward_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_axi_dma_0_0, cache-ID = 3a5bef3291b3130d; cache size = 385.515 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd
INFO: [Common 17-681] Processing pending cancel.
report_ip_status -name ip_status 
reset_run custom_backward_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'custom_backward.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 385.515 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 385.515 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 385.515 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_axi_dma_0_0, cache-ID = 3a5bef3291b3130d; cache size = 385.515 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_processing_system7_0_0, cache-ID = 9fcdbb06a4aa975b; cache size = 385.516 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_rst_ps7_0_100M_0, cache-ID = 03579added4b43bb; cache size = 385.515 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_xbar_1, cache-ID = f0c1eda3da7d7cfb; cache size = 385.515 MB.
[Tue Nov 24 15:27:21 2020] Launched custom_backward_xbar_0_synth_1, custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_xbar_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_xbar_0_synth_1/runme.log
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Nov 24 15:27:21 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3439.230 ; gain = 37.527
startgroup
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 417.947 MB.
[Tue Nov 24 18:04:25 2020] Launched custom_backward_xbar_1_synth_1, custom_backward_s01_mmu_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_xbar_1_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_xbar_1_synth_1/runme.log
custom_backward_s01_mmu_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_s01_mmu_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Nov 24 18:04:25 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3442.262 ; gain = 0.000
reset_run synth_1
reset_run custom_backward_xbar_1_synth_1
reset_run custom_backward_s01_mmu_0_synth_1
assign_bd_address
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 417.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 417.947 MB.
[Tue Nov 24 18:05:48 2020] Launched custom_backward_xbar_1_synth_1, synth_1...
Run output will be captured here:
custom_backward_xbar_1_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_xbar_1_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Nov 24 18:05:48 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3442.262 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 24 18:25:04 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 419.330 MB.
[Tue Dec  1 17:13:45 2020] Launched synth_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Dec  1 17:13:45 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3442.262 ; gain = 0.000
assign_bd_address
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
save_bd_design
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 419.330 MB.
[Tue Dec  1 17:28:26 2020] Launched synth_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Dec  1 17:28:26 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3442.262 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011241523 to revision 2012011815
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 419.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 419.330 MB.
[Tue Dec  1 18:18:17 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Tue Dec  1 18:18:17 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3442.262 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2012011815 to revision 2012020158
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 451.024 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 451.024 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 451.024 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 451.024 MB.
[Wed Dec  2 01:59:14 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Wed Dec  2 01:59:14 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3442.262 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2012020158 to revision 2012021346
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 483.136 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 483.136 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 483.136 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 483.136 MB.
[Wed Dec  2 13:48:13 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Wed Dec  2 13:48:13 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3691.109 ; gain = 37.492
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2012021346 to revision 2012021545
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 515.499 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 515.499 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 515.499 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 515.499 MB.
[Wed Dec  2 15:46:44 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Wed Dec  2 15:46:44 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3691.109 ; gain = 0.000
report_ip_status -name ip_status 
startgroup
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2012021545 to revision 2012021750
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 547.860 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 547.860 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 547.860 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 547.860 MB.
[Wed Dec  2 17:51:01 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Wed Dec  2 17:51:02 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3691.109 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2012021750 to revision 2012022041
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression_2wayDMA\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 580.705 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 580.705 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 580.705 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = 345cd45a3bd214f7; cache size = 580.705 MB.
[Wed Dec  2 20:44:26 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/synth_1/runme.log
[Wed Dec  2 20:44:26 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3691.109 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /backward_lite_0]
WARNING: [BD 41-2028] Locking backward_lite to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 22:59:36 2020...
