Analysis & Synthesis report for Processor
Wed Jun 16 12:34:06 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated
 15. Source assignments for memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated
 16. Parameter Settings for User Entity Instance: Processor:Processor|Control_Unit:control_unit
 17. Parameter Settings for User Entity Instance: state_machine:state_machine
 18. Parameter Settings for User Entity Instance: memory_ip:memory_ip_data|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: memory_ip:memory_ip_inst|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "memory_ip:memory_ip_data"
 22. Port Connectivity Checks: "Processor:Processor|datapath:datapath|AC:AC"
 23. Port Connectivity Checks: "Processor:Processor"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 16 12:34:06 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; top_layer                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 272                                         ;
;     Total combinational functions  ; 219                                         ;
;     Dedicated logic registers      ; 142                                         ;
; Total registers                    ; 142                                         ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; top_layer          ; Processor          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; memory_ip.v                      ; yes             ; User Wizard-Generated File   ; E:/GIthub/Processor/memory_ip.v                                              ;         ;
; Register.v                       ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/Register.v                                               ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/Processor.v                                              ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/PC.v                                                     ;         ;
; AC.v                             ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/AC.v                                                     ;         ;
; IR.v                             ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/IR.v                                                     ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/ALU.v                                                    ;         ;
; BUS.v                            ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/BUS.v                                                    ;         ;
; Control_Unit.v                   ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/Control_Unit.v                                           ;         ;
; state_machine.v                  ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/state_machine.v                                          ;         ;
; top_layer.v                      ; yes             ; User Verilog HDL File        ; E:/GIthub/Processor/top_layer.v                                              ;         ;
; datapath.v                       ; yes             ; Auto-Found Verilog HDL File  ; E:/GIthub/Processor/datapath.v                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2gh1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/GIthub/Processor/db/altsyncram_2gh1.tdf                                   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 272       ;
;                                             ;           ;
; Total combinational functions               ; 219       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 134       ;
;     -- 3 input functions                    ; 51        ;
;     -- <=2 input functions                  ; 34        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 199       ;
;     -- arithmetic mode                      ; 20        ;
;                                             ;           ;
; Total registers                             ; 142       ;
;     -- Dedicated logic registers            ; 142       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 133       ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 174       ;
; Total fan-out                               ; 1769      ;
; Average fan-out                             ; 2.68      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_layer                                ; 219 (52)            ; 142 (44)                  ; 16384       ; 0            ; 0       ; 0         ; 133  ; 0            ; |top_layer                                                                                         ; top_layer       ; work         ;
;    |Processor:Processor|                  ; 128 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor                                                                     ; Processor       ; work         ;
;       |Control_Unit:control_unit|         ; 10 (10)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|Control_Unit:control_unit                                           ; Control_Unit    ; work         ;
;       |datapath:datapath|                 ; 118 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath                                                   ; datapath        ; work         ;
;          |BUS:BUS|                        ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|BUS:BUS                                           ; BUS             ; work         ;
;          |IR:IR|                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|IR:IR                                             ; IR              ; work         ;
;          |PC:PC|                          ; 35 (35)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|PC:PC                                             ; PC              ; work         ;
;          |register:AR|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|register:AR                                       ; register        ; work         ;
;          |register:DR|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|register:DR                                       ; register        ; work         ;
;          |register:R|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|Processor:Processor|datapath:datapath|register:R                                        ; register        ; work         ;
;    |memory_ip:memory_ip_data|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_data                                                                ; memory_ip       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_data|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_2gh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated ; altsyncram_2gh1 ; work         ;
;    |memory_ip:memory_ip_inst|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_inst                                                                ; memory_ip       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_2gh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated ; altsyncram_2gh1 ; work         ;
;    |state_machine:state_machine|          ; 39 (39)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_layer|state_machine:state_machine                                                             ; state_machine   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 512          ; 16           ; --           ; --           ; 8192 ; None ;
; memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 512          ; 16           ; --           ; --           ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+------------------------------------------------------------------+----------------------------------------+
; Register name                                                    ; Reason for Removal                     ;
+------------------------------------------------------------------+----------------------------------------+
; Processor:Processor|Control_Unit:control_unit|control_out[6]     ; Stuck at GND due to stuck port data_in ;
; Processor:Processor|datapath:datapath|AC:AC|data_out[0..15]      ; Stuck at GND due to stuck port data_in ;
; Processor:Processor|datapath:datapath|ALU:ALU|data_out[0]        ; Lost fanout                            ;
; Processor:Processor|Control_Unit:control_unit|control_out[10,11] ; Lost fanout                            ;
; mem_write_data                                                   ; Stuck at VCC due to stuck port data_in ;
; read_en_data                                                     ; Stuck at VCC due to stuck port data_in ;
; read_en_ir                                                       ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 23                           ;                                        ;
+------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                         ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Processor:Processor|Control_Unit:control_unit|control_out[6] ; Stuck at GND              ; Processor:Processor|datapath:datapath|AC:AC|data_out[0],       ;
;                                                              ; due to stuck port data_in ; Processor:Processor|datapath:datapath|AC:AC|data_out[1],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[2],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[3],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[4],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[5],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[6],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[7],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[8],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[9],       ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[10],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[11],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[12],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[13],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[14],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|AC:AC|data_out[15],      ;
;                                                              ;                           ; Processor:Processor|datapath:datapath|ALU:ALU|data_out[0],     ;
;                                                              ;                           ; Processor:Processor|Control_Unit:control_unit|control_out[10], ;
;                                                              ;                           ; Processor:Processor|Control_Unit:control_unit|control_out[11]  ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 142   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; Processor:Processor|datapath:datapath|PC:PC|data_out[0] ; 3       ;
; Total number of inverted registers = 1                  ;         ;
+---------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top_layer|Processor:Processor|datapath:datapath|PC:PC|data_out[12]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_layer|data_out[2]~reg0                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top_layer|addr_out[6]~reg0                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_layer|addr_ins[5]~reg0                                             ;
; 64:1               ; 12 bits   ; 504 LEs       ; 120 LEs              ; 384 LEs                ; Yes        ; |top_layer|Processor:Processor|Control_Unit:control_unit|control_out[7] ;
; 71:1               ; 5 bits    ; 235 LEs       ; 45 LEs               ; 190 LEs                ; Yes        ; |top_layer|state_machine:state_machine|state[0]                         ;
; 16:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; No         ; |top_layer|Processor:Processor|datapath:datapath|BUS:BUS|Mux15          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Processor|Control_Unit:control_unit ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; idle           ; 000000 ; Unsigned Binary                                                  ;
; fetch1         ; 00001  ; Unsigned Binary                                                  ;
; fetch2         ; 00010  ; Unsigned Binary                                                  ;
; fetch3         ; 00011  ; Unsigned Binary                                                  ;
; clac           ; 00100  ; Unsigned Binary                                                  ;
; ldac1          ; 00101  ; Unsigned Binary                                                  ;
; ldac2          ; 00110  ; Unsigned Binary                                                  ;
; ldac3          ; 00111  ; Unsigned Binary                                                  ;
; stac1          ; 01000  ; Unsigned Binary                                                  ;
; stac2          ; 01001  ; Unsigned Binary                                                  ;
; stac3          ; 01010  ; Unsigned Binary                                                  ;
; mvacr          ; 01011  ; Unsigned Binary                                                  ;
; mvrac          ; 01100  ; Unsigned Binary                                                  ;
; add            ; 01101  ; Unsigned Binary                                                  ;
; mul            ; 01110  ; Unsigned Binary                                                  ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: state_machine:state_machine ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; idle           ; 000000 ; Unsigned Binary                                ;
; fetch1         ; 000001 ; Unsigned Binary                                ;
; fetch2         ; 000010 ; Unsigned Binary                                ;
; fetch3         ; 000011 ; Unsigned Binary                                ;
; clac           ; 000100 ; Unsigned Binary                                ;
; ldac1          ; 000101 ; Unsigned Binary                                ;
; ldac2          ; 000110 ; Unsigned Binary                                ;
; ldac3          ; 000111 ; Unsigned Binary                                ;
; ldac4          ; 001000 ; Unsigned Binary                                ;
; stac1          ; 001001 ; Unsigned Binary                                ;
; stac2          ; 001010 ; Unsigned Binary                                ;
; stac3          ; 001011 ; Unsigned Binary                                ;
; stac4          ; 001100 ; Unsigned Binary                                ;
; mvacr          ; 001101 ; Unsigned Binary                                ;
; mvrac          ; 001110 ; Unsigned Binary                                ;
; add            ; 001111 ; Unsigned Binary                                ;
; mul            ; 010000 ; Unsigned Binary                                ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_ip:memory_ip_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_2gh1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_ip:memory_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_2gh1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; memory_ip:memory_ip_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 512                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; memory_ip:memory_ip_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 512                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_ip:memory_ip_data"                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Processor|datapath:datapath|AC:AC"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_out ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Processor"                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; bus_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; addr_out           ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "addr_out[15..1]" have no fanouts ;
; control_out[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; control_out[15]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pc_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 142                         ;
;     ENA               ; 121                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SCLR SLD      ; 6                           ;
;     ENA SLD           ; 1                           ;
;     plain             ; 12                          ;
; cycloneiii_lcell_comb ; 219                         ;
;     arith             ; 20                          ;
;         2 data inputs ; 20                          ;
;     normal            ; 199                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 134                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 16 12:33:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb/test_tb2.v
    Info (12023): Found entity 1: test_tb2 File: E:/GIthub/Processor/tb/test_tb2.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file tb/control_unit_tb.v
    Info (12023): Found entity 1: Control_unit_tb File: E:/GIthub/Processor/tb/Control_unit_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb/state_machine_tb.v
    Info (12023): Found entity 1: state_machine_tb File: E:/GIthub/Processor/tb/state_machine_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb/test_tb1.v
    Info (12023): Found entity 1: test1_tb File: E:/GIthub/Processor/tb/test_tb1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file tb/read_file_tb.v
    Info (12023): Found entity 1: read_file_tb File: E:/GIthub/Processor/tb/read_file_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory_ip.v
    Info (12023): Found entity 1: memory_ip File: E:/GIthub/Processor/memory_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tb/memory_ip_tb.v
    Info (12023): Found entity 1: memory_ip_tb File: E:/GIthub/Processor/tb/memory_ip_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb/bus_tb.v
    Info (12023): Found entity 1: BUS_tb File: E:/GIthub/Processor/tb/BUS_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb/ac_tb.v
    Info (12023): Found entity 1: ac_tb File: E:/GIthub/Processor/tb/ac_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: E:/GIthub/Processor/tb/ALU_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: E:/GIthub/Processor/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: E:/GIthub/Processor/Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: E:/GIthub/Processor/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac.v
    Info (12023): Found entity 1: AC File: E:/GIthub/Processor/AC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: E:/GIthub/Processor/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: E:/GIthub/Processor/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: BUS File: E:/GIthub/Processor/BUS.v Line: 1
Warning (10229): Verilog HDL Expression warning at Control_Unit.v(74): truncated literal to match 16 bits File: E:/GIthub/Processor/Control_Unit.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: E:/GIthub/Processor/Control_Unit.v Line: 9
Warning (12019): Can't analyze file -- file Processor_datapath.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: state_machine File: E:/GIthub/Processor/state_machine.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top_layer.v
    Info (12023): Found entity 1: top_layer File: E:/GIthub/Processor/top_layer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: E:/GIthub/Processor/clock.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file test.v
Warning (10236): Verilog HDL Implicit Net warning at top_layer.v(48): created implicit net for "addr_out_proc" File: E:/GIthub/Processor/top_layer.v Line: 48
Info (12127): Elaborating entity "top_layer" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_layer.v(78): truncated value with size 16 to match size of target (9) File: E:/GIthub/Processor/top_layer.v Line: 78
Warning (10230): Verilog HDL assignment warning at top_layer.v(90): truncated value with size 16 to match size of target (9) File: E:/GIthub/Processor/top_layer.v Line: 90
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:Processor" File: E:/GIthub/Processor/top_layer.v Line: 50
Warning (10034): Output port "data_out" at Processor.v(8) has no driver File: E:/GIthub/Processor/Processor.v Line: 8
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Processor:Processor|Control_Unit:control_unit" File: E:/GIthub/Processor/Processor.v Line: 13
Warning (12125): Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: datapath File: E:/GIthub/Processor/datapath.v Line: 1
Info (12128): Elaborating entity "datapath" for hierarchy "Processor:Processor|datapath:datapath" File: E:/GIthub/Processor/Processor.v Line: 16
Info (12128): Elaborating entity "BUS" for hierarchy "Processor:Processor|datapath:datapath|BUS:BUS" File: E:/GIthub/Processor/datapath.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at BUS.v(19): variable "ar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at BUS.v(20): variable "ac" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at BUS.v(21): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at BUS.v(22): variable "dr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at BUS.v(23): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at BUS.v(24): variable "iram" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at BUS.v(25): variable "dram" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at BUS.v(26): variable "ir" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at BUS.v(31): variable "ar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at BUS.v(32): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/GIthub/Processor/BUS.v Line: 32
Info (12128): Elaborating entity "register" for hierarchy "Processor:Processor|datapath:datapath|register:R" File: E:/GIthub/Processor/datapath.v Line: 16
Info (12128): Elaborating entity "AC" for hierarchy "Processor:Processor|datapath:datapath|AC:AC" File: E:/GIthub/Processor/datapath.v Line: 22
Info (12128): Elaborating entity "PC" for hierarchy "Processor:Processor|datapath:datapath|PC:PC" File: E:/GIthub/Processor/datapath.v Line: 24
Info (12128): Elaborating entity "IR" for hierarchy "Processor:Processor|datapath:datapath|IR:IR" File: E:/GIthub/Processor/datapath.v Line: 26
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:Processor|datapath:datapath|ALU:ALU" File: E:/GIthub/Processor/datapath.v Line: 28
Info (10264): Verilog HDL Case Statement information at ALU.v(20): all case item expressions in this case statement are onehot File: E:/GIthub/Processor/ALU.v Line: 20
Info (12128): Elaborating entity "state_machine" for hierarchy "state_machine:state_machine" File: E:/GIthub/Processor/top_layer.v Line: 55
Info (12128): Elaborating entity "memory_ip" for hierarchy "memory_ip:memory_ip_data" File: E:/GIthub/Processor/top_layer.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_ip:memory_ip_data|altsyncram:altsyncram_component" File: E:/GIthub/Processor/memory_ip.v Line: 89
Info (12130): Elaborated megafunction instantiation "memory_ip:memory_ip_data|altsyncram:altsyncram_component" File: E:/GIthub/Processor/memory_ip.v Line: 89
Info (12133): Instantiated megafunction "memory_ip:memory_ip_data|altsyncram:altsyncram_component" with the following parameter: File: E:/GIthub/Processor/memory_ip.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gh1.tdf
    Info (12023): Found entity 1: altsyncram_2gh1 File: E:/GIthub/Processor/db/altsyncram_2gh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2gh1" for hierarchy "memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/GIthub/Processor/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 456 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 291 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4747 megabytes
    Info: Processing ended: Wed Jun 16 12:34:06 2021
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/GIthub/Processor/output_files/Processor.map.smsg.


