// Seed: 2837257534
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri1 id_3
);
  assign module_1.id_6 = 0;
  assign id_1 = id_0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output wire id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  logic id_1 = id_1;
endmodule
module module_0 #(
    parameter id_11 = 32'd96,
    parameter id_2  = 32'd75,
    parameter id_3  = 32'd88
) (
    id_1,
    _id_2,
    _id_3,
    module_3,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  module_2 modCall_1 ();
  input wire _id_3;
  input wire _id_2;
  output wire id_1;
  assign id_6[1] = -1'b0;
  wire _id_11;
  wire  [  id_2  :  id_11  ]  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
