
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011144 <.init>:
   11144:	push	{r3, lr}
   11148:	bl	114ac <ftello64@plt+0x48>
   1114c:	pop	{r3, pc}

Disassembly of section .plt:

00011150 <fdopen@plt-0x14>:
   11150:	push	{lr}		; (str lr, [sp, #-4]!)
   11154:	ldr	lr, [pc, #4]	; 11160 <fdopen@plt-0x4>
   11158:	add	lr, pc, lr
   1115c:	ldr	pc, [lr, #8]!
   11160:	andeq	r9, r1, r0, lsr #29

00011164 <fdopen@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #102400	; 0x19000
   1116c:	ldr	pc, [ip, #3744]!	; 0xea0

00011170 <calloc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #102400	; 0x19000
   11178:	ldr	pc, [ip, #3736]!	; 0xe98

0001117c <fputs_unlocked@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #102400	; 0x19000
   11184:	ldr	pc, [ip, #3728]!	; 0xe90

00011188 <raise@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #102400	; 0x19000
   11190:	ldr	pc, [ip, #3720]!	; 0xe88

00011194 <strcmp@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #102400	; 0x19000
   1119c:	ldr	pc, [ip, #3712]!	; 0xe80

000111a0 <posix_fadvise64@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #102400	; 0x19000
   111a8:	ldr	pc, [ip, #3704]!	; 0xe78

000111ac <fflush@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #102400	; 0x19000
   111b4:	ldr	pc, [ip, #3696]!	; 0xe70

000111b8 <free@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #102400	; 0x19000
   111c0:	ldr	pc, [ip, #3688]!	; 0xe68

000111c4 <ferror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #102400	; 0x19000
   111cc:	ldr	pc, [ip, #3680]!	; 0xe60

000111d0 <_exit@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #102400	; 0x19000
   111d8:	ldr	pc, [ip, #3672]!	; 0xe58

000111dc <memcpy@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #102400	; 0x19000
   111e4:	ldr	pc, [ip, #3664]!	; 0xe50

000111e8 <__strtoull_internal@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #102400	; 0x19000
   111f0:	ldr	pc, [ip, #3656]!	; 0xe48

000111f4 <mbsinit@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #102400	; 0x19000
   111fc:	ldr	pc, [ip, #3648]!	; 0xe40

00011200 <fwrite_unlocked@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #102400	; 0x19000
   11208:	ldr	pc, [ip, #3640]!	; 0xe38

0001120c <stpcpy@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #102400	; 0x19000
   11214:	ldr	pc, [ip, #3632]!	; 0xe30

00011218 <dcgettext@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #102400	; 0x19000
   11220:	ldr	pc, [ip, #3624]!	; 0xe28

00011224 <dup2@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #102400	; 0x19000
   1122c:	ldr	pc, [ip, #3616]!	; 0xe20

00011230 <realloc@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #102400	; 0x19000
   11238:	ldr	pc, [ip, #3608]!	; 0xe18

0001123c <textdomain@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #102400	; 0x19000
   11244:	ldr	pc, [ip, #3600]!	; 0xe10

00011248 <rawmemchr@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #102400	; 0x19000
   11250:	ldr	pc, [ip, #3592]!	; 0xe08

00011254 <iswprint@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #102400	; 0x19000
   1125c:	ldr	pc, [ip, #3584]!	; 0xe00

00011260 <__fxstat64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #102400	; 0x19000
   11268:	ldr	pc, [ip, #3576]!	; 0xdf8

0001126c <fwrite@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #102400	; 0x19000
   11274:	ldr	pc, [ip, #3568]!	; 0xdf0

00011278 <lseek64@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #102400	; 0x19000
   11280:	ldr	pc, [ip, #3560]!	; 0xde8

00011284 <__ctype_get_mb_cur_max@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #102400	; 0x19000
   1128c:	ldr	pc, [ip, #3552]!	; 0xde0

00011290 <fread@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #102400	; 0x19000
   11298:	ldr	pc, [ip, #3544]!	; 0xdd8

0001129c <__fpending@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #102400	; 0x19000
   112a4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112a8 <mbrtowc@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #102400	; 0x19000
   112b0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112b4 <error@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #102400	; 0x19000
   112bc:	ldr	pc, [ip, #3520]!	; 0xdc0

000112c0 <open64@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #102400	; 0x19000
   112c8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112cc <malloc@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #102400	; 0x19000
   112d4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112d8 <__libc_start_main@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #102400	; 0x19000
   112e0:	ldr	pc, [ip, #3496]!	; 0xda8

000112e4 <__freading@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #102400	; 0x19000
   112ec:	ldr	pc, [ip, #3488]!	; 0xda0

000112f0 <__gmon_start__@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #102400	; 0x19000
   112f8:	ldr	pc, [ip, #3480]!	; 0xd98

000112fc <freopen64@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #102400	; 0x19000
   11304:	ldr	pc, [ip, #3472]!	; 0xd90

00011308 <getopt_long@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #102400	; 0x19000
   11310:	ldr	pc, [ip, #3464]!	; 0xd88

00011314 <__ctype_b_loc@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #102400	; 0x19000
   1131c:	ldr	pc, [ip, #3456]!	; 0xd80

00011320 <exit@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #102400	; 0x19000
   11328:	ldr	pc, [ip, #3448]!	; 0xd78

0001132c <bcmp@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #102400	; 0x19000
   11334:	ldr	pc, [ip, #3440]!	; 0xd70

00011338 <strlen@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #102400	; 0x19000
   11340:	ldr	pc, [ip, #3432]!	; 0xd68

00011344 <strchr@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #102400	; 0x19000
   1134c:	ldr	pc, [ip, #3424]!	; 0xd60

00011350 <__errno_location@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #102400	; 0x19000
   11358:	ldr	pc, [ip, #3416]!	; 0xd58

0001135c <__cxa_atexit@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #102400	; 0x19000
   11364:	ldr	pc, [ip, #3408]!	; 0xd50

00011368 <setvbuf@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #102400	; 0x19000
   11370:	ldr	pc, [ip, #3400]!	; 0xd48

00011374 <memset@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #102400	; 0x19000
   1137c:	ldr	pc, [ip, #3392]!	; 0xd40

00011380 <__printf_chk@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #102400	; 0x19000
   11388:	ldr	pc, [ip, #3384]!	; 0xd38

0001138c <fileno@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #102400	; 0x19000
   11394:	ldr	pc, [ip, #3376]!	; 0xd30

00011398 <__fprintf_chk@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #102400	; 0x19000
   113a0:	ldr	pc, [ip, #3368]!	; 0xd28

000113a4 <fclose@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #102400	; 0x19000
   113ac:	ldr	pc, [ip, #3360]!	; 0xd20

000113b0 <fseeko64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #102400	; 0x19000
   113b8:	ldr	pc, [ip, #3352]!	; 0xd18

000113bc <fcntl64@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #102400	; 0x19000
   113c4:	ldr	pc, [ip, #3344]!	; 0xd10

000113c8 <__uflow@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #102400	; 0x19000
   113d0:	ldr	pc, [ip, #3336]!	; 0xd08

000113d4 <setlocale@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #102400	; 0x19000
   113dc:	ldr	pc, [ip, #3328]!	; 0xd00

000113e0 <__explicit_bzero_chk@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #102400	; 0x19000
   113e8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113ec <strrchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #102400	; 0x19000
   113f4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113f8 <nl_langinfo@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #102400	; 0x19000
   11400:	ldr	pc, [ip, #3304]!	; 0xce8

00011404 <fopen64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #102400	; 0x19000
   1140c:	ldr	pc, [ip, #3296]!	; 0xce0

00011410 <bindtextdomain@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #102400	; 0x19000
   11418:	ldr	pc, [ip, #3288]!	; 0xcd8

0001141c <fread_unlocked@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #102400	; 0x19000
   11424:	ldr	pc, [ip, #3280]!	; 0xcd0

00011428 <getrandom@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #102400	; 0x19000
   11430:	ldr	pc, [ip, #3272]!	; 0xcc8

00011434 <strncmp@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #102400	; 0x19000
   1143c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011440 <abort@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #102400	; 0x19000
   11448:	ldr	pc, [ip, #3256]!	; 0xcb8

0001144c <close@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #102400	; 0x19000
   11454:	ldr	pc, [ip, #3248]!	; 0xcb0

00011458 <__assert_fail@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #102400	; 0x19000
   11460:	ldr	pc, [ip, #3240]!	; 0xca8

00011464 <ftello64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #102400	; 0x19000
   1146c:	ldr	pc, [ip, #3232]!	; 0xca0

Disassembly of section .text:

00011470 <.text>:
   11470:	mov	fp, #0
   11474:	mov	lr, #0
   11478:	pop	{r1}		; (ldr r1, [sp], #4)
   1147c:	mov	r2, sp
   11480:	push	{r2}		; (str r2, [sp, #-4]!)
   11484:	push	{r0}		; (str r0, [sp, #-4]!)
   11488:	ldr	ip, [pc, #16]	; 114a0 <ftello64@plt+0x3c>
   1148c:	push	{ip}		; (str ip, [sp, #-4]!)
   11490:	ldr	r0, [pc, #12]	; 114a4 <ftello64@plt+0x40>
   11494:	ldr	r3, [pc, #12]	; 114a8 <ftello64@plt+0x44>
   11498:	bl	112d8 <__libc_start_main@plt>
   1149c:	bl	11440 <abort@plt>
   114a0:	andeq	r9, r1, ip, lsr #12
   114a4:	andeq	r1, r1, ip, lsl r8
   114a8:	andeq	r9, r1, ip, asr #11
   114ac:	ldr	r3, [pc, #20]	; 114c8 <ftello64@plt+0x64>
   114b0:	ldr	r2, [pc, #20]	; 114cc <ftello64@plt+0x68>
   114b4:	add	r3, pc, r3
   114b8:	ldr	r2, [r3, r2]
   114bc:	cmp	r2, #0
   114c0:	bxeq	lr
   114c4:	b	112f0 <__gmon_start__@plt>
   114c8:	andeq	r9, r1, r4, asr #22
   114cc:	andeq	r0, r0, r0, lsl r1
   114d0:	ldr	r0, [pc, #24]	; 114f0 <ftello64@plt+0x8c>
   114d4:	ldr	r3, [pc, #24]	; 114f4 <ftello64@plt+0x90>
   114d8:	cmp	r3, r0
   114dc:	bxeq	lr
   114e0:	ldr	r3, [pc, #16]	; 114f8 <ftello64@plt+0x94>
   114e4:	cmp	r3, #0
   114e8:	bxeq	lr
   114ec:	bx	r3
   114f0:	andeq	fp, r2, r8, ror #2
   114f4:	andeq	fp, r2, r8, ror #2
   114f8:	andeq	r0, r0, r0
   114fc:	ldr	r0, [pc, #36]	; 11528 <ftello64@plt+0xc4>
   11500:	ldr	r1, [pc, #36]	; 1152c <ftello64@plt+0xc8>
   11504:	sub	r1, r1, r0
   11508:	asr	r1, r1, #2
   1150c:	add	r1, r1, r1, lsr #31
   11510:	asrs	r1, r1, #1
   11514:	bxeq	lr
   11518:	ldr	r3, [pc, #16]	; 11530 <ftello64@plt+0xcc>
   1151c:	cmp	r3, #0
   11520:	bxeq	lr
   11524:	bx	r3
   11528:	andeq	fp, r2, r8, ror #2
   1152c:	andeq	fp, r2, r8, ror #2
   11530:	andeq	r0, r0, r0
   11534:	push	{r4, lr}
   11538:	ldr	r4, [pc, #24]	; 11558 <ftello64@plt+0xf4>
   1153c:	ldrb	r3, [r4]
   11540:	cmp	r3, #0
   11544:	popne	{r4, pc}
   11548:	bl	114d0 <ftello64@plt+0x6c>
   1154c:	mov	r3, #1
   11550:	strb	r3, [r4]
   11554:	pop	{r4, pc}
   11558:	andeq	fp, r2, ip, lsl #3
   1155c:	b	114fc <ftello64@plt+0x98>
   11560:	push	{fp, lr}
   11564:	mov	fp, sp
   11568:	sub	sp, sp, #64	; 0x40
   1156c:	mov	r4, r0
   11570:	cmp	r0, #0
   11574:	bne	117d8 <ftello64@plt+0x374>
   11578:	movw	r1, #38523	; 0x967b
   1157c:	mov	r0, #0
   11580:	mov	r2, #5
   11584:	movt	r1, #1
   11588:	bl	11218 <dcgettext@plt>
   1158c:	mov	r1, r0
   11590:	movw	r0, #45464	; 0xb198
   11594:	movt	r0, #2
   11598:	ldr	r2, [r0]
   1159c:	mov	r0, #1
   115a0:	mov	r3, r2
   115a4:	str	r2, [sp]
   115a8:	bl	11380 <__printf_chk@plt>
   115ac:	movw	r1, #38618	; 0x96da
   115b0:	mov	r0, #0
   115b4:	mov	r2, #5
   115b8:	movt	r1, #1
   115bc:	bl	11218 <dcgettext@plt>
   115c0:	movw	r7, #45444	; 0xb184
   115c4:	movt	r7, #2
   115c8:	ldr	r1, [r7]
   115cc:	bl	1117c <fputs_unlocked@plt>
   115d0:	movw	r1, #39533	; 0x9a6d
   115d4:	mov	r0, #0
   115d8:	mov	r2, #5
   115dc:	movt	r1, #1
   115e0:	bl	11218 <dcgettext@plt>
   115e4:	ldr	r1, [r7]
   115e8:	bl	1117c <fputs_unlocked@plt>
   115ec:	movw	r1, #39589	; 0x9aa5
   115f0:	mov	r0, #0
   115f4:	mov	r2, #5
   115f8:	movt	r1, #1
   115fc:	bl	11218 <dcgettext@plt>
   11600:	ldr	r1, [r7]
   11604:	bl	1117c <fputs_unlocked@plt>
   11608:	movw	r1, #38685	; 0x971d
   1160c:	mov	r0, #0
   11610:	mov	r2, #5
   11614:	movt	r1, #1
   11618:	bl	11218 <dcgettext@plt>
   1161c:	ldr	r1, [r7]
   11620:	bl	1117c <fputs_unlocked@plt>
   11624:	movw	r1, #39066	; 0x989a
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11218 <dcgettext@plt>
   11638:	ldr	r1, [r7]
   1163c:	bl	1117c <fputs_unlocked@plt>
   11640:	movw	r1, #39130	; 0x98da
   11644:	mov	r0, #0
   11648:	mov	r2, #5
   1164c:	movt	r1, #1
   11650:	bl	11218 <dcgettext@plt>
   11654:	ldr	r1, [r7]
   11658:	bl	1117c <fputs_unlocked@plt>
   1165c:	movw	r1, #39175	; 0x9907
   11660:	mov	r0, #0
   11664:	mov	r2, #5
   11668:	movt	r1, #1
   1166c:	bl	11218 <dcgettext@plt>
   11670:	ldr	r1, [r7]
   11674:	bl	1117c <fputs_unlocked@plt>
   11678:	movw	r0, #40240	; 0x9d30
   1167c:	mov	r2, #48	; 0x30
   11680:	add	r6, sp, #8
   11684:	movw	r5, #39229	; 0x993d
   11688:	movt	r0, #1
   1168c:	movt	r5, #1
   11690:	add	r1, r0, #32
   11694:	add	r3, r0, #16
   11698:	vld1.64	{d18-d19}, [r0], r2
   1169c:	vld1.64	{d16-d17}, [r1]
   116a0:	vld1.64	{d20-d21}, [r3]
   116a4:	vldr	d22, [r0]
   116a8:	add	r1, r6, #32
   116ac:	add	r0, r6, #16
   116b0:	vst1.64	{d16-d17}, [r1]
   116b4:	movw	r1, #39664	; 0x9af0
   116b8:	vst1.64	{d20-d21}, [r0]
   116bc:	mov	r0, r6
   116c0:	movt	r1, #1
   116c4:	vst1.64	{d18-d19}, [r0], r2
   116c8:	vstr	d22, [r0]
   116cc:	mov	r0, r5
   116d0:	bl	11194 <strcmp@plt>
   116d4:	cmp	r0, #0
   116d8:	ldrne	r1, [r6, #8]!
   116dc:	cmpne	r1, #0
   116e0:	bne	116cc <ftello64@plt+0x268>
   116e4:	movw	r1, #39759	; 0x9b4f
   116e8:	ldr	r6, [r6, #4]
   116ec:	mov	r0, #0
   116f0:	mov	r2, #5
   116f4:	movt	r1, #1
   116f8:	bl	11218 <dcgettext@plt>
   116fc:	movw	r2, #39414	; 0x99f6
   11700:	movw	r3, #39782	; 0x9b66
   11704:	mov	r1, r0
   11708:	mov	r0, #1
   1170c:	movt	r2, #1
   11710:	movt	r3, #1
   11714:	bl	11380 <__printf_chk@plt>
   11718:	cmp	r6, #0
   1171c:	mov	r0, #5
   11720:	mov	r1, #0
   11724:	moveq	r6, r5
   11728:	bl	113d4 <setlocale@plt>
   1172c:	cmp	r0, #0
   11730:	beq	11768 <ftello64@plt+0x304>
   11734:	movw	r1, #39822	; 0x9b8e
   11738:	mov	r2, #3
   1173c:	movt	r1, #1
   11740:	bl	11434 <strncmp@plt>
   11744:	cmp	r0, #0
   11748:	beq	11768 <ftello64@plt+0x304>
   1174c:	movw	r1, #39826	; 0x9b92
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	movt	r1, #1
   1175c:	bl	11218 <dcgettext@plt>
   11760:	ldr	r1, [r7]
   11764:	bl	1117c <fputs_unlocked@plt>
   11768:	movw	r1, #39897	; 0x9bd9
   1176c:	mov	r0, #0
   11770:	mov	r2, #5
   11774:	movt	r1, #1
   11778:	bl	11218 <dcgettext@plt>
   1177c:	movw	r2, #39782	; 0x9b66
   11780:	mov	r1, r0
   11784:	mov	r0, #1
   11788:	mov	r3, r5
   1178c:	movt	r2, #1
   11790:	bl	11380 <__printf_chk@plt>
   11794:	movw	r1, #39924	; 0x9bf4
   11798:	mov	r0, #0
   1179c:	mov	r2, #5
   117a0:	movt	r1, #1
   117a4:	bl	11218 <dcgettext@plt>
   117a8:	mov	r1, r0
   117ac:	movw	r0, #39692	; 0x9b0c
   117b0:	movw	r3, #39974	; 0x9c26
   117b4:	cmp	r6, r5
   117b8:	mov	r2, r6
   117bc:	movt	r0, #1
   117c0:	movt	r3, #1
   117c4:	moveq	r3, r0
   117c8:	mov	r0, #1
   117cc:	bl	11380 <__printf_chk@plt>
   117d0:	mov	r0, r4
   117d4:	bl	11320 <exit@plt>
   117d8:	movw	r0, #45432	; 0xb178
   117dc:	movw	r1, #38484	; 0x9654
   117e0:	mov	r2, #5
   117e4:	movt	r0, #2
   117e8:	movt	r1, #1
   117ec:	ldr	r5, [r0]
   117f0:	mov	r0, #0
   117f4:	bl	11218 <dcgettext@plt>
   117f8:	mov	r2, r0
   117fc:	movw	r0, #45464	; 0xb198
   11800:	mov	r1, #1
   11804:	movt	r0, #2
   11808:	ldr	r3, [r0]
   1180c:	mov	r0, r5
   11810:	bl	11398 <__fprintf_chk@plt>
   11814:	mov	r0, r4
   11818:	bl	11320 <exit@plt>
   1181c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11820:	add	fp, sp, #28
   11824:	sub	sp, sp, #172	; 0xac
   11828:	str	r0, [sp, #60]	; 0x3c
   1182c:	ldr	r0, [r1]
   11830:	mov	r9, r1
   11834:	bl	12d84 <ftello64@plt+0x1920>
   11838:	movw	r1, #39974	; 0x9c26
   1183c:	mov	r0, #6
   11840:	movt	r1, #1
   11844:	bl	113d4 <setlocale@plt>
   11848:	movw	r4, #39418	; 0x99fa
   1184c:	movw	r1, #39234	; 0x9942
   11850:	movt	r4, #1
   11854:	movt	r1, #1
   11858:	mov	r0, r4
   1185c:	bl	11410 <bindtextdomain@plt>
   11860:	mov	r0, r4
   11864:	bl	1123c <textdomain@plt>
   11868:	movw	r0, #9772	; 0x262c
   1186c:	movt	r0, #1
   11870:	bl	19630 <ftello64@plt+0x81cc>
   11874:	mov	r0, #10
   11878:	mov	r6, #0
   1187c:	mov	r5, #0
   11880:	mov	r4, #0
   11884:	str	r0, [sp, #36]	; 0x24
   11888:	mov	r0, #0
   1188c:	str	r0, [sp, #48]	; 0x30
   11890:	mvn	r0, #0
   11894:	str	r0, [sp, #56]	; 0x38
   11898:	mov	r0, #0
   1189c:	str	r0, [sp, #28]
   118a0:	mvn	r0, #0
   118a4:	str	r0, [sp, #44]	; 0x2c
   118a8:	mov	r0, #0
   118ac:	b	118c4 <ftello64@plt+0x460>
   118b0:	mov	r0, #1
   118b4:	mov	r6, r3
   118b8:	str	r0, [sp, #48]	; 0x30
   118bc:	mov	r5, sl
   118c0:	mov	r0, r8
   118c4:	mov	r8, r0
   118c8:	mov	r0, #0
   118cc:	movw	r2, #39258	; 0x995a
   118d0:	movw	r3, #40080	; 0x9c90
   118d4:	mov	r1, r9
   118d8:	mov	sl, r5
   118dc:	mov	r5, r6
   118e0:	str	r0, [sp]
   118e4:	ldr	r0, [sp, #60]	; 0x3c
   118e8:	movt	r2, #1
   118ec:	movt	r3, #1
   118f0:	bl	11308 <getopt_long@plt>
   118f4:	cmp	r0, #100	; 0x64
   118f8:	ble	11ba4 <ftello64@plt+0x740>
   118fc:	sub	r1, r0, #101	; 0x65
   11900:	cmp	r1, #21
   11904:	bhi	11b4c <ftello64@plt+0x6e8>
   11908:	add	r2, pc, #16
   1190c:	mov	r0, #1
   11910:	mov	r6, r5
   11914:	mov	r3, r5
   11918:	mov	r5, sl
   1191c:	ldr	pc, [r2, r1, lsl #2]
   11920:	andeq	r1, r1, r4, asr #17
   11924:	andeq	r2, r1, r4, asr #8
   11928:	andeq	r2, r1, r4, asr #8
   1192c:	andeq	r2, r1, r4, asr #8
   11930:	andeq	r1, r1, r8, ror r9
   11934:	andeq	r2, r1, r4, asr #8
   11938:	andeq	r2, r1, r4, asr #8
   1193c:	andeq	r2, r1, r4, asr #8
   11940:	andeq	r2, r1, r4, asr #8
   11944:			; <UNDEFINED> instruction: 0x00011ab0
   11948:	andeq	r1, r1, r0, lsl fp
   1194c:	andeq	r2, r1, r4, asr #8
   11950:	andeq	r2, r1, r4, asr #8
   11954:			; <UNDEFINED> instruction: 0x000118b0
   11958:	andeq	r2, r1, r4, asr #8
   1195c:	andeq	r2, r1, r4, asr #8
   11960:	andeq	r2, r1, r4, asr #8
   11964:	andeq	r2, r1, r4, asr #8
   11968:	andeq	r2, r1, r4, asr #8
   1196c:	andeq	r2, r1, r4, asr #8
   11970:	andeq	r2, r1, r4, asr #8
   11974:	muleq	r1, r4, fp
   11978:	movw	r0, #45448	; 0xb188
   1197c:	mov	r1, #45	; 0x2d
   11980:	mov	r7, r8
   11984:	mov	r8, r3
   11988:	movt	r0, #2
   1198c:	ldr	r6, [r0]
   11990:	mov	r0, r6
   11994:	bl	11344 <strchr@plt>
   11998:	tst	r4, #1
   1199c:	bne	1244c <ftello64@plt+0xfe8>
   119a0:	movw	r1, #39298	; 0x9982
   119a4:	mov	r5, r0
   119a8:	clz	r0, r0
   119ac:	mov	r4, #0
   119b0:	movt	r1, #1
   119b4:	lsr	r0, r0, #5
   119b8:	cmp	r5, #0
   119bc:	str	r0, [sp, #52]	; 0x34
   119c0:	beq	11a2c <ftello64@plt+0x5c8>
   119c4:	movw	r0, #45448	; 0xb188
   119c8:	strb	r4, [r5]
   119cc:	movw	r1, #39298	; 0x9982
   119d0:	mov	r2, #5
   119d4:	movt	r0, #2
   119d8:	movt	r1, #1
   119dc:	ldr	r6, [r0]
   119e0:	mov	r0, #0
   119e4:	bl	11218 <dcgettext@plt>
   119e8:	mvn	r1, #0
   119ec:	mov	r2, #0
   119f0:	mov	r3, #0
   119f4:	stm	sp, {r1, r4}
   119f8:	movw	r1, #39974	; 0x9c26
   119fc:	str	r0, [sp, #12]
   11a00:	mov	r0, r6
   11a04:	str	r4, [sp, #16]
   11a08:	movt	r1, #1
   11a0c:	str	r1, [sp, #8]
   11a10:	bl	16d48 <ftello64@plt+0x58e4>
   11a14:	movw	r1, #39298	; 0x9982
   11a18:	str	r0, [sp, #44]	; 0x2c
   11a1c:	mov	r0, #45	; 0x2d
   11a20:	strb	r0, [r5], #1
   11a24:	movt	r1, #1
   11a28:	mov	r6, r5
   11a2c:	mov	r0, #0
   11a30:	mov	r2, #5
   11a34:	bl	11218 <dcgettext@plt>
   11a38:	mvn	r1, #0
   11a3c:	mov	r2, #0
   11a40:	mov	r3, #0
   11a44:	stm	sp, {r1, r4}
   11a48:	movw	r1, #39974	; 0x9c26
   11a4c:	str	r0, [sp, #12]
   11a50:	mov	r0, r6
   11a54:	str	r4, [sp, #16]
   11a58:	movt	r1, #1
   11a5c:	str	r1, [sp, #8]
   11a60:	bl	16d48 <ftello64@plt+0x58e4>
   11a64:	ldr	r1, [sp, #44]	; 0x2c
   11a68:	mov	r2, #0
   11a6c:	str	r0, [sp, #28]
   11a70:	mov	r4, #1
   11a74:	mov	r6, r8
   11a78:	mov	r5, sl
   11a7c:	cmp	r0, r1
   11a80:	sub	r1, r0, r1
   11a84:	add	r1, r1, #1
   11a88:	movwcc	r2, #1
   11a8c:	clz	r1, r1
   11a90:	lsr	r1, r1, #5
   11a94:	eor	r0, r2, r1
   11a98:	ldr	r1, [sp, #52]	; 0x34
   11a9c:	orr	r0, r0, r1
   11aa0:	cmp	r0, #1
   11aa4:	mov	r0, r7
   11aa8:	bne	118c4 <ftello64@plt+0x460>
   11aac:	b	12458 <ftello64@plt+0xff4>
   11ab0:	movw	r0, #45448	; 0xb188
   11ab4:	movw	r1, #39974	; 0x9c26
   11ab8:	mov	r5, r3
   11abc:	mov	r2, #10
   11ac0:	add	r3, sp, #64	; 0x40
   11ac4:	movt	r0, #2
   11ac8:	movt	r1, #1
   11acc:	ldr	r0, [r0]
   11ad0:	str	r1, [sp]
   11ad4:	mov	r1, #0
   11ad8:	bl	16d50 <ftello64@plt+0x58ec>
   11adc:	cmp	r0, #1
   11ae0:	beq	11b08 <ftello64@plt+0x6a4>
   11ae4:	cmp	r0, #0
   11ae8:	bne	124a4 <ftello64@plt+0x1040>
   11aec:	ldr	r0, [sp, #64]	; 0x40
   11af0:	ldr	r3, [sp, #56]	; 0x38
   11af4:	ldr	r1, [sp, #68]	; 0x44
   11af8:	subs	r2, r3, r0
   11afc:	rscs	r1, r1, #0
   11b00:	movcs	r3, r0
   11b04:	str	r3, [sp, #56]	; 0x38
   11b08:	mov	r6, r5
   11b0c:	b	118bc <ftello64@plt+0x458>
   11b10:	movw	r0, #45448	; 0xb188
   11b14:	cmp	r3, #0
   11b18:	mov	r5, sl
   11b1c:	movt	r0, #2
   11b20:	ldr	r6, [r0]
   11b24:	mov	r0, r8
   11b28:	beq	118c4 <ftello64@plt+0x460>
   11b2c:	mov	r0, r3
   11b30:	mov	r1, r6
   11b34:	bl	11194 <strcmp@plt>
   11b38:	cmp	r0, #0
   11b3c:	mov	r5, sl
   11b40:	mov	r0, r8
   11b44:	beq	118c4 <ftello64@plt+0x460>
   11b48:	b	124e0 <ftello64@plt+0x107c>
   11b4c:	cmp	r0, #256	; 0x100
   11b50:	bne	12444 <ftello64@plt+0xfe0>
   11b54:	movw	r0, #45448	; 0xb188
   11b58:	mov	r7, r5
   11b5c:	cmp	sl, #0
   11b60:	movt	r0, #2
   11b64:	mov	r6, r7
   11b68:	ldr	r5, [r0]
   11b6c:	mov	r0, r8
   11b70:	beq	118c4 <ftello64@plt+0x460>
   11b74:	mov	r0, sl
   11b78:	mov	r1, r5
   11b7c:	bl	11194 <strcmp@plt>
   11b80:	cmp	r0, #0
   11b84:	mov	r6, r7
   11b88:	mov	r0, r8
   11b8c:	beq	118c4 <ftello64@plt+0x460>
   11b90:	b	124ec <ftello64@plt+0x1088>
   11b94:	mov	r0, #0
   11b98:	mov	r6, r3
   11b9c:	str	r0, [sp, #36]	; 0x24
   11ba0:	b	118bc <ftello64@plt+0x458>
   11ba4:	cmn	r0, #1
   11ba8:	str	r5, [sp, #24]
   11bac:	bne	123e4 <ftello64@plt+0xf80>
   11bb0:	movw	r0, #45424	; 0xb170
   11bb4:	eor	r5, r4, #1
   11bb8:	str	r4, [sp, #52]	; 0x34
   11bbc:	movt	r0, #2
   11bc0:	tst	r5, #1
   11bc4:	ldr	r6, [r0]
   11bc8:	eor	r0, r8, #1
   11bcc:	tsteq	r0, #1
   11bd0:	beq	12524 <ftello64@plt+0x10c0>
   11bd4:	add	r1, r9, r6, lsl #2
   11bd8:	ldr	r7, [sp, #56]	; 0x38
   11bdc:	str	r1, [sp, #40]	; 0x28
   11be0:	ldr	r1, [sp, #60]	; 0x3c
   11be4:	sub	r4, r1, r6
   11be8:	ldr	r1, [sp, #52]	; 0x34
   11bec:	tst	r1, #1
   11bf0:	beq	11c7c <ftello64@plt+0x818>
   11bf4:	cmp	r4, #0
   11bf8:	bgt	11c98 <ftello64@plt+0x834>
   11bfc:	cmp	r7, #0
   11c00:	beq	11cdc <ftello64@plt+0x878>
   11c04:	tst	r8, #1
   11c08:	beq	11cf0 <ftello64@plt+0x88c>
   11c0c:	cmp	r4, #1
   11c10:	str	r8, [sp, #20]
   11c14:	blt	11e4c <ftello64@plt+0x9e8>
   11c18:	ldr	r0, [sp, #60]	; 0x3c
   11c1c:	ldr	r8, [sp, #40]	; 0x28
   11c20:	mov	r5, r4
   11c24:	sub	r7, r0, r6
   11c28:	ldr	r0, [r8], #4
   11c2c:	bl	11338 <strlen@plt>
   11c30:	add	r5, r0, r5
   11c34:	subs	r7, r7, #1
   11c38:	bne	11c28 <ftello64@plt+0x7c4>
   11c3c:	ldr	r0, [sp, #60]	; 0x3c
   11c40:	sub	r6, r0, r6
   11c44:	mov	r0, r5
   11c48:	bl	166d4 <ftello64@plt+0x5270>
   11c4c:	ldr	r7, [sp, #40]	; 0x28
   11c50:	ldr	r8, [sp, #36]	; 0x24
   11c54:	mov	r5, r0
   11c58:	ldr	r1, [r7]
   11c5c:	mov	r0, r5
   11c60:	bl	1120c <stpcpy@plt>
   11c64:	str	r5, [r7], #4
   11c68:	strb	r8, [r0], #1
   11c6c:	subs	r6, r6, #1
   11c70:	mov	r5, r0
   11c74:	bne	11c58 <ftello64@plt+0x7f4>
   11c78:	b	11e54 <ftello64@plt+0x9f0>
   11c7c:	cmp	r4, #2
   11c80:	mov	r1, #0
   11c84:	mvn	r0, r0
   11c88:	movwlt	r1, #1
   11c8c:	orr	r0, r1, r0
   11c90:	tst	r0, #1
   11c94:	bne	11bfc <ftello64@plt+0x798>
   11c98:	movw	r1, #39473	; 0x9a31
   11c9c:	mov	r0, #0
   11ca0:	mov	r2, #5
   11ca4:	movt	r1, #1
   11ca8:	bl	11218 <dcgettext@plt>
   11cac:	ldr	r1, [sp, #40]	; 0x28
   11cb0:	mov	r4, r0
   11cb4:	and	r0, r5, #1
   11cb8:	ldr	r0, [r1, r0, lsl #2]
   11cbc:	bl	14d48 <ftello64@plt+0x38e4>
   11cc0:	mov	r3, r0
   11cc4:	mov	r0, #0
   11cc8:	mov	r1, #0
   11ccc:	mov	r2, r4
   11cd0:	bl	112b4 <error@plt>
   11cd4:	mov	r0, #1
   11cd8:	bl	11560 <ftello64@plt+0xfc>
   11cdc:	mov	r0, #0
   11ce0:	mov	r4, #0
   11ce4:	str	r0, [sp, #40]	; 0x28
   11ce8:	ldr	r6, [sp, #48]	; 0x30
   11cec:	b	11e68 <ftello64@plt+0xa04>
   11cf0:	ldr	r0, [sp, #52]	; 0x34
   11cf4:	ldr	r6, [sp, #48]	; 0x30
   11cf8:	tst	r0, #1
   11cfc:	beq	11d1c <ftello64@plt+0x8b8>
   11d00:	ldr	r0, [sp, #28]
   11d04:	ldr	r1, [sp, #44]	; 0x2c
   11d08:	sub	r0, r0, r1
   11d0c:	add	r4, r0, #1
   11d10:	mov	r0, #0
   11d14:	str	r0, [sp, #40]	; 0x28
   11d18:	b	11e68 <ftello64@plt+0xa04>
   11d1c:	movw	r5, #45440	; 0xb180
   11d20:	cmp	r4, #1
   11d24:	movt	r5, #2
   11d28:	bne	11d68 <ftello64@plt+0x904>
   11d2c:	ldr	r0, [sp, #40]	; 0x28
   11d30:	movw	r1, #40387	; 0x9dc3
   11d34:	movt	r1, #1
   11d38:	ldr	r4, [r0]
   11d3c:	mov	r0, r4
   11d40:	bl	11194 <strcmp@plt>
   11d44:	cmp	r0, #0
   11d48:	beq	11d68 <ftello64@plt+0x904>
   11d4c:	ldr	r2, [r5]
   11d50:	movw	r1, #40604	; 0x9e9c
   11d54:	mov	r0, r4
   11d58:	movt	r1, #1
   11d5c:	bl	12850 <ftello64@plt+0x13ec>
   11d60:	cmp	r0, #0
   11d64:	beq	125f0 <ftello64@plt+0x118c>
   11d68:	ldr	r0, [r5]
   11d6c:	mov	r1, #2
   11d70:	bl	1271c <ftello64@plt+0x12b8>
   11d74:	add	r0, r7, #1
   11d78:	clz	r0, r0
   11d7c:	lsr	r0, r0, #5
   11d80:	orr	r0, r6, r0
   11d84:	tst	r0, #1
   11d88:	beq	12020 <ftello64@plt+0xbbc>
   11d8c:	ldr	r0, [r5]
   11d90:	add	r2, sp, #64	; 0x40
   11d94:	mov	r1, #0
   11d98:	bl	15c28 <ftello64@plt+0x47c4>
   11d9c:	cmp	r0, #0
   11da0:	beq	12510 <ftello64@plt+0x10ac>
   11da4:	mov	r5, r0
   11da8:	ldr	r0, [sp, #64]	; 0x40
   11dac:	ldr	r2, [sp, #36]	; 0x24
   11db0:	cmp	r0, #0
   11db4:	beq	1231c <ftello64@plt+0xeb8>
   11db8:	add	r1, r0, r5
   11dbc:	uxtb	r6, r2
   11dc0:	ldrb	r1, [r1, #-1]
   11dc4:	cmp	r1, r6
   11dc8:	moveq	r1, r0
   11dcc:	addne	r1, r0, #1
   11dd0:	strbne	r2, [r5, r0]
   11dd4:	strne	r1, [sp, #64]	; 0x40
   11dd8:	cmp	r1, #1
   11ddc:	blt	1231c <ftello64@plt+0xeb8>
   11de0:	add	r7, r5, r1
   11de4:	mov	r4, #0
   11de8:	mov	r0, r5
   11dec:	mov	r1, r6
   11df0:	bl	11248 <rawmemchr@plt>
   11df4:	add	r0, r0, #1
   11df8:	add	r4, r4, #1
   11dfc:	cmp	r0, r7
   11e00:	bcc	11dec <ftello64@plt+0x988>
   11e04:	add	r0, r4, #1
   11e08:	mov	r1, #4
   11e0c:	bl	167a4 <ftello64@plt+0x5340>
   11e10:	cmp	r4, #0
   11e14:	str	r0, [sp, #40]	; 0x28
   11e18:	str	r5, [r0]
   11e1c:	beq	123ac <ftello64@plt+0xf48>
   11e20:	ldr	r9, [sp, #40]	; 0x28
   11e24:	mov	r7, #1
   11e28:	mov	r0, r5
   11e2c:	mov	r1, r6
   11e30:	bl	11248 <rawmemchr@plt>
   11e34:	add	r5, r0, #1
   11e38:	str	r5, [r9, r7, lsl #2]
   11e3c:	add	r7, r7, #1
   11e40:	cmp	r7, r4
   11e44:	bls	11e28 <ftello64@plt+0x9c4>
   11e48:	b	123b0 <ftello64@plt+0xf4c>
   11e4c:	mov	r0, r4
   11e50:	bl	166d4 <ftello64@plt+0x5270>
   11e54:	ldr	r1, [sp, #60]	; 0x3c
   11e58:	ldr	r7, [sp, #56]	; 0x38
   11e5c:	ldr	r6, [sp, #48]	; 0x30
   11e60:	ldr	r8, [sp, #20]
   11e64:	str	r0, [r9, r1, lsl #2]
   11e68:	cmp	r7, r4
   11e6c:	mov	r9, r4
   11e70:	mvn	r1, #0
   11e74:	movcc	r9, r7
   11e78:	ands	r0, r6, #1
   11e7c:	movne	r9, r7
   11e80:	beq	11e8c <ftello64@plt+0xa28>
   11e84:	mov	r9, r7
   11e88:	b	11e9c <ftello64@plt+0xa38>
   11e8c:	mov	r0, r9
   11e90:	mov	r1, r4
   11e94:	bl	15000 <ftello64@plt+0x3b9c>
   11e98:	mov	r1, r0
   11e9c:	mov	r0, #0
   11ea0:	str	r0, [sp, #32]
   11ea4:	mov	r0, sl
   11ea8:	bl	14d88 <ftello64@plt+0x3924>
   11eac:	cmp	r0, #0
   11eb0:	str	r0, [sp, #60]	; 0x3c
   11eb4:	beq	12550 <ftello64@plt+0x10ec>
   11eb8:	ldr	r0, [sp, #32]
   11ebc:	mov	sl, #0
   11ec0:	str	r7, [sp, #56]	; 0x38
   11ec4:	cmp	r0, #0
   11ec8:	beq	11f80 <ftello64@plt+0xb1c>
   11ecc:	movw	r0, #45440	; 0xb180
   11ed0:	cmp	r9, #1024	; 0x400
   11ed4:	str	r8, [sp, #20]
   11ed8:	mov	r8, r9
   11edc:	mov	r1, #12
   11ee0:	movt	r0, #2
   11ee4:	movcs	r8, #1024	; 0x400
   11ee8:	ldr	r5, [r0]
   11eec:	mov	r0, r8
   11ef0:	bl	16ae8 <ftello64@plt+0x5684>
   11ef4:	mov	sl, r0
   11ef8:	mov	r4, #0
   11efc:	cmp	r9, #0
   11f00:	beq	11f88 <ftello64@plt+0xb24>
   11f04:	ldr	r0, [sp, #36]	; 0x24
   11f08:	mov	r7, #0
   11f0c:	uxtb	r6, r0
   11f10:	b	11f20 <ftello64@plt+0xabc>
   11f14:	subs	r0, r4, r9
   11f18:	sbcs	r0, r7, #0
   11f1c:	bcs	11fb8 <ftello64@plt+0xb54>
   11f20:	add	r0, r4, r4, lsl #1
   11f24:	mov	r1, r5
   11f28:	mov	r2, r6
   11f2c:	add	r0, sl, r0, lsl #2
   11f30:	bl	12c78 <ftello64@plt+0x1814>
   11f34:	cmp	r0, #0
   11f38:	beq	11fa0 <ftello64@plt+0xb3c>
   11f3c:	adds	r4, r4, #1
   11f40:	adc	r7, r7, #0
   11f44:	subs	r0, r4, r8
   11f48:	sbcs	r0, r7, #0
   11f4c:	bcc	11f14 <ftello64@plt+0xab0>
   11f50:	add	r8, r8, #1024	; 0x400
   11f54:	mov	r0, sl
   11f58:	mov	r2, #12
   11f5c:	mov	r1, r8
   11f60:	bl	16698 <ftello64@plt+0x5234>
   11f64:	mov	sl, r0
   11f68:	add	r0, r4, r4, lsl #1
   11f6c:	mov	r1, #0
   11f70:	mov	r2, #12288	; 0x3000
   11f74:	add	r0, sl, r0, lsl #2
   11f78:	bl	11374 <memset@plt>
   11f7c:	b	11f14 <ftello64@plt+0xab0>
   11f80:	ldr	r5, [sp, #24]
   11f84:	b	12090 <ftello64@plt+0xc2c>
   11f88:	ldr	r8, [sp, #20]
   11f8c:	mov	r7, #0
   11f90:	ldrb	r0, [r5]
   11f94:	tst	r0, #32
   11f98:	beq	12078 <ftello64@plt+0xc14>
   11f9c:	b	12510 <ftello64@plt+0x10ac>
   11fa0:	ldr	r6, [sp, #48]	; 0x30
   11fa4:	ldr	r8, [sp, #20]
   11fa8:	ldrb	r0, [r5]
   11fac:	tst	r0, #32
   11fb0:	beq	12078 <ftello64@plt+0xc14>
   11fb4:	b	12510 <ftello64@plt+0x10ac>
   11fb8:	add	r0, sp, #64	; 0x40
   11fbc:	bl	12b64 <ftello64@plt+0x1700>
   11fc0:	ldr	r8, [sp, #20]
   11fc4:	ldr	r0, [sp, #60]	; 0x3c
   11fc8:	mov	r2, r4
   11fcc:	mov	r3, r7
   11fd0:	bl	14dcc <ftello64@plt+0x3968>
   11fd4:	add	r2, r0, r0, lsl #1
   11fd8:	subs	r0, r0, r9
   11fdc:	sbcs	r0, r1, #0
   11fe0:	add	r0, sp, #64	; 0x40
   11fe4:	mov	r1, r5
   11fe8:	addcc	r0, sl, r2, lsl #2
   11fec:	mov	r2, r6
   11ff0:	bl	12c78 <ftello64@plt+0x1814>
   11ff4:	cmp	r0, #0
   11ff8:	beq	12058 <ftello64@plt+0xbf4>
   11ffc:	adds	r0, r4, #1
   12000:	adc	r1, r7, #0
   12004:	orrs	r2, r4, r7
   12008:	mov	r4, r0
   1200c:	mov	r7, r1
   12010:	bne	11fc4 <ftello64@plt+0xb60>
   12014:	mov	r7, #0
   12018:	mov	r4, #1
   1201c:	b	12060 <ftello64@plt+0xbfc>
   12020:	mov	r0, #0
   12024:	add	r2, sp, #64	; 0x40
   12028:	mov	r1, #0
   1202c:	str	r0, [sp, #40]	; 0x28
   12030:	mov	r0, #3
   12034:	bl	11260 <__fxstat64@plt>
   12038:	cmp	r0, #0
   1203c:	beq	12338 <ftello64@plt+0xed4>
   12040:	ldr	r6, [sp, #48]	; 0x30
   12044:	mov	r0, #1
   12048:	mvn	r4, #0
   1204c:	mov	r9, r7
   12050:	mvn	r1, #0
   12054:	b	11ea0 <ftello64@plt+0xa3c>
   12058:	orrs	r0, r4, r7
   1205c:	beq	125cc <ftello64@plt+0x1168>
   12060:	add	r0, sp, #64	; 0x40
   12064:	bl	12d7c <ftello64@plt+0x1918>
   12068:	ldr	r6, [sp, #48]	; 0x30
   1206c:	ldrb	r0, [r5]
   12070:	tst	r0, #32
   12074:	bne	12510 <ftello64@plt+0x10ac>
   12078:	subs	r0, r9, r4
   1207c:	ldr	r5, [sp, #24]
   12080:	rscs	r0, r7, #0
   12084:	ldr	r7, [sp, #56]	; 0x38
   12088:	movcc	r4, r9
   1208c:	mov	r9, r4
   12090:	ldr	r1, [sp, #52]	; 0x34
   12094:	clz	r0, r7
   12098:	lsr	r0, r0, #5
   1209c:	orr	r0, r0, r8
   120a0:	orr	r0, r1, r0
   120a4:	tst	r0, #1
   120a8:	bne	120c4 <ftello64@plt+0xc60>
   120ac:	movw	r0, #45440	; 0xb180
   120b0:	movt	r0, #2
   120b4:	ldr	r0, [r0]
   120b8:	bl	12758 <ftello64@plt+0x12f4>
   120bc:	cmp	r0, #0
   120c0:	bne	12510 <ftello64@plt+0x10ac>
   120c4:	mov	r7, #0
   120c8:	tst	r6, #1
   120cc:	bne	120e4 <ftello64@plt+0xc80>
   120d0:	ldr	r0, [sp, #60]	; 0x3c
   120d4:	mov	r1, r9
   120d8:	mov	r2, r4
   120dc:	bl	15030 <ftello64@plt+0x3bcc>
   120e0:	mov	r7, r0
   120e4:	cmp	r5, #0
   120e8:	beq	12110 <ftello64@plt+0xcac>
   120ec:	movw	r0, #45444	; 0xb184
   120f0:	movw	r1, #39500	; 0x9a4c
   120f4:	movt	r0, #2
   120f8:	movt	r1, #1
   120fc:	ldr	r2, [r0]
   12100:	mov	r0, r5
   12104:	bl	12850 <ftello64@plt+0x13ec>
   12108:	cmp	r0, #0
   1210c:	beq	12590 <ftello64@plt+0x112c>
   12110:	tst	r6, #1
   12114:	beq	121a8 <ftello64@plt+0xd44>
   12118:	ldr	r0, [sp, #56]	; 0x38
   1211c:	ldr	r7, [sp, #44]	; 0x2c
   12120:	ldr	sl, [sp, #40]	; 0x28
   12124:	cmp	r0, #0
   12128:	beq	12310 <ftello64@plt+0xeac>
   1212c:	cmp	r4, #0
   12130:	beq	125c0 <ftello64@plt+0x115c>
   12134:	ldr	r0, [sp, #52]	; 0x34
   12138:	tst	r0, #1
   1213c:	beq	12260 <ftello64@plt+0xdfc>
   12140:	ldr	r0, [sp, #28]
   12144:	mov	r1, #0
   12148:	sub	r0, r0, r7
   1214c:	add	r0, r0, #1
   12150:	subs	r4, r0, #1
   12154:	sbc	r5, r1, #0
   12158:	cmp	r9, #0
   1215c:	beq	12310 <ftello64@plt+0xeac>
   12160:	ldr	r0, [sp, #36]	; 0x24
   12164:	movw	r8, #40074	; 0x9c8a
   12168:	movt	r8, #1
   1216c:	uxtb	r6, r0
   12170:	ldr	r0, [sp, #60]	; 0x3c
   12174:	mov	r2, r4
   12178:	mov	r3, r5
   1217c:	bl	14dcc <ftello64@plt+0x3968>
   12180:	add	r2, r7, r0
   12184:	mov	r0, #1
   12188:	mov	r1, r8
   1218c:	mov	r3, r6
   12190:	bl	11380 <__printf_chk@plt>
   12194:	cmn	r0, #1
   12198:	ble	123b8 <ftello64@plt+0xf54>
   1219c:	subs	r9, r9, #1
   121a0:	bne	12170 <ftello64@plt+0xd0c>
   121a4:	b	12310 <ftello64@plt+0xeac>
   121a8:	ldr	r0, [sp, #32]
   121ac:	cmp	r0, #0
   121b0:	beq	12204 <ftello64@plt+0xda0>
   121b4:	cmp	r4, #0
   121b8:	beq	12310 <ftello64@plt+0xeac>
   121bc:	movw	r8, #45444	; 0xb184
   121c0:	mov	r6, #0
   121c4:	movt	r8, #2
   121c8:	ldr	r0, [r7, r6, lsl #2]
   121cc:	ldr	r3, [r8]
   121d0:	mov	r1, #1
   121d4:	add	r0, r0, r0, lsl #1
   121d8:	add	r5, sl, r0, lsl #2
   121dc:	ldr	r2, [r5, #4]!
   121e0:	ldr	r0, [r5, #4]
   121e4:	bl	11200 <fwrite_unlocked@plt>
   121e8:	ldr	r1, [r5]
   121ec:	cmp	r0, r1
   121f0:	bne	123b8 <ftello64@plt+0xf54>
   121f4:	add	r6, r6, #1
   121f8:	cmp	r6, r4
   121fc:	bne	121c8 <ftello64@plt+0xd64>
   12200:	b	12310 <ftello64@plt+0xeac>
   12204:	ldr	r0, [sp, #52]	; 0x34
   12208:	ldr	r6, [sp, #40]	; 0x28
   1220c:	tst	r0, #1
   12210:	beq	122c4 <ftello64@plt+0xe60>
   12214:	ldr	r6, [sp, #44]	; 0x2c
   12218:	cmp	r9, #0
   1221c:	beq	12310 <ftello64@plt+0xeac>
   12220:	ldr	r0, [sp, #36]	; 0x24
   12224:	movw	r5, #40074	; 0x9c8a
   12228:	movt	r5, #1
   1222c:	uxtb	r4, r0
   12230:	ldr	r0, [r7]
   12234:	mov	r1, r5
   12238:	mov	r3, r4
   1223c:	add	r2, r0, r6
   12240:	mov	r0, #1
   12244:	bl	11380 <__printf_chk@plt>
   12248:	cmn	r0, #1
   1224c:	ble	123b8 <ftello64@plt+0xf54>
   12250:	add	r7, r7, #4
   12254:	subs	r9, r9, #1
   12258:	bne	12230 <ftello64@plt+0xdcc>
   1225c:	b	12310 <ftello64@plt+0xeac>
   12260:	cmp	r9, #0
   12264:	beq	12310 <ftello64@plt+0xeac>
   12268:	movw	r8, #45444	; 0xb184
   1226c:	mov	r7, #0
   12270:	subs	r4, r4, #1
   12274:	sbc	r5, r7, #0
   12278:	movt	r8, #2
   1227c:	ldr	r0, [sp, #60]	; 0x3c
   12280:	mov	r2, r4
   12284:	mov	r3, r5
   12288:	bl	14dcc <ftello64@plt+0x3968>
   1228c:	mov	r1, sl
   12290:	ldr	r3, [r8]
   12294:	ldr	r0, [r1, r0, lsl #2]!
   12298:	ldr	r1, [r1, #4]
   1229c:	sub	r6, r1, r0
   122a0:	mov	r1, #1
   122a4:	mov	r2, r6
   122a8:	bl	11200 <fwrite_unlocked@plt>
   122ac:	cmp	r0, r6
   122b0:	bne	123b8 <ftello64@plt+0xf54>
   122b4:	add	r7, r7, #1
   122b8:	cmp	r7, r9
   122bc:	bne	1227c <ftello64@plt+0xe18>
   122c0:	b	12310 <ftello64@plt+0xeac>
   122c4:	cmp	r9, #0
   122c8:	beq	12310 <ftello64@plt+0xeac>
   122cc:	movw	r8, #45444	; 0xb184
   122d0:	mov	r5, #0
   122d4:	movt	r8, #2
   122d8:	ldr	r0, [r7, r5, lsl #2]
   122dc:	mov	r1, r6
   122e0:	ldr	r3, [r8]
   122e4:	ldr	r0, [r1, r0, lsl #2]!
   122e8:	ldr	r1, [r1, #4]
   122ec:	sub	r4, r1, r0
   122f0:	mov	r1, #1
   122f4:	mov	r2, r4
   122f8:	bl	11200 <fwrite_unlocked@plt>
   122fc:	cmp	r0, r4
   12300:	bne	123b8 <ftello64@plt+0xf54>
   12304:	add	r5, r5, #1
   12308:	cmp	r5, r9
   1230c:	bne	122d8 <ftello64@plt+0xe74>
   12310:	mov	r0, #0
   12314:	sub	sp, fp, #28
   12318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1231c:	mov	r0, #1
   12320:	mov	r1, #4
   12324:	bl	167a4 <ftello64@plt+0x5340>
   12328:	str	r0, [sp, #40]	; 0x28
   1232c:	str	r5, [r0]
   12330:	mov	r4, #0
   12334:	b	11ce8 <ftello64@plt+0x884>
   12338:	ldr	r0, [sp, #80]	; 0x50
   1233c:	and	r0, r0, #53248	; 0xd000
   12340:	orr	r0, r0, #8192	; 0x2000
   12344:	cmp	r0, #40960	; 0xa000
   12348:	bne	12040 <ftello64@plt+0xbdc>
   1234c:	ldr	r4, [sp, #112]	; 0x70
   12350:	ldr	r6, [sp, #116]	; 0x74
   12354:	mov	r0, #1
   12358:	mov	r1, #1
   1235c:	mov	r2, #0
   12360:	mov	r3, #0
   12364:	str	r0, [sp, #32]
   12368:	mov	r0, #0
   1236c:	str	r1, [sp]
   12370:	bl	11278 <lseek64@plt>
   12374:	cmn	r1, #1
   12378:	ble	12040 <ftello64@plt+0xbdc>
   1237c:	subs	r0, r4, r0
   12380:	mvn	r4, #0
   12384:	mov	r9, r7
   12388:	sbc	r1, r6, r1
   1238c:	ldr	r6, [sp, #48]	; 0x30
   12390:	rsbs	r0, r0, #8388608	; 0x800000
   12394:	rscs	r0, r1, #0
   12398:	mov	r0, #0
   1239c:	mvn	r1, #0
   123a0:	str	r0, [sp, #40]	; 0x28
   123a4:	bge	11d8c <ftello64@plt+0x928>
   123a8:	b	11ea4 <ftello64@plt+0xa40>
   123ac:	mov	r4, #0
   123b0:	ldr	r7, [sp, #56]	; 0x38
   123b4:	b	11ce8 <ftello64@plt+0x884>
   123b8:	bl	11350 <__errno_location@plt>
   123bc:	ldr	r4, [r0]
   123c0:	movw	r1, #39521	; 0x9a61
   123c4:	movt	r1, #1
   123c8:	mov	r0, #0
   123cc:	mov	r2, #5
   123d0:	bl	11218 <dcgettext@plt>
   123d4:	mov	r2, r0
   123d8:	mov	r0, #1
   123dc:	mov	r1, r4
   123e0:	bl	112b4 <error@plt>
   123e4:	cmn	r0, #3
   123e8:	bne	12434 <ftello64@plt+0xfd0>
   123ec:	movw	r0, #45344	; 0xb120
   123f0:	movw	r2, #39428	; 0x9a04
   123f4:	mov	r1, #0
   123f8:	movt	r0, #2
   123fc:	movt	r2, #1
   12400:	str	r1, [sp, #4]
   12404:	movw	r1, #39229	; 0x993d
   12408:	movt	r1, #1
   1240c:	ldr	r3, [r0]
   12410:	movw	r0, #45444	; 0xb184
   12414:	str	r2, [sp]
   12418:	movw	r2, #39414	; 0x99f6
   1241c:	movt	r0, #2
   12420:	movt	r2, #1
   12424:	ldr	r0, [r0]
   12428:	bl	164a0 <ftello64@plt+0x503c>
   1242c:	mov	r0, #0
   12430:	bl	11320 <exit@plt>
   12434:	cmn	r0, #2
   12438:	bne	12444 <ftello64@plt+0xfe0>
   1243c:	mov	r0, #0
   12440:	bl	11560 <ftello64@plt+0xfc>
   12444:	mov	r0, #1
   12448:	bl	11560 <ftello64@plt+0xfc>
   1244c:	movw	r1, #39268	; 0x9964
   12450:	movt	r1, #1
   12454:	b	124f4 <ftello64@plt+0x1090>
   12458:	bl	11350 <__errno_location@plt>
   1245c:	movw	r1, #39298	; 0x9982
   12460:	ldr	r4, [r0]
   12464:	mov	r0, #0
   12468:	mov	r2, #5
   1246c:	movt	r1, #1
   12470:	bl	11218 <dcgettext@plt>
   12474:	mov	r5, r0
   12478:	movw	r0, #45448	; 0xb188
   1247c:	movt	r0, #2
   12480:	ldr	r0, [r0]
   12484:	bl	14d48 <ftello64@plt+0x38e4>
   12488:	movw	r2, #39318	; 0x9996
   1248c:	str	r0, [sp]
   12490:	mov	r0, #1
   12494:	mov	r1, r4
   12498:	mov	r3, r5
   1249c:	movt	r2, #1
   124a0:	bl	112b4 <error@plt>
   124a4:	movw	r1, #39325	; 0x999d
   124a8:	mov	r0, #0
   124ac:	mov	r2, #5
   124b0:	movt	r1, #1
   124b4:	bl	11218 <dcgettext@plt>
   124b8:	mov	r4, r0
   124bc:	movw	r0, #45448	; 0xb188
   124c0:	movt	r0, #2
   124c4:	ldr	r0, [r0]
   124c8:	bl	14d48 <ftello64@plt+0x38e4>
   124cc:	mov	r3, r0
   124d0:	mov	r0, #1
   124d4:	mov	r1, #0
   124d8:	mov	r2, r4
   124dc:	bl	112b4 <error@plt>
   124e0:	movw	r1, #39348	; 0x99b4
   124e4:	movt	r1, #1
   124e8:	b	124f4 <ftello64@plt+0x1090>
   124ec:	movw	r1, #39380	; 0x99d4
   124f0:	movt	r1, #1
   124f4:	mov	r0, #0
   124f8:	mov	r2, #5
   124fc:	bl	11218 <dcgettext@plt>
   12500:	mov	r2, r0
   12504:	mov	r0, #1
   12508:	mov	r1, #0
   1250c:	bl	112b4 <error@plt>
   12510:	bl	11350 <__errno_location@plt>
   12514:	ldr	r4, [r0]
   12518:	movw	r1, #40595	; 0x9e93
   1251c:	movt	r1, #1
   12520:	b	123c8 <ftello64@plt+0xf64>
   12524:	movw	r1, #39440	; 0x9a10
   12528:	mov	r0, #0
   1252c:	mov	r2, #5
   12530:	movt	r1, #1
   12534:	bl	11218 <dcgettext@plt>
   12538:	mov	r2, r0
   1253c:	mov	r0, #0
   12540:	mov	r1, #0
   12544:	bl	112b4 <error@plt>
   12548:	mov	r0, #1
   1254c:	bl	11560 <ftello64@plt+0xfc>
   12550:	movw	r4, #39490	; 0x9a42
   12554:	cmp	sl, #0
   12558:	movt	r4, #1
   1255c:	movne	r4, sl
   12560:	bl	11350 <__errno_location@plt>
   12564:	ldr	r5, [r0]
   12568:	mov	r0, #0
   1256c:	mov	r1, #3
   12570:	mov	r2, r4
   12574:	bl	14a9c <ftello64@plt+0x3638>
   12578:	movw	r2, #39322	; 0x999a
   1257c:	mov	r3, r0
   12580:	mov	r0, #1
   12584:	mov	r1, r5
   12588:	movt	r2, #1
   1258c:	bl	112b4 <error@plt>
   12590:	bl	11350 <__errno_location@plt>
   12594:	ldr	r4, [r0]
   12598:	mov	r0, #0
   1259c:	mov	r1, #3
   125a0:	mov	r2, r5
   125a4:	bl	14a9c <ftello64@plt+0x3638>
   125a8:	movw	r2, #39322	; 0x999a
   125ac:	mov	r3, r0
   125b0:	mov	r0, #1
   125b4:	mov	r1, r4
   125b8:	movt	r2, #1
   125bc:	bl	112b4 <error@plt>
   125c0:	movw	r1, #39502	; 0x9a4e
   125c4:	movt	r1, #1
   125c8:	b	124f4 <ftello64@plt+0x1090>
   125cc:	movw	r1, #40053	; 0x9c75
   125d0:	mov	r0, #0
   125d4:	mov	r2, #5
   125d8:	movt	r1, #1
   125dc:	bl	11218 <dcgettext@plt>
   125e0:	mov	r2, r0
   125e4:	mov	r0, #1
   125e8:	mov	r1, #75	; 0x4b
   125ec:	bl	112b4 <error@plt>
   125f0:	bl	11350 <__errno_location@plt>
   125f4:	ldr	r4, [r0]
   125f8:	ldr	r0, [sp, #40]	; 0x28
   125fc:	mov	r1, #3
   12600:	ldr	r2, [r0]
   12604:	mov	r0, #0
   12608:	b	125a4 <ftello64@plt+0x1140>
   1260c:	movw	r1, #45456	; 0xb190
   12610:	movt	r1, #2
   12614:	str	r0, [r1, #4]
   12618:	bx	lr
   1261c:	movw	r1, #45456	; 0xb190
   12620:	movt	r1, #2
   12624:	strb	r0, [r1]
   12628:	bx	lr
   1262c:	push	{r4, r5, r6, sl, fp, lr}
   12630:	add	fp, sp, #16
   12634:	sub	sp, sp, #8
   12638:	movw	r0, #45444	; 0xb184
   1263c:	movt	r0, #2
   12640:	ldr	r0, [r0]
   12644:	bl	17adc <ftello64@plt+0x6678>
   12648:	cmp	r0, #0
   1264c:	beq	12674 <ftello64@plt+0x1210>
   12650:	movw	r5, #45456	; 0xb190
   12654:	movt	r5, #2
   12658:	ldrb	r0, [r5]
   1265c:	cmp	r0, #0
   12660:	beq	126a0 <ftello64@plt+0x123c>
   12664:	bl	11350 <__errno_location@plt>
   12668:	ldr	r0, [r0]
   1266c:	cmp	r0, #32
   12670:	bne	126a0 <ftello64@plt+0x123c>
   12674:	movw	r0, #45432	; 0xb178
   12678:	movt	r0, #2
   1267c:	ldr	r0, [r0]
   12680:	bl	17adc <ftello64@plt+0x6678>
   12684:	cmp	r0, #0
   12688:	subeq	sp, fp, #16
   1268c:	popeq	{r4, r5, r6, sl, fp, pc}
   12690:	movw	r0, #45348	; 0xb124
   12694:	movt	r0, #2
   12698:	ldr	r0, [r0]
   1269c:	bl	111d0 <_exit@plt>
   126a0:	movw	r1, #39521	; 0x9a61
   126a4:	mov	r0, #0
   126a8:	mov	r2, #5
   126ac:	movt	r1, #1
   126b0:	bl	11218 <dcgettext@plt>
   126b4:	ldr	r6, [r5, #4]
   126b8:	mov	r4, r0
   126bc:	bl	11350 <__errno_location@plt>
   126c0:	ldr	r5, [r0]
   126c4:	cmp	r6, #0
   126c8:	bne	126e4 <ftello64@plt+0x1280>
   126cc:	movw	r2, #39322	; 0x999a
   126d0:	mov	r0, #0
   126d4:	mov	r1, r5
   126d8:	mov	r3, r4
   126dc:	movt	r2, #1
   126e0:	b	12704 <ftello64@plt+0x12a0>
   126e4:	mov	r0, r6
   126e8:	bl	149c0 <ftello64@plt+0x355c>
   126ec:	movw	r2, #39318	; 0x9996
   126f0:	mov	r3, r0
   126f4:	str	r4, [sp]
   126f8:	mov	r0, #0
   126fc:	mov	r1, r5
   12700:	movt	r2, #1
   12704:	bl	112b4 <error@plt>
   12708:	movw	r0, #45348	; 0xb124
   1270c:	movt	r0, #2
   12710:	ldr	r0, [r0]
   12714:	bl	111d0 <_exit@plt>
   12718:	b	111a0 <posix_fadvise64@plt>
   1271c:	cmp	r0, #0
   12720:	bxeq	lr
   12724:	push	{r4, sl, fp, lr}
   12728:	add	fp, sp, #8
   1272c:	sub	sp, sp, #16
   12730:	mov	r4, r1
   12734:	bl	1138c <fileno@plt>
   12738:	mov	r1, #0
   1273c:	mov	r2, #0
   12740:	mov	r3, #0
   12744:	str	r1, [sp]
   12748:	stmib	sp, {r1, r4}
   1274c:	bl	111a0 <posix_fadvise64@plt>
   12750:	sub	sp, fp, #8
   12754:	pop	{r4, sl, fp, pc}
   12758:	push	{r4, r5, r6, sl, fp, lr}
   1275c:	add	fp, sp, #16
   12760:	sub	sp, sp, #8
   12764:	mov	r4, r0
   12768:	bl	1138c <fileno@plt>
   1276c:	cmn	r0, #1
   12770:	ble	127e4 <ftello64@plt+0x1380>
   12774:	mov	r0, r4
   12778:	bl	112e4 <__freading@plt>
   1277c:	cmp	r0, #0
   12780:	beq	127ac <ftello64@plt+0x1348>
   12784:	mov	r0, r4
   12788:	bl	1138c <fileno@plt>
   1278c:	mov	r1, #1
   12790:	mov	r2, #0
   12794:	mov	r3, #0
   12798:	str	r1, [sp]
   1279c:	bl	11278 <lseek64@plt>
   127a0:	and	r0, r0, r1
   127a4:	cmn	r0, #1
   127a8:	beq	127e4 <ftello64@plt+0x1380>
   127ac:	mov	r0, r4
   127b0:	bl	127f4 <ftello64@plt+0x1390>
   127b4:	cmp	r0, #0
   127b8:	beq	127e4 <ftello64@plt+0x1380>
   127bc:	bl	11350 <__errno_location@plt>
   127c0:	ldr	r6, [r0]
   127c4:	mov	r5, r0
   127c8:	mov	r0, r4
   127cc:	bl	113a4 <fclose@plt>
   127d0:	cmp	r6, #0
   127d4:	strne	r6, [r5]
   127d8:	mvnne	r0, #0
   127dc:	sub	sp, fp, #16
   127e0:	pop	{r4, r5, r6, sl, fp, pc}
   127e4:	mov	r0, r4
   127e8:	sub	sp, fp, #16
   127ec:	pop	{r4, r5, r6, sl, fp, lr}
   127f0:	b	113a4 <fclose@plt>
   127f4:	push	{r4, sl, fp, lr}
   127f8:	add	fp, sp, #8
   127fc:	sub	sp, sp, #8
   12800:	mov	r4, r0
   12804:	cmp	r0, #0
   12808:	beq	12840 <ftello64@plt+0x13dc>
   1280c:	mov	r0, r4
   12810:	bl	112e4 <__freading@plt>
   12814:	cmp	r0, #0
   12818:	beq	12840 <ftello64@plt+0x13dc>
   1281c:	ldrb	r0, [r4, #1]
   12820:	tst	r0, #1
   12824:	beq	12840 <ftello64@plt+0x13dc>
   12828:	mov	r0, #1
   1282c:	mov	r2, #0
   12830:	mov	r3, #0
   12834:	str	r0, [sp]
   12838:	mov	r0, r4
   1283c:	bl	12abc <ftello64@plt+0x1658>
   12840:	mov	r0, r4
   12844:	sub	sp, fp, #8
   12848:	pop	{r4, sl, fp, lr}
   1284c:	b	111ac <fflush@plt>
   12850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12854:	add	fp, sp, #28
   12858:	sub	sp, sp, #4
   1285c:	mov	r5, r0
   12860:	mov	r0, r2
   12864:	mov	r4, r2
   12868:	mov	r9, r1
   1286c:	bl	1138c <fileno@plt>
   12870:	mov	r7, #0
   12874:	cmp	r0, #0
   12878:	beq	128b8 <ftello64@plt+0x1454>
   1287c:	cmp	r0, #1
   12880:	beq	128c4 <ftello64@plt+0x1460>
   12884:	cmp	r0, #2
   12888:	beq	128a0 <ftello64@plt+0x143c>
   1288c:	mov	r0, #2
   12890:	mov	r1, #2
   12894:	bl	11224 <dup2@plt>
   12898:	subs	r7, r0, #2
   1289c:	movwne	r7, #1
   128a0:	mov	r0, #1
   128a4:	mov	r1, #1
   128a8:	bl	11224 <dup2@plt>
   128ac:	subs	r6, r0, #1
   128b0:	movwne	r6, #1
   128b4:	b	128c8 <ftello64@plt+0x1464>
   128b8:	mov	r6, #0
   128bc:	mov	r8, #0
   128c0:	b	12990 <ftello64@plt+0x152c>
   128c4:	mov	r6, #0
   128c8:	mov	r0, #0
   128cc:	mov	r1, #0
   128d0:	mov	sl, #0
   128d4:	bl	11224 <dup2@plt>
   128d8:	cmp	r0, #0
   128dc:	mov	r8, #0
   128e0:	beq	12920 <ftello64@plt+0x14bc>
   128e4:	movw	r0, #40311	; 0x9d77
   128e8:	mov	r1, #0
   128ec:	movt	r0, #1
   128f0:	bl	112c0 <open64@plt>
   128f4:	cmp	r0, #0
   128f8:	beq	1291c <ftello64@plt+0x14b8>
   128fc:	cmn	r0, #1
   12900:	ble	12a40 <ftello64@plt+0x15dc>
   12904:	bl	1144c <close@plt>
   12908:	bl	11350 <__errno_location@plt>
   1290c:	mov	r4, r0
   12910:	mov	r0, #9
   12914:	str	r0, [r4]
   12918:	b	12a48 <ftello64@plt+0x15e4>
   1291c:	mov	r8, #1
   12920:	cmp	r6, #0
   12924:	beq	12944 <ftello64@plt+0x14e0>
   12928:	movw	r0, #40311	; 0x9d77
   1292c:	mov	r1, #0
   12930:	movt	r0, #1
   12934:	bl	112c0 <open64@plt>
   12938:	mov	sl, #1
   1293c:	cmp	r0, #1
   12940:	bne	12a10 <ftello64@plt+0x15ac>
   12944:	cmp	r7, #0
   12948:	beq	12988 <ftello64@plt+0x1524>
   1294c:	movw	r0, #40311	; 0x9d77
   12950:	mov	r1, #0
   12954:	movt	r0, #1
   12958:	bl	112c0 <open64@plt>
   1295c:	mov	r7, #1
   12960:	cmp	r0, #2
   12964:	beq	1298c <ftello64@plt+0x1528>
   12968:	cmn	r0, #1
   1296c:	ble	12a98 <ftello64@plt+0x1634>
   12970:	bl	1144c <close@plt>
   12974:	bl	11350 <__errno_location@plt>
   12978:	mov	r4, r0
   1297c:	mov	r0, #9
   12980:	str	r0, [r4]
   12984:	b	12aa0 <ftello64@plt+0x163c>
   12988:	mov	r7, #0
   1298c:	mov	r6, sl
   12990:	mov	r0, r5
   12994:	mov	r1, r9
   12998:	mov	r2, r4
   1299c:	bl	112fc <freopen64@plt>
   129a0:	mov	r5, r0
   129a4:	bl	11350 <__errno_location@plt>
   129a8:	ldr	r9, [r0]
   129ac:	mov	r4, r0
   129b0:	cmp	r7, #0
   129b4:	beq	129c0 <ftello64@plt+0x155c>
   129b8:	mov	r0, #2
   129bc:	bl	1144c <close@plt>
   129c0:	cmp	r6, #0
   129c4:	beq	129d0 <ftello64@plt+0x156c>
   129c8:	mov	r0, #1
   129cc:	bl	1144c <close@plt>
   129d0:	cmp	r8, #0
   129d4:	beq	129f4 <ftello64@plt+0x1590>
   129d8:	mov	r0, #0
   129dc:	bl	1144c <close@plt>
   129e0:	cmp	r5, #0
   129e4:	beq	129fc <ftello64@plt+0x1598>
   129e8:	mov	r0, r5
   129ec:	sub	sp, fp, #28
   129f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129f4:	cmp	r5, #0
   129f8:	bne	129e8 <ftello64@plt+0x1584>
   129fc:	mov	r5, #0
   12a00:	str	r9, [r4]
   12a04:	mov	r0, r5
   12a08:	sub	sp, fp, #28
   12a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a10:	cmn	r0, #1
   12a14:	ble	12a60 <ftello64@plt+0x15fc>
   12a18:	bl	1144c <close@plt>
   12a1c:	bl	11350 <__errno_location@plt>
   12a20:	mov	r4, r0
   12a24:	mov	r0, #9
   12a28:	str	r0, [r4]
   12a2c:	ldr	r9, [r4]
   12a30:	mov	r5, #0
   12a34:	cmp	r7, #0
   12a38:	beq	129c8 <ftello64@plt+0x1564>
   12a3c:	b	12a78 <ftello64@plt+0x1614>
   12a40:	bl	11350 <__errno_location@plt>
   12a44:	mov	r4, r0
   12a48:	ldr	r9, [r4]
   12a4c:	mov	r8, #1
   12a50:	mov	r5, #0
   12a54:	cmp	r7, #0
   12a58:	bne	129b8 <ftello64@plt+0x1554>
   12a5c:	b	129c0 <ftello64@plt+0x155c>
   12a60:	bl	11350 <__errno_location@plt>
   12a64:	mov	r4, r0
   12a68:	ldr	r9, [r4]
   12a6c:	mov	r5, #0
   12a70:	cmp	r7, #0
   12a74:	beq	129c8 <ftello64@plt+0x1564>
   12a78:	mov	r0, #2
   12a7c:	bl	1144c <close@plt>
   12a80:	mov	r0, #1
   12a84:	bl	1144c <close@plt>
   12a88:	mov	r5, #0
   12a8c:	cmp	r8, #0
   12a90:	beq	129fc <ftello64@plt+0x1598>
   12a94:	b	129d8 <ftello64@plt+0x1574>
   12a98:	bl	11350 <__errno_location@plt>
   12a9c:	mov	r4, r0
   12aa0:	ldr	r9, [r4]
   12aa4:	mov	r0, #2
   12aa8:	bl	1144c <close@plt>
   12aac:	mov	r5, #0
   12ab0:	cmp	sl, #0
   12ab4:	bne	129c8 <ftello64@plt+0x1564>
   12ab8:	b	129d0 <ftello64@plt+0x156c>
   12abc:	push	{r4, r5, r6, r7, fp, lr}
   12ac0:	add	fp, sp, #16
   12ac4:	sub	sp, sp, #8
   12ac8:	mov	r4, r0
   12acc:	ldr	r0, [r0, #4]
   12ad0:	mov	r5, r3
   12ad4:	mov	r6, r2
   12ad8:	ldr	r1, [r4, #8]
   12adc:	cmp	r1, r0
   12ae0:	bne	12afc <ftello64@plt+0x1698>
   12ae4:	ldrd	r0, [r4, #16]
   12ae8:	cmp	r1, r0
   12aec:	bne	12afc <ftello64@plt+0x1698>
   12af0:	ldr	r0, [r4, #36]	; 0x24
   12af4:	cmp	r0, #0
   12af8:	beq	12b14 <ftello64@plt+0x16b0>
   12afc:	mov	r0, r4
   12b00:	mov	r2, r6
   12b04:	mov	r3, r5
   12b08:	sub	sp, fp, #16
   12b0c:	pop	{r4, r5, r6, r7, fp, lr}
   12b10:	b	113b0 <fseeko64@plt>
   12b14:	ldr	r7, [fp, #8]
   12b18:	mov	r0, r4
   12b1c:	bl	1138c <fileno@plt>
   12b20:	mov	r2, r6
   12b24:	mov	r3, r5
   12b28:	str	r7, [sp]
   12b2c:	bl	11278 <lseek64@plt>
   12b30:	and	r2, r0, r1
   12b34:	cmn	r2, #1
   12b38:	beq	12b58 <ftello64@plt+0x16f4>
   12b3c:	strd	r0, [r4, #80]	; 0x50
   12b40:	ldr	r0, [r4]
   12b44:	bic	r0, r0, #16
   12b48:	str	r0, [r4]
   12b4c:	mov	r0, #0
   12b50:	sub	sp, fp, #16
   12b54:	pop	{r4, r5, r6, r7, fp, pc}
   12b58:	mvn	r0, #0
   12b5c:	sub	sp, fp, #16
   12b60:	pop	{r4, r5, r6, r7, fp, pc}
   12b64:	mov	r1, #0
   12b68:	str	r1, [r0]
   12b6c:	str	r1, [r0, #4]
   12b70:	str	r1, [r0, #8]
   12b74:	bx	lr
   12b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b7c:	add	fp, sp, #28
   12b80:	sub	sp, sp, #4
   12b84:	mov	r9, r0
   12b88:	ldrb	r0, [r1]
   12b8c:	tst	r0, #16
   12b90:	bne	12c68 <ftello64@plt+0x1804>
   12b94:	ldr	r4, [r9, #8]
   12b98:	ldr	r0, [r9]
   12b9c:	mov	r5, r1
   12ba0:	mov	r8, #1
   12ba4:	add	sl, r4, r0
   12ba8:	mov	r6, r4
   12bac:	ldmib	r5, {r0, r1}
   12bb0:	cmp	r0, r1
   12bb4:	bcc	12bd4 <ftello64@plt+0x1770>
   12bb8:	b	12c1c <ftello64@plt+0x17b8>
   12bbc:	strb	r7, [r6], #1
   12bc0:	cmp	r7, #10
   12bc4:	beq	12c54 <ftello64@plt+0x17f0>
   12bc8:	ldmib	r5, {r0, r1}
   12bcc:	cmp	r0, r1
   12bd0:	bcs	12c1c <ftello64@plt+0x17b8>
   12bd4:	add	r1, r0, #1
   12bd8:	str	r1, [r5, #4]
   12bdc:	ldrb	r7, [r0]
   12be0:	cmp	r6, sl
   12be4:	bne	12bbc <ftello64@plt+0x1758>
   12be8:	ldr	r6, [r9]
   12bec:	mov	r0, r4
   12bf0:	mov	r1, r9
   12bf4:	mov	r2, #1
   12bf8:	mvn	r3, #0
   12bfc:	str	r8, [sp]
   12c00:	bl	16904 <ftello64@plt+0x54a0>
   12c04:	str	r0, [r9, #8]
   12c08:	mov	r4, r0
   12c0c:	add	r6, r0, r6
   12c10:	ldr	r0, [r9]
   12c14:	add	sl, r4, r0
   12c18:	b	12bbc <ftello64@plt+0x1758>
   12c1c:	mov	r0, r5
   12c20:	bl	113c8 <__uflow@plt>
   12c24:	mov	r7, r0
   12c28:	cmn	r0, #1
   12c2c:	bne	12be0 <ftello64@plt+0x177c>
   12c30:	cmp	r6, r4
   12c34:	beq	12c68 <ftello64@plt+0x1804>
   12c38:	ldrb	r0, [r5]
   12c3c:	tst	r0, #32
   12c40:	bne	12c68 <ftello64@plt+0x1804>
   12c44:	ldrb	r0, [r6, #-1]
   12c48:	mov	r7, #10
   12c4c:	cmp	r0, #10
   12c50:	bne	12be0 <ftello64@plt+0x177c>
   12c54:	sub	r0, r6, r4
   12c58:	str	r0, [r9, #4]
   12c5c:	mov	r0, r9
   12c60:	sub	sp, fp, #28
   12c64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c68:	mov	r9, #0
   12c6c:	mov	r0, r9
   12c70:	sub	sp, fp, #28
   12c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c7c:	add	fp, sp, #28
   12c80:	sub	sp, sp, #4
   12c84:	mov	sl, r0
   12c88:	ldrb	r0, [r1]
   12c8c:	tst	r0, #16
   12c90:	bne	12d6c <ftello64@plt+0x1908>
   12c94:	ldr	r4, [sl, #8]
   12c98:	ldr	r0, [sl]
   12c9c:	mov	r8, r2
   12ca0:	mov	r6, r1
   12ca4:	add	r9, r4, r0
   12ca8:	mov	r7, r4
   12cac:	ldmib	r6, {r0, r1}
   12cb0:	cmp	r0, r1
   12cb4:	bcc	12cd4 <ftello64@plt+0x1870>
   12cb8:	b	12d20 <ftello64@plt+0x18bc>
   12cbc:	strb	r5, [r7], #1
   12cc0:	cmp	r5, r8
   12cc4:	beq	12d58 <ftello64@plt+0x18f4>
   12cc8:	ldmib	r6, {r0, r1}
   12ccc:	cmp	r0, r1
   12cd0:	bcs	12d20 <ftello64@plt+0x18bc>
   12cd4:	add	r1, r0, #1
   12cd8:	str	r1, [r6, #4]
   12cdc:	ldrb	r5, [r0]
   12ce0:	cmp	r7, r9
   12ce4:	bne	12cbc <ftello64@plt+0x1858>
   12ce8:	ldr	r7, [sl]
   12cec:	mov	r0, #1
   12cf0:	mov	r1, sl
   12cf4:	mov	r2, #1
   12cf8:	mvn	r3, #0
   12cfc:	str	r0, [sp]
   12d00:	mov	r0, r4
   12d04:	bl	16904 <ftello64@plt+0x54a0>
   12d08:	str	r0, [sl, #8]
   12d0c:	mov	r4, r0
   12d10:	add	r7, r0, r7
   12d14:	ldr	r0, [sl]
   12d18:	add	r9, r4, r0
   12d1c:	b	12cbc <ftello64@plt+0x1858>
   12d20:	mov	r0, r6
   12d24:	bl	113c8 <__uflow@plt>
   12d28:	mov	r5, r0
   12d2c:	cmn	r0, #1
   12d30:	bne	12ce0 <ftello64@plt+0x187c>
   12d34:	cmp	r7, r4
   12d38:	beq	12d6c <ftello64@plt+0x1908>
   12d3c:	ldrb	r0, [r6]
   12d40:	tst	r0, #32
   12d44:	bne	12d6c <ftello64@plt+0x1908>
   12d48:	ldrb	r0, [r7, #-1]
   12d4c:	mov	r5, r8
   12d50:	cmp	r0, r8
   12d54:	bne	12ce0 <ftello64@plt+0x187c>
   12d58:	sub	r0, r7, r4
   12d5c:	str	r0, [sl, #4]
   12d60:	mov	r0, sl
   12d64:	sub	sp, fp, #28
   12d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d6c:	mov	sl, #0
   12d70:	mov	r0, sl
   12d74:	sub	sp, fp, #28
   12d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d7c:	ldr	r0, [r0, #8]
   12d80:	b	17c10 <ftello64@plt+0x67ac>
   12d84:	push	{r4, r5, fp, lr}
   12d88:	add	fp, sp, #8
   12d8c:	cmp	r0, #0
   12d90:	beq	12e24 <ftello64@plt+0x19c0>
   12d94:	mov	r1, #47	; 0x2f
   12d98:	mov	r4, r0
   12d9c:	bl	113ec <strrchr@plt>
   12da0:	cmp	r0, #0
   12da4:	mov	r5, r4
   12da8:	addne	r5, r0, #1
   12dac:	sub	r0, r5, r4
   12db0:	cmp	r0, #7
   12db4:	blt	12e08 <ftello64@plt+0x19a4>
   12db8:	movw	r1, #40377	; 0x9db9
   12dbc:	sub	r0, r5, #7
   12dc0:	mov	r2, #7
   12dc4:	movt	r1, #1
   12dc8:	bl	11434 <strncmp@plt>
   12dcc:	cmp	r0, #0
   12dd0:	bne	12e08 <ftello64@plt+0x19a4>
   12dd4:	movw	r1, #40385	; 0x9dc1
   12dd8:	mov	r0, r5
   12ddc:	mov	r2, #3
   12de0:	movt	r1, #1
   12de4:	bl	11434 <strncmp@plt>
   12de8:	cmp	r0, #0
   12dec:	beq	12df8 <ftello64@plt+0x1994>
   12df0:	mov	r4, r5
   12df4:	b	12e08 <ftello64@plt+0x19a4>
   12df8:	movw	r0, #45416	; 0xb168
   12dfc:	add	r4, r5, #3
   12e00:	movt	r0, #2
   12e04:	str	r4, [r0]
   12e08:	movw	r0, #45420	; 0xb16c
   12e0c:	movt	r0, #2
   12e10:	str	r4, [r0]
   12e14:	movw	r0, #45464	; 0xb198
   12e18:	movt	r0, #2
   12e1c:	str	r4, [r0]
   12e20:	pop	{r4, r5, fp, pc}
   12e24:	movw	r0, #45432	; 0xb178
   12e28:	mov	r1, #55	; 0x37
   12e2c:	mov	r2, #1
   12e30:	movt	r0, #2
   12e34:	ldr	r3, [r0]
   12e38:	movw	r0, #40321	; 0x9d81
   12e3c:	movt	r0, #1
   12e40:	bl	1126c <fwrite@plt>
   12e44:	bl	11440 <abort@plt>
   12e48:	push	{r4, r5, r6, sl, fp, lr}
   12e4c:	add	fp, sp, #16
   12e50:	mov	r4, r0
   12e54:	movw	r0, #45472	; 0xb1a0
   12e58:	movt	r0, #2
   12e5c:	cmp	r4, #0
   12e60:	moveq	r4, r0
   12e64:	bl	11350 <__errno_location@plt>
   12e68:	ldr	r6, [r0]
   12e6c:	mov	r5, r0
   12e70:	mov	r0, r4
   12e74:	mov	r1, #48	; 0x30
   12e78:	bl	16b34 <ftello64@plt+0x56d0>
   12e7c:	str	r6, [r5]
   12e80:	pop	{r4, r5, r6, sl, fp, pc}
   12e84:	movw	r1, #45472	; 0xb1a0
   12e88:	cmp	r0, #0
   12e8c:	movt	r1, #2
   12e90:	movne	r1, r0
   12e94:	ldr	r0, [r1]
   12e98:	bx	lr
   12e9c:	movw	r2, #45472	; 0xb1a0
   12ea0:	cmp	r0, #0
   12ea4:	movt	r2, #2
   12ea8:	movne	r2, r0
   12eac:	str	r1, [r2]
   12eb0:	bx	lr
   12eb4:	movw	r3, #45472	; 0xb1a0
   12eb8:	cmp	r0, #0
   12ebc:	and	r2, r2, #1
   12ec0:	movt	r3, #2
   12ec4:	movne	r3, r0
   12ec8:	ubfx	r0, r1, #5, #3
   12ecc:	and	r1, r1, #31
   12ed0:	add	ip, r3, r0, lsl #2
   12ed4:	mov	r0, #1
   12ed8:	ldr	r3, [ip, #8]
   12edc:	and	r0, r0, r3, lsr r1
   12ee0:	eor	r2, r0, r2
   12ee4:	eor	r1, r3, r2, lsl r1
   12ee8:	str	r1, [ip, #8]
   12eec:	bx	lr
   12ef0:	movw	r2, #45472	; 0xb1a0
   12ef4:	cmp	r0, #0
   12ef8:	movt	r2, #2
   12efc:	movne	r2, r0
   12f00:	ldr	r0, [r2, #4]
   12f04:	str	r1, [r2, #4]
   12f08:	bx	lr
   12f0c:	push	{fp, lr}
   12f10:	mov	fp, sp
   12f14:	movw	r3, #45472	; 0xb1a0
   12f18:	cmp	r0, #0
   12f1c:	movt	r3, #2
   12f20:	movne	r3, r0
   12f24:	cmp	r1, #0
   12f28:	mov	r0, #10
   12f2c:	cmpne	r2, #0
   12f30:	str	r0, [r3]
   12f34:	bne	12f3c <ftello64@plt+0x1ad8>
   12f38:	bl	11440 <abort@plt>
   12f3c:	str	r1, [r3, #40]	; 0x28
   12f40:	str	r2, [r3, #44]	; 0x2c
   12f44:	pop	{fp, pc}
   12f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f4c:	add	fp, sp, #28
   12f50:	sub	sp, sp, #20
   12f54:	mov	r7, r0
   12f58:	ldr	r0, [fp, #8]
   12f5c:	movw	r5, #45472	; 0xb1a0
   12f60:	mov	r8, r3
   12f64:	mov	r9, r2
   12f68:	mov	sl, r1
   12f6c:	movt	r5, #2
   12f70:	cmp	r0, #0
   12f74:	movne	r5, r0
   12f78:	bl	11350 <__errno_location@plt>
   12f7c:	ldr	r2, [r5, #40]	; 0x28
   12f80:	ldr	r3, [r5, #44]	; 0x2c
   12f84:	mov	r4, r0
   12f88:	ldm	r5, {r0, r1}
   12f8c:	add	r5, r5, #8
   12f90:	ldr	r6, [r4]
   12f94:	stm	sp, {r0, r1, r5}
   12f98:	mov	r0, r7
   12f9c:	mov	r1, sl
   12fa0:	str	r2, [sp, #12]
   12fa4:	str	r3, [sp, #16]
   12fa8:	mov	r2, r9
   12fac:	mov	r3, r8
   12fb0:	bl	12fc0 <ftello64@plt+0x1b5c>
   12fb4:	str	r6, [r4]
   12fb8:	sub	sp, fp, #28
   12fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fc4:	add	fp, sp, #28
   12fc8:	sub	sp, sp, #156	; 0x9c
   12fcc:	str	r0, [fp, #-84]	; 0xffffffac
   12fd0:	add	r0, r2, #1
   12fd4:	mov	r6, r1
   12fd8:	mov	r7, r3
   12fdc:	str	r2, [fp, #-80]	; 0xffffffb0
   12fe0:	str	r0, [sp, #80]	; 0x50
   12fe4:	ldr	r0, [fp, #12]
   12fe8:	and	r1, r0, #1
   12fec:	str	r1, [sp, #36]	; 0x24
   12ff0:	and	r1, r0, #4
   12ff4:	str	r1, [sp, #32]
   12ff8:	ubfx	r8, r0, #1, #1
   12ffc:	bl	11284 <__ctype_get_mb_cur_max@plt>
   13000:	str	r0, [sp, #40]	; 0x28
   13004:	ldr	r0, [fp, #24]
   13008:	ldr	r4, [fp, #8]
   1300c:	mov	r1, #0
   13010:	str	r1, [fp, #-52]	; 0xffffffcc
   13014:	mov	r1, #0
   13018:	str	r1, [sp, #60]	; 0x3c
   1301c:	mov	r1, #1
   13020:	str	r1, [sp, #84]	; 0x54
   13024:	str	r0, [sp, #76]	; 0x4c
   13028:	ldr	r0, [fp, #20]
   1302c:	str	r0, [sp, #72]	; 0x48
   13030:	mov	r0, #0
   13034:	str	r0, [sp, #56]	; 0x38
   13038:	mov	r0, #0
   1303c:	str	r0, [fp, #-88]	; 0xffffffa8
   13040:	mov	r0, #0
   13044:	str	r0, [fp, #-72]	; 0xffffffb8
   13048:	mov	r0, #0
   1304c:	cmp	r4, #10
   13050:	bhi	1436c <ftello64@plt+0x2f08>
   13054:	add	r1, pc, #24
   13058:	ldr	ip, [fp, #-84]	; 0xffffffac
   1305c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13060:	mov	r5, r6
   13064:	mov	r9, #0
   13068:	mov	r2, #1
   1306c:	mov	r3, #0
   13070:	ldr	pc, [r1, r4, lsl #2]
   13074:	andeq	r3, r1, ip, lsr r1
   13078:	andeq	r3, r1, r8, ror r1
   1307c:	andeq	r3, r1, ip, asr #2
   13080:	andeq	r3, r1, r4, lsr r1
   13084:	andeq	r3, r1, ip, ror #2
   13088:	ldrdeq	r3, [r1], -r0
   1308c:	andeq	r3, r1, ip, asr r1
   13090:	andeq	r3, r1, r8, asr #8
   13094:	andeq	r3, r1, r0, lsr #1
   13098:	andeq	r3, r1, r0, lsr #1
   1309c:	ldrdeq	r3, [r1], -r8
   130a0:	movw	r6, #40467	; 0x9e13
   130a4:	mov	r0, #0
   130a8:	mov	r2, #5
   130ac:	movt	r6, #1
   130b0:	mov	r1, r6
   130b4:	bl	11218 <dcgettext@plt>
   130b8:	cmp	r0, r6
   130bc:	str	r0, [sp, #72]	; 0x48
   130c0:	bne	132b0 <ftello64@plt+0x1e4c>
   130c4:	bl	19088 <ftello64@plt+0x7c24>
   130c8:	ldrb	r1, [r0]
   130cc:	and	r1, r1, #223	; 0xdf
   130d0:	cmp	r1, #71	; 0x47
   130d4:	beq	13230 <ftello64@plt+0x1dcc>
   130d8:	cmp	r1, #85	; 0x55
   130dc:	bne	13294 <ftello64@plt+0x1e30>
   130e0:	ldrb	r1, [r0, #1]
   130e4:	and	r1, r1, #223	; 0xdf
   130e8:	cmp	r1, #84	; 0x54
   130ec:	bne	13294 <ftello64@plt+0x1e30>
   130f0:	ldrb	r1, [r0, #2]
   130f4:	and	r1, r1, #223	; 0xdf
   130f8:	cmp	r1, #70	; 0x46
   130fc:	bne	13294 <ftello64@plt+0x1e30>
   13100:	ldrb	r1, [r0, #3]
   13104:	cmp	r1, #45	; 0x2d
   13108:	bne	13294 <ftello64@plt+0x1e30>
   1310c:	ldrb	r1, [r0, #4]
   13110:	cmp	r1, #56	; 0x38
   13114:	bne	13294 <ftello64@plt+0x1e30>
   13118:	ldrb	r0, [r0, #5]
   1311c:	cmp	r0, #0
   13120:	movw	r0, #40471	; 0x9e17
   13124:	movt	r0, #1
   13128:	str	r0, [sp, #72]	; 0x48
   1312c:	bne	13294 <ftello64@plt+0x1e30>
   13130:	b	132b0 <ftello64@plt+0x1e4c>
   13134:	mov	r0, #1
   13138:	b	13178 <ftello64@plt+0x1d14>
   1313c:	mov	r4, #0
   13140:	mov	r9, #0
   13144:	mov	r2, r0
   13148:	b	131c8 <ftello64@plt+0x1d64>
   1314c:	tst	r8, #1
   13150:	bne	13178 <ftello64@plt+0x1d14>
   13154:	mov	r2, r0
   13158:	b	131a0 <ftello64@plt+0x1d3c>
   1315c:	mov	r0, #1
   13160:	mov	r9, #0
   13164:	mov	r4, #5
   13168:	b	131e4 <ftello64@plt+0x1d80>
   1316c:	mov	r2, #1
   13170:	tst	r8, #1
   13174:	beq	131a0 <ftello64@plt+0x1d3c>
   13178:	mov	r1, #1
   1317c:	mov	r9, #0
   13180:	mov	r4, #2
   13184:	mov	r2, r0
   13188:	mov	r3, #1
   1318c:	str	r1, [fp, #-72]	; 0xffffffb8
   13190:	movw	r1, #40469	; 0x9e15
   13194:	movt	r1, #1
   13198:	str	r1, [fp, #-88]	; 0xffffffa8
   1319c:	b	13448 <ftello64@plt+0x1fe4>
   131a0:	cmp	r5, #0
   131a4:	mov	r9, #1
   131a8:	mov	r4, #2
   131ac:	movne	r0, #39	; 0x27
   131b0:	strbne	r0, [ip]
   131b4:	movw	r0, #40469	; 0x9e15
   131b8:	movt	r0, #1
   131bc:	str	r0, [fp, #-88]	; 0xffffffa8
   131c0:	mov	r0, #1
   131c4:	str	r0, [fp, #-72]	; 0xffffffb8
   131c8:	mov	r3, #0
   131cc:	b	13448 <ftello64@plt+0x1fe4>
   131d0:	mov	r4, #5
   131d4:	tst	r8, #1
   131d8:	beq	13200 <ftello64@plt+0x1d9c>
   131dc:	mov	r0, #1
   131e0:	mov	r9, #0
   131e4:	str	r0, [fp, #-72]	; 0xffffffb8
   131e8:	movw	r0, #40465	; 0x9e11
   131ec:	mov	r2, #1
   131f0:	mov	r3, #1
   131f4:	movt	r0, #1
   131f8:	str	r0, [fp, #-88]	; 0xffffffa8
   131fc:	b	13448 <ftello64@plt+0x1fe4>
   13200:	cmp	r5, #0
   13204:	mov	r3, #0
   13208:	mov	r9, #1
   1320c:	mov	r2, #1
   13210:	movne	r0, #34	; 0x22
   13214:	strbne	r0, [ip]
   13218:	movw	r0, #40465	; 0x9e11
   1321c:	movt	r0, #1
   13220:	str	r0, [fp, #-88]	; 0xffffffa8
   13224:	mov	r0, #1
   13228:	str	r0, [fp, #-72]	; 0xffffffb8
   1322c:	b	13448 <ftello64@plt+0x1fe4>
   13230:	ldrb	r1, [r0, #1]
   13234:	and	r1, r1, #223	; 0xdf
   13238:	cmp	r1, #66	; 0x42
   1323c:	bne	13294 <ftello64@plt+0x1e30>
   13240:	ldrb	r1, [r0, #2]
   13244:	cmp	r1, #49	; 0x31
   13248:	bne	13294 <ftello64@plt+0x1e30>
   1324c:	ldrb	r1, [r0, #3]
   13250:	cmp	r1, #56	; 0x38
   13254:	bne	13294 <ftello64@plt+0x1e30>
   13258:	ldrb	r1, [r0, #4]
   1325c:	cmp	r1, #48	; 0x30
   13260:	bne	13294 <ftello64@plt+0x1e30>
   13264:	ldrb	r1, [r0, #5]
   13268:	cmp	r1, #51	; 0x33
   1326c:	bne	13294 <ftello64@plt+0x1e30>
   13270:	ldrb	r1, [r0, #6]
   13274:	cmp	r1, #48	; 0x30
   13278:	bne	13294 <ftello64@plt+0x1e30>
   1327c:	ldrb	r0, [r0, #7]
   13280:	cmp	r0, #0
   13284:	movw	r0, #40479	; 0x9e1f
   13288:	movt	r0, #1
   1328c:	str	r0, [sp, #72]	; 0x48
   13290:	beq	132b0 <ftello64@plt+0x1e4c>
   13294:	movw	r1, #40465	; 0x9e11
   13298:	movw	r0, #40469	; 0x9e15
   1329c:	cmp	r4, #9
   132a0:	movt	r1, #1
   132a4:	movt	r0, #1
   132a8:	moveq	r0, r1
   132ac:	str	r0, [sp, #72]	; 0x48
   132b0:	movw	r6, #40469	; 0x9e15
   132b4:	mov	r0, #0
   132b8:	mov	r2, #5
   132bc:	movt	r6, #1
   132c0:	mov	r1, r6
   132c4:	bl	11218 <dcgettext@plt>
   132c8:	cmp	r0, r6
   132cc:	str	r0, [sp, #76]	; 0x4c
   132d0:	beq	1331c <ftello64@plt+0x1eb8>
   132d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   132d8:	mov	r9, #0
   132dc:	tst	r8, #1
   132e0:	bne	13424 <ftello64@plt+0x1fc0>
   132e4:	ldr	r0, [sp, #72]	; 0x48
   132e8:	ldrb	r0, [r0]
   132ec:	cmp	r0, #0
   132f0:	beq	13424 <ftello64@plt+0x1fc0>
   132f4:	ldr	r1, [sp, #72]	; 0x48
   132f8:	mov	r9, #0
   132fc:	add	r1, r1, #1
   13300:	cmp	r9, r5
   13304:	strbcc	r0, [ip, r9]
   13308:	ldrb	r0, [r1, r9]
   1330c:	add	r9, r9, #1
   13310:	cmp	r0, #0
   13314:	bne	13300 <ftello64@plt+0x1e9c>
   13318:	b	13424 <ftello64@plt+0x1fc0>
   1331c:	bl	19088 <ftello64@plt+0x7c24>
   13320:	ldrb	r1, [r0]
   13324:	and	r1, r1, #223	; 0xdf
   13328:	cmp	r1, #71	; 0x47
   1332c:	beq	1339c <ftello64@plt+0x1f38>
   13330:	ldr	ip, [fp, #-84]	; 0xffffffac
   13334:	cmp	r1, #85	; 0x55
   13338:	bne	133f8 <ftello64@plt+0x1f94>
   1333c:	ldrb	r1, [r0, #1]
   13340:	and	r1, r1, #223	; 0xdf
   13344:	cmp	r1, #84	; 0x54
   13348:	bne	133f8 <ftello64@plt+0x1f94>
   1334c:	ldrb	r1, [r0, #2]
   13350:	and	r1, r1, #223	; 0xdf
   13354:	cmp	r1, #70	; 0x46
   13358:	bne	133f8 <ftello64@plt+0x1f94>
   1335c:	ldrb	r1, [r0, #3]
   13360:	cmp	r1, #45	; 0x2d
   13364:	bne	133f8 <ftello64@plt+0x1f94>
   13368:	ldrb	r1, [r0, #4]
   1336c:	cmp	r1, #56	; 0x38
   13370:	bne	133f8 <ftello64@plt+0x1f94>
   13374:	ldrb	r0, [r0, #5]
   13378:	cmp	r0, #0
   1337c:	bne	133f8 <ftello64@plt+0x1f94>
   13380:	movw	r0, #40475	; 0x9e1b
   13384:	movt	r0, #1
   13388:	str	r0, [sp, #76]	; 0x4c
   1338c:	mov	r9, #0
   13390:	tst	r8, #1
   13394:	beq	132e4 <ftello64@plt+0x1e80>
   13398:	b	13424 <ftello64@plt+0x1fc0>
   1339c:	ldrb	r1, [r0, #1]
   133a0:	ldr	ip, [fp, #-84]	; 0xffffffac
   133a4:	and	r1, r1, #223	; 0xdf
   133a8:	cmp	r1, #66	; 0x42
   133ac:	bne	133f8 <ftello64@plt+0x1f94>
   133b0:	ldrb	r1, [r0, #2]
   133b4:	cmp	r1, #49	; 0x31
   133b8:	bne	133f8 <ftello64@plt+0x1f94>
   133bc:	ldrb	r1, [r0, #3]
   133c0:	cmp	r1, #56	; 0x38
   133c4:	bne	133f8 <ftello64@plt+0x1f94>
   133c8:	ldrb	r1, [r0, #4]
   133cc:	cmp	r1, #48	; 0x30
   133d0:	bne	133f8 <ftello64@plt+0x1f94>
   133d4:	ldrb	r1, [r0, #5]
   133d8:	cmp	r1, #51	; 0x33
   133dc:	bne	133f8 <ftello64@plt+0x1f94>
   133e0:	ldrb	r1, [r0, #6]
   133e4:	cmp	r1, #48	; 0x30
   133e8:	bne	133f8 <ftello64@plt+0x1f94>
   133ec:	ldrb	r0, [r0, #7]
   133f0:	cmp	r0, #0
   133f4:	beq	1420c <ftello64@plt+0x2da8>
   133f8:	movw	r0, #40469	; 0x9e15
   133fc:	cmp	r4, #9
   13400:	movt	r0, #1
   13404:	mov	r1, r0
   13408:	movw	r0, #40465	; 0x9e11
   1340c:	movt	r0, #1
   13410:	moveq	r1, r0
   13414:	str	r1, [sp, #76]	; 0x4c
   13418:	mov	r9, #0
   1341c:	tst	r8, #1
   13420:	beq	132e4 <ftello64@plt+0x1e80>
   13424:	ldr	r6, [sp, #76]	; 0x4c
   13428:	mov	r0, r6
   1342c:	bl	11338 <strlen@plt>
   13430:	ldr	ip, [fp, #-84]	; 0xffffffac
   13434:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13438:	str	r0, [fp, #-72]	; 0xffffffb8
   1343c:	str	r6, [fp, #-88]	; 0xffffffa8
   13440:	mov	r2, #1
   13444:	mov	r3, r8
   13448:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1344c:	str	r4, [fp, #-64]	; 0xffffffc0
   13450:	mov	sl, #0
   13454:	str	r3, [fp, #-76]	; 0xffffffb4
   13458:	str	r2, [sp, #88]	; 0x58
   1345c:	cmp	r0, #0
   13460:	movwne	r0, #1
   13464:	and	r1, r0, r3
   13468:	and	r1, r2, r1
   1346c:	str	r1, [sp, #48]	; 0x30
   13470:	sub	r1, r4, #2
   13474:	clz	r1, r1
   13478:	lsr	r1, r1, #5
   1347c:	and	r1, r1, r3
   13480:	str	r1, [sp, #44]	; 0x2c
   13484:	subs	r1, r4, #2
   13488:	eor	r4, r3, #1
   1348c:	movwne	r1, #1
   13490:	str	r4, [sp, #92]	; 0x5c
   13494:	orr	r4, r1, r4
   13498:	and	r1, r1, r2
   1349c:	and	r0, r0, r1
   134a0:	str	r4, [sp, #64]	; 0x40
   134a4:	ldr	r4, [sp, #84]	; 0x54
   134a8:	str	r0, [fp, #-60]	; 0xffffffc4
   134ac:	orr	r0, r1, r3
   134b0:	ldr	r1, [fp, #16]
   134b4:	eor	r0, r0, #1
   134b8:	clz	r1, r1
   134bc:	lsr	r1, r1, #5
   134c0:	orr	r0, r1, r0
   134c4:	str	r0, [fp, #-68]	; 0xffffffbc
   134c8:	eor	r0, r2, #1
   134cc:	str	r0, [sp, #52]	; 0x34
   134d0:	cmn	r7, #1
   134d4:	beq	134e4 <ftello64@plt+0x2080>
   134d8:	cmp	sl, r7
   134dc:	bne	134f0 <ftello64@plt+0x208c>
   134e0:	b	14184 <ftello64@plt+0x2d20>
   134e4:	ldrb	r0, [lr, sl]
   134e8:	cmp	r0, #0
   134ec:	beq	1418c <ftello64@plt+0x2d28>
   134f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   134f4:	cmp	r0, #0
   134f8:	beq	13558 <ftello64@plt+0x20f4>
   134fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13500:	mov	r6, r5
   13504:	add	r5, sl, r0
   13508:	cmp	r0, #2
   1350c:	bcc	13578 <ftello64@plt+0x2114>
   13510:	mov	r0, #0
   13514:	cmn	r7, #1
   13518:	str	r0, [fp, #-56]	; 0xffffffc8
   1351c:	bne	13534 <ftello64@plt+0x20d0>
   13520:	mov	r0, lr
   13524:	bl	11338 <strlen@plt>
   13528:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1352c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13530:	mov	r7, r0
   13534:	cmp	r5, r7
   13538:	bls	13588 <ftello64@plt+0x2124>
   1353c:	mov	r0, #0
   13540:	mov	r5, r6
   13544:	str	r0, [fp, #-48]	; 0xffffffd0
   13548:	ldrb	r6, [lr, sl]
   1354c:	cmp	r6, #126	; 0x7e
   13550:	bls	135d8 <ftello64@plt+0x2174>
   13554:	b	13b34 <ftello64@plt+0x26d0>
   13558:	mov	r0, #0
   1355c:	str	r0, [fp, #-56]	; 0xffffffc8
   13560:	mov	r0, #0
   13564:	str	r0, [fp, #-48]	; 0xffffffd0
   13568:	ldrb	r6, [lr, sl]
   1356c:	cmp	r6, #126	; 0x7e
   13570:	bls	135d8 <ftello64@plt+0x2174>
   13574:	b	13b34 <ftello64@plt+0x26d0>
   13578:	mov	r0, #0
   1357c:	str	r0, [fp, #-56]	; 0xffffffc8
   13580:	cmp	r5, r7
   13584:	bhi	1353c <ftello64@plt+0x20d8>
   13588:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1358c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13590:	add	r0, lr, sl
   13594:	bl	1132c <bcmp@plt>
   13598:	ldr	r2, [sp, #92]	; 0x5c
   1359c:	cmp	r0, #0
   135a0:	mov	r1, r0
   135a4:	mov	r5, r6
   135a8:	movwne	r1, #1
   135ac:	orr	r1, r1, r2
   135b0:	tst	r1, #1
   135b4:	beq	1424c <ftello64@plt+0x2de8>
   135b8:	ldr	ip, [fp, #-84]	; 0xffffffac
   135bc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   135c0:	clz	r0, r0
   135c4:	lsr	r0, r0, #5
   135c8:	str	r0, [fp, #-48]	; 0xffffffd0
   135cc:	ldrb	r6, [lr, sl]
   135d0:	cmp	r6, #126	; 0x7e
   135d4:	bhi	13b34 <ftello64@plt+0x26d0>
   135d8:	add	r3, pc, #16
   135dc:	mov	r8, #1
   135e0:	mov	r2, #110	; 0x6e
   135e4:	mov	r0, #97	; 0x61
   135e8:	mov	r1, #0
   135ec:	ldr	pc, [r3, r6, lsl #2]
   135f0:	andeq	r3, r1, ip, ror #17
   135f4:	andeq	r3, r1, r4, lsr fp
   135f8:	andeq	r3, r1, r4, lsr fp
   135fc:	andeq	r3, r1, r4, lsr fp
   13600:	andeq	r3, r1, r4, lsr fp
   13604:	andeq	r3, r1, r4, lsr fp
   13608:	andeq	r3, r1, r4, lsr fp
   1360c:	andeq	r3, r1, r8, ror #23
   13610:	andeq	r3, r1, ip, asr #17
   13614:	andeq	r3, r1, r4, asr #17
   13618:	ldrdeq	r3, [r1], -r8
   1361c:	andeq	r3, r1, r8, lsl #20
   13620:			; <UNDEFINED> instruction: 0x000138bc
   13624:	ldrdeq	r3, [r1], -r4
   13628:	andeq	r3, r1, r4, lsr fp
   1362c:	andeq	r3, r1, r4, lsr fp
   13630:	andeq	r3, r1, r4, lsr fp
   13634:	andeq	r3, r1, r4, lsr fp
   13638:	andeq	r3, r1, r4, lsr fp
   1363c:	andeq	r3, r1, r4, lsr fp
   13640:	andeq	r3, r1, r4, lsr fp
   13644:	andeq	r3, r1, r4, lsr fp
   13648:	andeq	r3, r1, r4, lsr fp
   1364c:	andeq	r3, r1, r4, lsr fp
   13650:	andeq	r3, r1, r4, lsr fp
   13654:	andeq	r3, r1, r4, lsr fp
   13658:	andeq	r3, r1, r4, lsr fp
   1365c:	andeq	r3, r1, r4, lsr fp
   13660:	andeq	r3, r1, r4, lsr fp
   13664:	andeq	r3, r1, r4, lsr fp
   13668:	andeq	r3, r1, r4, lsr fp
   1366c:	andeq	r3, r1, r4, lsr fp
   13670:	andeq	r3, r1, r0, ror #16
   13674:	andeq	r3, r1, r4, ror #16
   13678:	andeq	r3, r1, r4, ror #16
   1367c:	andeq	r3, r1, r4, asr r8
   13680:	andeq	r3, r1, r4, ror #16
   13684:	andeq	r3, r1, ip, ror #15
   13688:	andeq	r3, r1, r4, ror #16
   1368c:	andeq	r3, r1, r0, lsl sl
   13690:	andeq	r3, r1, r4, ror #16
   13694:	andeq	r3, r1, r4, ror #16
   13698:	andeq	r3, r1, r4, ror #16
   1369c:	andeq	r3, r1, ip, ror #15
   136a0:	andeq	r3, r1, ip, ror #15
   136a4:	andeq	r3, r1, ip, ror #15
   136a8:	andeq	r3, r1, ip, ror #15
   136ac:	andeq	r3, r1, ip, ror #15
   136b0:	andeq	r3, r1, ip, ror #15
   136b4:	andeq	r3, r1, ip, ror #15
   136b8:	andeq	r3, r1, ip, ror #15
   136bc:	andeq	r3, r1, ip, ror #15
   136c0:	andeq	r3, r1, ip, ror #15
   136c4:	andeq	r3, r1, ip, ror #15
   136c8:	andeq	r3, r1, ip, ror #15
   136cc:	andeq	r3, r1, ip, ror #15
   136d0:	andeq	r3, r1, ip, ror #15
   136d4:	andeq	r3, r1, ip, ror #15
   136d8:	andeq	r3, r1, ip, ror #15
   136dc:	andeq	r3, r1, r4, ror #16
   136e0:	andeq	r3, r1, r4, ror #16
   136e4:	andeq	r3, r1, r4, ror #16
   136e8:	andeq	r3, r1, r4, ror #16
   136ec:	ldrdeq	r3, [r1], -r4
   136f0:	andeq	r3, r1, r4, lsr fp
   136f4:	andeq	r3, r1, ip, ror #15
   136f8:	andeq	r3, r1, ip, ror #15
   136fc:	andeq	r3, r1, ip, ror #15
   13700:	andeq	r3, r1, ip, ror #15
   13704:	andeq	r3, r1, ip, ror #15
   13708:	andeq	r3, r1, ip, ror #15
   1370c:	andeq	r3, r1, ip, ror #15
   13710:	andeq	r3, r1, ip, ror #15
   13714:	andeq	r3, r1, ip, ror #15
   13718:	andeq	r3, r1, ip, ror #15
   1371c:	andeq	r3, r1, ip, ror #15
   13720:	andeq	r3, r1, ip, ror #15
   13724:	andeq	r3, r1, ip, ror #15
   13728:	andeq	r3, r1, ip, ror #15
   1372c:	andeq	r3, r1, ip, ror #15
   13730:	andeq	r3, r1, ip, ror #15
   13734:	andeq	r3, r1, ip, ror #15
   13738:	andeq	r3, r1, ip, ror #15
   1373c:	andeq	r3, r1, ip, ror #15
   13740:	andeq	r3, r1, ip, ror #15
   13744:	andeq	r3, r1, ip, ror #15
   13748:	andeq	r3, r1, ip, ror #15
   1374c:	andeq	r3, r1, ip, ror #15
   13750:	andeq	r3, r1, ip, ror #15
   13754:	andeq	r3, r1, ip, ror #15
   13758:	andeq	r3, r1, ip, ror #15
   1375c:	andeq	r3, r1, r4, ror #16
   13760:	muleq	r1, r8, r8
   13764:	andeq	r3, r1, ip, ror #15
   13768:	andeq	r3, r1, r4, ror #16
   1376c:	andeq	r3, r1, ip, ror #15
   13770:	andeq	r3, r1, r4, ror #16
   13774:	andeq	r3, r1, ip, ror #15
   13778:	andeq	r3, r1, ip, ror #15
   1377c:	andeq	r3, r1, ip, ror #15
   13780:	andeq	r3, r1, ip, ror #15
   13784:	andeq	r3, r1, ip, ror #15
   13788:	andeq	r3, r1, ip, ror #15
   1378c:	andeq	r3, r1, ip, ror #15
   13790:	andeq	r3, r1, ip, ror #15
   13794:	andeq	r3, r1, ip, ror #15
   13798:	andeq	r3, r1, ip, ror #15
   1379c:	andeq	r3, r1, ip, ror #15
   137a0:	andeq	r3, r1, ip, ror #15
   137a4:	andeq	r3, r1, ip, ror #15
   137a8:	andeq	r3, r1, ip, ror #15
   137ac:	andeq	r3, r1, ip, ror #15
   137b0:	andeq	r3, r1, ip, ror #15
   137b4:	andeq	r3, r1, ip, ror #15
   137b8:	andeq	r3, r1, ip, ror #15
   137bc:	andeq	r3, r1, ip, ror #15
   137c0:	andeq	r3, r1, ip, ror #15
   137c4:	andeq	r3, r1, ip, ror #15
   137c8:	andeq	r3, r1, ip, ror #15
   137cc:	andeq	r3, r1, ip, ror #15
   137d0:	andeq	r3, r1, ip, ror #15
   137d4:	andeq	r3, r1, ip, ror #15
   137d8:	andeq	r3, r1, ip, ror #15
   137dc:	andeq	r3, r1, ip, lsr #16
   137e0:	andeq	r3, r1, r4, ror #16
   137e4:	andeq	r3, r1, ip, lsr #16
   137e8:	andeq	r3, r1, r4, asr r8
   137ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   137f0:	tst	r0, #1
   137f4:	bne	13aac <ftello64@plt+0x2648>
   137f8:	ldr	r1, [fp, #16]
   137fc:	ubfx	r0, r6, #5, #3
   13800:	mov	r2, #1
   13804:	ldr	r0, [r1, r0, lsl #2]
   13808:	and	r1, r6, #31
   1380c:	tst	r0, r2, lsl r1
   13810:	beq	13aac <ftello64@plt+0x2648>
   13814:	mov	r0, r6
   13818:	mov	r1, r8
   1381c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13820:	tst	r2, #1
   13824:	beq	13acc <ftello64@plt+0x2668>
   13828:	b	14228 <ftello64@plt+0x2dc4>
   1382c:	cmp	r7, #1
   13830:	beq	13854 <ftello64@plt+0x23f0>
   13834:	mov	r8, #0
   13838:	cmn	r7, #1
   1383c:	bne	13a98 <ftello64@plt+0x2634>
   13840:	ldrb	r0, [lr, #1]
   13844:	cmp	r0, #0
   13848:	beq	13854 <ftello64@plt+0x23f0>
   1384c:	mvn	r7, #0
   13850:	b	13a98 <ftello64@plt+0x2634>
   13854:	mov	r8, #0
   13858:	cmp	sl, #0
   1385c:	bne	13a98 <ftello64@plt+0x2634>
   13860:	mov	r1, #1
   13864:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13868:	cmp	r0, #2
   1386c:	bne	13884 <ftello64@plt+0x2420>
   13870:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13874:	mov	r8, r1
   13878:	tst	r0, #1
   1387c:	beq	137ec <ftello64@plt+0x2388>
   13880:	b	14228 <ftello64@plt+0x2dc4>
   13884:	mov	r8, r1
   13888:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1388c:	tst	r0, #1
   13890:	beq	137f8 <ftello64@plt+0x2394>
   13894:	b	13aac <ftello64@plt+0x2648>
   13898:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1389c:	cmp	r0, #2
   138a0:	bne	13b60 <ftello64@plt+0x26fc>
   138a4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138a8:	tst	r0, #1
   138ac:	bne	14228 <ftello64@plt+0x2dc4>
   138b0:	mov	r0, #0
   138b4:	str	r0, [fp, #-56]	; 0xffffffc8
   138b8:	b	13b78 <ftello64@plt+0x2714>
   138bc:	mov	r0, #102	; 0x66
   138c0:	b	13be8 <ftello64@plt+0x2784>
   138c4:	mov	r2, #116	; 0x74
   138c8:	b	138d8 <ftello64@plt+0x2474>
   138cc:	mov	r0, #98	; 0x62
   138d0:	b	13be8 <ftello64@plt+0x2784>
   138d4:	mov	r2, #114	; 0x72
   138d8:	ldr	r0, [sp, #64]	; 0x40
   138dc:	tst	r0, #1
   138e0:	mov	r0, r2
   138e4:	bne	13be8 <ftello64@plt+0x2784>
   138e8:	b	14228 <ftello64@plt+0x2dc4>
   138ec:	ldr	r0, [sp, #88]	; 0x58
   138f0:	tst	r0, #1
   138f4:	beq	13c08 <ftello64@plt+0x27a4>
   138f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138fc:	tst	r0, #1
   13900:	bne	14364 <ftello64@plt+0x2f00>
   13904:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13908:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1390c:	subs	r0, r0, #2
   13910:	movwne	r0, #1
   13914:	orr	r0, r0, r1
   13918:	tst	r0, #1
   1391c:	bne	13958 <ftello64@plt+0x24f4>
   13920:	cmp	r9, r5
   13924:	movcc	r0, #39	; 0x27
   13928:	strbcc	r0, [ip, r9]
   1392c:	add	r0, r9, #1
   13930:	cmp	r0, r5
   13934:	movcc	r1, #36	; 0x24
   13938:	strbcc	r1, [ip, r0]
   1393c:	add	r0, r9, #2
   13940:	add	r9, r9, #3
   13944:	cmp	r0, r5
   13948:	movcc	r1, #39	; 0x27
   1394c:	strbcc	r1, [ip, r0]
   13950:	mov	r0, #1
   13954:	str	r0, [fp, #-52]	; 0xffffffcc
   13958:	mov	r1, #1
   1395c:	cmp	r9, r5
   13960:	mov	r8, #0
   13964:	mov	r6, #48	; 0x30
   13968:	str	r1, [fp, #-56]	; 0xffffffc8
   1396c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13970:	movcc	r0, #92	; 0x5c
   13974:	strbcc	r0, [ip, r9]
   13978:	add	r0, r9, #1
   1397c:	cmp	r1, #2
   13980:	beq	13dd4 <ftello64@plt+0x2970>
   13984:	add	r1, sl, #1
   13988:	cmp	r1, r7
   1398c:	bcs	13dd4 <ftello64@plt+0x2970>
   13990:	ldrb	r1, [lr, r1]
   13994:	sub	r1, r1, #48	; 0x30
   13998:	uxtb	r1, r1
   1399c:	cmp	r1, #9
   139a0:	bhi	13dd4 <ftello64@plt+0x2970>
   139a4:	cmp	r0, r5
   139a8:	movcc	r1, #48	; 0x30
   139ac:	strbcc	r1, [ip, r0]
   139b0:	add	r0, r9, #2
   139b4:	add	r9, r9, #3
   139b8:	cmp	r0, r5
   139bc:	movcc	r1, #48	; 0x30
   139c0:	strbcc	r1, [ip, r0]
   139c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   139c8:	tst	r0, #1
   139cc:	beq	137f8 <ftello64@plt+0x2394>
   139d0:	b	13aac <ftello64@plt+0x2648>
   139d4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   139d8:	mov	r6, #63	; 0x3f
   139dc:	cmp	r0, #5
   139e0:	beq	13de8 <ftello64@plt+0x2984>
   139e4:	mov	r1, #0
   139e8:	cmp	r0, #2
   139ec:	str	r1, [fp, #-56]	; 0xffffffc8
   139f0:	bne	13eb0 <ftello64@plt+0x2a4c>
   139f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   139f8:	mov	r8, #0
   139fc:	tst	r0, #1
   13a00:	beq	137ec <ftello64@plt+0x2388>
   13a04:	b	14228 <ftello64@plt+0x2dc4>
   13a08:	mov	r0, #118	; 0x76
   13a0c:	b	13be8 <ftello64@plt+0x2784>
   13a10:	mov	r0, #1
   13a14:	mov	r6, #39	; 0x27
   13a18:	str	r0, [sp, #60]	; 0x3c
   13a1c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13a20:	cmp	r0, #2
   13a24:	bne	13c28 <ftello64@plt+0x27c4>
   13a28:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a2c:	tst	r0, #1
   13a30:	bne	14228 <ftello64@plt+0x2dc4>
   13a34:	ldr	r2, [sp, #56]	; 0x38
   13a38:	clz	r1, r5
   13a3c:	mov	r8, #1
   13a40:	lsr	r1, r1, #5
   13a44:	cmp	r2, #0
   13a48:	mov	r0, r2
   13a4c:	movwne	r0, #1
   13a50:	orrs	r0, r0, r1
   13a54:	moveq	r2, r5
   13a58:	moveq	r5, r0
   13a5c:	cmp	r9, r5
   13a60:	str	r2, [sp, #56]	; 0x38
   13a64:	movcc	r0, #39	; 0x27
   13a68:	strbcc	r0, [ip, r9]
   13a6c:	add	r0, r9, #1
   13a70:	cmp	r0, r5
   13a74:	movcc	r1, #92	; 0x5c
   13a78:	strbcc	r1, [ip, r0]
   13a7c:	add	r0, r9, #2
   13a80:	add	r9, r9, #3
   13a84:	cmp	r0, r5
   13a88:	movcc	r1, #39	; 0x27
   13a8c:	strbcc	r1, [ip, r0]
   13a90:	mov	r0, #0
   13a94:	str	r0, [fp, #-52]	; 0xffffffcc
   13a98:	mov	r0, #0
   13a9c:	str	r0, [fp, #-56]	; 0xffffffc8
   13aa0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13aa4:	tst	r0, #1
   13aa8:	beq	137f8 <ftello64@plt+0x2394>
   13aac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13ab0:	mov	r1, r8
   13ab4:	cmp	r0, #0
   13ab8:	mov	r0, r6
   13abc:	beq	13b80 <ftello64@plt+0x271c>
   13ac0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13ac4:	tst	r2, #1
   13ac8:	bne	14228 <ftello64@plt+0x2dc4>
   13acc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13ad0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13ad4:	subs	r2, r2, #2
   13ad8:	movwne	r2, #1
   13adc:	orr	r2, r2, r3
   13ae0:	tst	r2, #1
   13ae4:	bne	13b20 <ftello64@plt+0x26bc>
   13ae8:	cmp	r9, r5
   13aec:	movcc	r2, #39	; 0x27
   13af0:	strbcc	r2, [ip, r9]
   13af4:	add	r2, r9, #1
   13af8:	cmp	r2, r5
   13afc:	movcc	r3, #36	; 0x24
   13b00:	strbcc	r3, [ip, r2]
   13b04:	add	r2, r9, #2
   13b08:	add	r9, r9, #3
   13b0c:	cmp	r2, r5
   13b10:	movcc	r3, #39	; 0x27
   13b14:	strbcc	r3, [ip, r2]
   13b18:	mov	r2, #1
   13b1c:	str	r2, [fp, #-52]	; 0xffffffcc
   13b20:	cmp	r9, r5
   13b24:	movcc	r2, #92	; 0x5c
   13b28:	strbcc	r2, [ip, r9]
   13b2c:	add	r9, r9, #1
   13b30:	b	13bc8 <ftello64@plt+0x2764>
   13b34:	ldr	r0, [sp, #40]	; 0x28
   13b38:	cmp	r0, #1
   13b3c:	bne	13c3c <ftello64@plt+0x27d8>
   13b40:	bl	11314 <__ctype_b_loc@plt>
   13b44:	ldr	r0, [r0]
   13b48:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13b4c:	mov	r1, #1
   13b50:	add	r0, r0, r6, lsl #1
   13b54:	ldrb	r0, [r0, #1]
   13b58:	ubfx	r8, r0, #6, #1
   13b5c:	b	13f94 <ftello64@plt+0x2b30>
   13b60:	ldr	r1, [sp, #48]	; 0x30
   13b64:	mov	r0, #0
   13b68:	str	r0, [fp, #-56]	; 0xffffffc8
   13b6c:	mov	r0, #92	; 0x5c
   13b70:	cmp	r1, #0
   13b74:	beq	13be8 <ftello64@plt+0x2784>
   13b78:	mov	r6, #92	; 0x5c
   13b7c:	mov	r8, #0
   13b80:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13b84:	cmp	r0, #0
   13b88:	bne	13bc0 <ftello64@plt+0x275c>
   13b8c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13b90:	tst	r0, #1
   13b94:	beq	13bc0 <ftello64@plt+0x275c>
   13b98:	cmp	r9, r5
   13b9c:	movcc	r0, #39	; 0x27
   13ba0:	strbcc	r0, [ip, r9]
   13ba4:	add	r0, r9, #1
   13ba8:	add	r9, r9, #2
   13bac:	cmp	r0, r5
   13bb0:	movcc	r1, #39	; 0x27
   13bb4:	strbcc	r1, [ip, r0]
   13bb8:	mov	r0, #0
   13bbc:	str	r0, [fp, #-52]	; 0xffffffcc
   13bc0:	mov	r1, r8
   13bc4:	mov	r0, r6
   13bc8:	cmp	r9, r5
   13bcc:	and	r4, r4, r1
   13bd0:	strbcc	r0, [ip, r9]
   13bd4:	add	r9, r9, #1
   13bd8:	add	sl, sl, #1
   13bdc:	cmn	r7, #1
   13be0:	bne	134d8 <ftello64@plt+0x2074>
   13be4:	b	134e4 <ftello64@plt+0x2080>
   13be8:	mov	r1, #0
   13bec:	mov	r8, #0
   13bf0:	str	r1, [fp, #-56]	; 0xffffffc8
   13bf4:	ldr	r1, [sp, #88]	; 0x58
   13bf8:	tst	r1, #1
   13bfc:	mov	r1, #0
   13c00:	beq	137ec <ftello64@plt+0x2388>
   13c04:	b	13ac0 <ftello64@plt+0x265c>
   13c08:	ldr	r0, [sp, #36]	; 0x24
   13c0c:	mov	r6, #0
   13c10:	mov	r8, #0
   13c14:	cmp	r0, #0
   13c18:	mov	r0, #0
   13c1c:	str	r0, [fp, #-56]	; 0xffffffc8
   13c20:	bne	13bd8 <ftello64@plt+0x2774>
   13c24:	b	137ec <ftello64@plt+0x2388>
   13c28:	mov	r8, #1
   13c2c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13c30:	tst	r0, #1
   13c34:	beq	137f8 <ftello64@plt+0x2394>
   13c38:	b	13aac <ftello64@plt+0x2648>
   13c3c:	mov	r0, #0
   13c40:	cmn	r7, #1
   13c44:	str	r0, [fp, #-36]	; 0xffffffdc
   13c48:	str	r0, [fp, #-40]	; 0xffffffd8
   13c4c:	bne	13c60 <ftello64@plt+0x27fc>
   13c50:	mov	r0, lr
   13c54:	bl	11338 <strlen@plt>
   13c58:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13c5c:	mov	r7, r0
   13c60:	ldr	r0, [sp, #44]	; 0x2c
   13c64:	str	r4, [sp, #84]	; 0x54
   13c68:	str	r5, [sp, #28]
   13c6c:	cmp	r0, #0
   13c70:	beq	13ec4 <ftello64@plt+0x2a60>
   13c74:	ldr	r0, [sp, #80]	; 0x50
   13c78:	mov	r8, #1
   13c7c:	mov	r5, #0
   13c80:	add	r0, r0, sl
   13c84:	str	r0, [sp, #24]
   13c88:	sub	r0, fp, #40	; 0x28
   13c8c:	mov	r3, r0
   13c90:	b	13ccc <ftello64@plt+0x2868>
   13c94:	ldr	r5, [sp, #68]	; 0x44
   13c98:	add	r5, r0, r5
   13c9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ca0:	bl	11254 <iswprint@plt>
   13ca4:	cmp	r0, #0
   13ca8:	sub	r4, fp, #40	; 0x28
   13cac:	movwne	r0, #1
   13cb0:	and	r8, r8, r0
   13cb4:	mov	r0, r4
   13cb8:	bl	111f4 <mbsinit@plt>
   13cbc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13cc0:	mov	r3, r4
   13cc4:	cmp	r0, #0
   13cc8:	bne	13f88 <ftello64@plt+0x2b24>
   13ccc:	str	r5, [sp, #68]	; 0x44
   13cd0:	add	r5, r5, sl
   13cd4:	sub	r0, fp, #44	; 0x2c
   13cd8:	add	r1, lr, r5
   13cdc:	sub	r2, r7, r5
   13ce0:	bl	190c0 <ftello64@plt+0x7c5c>
   13ce4:	cmn	r0, #2
   13ce8:	beq	13f48 <ftello64@plt+0x2ae4>
   13cec:	ldr	ip, [fp, #-84]	; 0xffffffac
   13cf0:	cmn	r0, #1
   13cf4:	beq	13f3c <ftello64@plt+0x2ad8>
   13cf8:	cmp	r0, #0
   13cfc:	beq	13f40 <ftello64@plt+0x2adc>
   13d00:	cmp	r0, #2
   13d04:	bcc	13c94 <ftello64@plt+0x2830>
   13d08:	ldr	r1, [sp, #68]	; 0x44
   13d0c:	ldr	r2, [sp, #24]
   13d10:	add	r1, r2, r1
   13d14:	sub	r2, r0, #1
   13d18:	ldrb	r3, [r1]
   13d1c:	sub	r3, r3, #91	; 0x5b
   13d20:	cmp	r3, #33	; 0x21
   13d24:	bls	13d44 <ftello64@plt+0x28e0>
   13d28:	add	r1, r1, #1
   13d2c:	subs	r2, r2, #1
   13d30:	beq	13c94 <ftello64@plt+0x2830>
   13d34:	ldrb	r3, [r1]
   13d38:	sub	r3, r3, #91	; 0x5b
   13d3c:	cmp	r3, #33	; 0x21
   13d40:	bhi	13d28 <ftello64@plt+0x28c4>
   13d44:	add	r5, pc, #0
   13d48:	ldr	pc, [r5, r3, lsl #2]
   13d4c:	andeq	r4, r1, r0, ror #4
   13d50:	andeq	r4, r1, r0, ror #4
   13d54:	andeq	r3, r1, r8, lsr #26
   13d58:	andeq	r4, r1, r0, ror #4
   13d5c:	andeq	r3, r1, r8, lsr #26
   13d60:	andeq	r4, r1, r0, ror #4
   13d64:	andeq	r3, r1, r8, lsr #26
   13d68:	andeq	r3, r1, r8, lsr #26
   13d6c:	andeq	r3, r1, r8, lsr #26
   13d70:	andeq	r3, r1, r8, lsr #26
   13d74:	andeq	r3, r1, r8, lsr #26
   13d78:	andeq	r3, r1, r8, lsr #26
   13d7c:	andeq	r3, r1, r8, lsr #26
   13d80:	andeq	r3, r1, r8, lsr #26
   13d84:	andeq	r3, r1, r8, lsr #26
   13d88:	andeq	r3, r1, r8, lsr #26
   13d8c:	andeq	r3, r1, r8, lsr #26
   13d90:	andeq	r3, r1, r8, lsr #26
   13d94:	andeq	r3, r1, r8, lsr #26
   13d98:	andeq	r3, r1, r8, lsr #26
   13d9c:	andeq	r3, r1, r8, lsr #26
   13da0:	andeq	r3, r1, r8, lsr #26
   13da4:	andeq	r3, r1, r8, lsr #26
   13da8:	andeq	r3, r1, r8, lsr #26
   13dac:	andeq	r3, r1, r8, lsr #26
   13db0:	andeq	r3, r1, r8, lsr #26
   13db4:	andeq	r3, r1, r8, lsr #26
   13db8:	andeq	r3, r1, r8, lsr #26
   13dbc:	andeq	r3, r1, r8, lsr #26
   13dc0:	andeq	r3, r1, r8, lsr #26
   13dc4:	andeq	r3, r1, r8, lsr #26
   13dc8:	andeq	r3, r1, r8, lsr #26
   13dcc:	andeq	r3, r1, r8, lsr #26
   13dd0:	andeq	r4, r1, r0, ror #4
   13dd4:	mov	r9, r0
   13dd8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13ddc:	tst	r0, #1
   13de0:	beq	137f8 <ftello64@plt+0x2394>
   13de4:	b	13aac <ftello64@plt+0x2648>
   13de8:	mov	r0, #0
   13dec:	str	r0, [fp, #-56]	; 0xffffffc8
   13df0:	ldr	r0, [sp, #32]
   13df4:	cmp	r0, #0
   13df8:	beq	13eb0 <ftello64@plt+0x2a4c>
   13dfc:	add	r0, sl, #2
   13e00:	mov	r1, r7
   13e04:	cmp	r0, r7
   13e08:	bcs	13eb0 <ftello64@plt+0x2a4c>
   13e0c:	add	r1, sl, lr
   13e10:	ldrb	r1, [r1, #1]
   13e14:	cmp	r1, #63	; 0x3f
   13e18:	bne	13eb0 <ftello64@plt+0x2a4c>
   13e1c:	ldrb	r8, [lr, r0]
   13e20:	sub	r2, r8, #33	; 0x21
   13e24:	cmp	r2, #29
   13e28:	bhi	13eb0 <ftello64@plt+0x2a4c>
   13e2c:	mov	r1, r4
   13e30:	movw	r4, #20929	; 0x51c1
   13e34:	mov	r3, #1
   13e38:	movt	r4, #14336	; 0x3800
   13e3c:	tst	r4, r3, lsl r2
   13e40:	beq	1416c <ftello64@plt+0x2d08>
   13e44:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13e48:	tst	r2, #1
   13e4c:	bne	14228 <ftello64@plt+0x2dc4>
   13e50:	cmp	r9, r5
   13e54:	mov	r6, r8
   13e58:	mov	r4, r1
   13e5c:	mov	sl, r0
   13e60:	mov	r8, #0
   13e64:	movcc	r2, #63	; 0x3f
   13e68:	strbcc	r2, [ip, r9]
   13e6c:	add	r2, r9, #1
   13e70:	cmp	r2, r5
   13e74:	movcc	r3, #34	; 0x22
   13e78:	strbcc	r3, [ip, r2]
   13e7c:	add	r2, r9, #2
   13e80:	cmp	r2, r5
   13e84:	movcc	r3, #34	; 0x22
   13e88:	strbcc	r3, [ip, r2]
   13e8c:	add	r2, r9, #3
   13e90:	add	r9, r9, #4
   13e94:	cmp	r2, r5
   13e98:	movcc	r3, #63	; 0x3f
   13e9c:	strbcc	r3, [ip, r2]
   13ea0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13ea4:	tst	r0, #1
   13ea8:	beq	137f8 <ftello64@plt+0x2394>
   13eac:	b	13aac <ftello64@plt+0x2648>
   13eb0:	mov	r8, #0
   13eb4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13eb8:	tst	r0, #1
   13ebc:	beq	137f8 <ftello64@plt+0x2394>
   13ec0:	b	13aac <ftello64@plt+0x2648>
   13ec4:	mov	r8, #1
   13ec8:	mov	r5, #0
   13ecc:	sub	r4, fp, #40	; 0x28
   13ed0:	str	r5, [sp, #68]	; 0x44
   13ed4:	add	r5, r5, sl
   13ed8:	sub	r0, fp, #44	; 0x2c
   13edc:	mov	r3, r4
   13ee0:	add	r1, lr, r5
   13ee4:	sub	r2, r7, r5
   13ee8:	bl	190c0 <ftello64@plt+0x7c5c>
   13eec:	cmn	r0, #2
   13ef0:	beq	13f48 <ftello64@plt+0x2ae4>
   13ef4:	cmn	r0, #1
   13ef8:	beq	13f3c <ftello64@plt+0x2ad8>
   13efc:	ldr	r5, [sp, #68]	; 0x44
   13f00:	cmp	r0, #0
   13f04:	beq	13f84 <ftello64@plt+0x2b20>
   13f08:	add	r5, r0, r5
   13f0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f10:	bl	11254 <iswprint@plt>
   13f14:	cmp	r0, #0
   13f18:	sub	r4, fp, #40	; 0x28
   13f1c:	movwne	r0, #1
   13f20:	and	r8, r8, r0
   13f24:	mov	r0, r4
   13f28:	bl	111f4 <mbsinit@plt>
   13f2c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13f30:	cmp	r0, #0
   13f34:	beq	13ed0 <ftello64@plt+0x2a6c>
   13f38:	b	13f88 <ftello64@plt+0x2b24>
   13f3c:	mov	r8, #0
   13f40:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13f44:	b	13f7c <ftello64@plt+0x2b18>
   13f48:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13f4c:	mov	r8, #0
   13f50:	cmp	r5, r7
   13f54:	bcs	13f7c <ftello64@plt+0x2b18>
   13f58:	ldrb	r0, [lr, r5]
   13f5c:	cmp	r0, #0
   13f60:	beq	13f7c <ftello64@plt+0x2b18>
   13f64:	ldr	r0, [sp, #68]	; 0x44
   13f68:	add	r0, r0, #1
   13f6c:	add	r5, r0, sl
   13f70:	str	r0, [sp, #68]	; 0x44
   13f74:	cmp	r5, r7
   13f78:	bcc	13f58 <ftello64@plt+0x2af4>
   13f7c:	ldr	r5, [sp, #68]	; 0x44
   13f80:	b	13f88 <ftello64@plt+0x2b24>
   13f84:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13f88:	mov	r1, r5
   13f8c:	ldr	r5, [sp, #28]
   13f90:	ldr	r4, [sp, #84]	; 0x54
   13f94:	ldr	r0, [sp, #52]	; 0x34
   13f98:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f9c:	cmp	r1, #1
   13fa0:	orr	r2, r8, r0
   13fa4:	mov	r0, r1
   13fa8:	bhi	13fb4 <ftello64@plt+0x2b50>
   13fac:	tst	r2, #1
   13fb0:	bne	137ec <ftello64@plt+0x2388>
   13fb4:	add	r0, r0, sl
   13fb8:	str	r2, [sp, #84]	; 0x54
   13fbc:	str	r0, [fp, #-56]	; 0xffffffc8
   13fc0:	mov	r0, #0
   13fc4:	tst	r2, #1
   13fc8:	bne	140a8 <ftello64@plt+0x2c44>
   13fcc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13fd0:	tst	r1, #1
   13fd4:	bne	14228 <ftello64@plt+0x2dc4>
   13fd8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13fdc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13fe0:	subs	r2, r1, #2
   13fe4:	movwne	r2, #1
   13fe8:	orr	r2, r2, r0
   13fec:	tst	r2, #1
   13ff0:	bne	1402c <ftello64@plt+0x2bc8>
   13ff4:	cmp	r9, r5
   13ff8:	add	r2, r9, #1
   13ffc:	mov	r0, #1
   14000:	movcc	r1, #39	; 0x27
   14004:	str	r0, [fp, #-52]	; 0xffffffcc
   14008:	strbcc	r1, [ip, r9]
   1400c:	cmp	r2, r5
   14010:	movcc	r1, #36	; 0x24
   14014:	strbcc	r1, [ip, r2]
   14018:	add	r2, r9, #2
   1401c:	add	r9, r9, #3
   14020:	cmp	r2, r5
   14024:	movcc	r1, #39	; 0x27
   14028:	strbcc	r1, [ip, r2]
   1402c:	cmp	r9, r5
   14030:	add	r2, r9, #1
   14034:	movcc	r1, #92	; 0x5c
   14038:	strbcc	r1, [ip, r9]
   1403c:	cmp	r2, r5
   14040:	bcs	14054 <ftello64@plt+0x2bf0>
   14044:	uxtb	r3, r6
   14048:	mov	r1, #48	; 0x30
   1404c:	orr	r3, r1, r3, lsr #6
   14050:	strb	r3, [ip, r2]
   14054:	add	r2, r9, #2
   14058:	add	r9, r9, #3
   1405c:	cmp	r2, r5
   14060:	lsrcc	r3, r6, #3
   14064:	movcc	r1, #6
   14068:	bficc	r3, r1, #3, #29
   1406c:	mov	r1, #6
   14070:	bfi	r6, r1, #3, #29
   14074:	strbcc	r3, [ip, r2]
   14078:	mov	r2, #1
   1407c:	b	140dc <ftello64@plt+0x2c78>
   14080:	ldr	r1, [sp, #80]	; 0x50
   14084:	cmp	r9, r2
   14088:	mov	r5, r2
   1408c:	ldr	r2, [sp, #84]	; 0x54
   14090:	strbcc	r6, [ip, r9]
   14094:	add	r9, r9, #1
   14098:	ldrb	r6, [r1, sl]
   1409c:	mov	sl, r3
   140a0:	tst	r2, #1
   140a4:	beq	13fcc <ftello64@plt+0x2b68>
   140a8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   140ac:	tst	r1, #1
   140b0:	beq	140d0 <ftello64@plt+0x2c6c>
   140b4:	cmp	r9, r5
   140b8:	mov	r2, r0
   140bc:	movcc	r1, #92	; 0x5c
   140c0:	strbcc	r1, [ip, r9]
   140c4:	add	r9, r9, #1
   140c8:	mov	r1, #0
   140cc:	b	140d8 <ftello64@plt+0x2c74>
   140d0:	mov	r1, #0
   140d4:	mov	r2, r0
   140d8:	str	r1, [fp, #-48]	; 0xffffffd0
   140dc:	mov	r0, r2
   140e0:	and	r1, r2, #1
   140e4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   140e8:	add	r3, sl, #1
   140ec:	cmp	r2, r3
   140f0:	bls	14150 <ftello64@plt+0x2cec>
   140f4:	mov	r2, r5
   140f8:	ldr	r5, [fp, #-52]	; 0xffffffcc
   140fc:	cmp	r1, #0
   14100:	movwne	r1, #1
   14104:	mvn	r5, r5
   14108:	orr	r5, r5, r1
   1410c:	tst	r5, #1
   14110:	bne	14080 <ftello64@plt+0x2c1c>
   14114:	cmp	r9, r2
   14118:	movcc	r5, r4
   1411c:	movcc	r4, #39	; 0x27
   14120:	strbcc	r4, [ip, r9]
   14124:	movcc	r4, r5
   14128:	add	r5, r9, #1
   1412c:	add	r9, r9, #2
   14130:	cmp	r5, r2
   14134:	movcc	r1, r4
   14138:	movcc	r4, #39	; 0x27
   1413c:	strbcc	r4, [ip, r5]
   14140:	movcc	r4, r1
   14144:	mov	r1, #0
   14148:	str	r1, [fp, #-52]	; 0xffffffcc
   1414c:	b	14080 <ftello64@plt+0x2c1c>
   14150:	cmp	r1, #0
   14154:	movwne	r1, #1
   14158:	str	r1, [fp, #-56]	; 0xffffffc8
   1415c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14160:	cmp	r0, #0
   14164:	beq	13b8c <ftello64@plt+0x2728>
   14168:	b	13bc0 <ftello64@plt+0x275c>
   1416c:	mov	r8, #0
   14170:	mov	r4, r1
   14174:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14178:	tst	r0, #1
   1417c:	beq	137f8 <ftello64@plt+0x2394>
   14180:	b	13aac <ftello64@plt+0x2648>
   14184:	mov	r7, sl
   14188:	b	14190 <ftello64@plt+0x2d2c>
   1418c:	mvn	r7, #0
   14190:	ldr	r1, [fp, #-64]	; 0xffffffc0
   14194:	ldr	r3, [fp, #-76]	; 0xffffffb4
   14198:	ldr	r2, [sp, #88]	; 0x58
   1419c:	eor	r0, r1, #2
   141a0:	orr	r0, r0, r9
   141a4:	clz	r0, r0
   141a8:	lsr	r0, r0, #5
   141ac:	tst	r3, r0
   141b0:	bne	14228 <ftello64@plt+0x2dc4>
   141b4:	subs	r0, r1, #2
   141b8:	movwne	r0, #1
   141bc:	orr	r0, r3, r0
   141c0:	tst	r0, #1
   141c4:	ldreq	r0, [sp, #60]	; 0x3c
   141c8:	eoreq	r0, r0, #1
   141cc:	tsteq	r0, #1
   141d0:	bne	14304 <ftello64@plt+0x2ea0>
   141d4:	tst	r4, #1
   141d8:	bne	142c8 <ftello64@plt+0x2e64>
   141dc:	ldr	r6, [sp, #56]	; 0x38
   141e0:	mov	r8, #0
   141e4:	cmp	r6, #0
   141e8:	beq	14300 <ftello64@plt+0x2e9c>
   141ec:	mov	r1, #0
   141f0:	mov	r4, #2
   141f4:	cmp	r5, #0
   141f8:	mov	r0, r2
   141fc:	mov	r3, #0
   14200:	str	r1, [sp, #84]	; 0x54
   14204:	beq	1304c <ftello64@plt+0x1be8>
   14208:	b	14304 <ftello64@plt+0x2ea0>
   1420c:	movw	r0, #40483	; 0x9e23
   14210:	movt	r0, #1
   14214:	str	r0, [sp, #76]	; 0x4c
   14218:	mov	r9, #0
   1421c:	tst	r8, #1
   14220:	beq	132e4 <ftello64@plt+0x1e80>
   14224:	b	13424 <ftello64@plt+0x1fc0>
   14228:	ldr	r1, [sp, #88]	; 0x58
   1422c:	mov	r0, #2
   14230:	tst	r1, #1
   14234:	movwne	r0, #4
   14238:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1423c:	ldr	r1, [fp, #12]
   14240:	cmp	r2, #2
   14244:	moveq	r2, r0
   14248:	b	14280 <ftello64@plt+0x2e1c>
   1424c:	ldr	ip, [fp, #-84]	; 0xffffffac
   14250:	ldr	lr, [fp, #-80]	; 0xffffffb0
   14254:	ldr	r1, [fp, #12]
   14258:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1425c:	b	14280 <ftello64@plt+0x2e1c>
   14260:	ldr	r1, [sp, #88]	; 0x58
   14264:	ldr	lr, [fp, #-80]	; 0xffffffb0
   14268:	ldr	r5, [sp, #28]
   1426c:	mov	r0, #2
   14270:	tst	r1, #1
   14274:	ldr	r1, [fp, #12]
   14278:	movwne	r0, #4
   1427c:	mov	r2, r0
   14280:	mov	r0, #0
   14284:	bic	r1, r1, #2
   14288:	str	r2, [sp]
   1428c:	mov	r2, lr
   14290:	str	r0, [sp, #8]
   14294:	ldr	r0, [sp, #72]	; 0x48
   14298:	str	r1, [sp, #4]
   1429c:	mov	r1, r5
   142a0:	str	r0, [sp, #12]
   142a4:	ldr	r0, [sp, #76]	; 0x4c
   142a8:	str	r0, [sp, #16]
   142ac:	mov	r0, ip
   142b0:	mov	r3, r7
   142b4:	bl	12fc0 <ftello64@plt+0x1b5c>
   142b8:	mov	r9, r0
   142bc:	mov	r0, r9
   142c0:	sub	sp, fp, #28
   142c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142c8:	mov	r0, #5
   142cc:	ldr	r1, [sp, #56]	; 0x38
   142d0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   142d4:	str	r0, [sp]
   142d8:	ldr	r0, [fp, #12]
   142dc:	str	r0, [sp, #4]
   142e0:	ldr	r0, [fp, #16]
   142e4:	str	r0, [sp, #8]
   142e8:	ldr	r0, [sp, #72]	; 0x48
   142ec:	str	r0, [sp, #12]
   142f0:	ldr	r0, [sp, #76]	; 0x4c
   142f4:	str	r0, [sp, #16]
   142f8:	ldr	r0, [fp, #-84]	; 0xffffffac
   142fc:	b	142b0 <ftello64@plt+0x2e4c>
   14300:	mov	r3, #0
   14304:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14308:	cmp	r1, #0
   1430c:	beq	14348 <ftello64@plt+0x2ee4>
   14310:	ldr	r2, [fp, #-84]	; 0xffffffac
   14314:	tst	r3, #1
   14318:	bne	1434c <ftello64@plt+0x2ee8>
   1431c:	ldrb	r0, [r1]
   14320:	cmp	r0, #0
   14324:	beq	1434c <ftello64@plt+0x2ee8>
   14328:	add	r1, r1, #1
   1432c:	cmp	r9, r5
   14330:	strbcc	r0, [r2, r9]
   14334:	add	r9, r9, #1
   14338:	ldrb	r0, [r1], #1
   1433c:	cmp	r0, #0
   14340:	bne	1432c <ftello64@plt+0x2ec8>
   14344:	b	1434c <ftello64@plt+0x2ee8>
   14348:	ldr	r2, [fp, #-84]	; 0xffffffac
   1434c:	cmp	r9, r5
   14350:	movcc	r0, #0
   14354:	strbcc	r0, [r2, r9]
   14358:	mov	r0, r9
   1435c:	sub	sp, fp, #28
   14360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14364:	mov	r0, #4
   14368:	b	14238 <ftello64@plt+0x2dd4>
   1436c:	bl	11440 <abort@plt>
   14370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14374:	add	fp, sp, #28
   14378:	sub	sp, sp, #28
   1437c:	movw	r5, #45472	; 0xb1a0
   14380:	cmp	r2, #0
   14384:	mov	r4, r1
   14388:	mov	r7, r0
   1438c:	str	r0, [sp, #20]
   14390:	movt	r5, #2
   14394:	movne	r5, r2
   14398:	bl	11350 <__errno_location@plt>
   1439c:	mov	sl, r0
   143a0:	ldr	r2, [r5, #40]	; 0x28
   143a4:	ldr	r3, [r5, #44]	; 0x2c
   143a8:	ldm	r5, {r0, r1}
   143ac:	orr	r8, r1, #1
   143b0:	add	r9, r5, #8
   143b4:	mov	r1, #0
   143b8:	ldr	r6, [sl]
   143bc:	stm	sp, {r0, r8, r9}
   143c0:	mov	r0, #0
   143c4:	str	r2, [sp, #12]
   143c8:	str	r3, [sp, #16]
   143cc:	mov	r2, r7
   143d0:	mov	r3, r4
   143d4:	str	r6, [sp, #24]
   143d8:	mov	r6, r4
   143dc:	bl	12fc0 <ftello64@plt+0x1b5c>
   143e0:	add	r7, r0, #1
   143e4:	mov	r0, r7
   143e8:	bl	16704 <ftello64@plt+0x52a0>
   143ec:	mov	r4, r0
   143f0:	ldr	r0, [r5]
   143f4:	ldr	r2, [r5, #44]	; 0x2c
   143f8:	ldr	r1, [r5, #40]	; 0x28
   143fc:	mov	r3, r6
   14400:	stm	sp, {r0, r8, r9}
   14404:	str	r2, [sp, #16]
   14408:	ldr	r2, [sp, #20]
   1440c:	str	r1, [sp, #12]
   14410:	mov	r0, r4
   14414:	mov	r1, r7
   14418:	bl	12fc0 <ftello64@plt+0x1b5c>
   1441c:	ldr	r0, [sp, #24]
   14420:	str	r0, [sl]
   14424:	mov	r0, r4
   14428:	sub	sp, fp, #28
   1442c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14434:	add	fp, sp, #28
   14438:	sub	sp, sp, #36	; 0x24
   1443c:	movw	r8, #45472	; 0xb1a0
   14440:	cmp	r3, #0
   14444:	mov	r4, r2
   14448:	str	r2, [sp, #24]
   1444c:	mov	r5, r1
   14450:	mov	r6, r0
   14454:	str	r0, [sp, #20]
   14458:	movt	r8, #2
   1445c:	movne	r8, r3
   14460:	bl	11350 <__errno_location@plt>
   14464:	str	r0, [sp, #28]
   14468:	ldr	r1, [r8, #40]	; 0x28
   1446c:	ldr	r2, [r8, #44]	; 0x2c
   14470:	ldr	r7, [r0]
   14474:	cmp	r4, #0
   14478:	add	sl, r8, #8
   1447c:	mov	r0, #0
   14480:	ldm	r8, {r3, r9}
   14484:	orreq	r9, r9, #1
   14488:	stm	sp, {r3, r9, sl}
   1448c:	str	r1, [sp, #12]
   14490:	str	r2, [sp, #16]
   14494:	mov	r1, #0
   14498:	mov	r2, r6
   1449c:	mov	r3, r5
   144a0:	str	r7, [sp, #32]
   144a4:	mov	r7, r5
   144a8:	bl	12fc0 <ftello64@plt+0x1b5c>
   144ac:	add	r4, r0, #1
   144b0:	mov	r5, r0
   144b4:	mov	r0, r4
   144b8:	bl	16704 <ftello64@plt+0x52a0>
   144bc:	mov	r6, r0
   144c0:	ldr	r0, [r8]
   144c4:	ldr	r2, [r8, #44]	; 0x2c
   144c8:	ldr	r1, [r8, #40]	; 0x28
   144cc:	mov	r3, r7
   144d0:	stm	sp, {r0, r9, sl}
   144d4:	str	r2, [sp, #16]
   144d8:	ldr	r2, [sp, #20]
   144dc:	str	r1, [sp, #12]
   144e0:	mov	r0, r6
   144e4:	mov	r1, r4
   144e8:	bl	12fc0 <ftello64@plt+0x1b5c>
   144ec:	ldr	r0, [sp, #24]
   144f0:	ldr	r1, [sp, #32]
   144f4:	ldr	r2, [sp, #28]
   144f8:	cmp	r0, #0
   144fc:	str	r1, [r2]
   14500:	strne	r5, [r0]
   14504:	mov	r0, r6
   14508:	sub	sp, fp, #28
   1450c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14510:	push	{r4, r5, r6, r7, fp, lr}
   14514:	add	fp, sp, #16
   14518:	movw	r4, #45400	; 0xb158
   1451c:	movt	r4, #2
   14520:	ldrd	r6, [r4]
   14524:	cmp	r7, #2
   14528:	blt	14554 <ftello64@plt+0x30f0>
   1452c:	add	r5, r6, #12
   14530:	mov	r7, #0
   14534:	ldr	r0, [r5, r7, lsl #3]
   14538:	bl	17c10 <ftello64@plt+0x67ac>
   1453c:	ldr	r1, [r4, #4]
   14540:	add	r2, r7, #2
   14544:	add	r0, r7, #1
   14548:	mov	r7, r0
   1454c:	cmp	r2, r1
   14550:	blt	14534 <ftello64@plt+0x30d0>
   14554:	ldr	r0, [r6, #4]
   14558:	movw	r5, #45520	; 0xb1d0
   1455c:	movt	r5, #2
   14560:	cmp	r0, r5
   14564:	beq	14578 <ftello64@plt+0x3114>
   14568:	bl	17c10 <ftello64@plt+0x67ac>
   1456c:	mov	r0, #256	; 0x100
   14570:	str	r0, [r4, #8]
   14574:	str	r5, [r4, #12]
   14578:	add	r5, r4, #8
   1457c:	cmp	r6, r5
   14580:	beq	14590 <ftello64@plt+0x312c>
   14584:	mov	r0, r6
   14588:	bl	17c10 <ftello64@plt+0x67ac>
   1458c:	str	r5, [r4]
   14590:	mov	r0, #1
   14594:	str	r0, [r4, #4]
   14598:	pop	{r4, r5, r6, r7, fp, pc}
   1459c:	movw	r3, #45472	; 0xb1a0
   145a0:	mvn	r2, #0
   145a4:	movt	r3, #2
   145a8:	b	145ac <ftello64@plt+0x3148>
   145ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145b0:	add	fp, sp, #28
   145b4:	sub	sp, sp, #44	; 0x2c
   145b8:	mov	r7, r3
   145bc:	str	r2, [sp, #36]	; 0x24
   145c0:	str	r1, [sp, #32]
   145c4:	mov	r5, r0
   145c8:	bl	11350 <__errno_location@plt>
   145cc:	cmp	r5, #0
   145d0:	bmi	14738 <ftello64@plt+0x32d4>
   145d4:	cmn	r5, #-2147483647	; 0x80000001
   145d8:	beq	14738 <ftello64@plt+0x32d4>
   145dc:	movw	r8, #45400	; 0xb158
   145e0:	mov	r4, r0
   145e4:	ldr	r0, [r0]
   145e8:	movt	r8, #2
   145ec:	str	r4, [sp, #28]
   145f0:	ldr	r1, [r8, #4]
   145f4:	ldr	r6, [r8]
   145f8:	str	r0, [sp, #24]
   145fc:	cmp	r1, r5
   14600:	ble	1460c <ftello64@plt+0x31a8>
   14604:	mov	sl, r6
   14608:	b	14674 <ftello64@plt+0x3210>
   1460c:	mov	r0, #8
   14610:	add	r9, r8, #8
   14614:	str	r1, [fp, #-32]	; 0xffffffe0
   14618:	sub	r1, r5, r1
   1461c:	mvn	r3, #-2147483648	; 0x80000000
   14620:	str	r0, [sp]
   14624:	subs	r0, r6, r9
   14628:	add	r2, r1, #1
   1462c:	sub	r1, fp, #32
   14630:	movne	r0, r6
   14634:	bl	16904 <ftello64@plt+0x54a0>
   14638:	mov	sl, r0
   1463c:	cmp	r6, r9
   14640:	str	r0, [r8]
   14644:	bne	14650 <ftello64@plt+0x31ec>
   14648:	ldrd	r0, [r8, #8]
   1464c:	stm	sl, {r0, r1}
   14650:	ldr	r1, [r8, #4]
   14654:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14658:	add	r0, sl, r1, lsl #3
   1465c:	sub	r1, r2, r1
   14660:	lsl	r2, r1, #3
   14664:	mov	r1, #0
   14668:	bl	11374 <memset@plt>
   1466c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14670:	str	r0, [r8, #4]
   14674:	mov	r9, sl
   14678:	ldm	r7, {r0, r1}
   1467c:	orr	r8, r1, #1
   14680:	add	r1, r7, #8
   14684:	ldr	r2, [r7, #40]	; 0x28
   14688:	ldr	r3, [r7, #44]	; 0x2c
   1468c:	ldr	r6, [r9, r5, lsl #3]!
   14690:	str	r1, [sp, #20]
   14694:	ldr	r4, [r9, #4]!
   14698:	stm	sp, {r0, r8}
   1469c:	add	r0, sp, #8
   146a0:	stm	r0, {r1, r2, r3}
   146a4:	ldr	r2, [sp, #32]
   146a8:	ldr	r3, [sp, #36]	; 0x24
   146ac:	mov	r1, r6
   146b0:	mov	r0, r4
   146b4:	bl	12fc0 <ftello64@plt+0x1b5c>
   146b8:	cmp	r6, r0
   146bc:	bhi	14720 <ftello64@plt+0x32bc>
   146c0:	add	r6, r0, #1
   146c4:	movw	r0, #45520	; 0xb1d0
   146c8:	movt	r0, #2
   146cc:	str	r6, [sl, r5, lsl #3]
   146d0:	cmp	r4, r0
   146d4:	beq	146e0 <ftello64@plt+0x327c>
   146d8:	mov	r0, r4
   146dc:	bl	17c10 <ftello64@plt+0x67ac>
   146e0:	mov	r0, r6
   146e4:	bl	16704 <ftello64@plt+0x52a0>
   146e8:	str	r0, [r9]
   146ec:	mov	r4, r0
   146f0:	add	r3, sp, #8
   146f4:	ldr	r0, [r7]
   146f8:	ldr	r1, [r7, #40]	; 0x28
   146fc:	ldr	r2, [r7, #44]	; 0x2c
   14700:	stm	sp, {r0, r8}
   14704:	ldr	r0, [sp, #20]
   14708:	stm	r3, {r0, r1, r2}
   1470c:	ldr	r2, [sp, #32]
   14710:	ldr	r3, [sp, #36]	; 0x24
   14714:	mov	r0, r4
   14718:	mov	r1, r6
   1471c:	bl	12fc0 <ftello64@plt+0x1b5c>
   14720:	ldr	r1, [sp, #24]
   14724:	ldr	r0, [sp, #28]
   14728:	str	r1, [r0]
   1472c:	mov	r0, r4
   14730:	sub	sp, fp, #28
   14734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14738:	bl	11440 <abort@plt>
   1473c:	movw	r3, #45472	; 0xb1a0
   14740:	movt	r3, #2
   14744:	b	145ac <ftello64@plt+0x3148>
   14748:	movw	r3, #45472	; 0xb1a0
   1474c:	mov	r1, r0
   14750:	mov	r0, #0
   14754:	mvn	r2, #0
   14758:	movt	r3, #2
   1475c:	b	145ac <ftello64@plt+0x3148>
   14760:	movw	r3, #45472	; 0xb1a0
   14764:	mov	r2, r1
   14768:	mov	r1, r0
   1476c:	mov	r0, #0
   14770:	movt	r3, #2
   14774:	b	145ac <ftello64@plt+0x3148>
   14778:	push	{fp, lr}
   1477c:	mov	fp, sp
   14780:	sub	sp, sp, #48	; 0x30
   14784:	vmov.i32	q8, #0	; 0x00000000
   14788:	mov	ip, #32
   1478c:	mov	r3, sp
   14790:	mov	lr, r2
   14794:	cmp	r1, #10
   14798:	add	r2, r3, #16
   1479c:	vst1.64	{d16-d17}, [r3], ip
   147a0:	vst1.64	{d16-d17}, [r2]
   147a4:	vst1.64	{d16-d17}, [r3]
   147a8:	beq	147c8 <ftello64@plt+0x3364>
   147ac:	str	r1, [sp]
   147b0:	mov	r3, sp
   147b4:	mov	r1, lr
   147b8:	mvn	r2, #0
   147bc:	bl	145ac <ftello64@plt+0x3148>
   147c0:	mov	sp, fp
   147c4:	pop	{fp, pc}
   147c8:	bl	11440 <abort@plt>
   147cc:	push	{r4, sl, fp, lr}
   147d0:	add	fp, sp, #8
   147d4:	sub	sp, sp, #48	; 0x30
   147d8:	vmov.i32	q8, #0	; 0x00000000
   147dc:	mov	ip, r3
   147e0:	mov	r3, sp
   147e4:	mov	lr, #32
   147e8:	cmp	r1, #10
   147ec:	add	r4, r3, #16
   147f0:	vst1.64	{d16-d17}, [r3], lr
   147f4:	vst1.64	{d16-d17}, [r4]
   147f8:	vst1.64	{d16-d17}, [r3]
   147fc:	beq	1481c <ftello64@plt+0x33b8>
   14800:	str	r1, [sp]
   14804:	mov	r1, r2
   14808:	mov	r3, sp
   1480c:	mov	r2, ip
   14810:	bl	145ac <ftello64@plt+0x3148>
   14814:	sub	sp, fp, #8
   14818:	pop	{r4, sl, fp, pc}
   1481c:	bl	11440 <abort@plt>
   14820:	push	{fp, lr}
   14824:	mov	fp, sp
   14828:	sub	sp, sp, #48	; 0x30
   1482c:	vmov.i32	q8, #0	; 0x00000000
   14830:	mov	r3, sp
   14834:	mov	ip, #32
   14838:	cmp	r0, #10
   1483c:	add	r2, r3, #16
   14840:	vst1.64	{d16-d17}, [r3], ip
   14844:	vst1.64	{d16-d17}, [r2]
   14848:	vst1.64	{d16-d17}, [r3]
   1484c:	beq	1486c <ftello64@plt+0x3408>
   14850:	str	r0, [sp]
   14854:	mov	r3, sp
   14858:	mov	r0, #0
   1485c:	mvn	r2, #0
   14860:	bl	145ac <ftello64@plt+0x3148>
   14864:	mov	sp, fp
   14868:	pop	{fp, pc}
   1486c:	bl	11440 <abort@plt>
   14870:	push	{fp, lr}
   14874:	mov	fp, sp
   14878:	sub	sp, sp, #48	; 0x30
   1487c:	vmov.i32	q8, #0	; 0x00000000
   14880:	mov	r3, sp
   14884:	mov	ip, #32
   14888:	cmp	r0, #10
   1488c:	add	lr, r3, #16
   14890:	vst1.64	{d16-d17}, [r3], ip
   14894:	vst1.64	{d16-d17}, [lr]
   14898:	vst1.64	{d16-d17}, [r3]
   1489c:	beq	148b8 <ftello64@plt+0x3454>
   148a0:	str	r0, [sp]
   148a4:	mov	r3, sp
   148a8:	mov	r0, #0
   148ac:	bl	145ac <ftello64@plt+0x3148>
   148b0:	mov	sp, fp
   148b4:	pop	{fp, pc}
   148b8:	bl	11440 <abort@plt>
   148bc:	push	{r4, sl, fp, lr}
   148c0:	add	fp, sp, #8
   148c4:	sub	sp, sp, #48	; 0x30
   148c8:	mov	lr, r0
   148cc:	movw	r0, #45472	; 0xb1a0
   148d0:	mov	ip, r1
   148d4:	mov	r1, #32
   148d8:	mov	r4, #1
   148dc:	movt	r0, #2
   148e0:	add	r3, r0, #16
   148e4:	vld1.64	{d16-d17}, [r0], r1
   148e8:	vld1.64	{d20-d21}, [r0]
   148ec:	vld1.64	{d18-d19}, [r3]
   148f0:	mov	r3, sp
   148f4:	add	r0, r3, #32
   148f8:	add	r1, r3, #16
   148fc:	vst1.64	{d20-d21}, [r0]
   14900:	mov	r0, #28
   14904:	vst1.64	{d18-d19}, [r1]
   14908:	mov	r1, r3
   1490c:	and	r0, r0, r2, lsr #3
   14910:	and	r2, r2, #31
   14914:	vst1.64	{d16-d17}, [r1], r0
   14918:	ldr	r0, [r1, #8]
   1491c:	bic	r4, r4, r0, lsr r2
   14920:	eor	r0, r0, r4, lsl r2
   14924:	mov	r2, ip
   14928:	str	r0, [r1, #8]
   1492c:	mov	r0, #0
   14930:	mov	r1, lr
   14934:	bl	145ac <ftello64@plt+0x3148>
   14938:	sub	sp, fp, #8
   1493c:	pop	{r4, sl, fp, pc}
   14940:	push	{fp, lr}
   14944:	mov	fp, sp
   14948:	sub	sp, sp, #48	; 0x30
   1494c:	mov	ip, r0
   14950:	movw	r0, #45472	; 0xb1a0
   14954:	mov	r2, #32
   14958:	movt	r0, #2
   1495c:	add	r3, r0, #16
   14960:	vld1.64	{d16-d17}, [r0], r2
   14964:	vld1.64	{d20-d21}, [r0]
   14968:	vld1.64	{d18-d19}, [r3]
   1496c:	mov	r3, sp
   14970:	add	r0, r3, #32
   14974:	add	r2, r3, #16
   14978:	vst1.64	{d20-d21}, [r0]
   1497c:	mov	r0, #28
   14980:	vst1.64	{d18-d19}, [r2]
   14984:	mov	r2, r3
   14988:	and	r0, r0, r1, lsr #3
   1498c:	and	r1, r1, #31
   14990:	vst1.64	{d16-d17}, [r2], r0
   14994:	mov	r0, #1
   14998:	ldr	lr, [r2, #8]
   1499c:	bic	r0, r0, lr, lsr r1
   149a0:	eor	r0, lr, r0, lsl r1
   149a4:	mov	r1, ip
   149a8:	str	r0, [r2, #8]
   149ac:	mov	r0, #0
   149b0:	mvn	r2, #0
   149b4:	bl	145ac <ftello64@plt+0x3148>
   149b8:	mov	sp, fp
   149bc:	pop	{fp, pc}
   149c0:	push	{fp, lr}
   149c4:	mov	fp, sp
   149c8:	sub	sp, sp, #48	; 0x30
   149cc:	mov	r1, r0
   149d0:	movw	r0, #45472	; 0xb1a0
   149d4:	mov	r3, #32
   149d8:	movt	r0, #2
   149dc:	add	r2, r0, #16
   149e0:	vld1.64	{d16-d17}, [r0], r3
   149e4:	mov	r3, sp
   149e8:	vld1.64	{d18-d19}, [r2]
   149ec:	vld1.64	{d20-d21}, [r0]
   149f0:	add	r2, r3, #16
   149f4:	add	r0, r3, #32
   149f8:	vst1.64	{d18-d19}, [r2]
   149fc:	vst1.64	{d20-d21}, [r0]
   14a00:	mov	r0, #12
   14a04:	mov	r2, r3
   14a08:	vst1.64	{d16-d17}, [r2], r0
   14a0c:	ldr	r0, [r2]
   14a10:	orr	r0, r0, #67108864	; 0x4000000
   14a14:	str	r0, [r2]
   14a18:	mov	r0, #0
   14a1c:	mvn	r2, #0
   14a20:	bl	145ac <ftello64@plt+0x3148>
   14a24:	mov	sp, fp
   14a28:	pop	{fp, pc}
   14a2c:	push	{fp, lr}
   14a30:	mov	fp, sp
   14a34:	sub	sp, sp, #48	; 0x30
   14a38:	mov	ip, r1
   14a3c:	mov	r1, r0
   14a40:	movw	r0, #45472	; 0xb1a0
   14a44:	mov	r2, #32
   14a48:	movt	r0, #2
   14a4c:	add	r3, r0, #16
   14a50:	vld1.64	{d16-d17}, [r0], r2
   14a54:	vld1.64	{d18-d19}, [r3]
   14a58:	vld1.64	{d20-d21}, [r0]
   14a5c:	mov	r3, sp
   14a60:	add	r2, r3, #16
   14a64:	add	r0, r3, #32
   14a68:	vst1.64	{d18-d19}, [r2]
   14a6c:	vst1.64	{d20-d21}, [r0]
   14a70:	mov	r0, #12
   14a74:	mov	r2, r3
   14a78:	vst1.64	{d16-d17}, [r2], r0
   14a7c:	ldr	r0, [r2]
   14a80:	orr	r0, r0, #67108864	; 0x4000000
   14a84:	str	r0, [r2]
   14a88:	mov	r0, #0
   14a8c:	mov	r2, ip
   14a90:	bl	145ac <ftello64@plt+0x3148>
   14a94:	mov	sp, fp
   14a98:	pop	{fp, pc}
   14a9c:	push	{r4, sl, fp, lr}
   14aa0:	add	fp, sp, #8
   14aa4:	sub	sp, sp, #96	; 0x60
   14aa8:	vmov.i32	q8, #0	; 0x00000000
   14aac:	mov	ip, r2
   14ab0:	mov	r2, sp
   14ab4:	mov	r4, #28
   14ab8:	cmp	r1, #10
   14abc:	mov	r3, r2
   14ac0:	add	lr, r2, #16
   14ac4:	vst1.64	{d16-d17}, [r3], r4
   14ac8:	vst1.64	{d16-d17}, [lr]
   14acc:	vst1.32	{d16-d17}, [r3]
   14ad0:	beq	14b20 <ftello64@plt+0x36bc>
   14ad4:	vld1.64	{d16-d17}, [r2], r4
   14ad8:	vld1.64	{d18-d19}, [lr]
   14adc:	add	r3, sp, #48	; 0x30
   14ae0:	vld1.32	{d20-d21}, [r2]
   14ae4:	add	r2, r3, #20
   14ae8:	add	r4, r3, #4
   14aec:	vst1.32	{d18-d19}, [r2]
   14af0:	add	r2, r3, #32
   14af4:	vst1.32	{d16-d17}, [r4]
   14af8:	vst1.32	{d20-d21}, [r2]
   14afc:	str	r1, [sp, #48]	; 0x30
   14b00:	mvn	r2, #0
   14b04:	ldr	r1, [sp, #60]	; 0x3c
   14b08:	orr	r1, r1, #67108864	; 0x4000000
   14b0c:	str	r1, [sp, #60]	; 0x3c
   14b10:	mov	r1, ip
   14b14:	bl	145ac <ftello64@plt+0x3148>
   14b18:	sub	sp, fp, #8
   14b1c:	pop	{r4, sl, fp, pc}
   14b20:	bl	11440 <abort@plt>
   14b24:	push	{r4, r5, r6, sl, fp, lr}
   14b28:	add	fp, sp, #16
   14b2c:	sub	sp, sp, #48	; 0x30
   14b30:	mov	ip, r3
   14b34:	movw	r3, #45472	; 0xb1a0
   14b38:	mov	r6, #32
   14b3c:	cmp	r1, #0
   14b40:	mov	r4, sp
   14b44:	movt	r3, #2
   14b48:	cmpne	r2, #0
   14b4c:	add	r5, r4, #16
   14b50:	add	lr, r3, #16
   14b54:	vld1.64	{d16-d17}, [r3], r6
   14b58:	vld1.64	{d18-d19}, [lr]
   14b5c:	vld1.64	{d20-d21}, [r3]
   14b60:	mov	r3, #10
   14b64:	vst1.64	{d16-d17}, [r4], r6
   14b68:	vst1.64	{d18-d19}, [r5]
   14b6c:	vst1.64	{d20-d21}, [r4]
   14b70:	str	r3, [sp]
   14b74:	bne	14b7c <ftello64@plt+0x3718>
   14b78:	bl	11440 <abort@plt>
   14b7c:	str	r2, [sp, #44]	; 0x2c
   14b80:	str	r1, [sp, #40]	; 0x28
   14b84:	mov	r3, sp
   14b88:	mov	r1, ip
   14b8c:	mvn	r2, #0
   14b90:	bl	145ac <ftello64@plt+0x3148>
   14b94:	sub	sp, fp, #16
   14b98:	pop	{r4, r5, r6, sl, fp, pc}
   14b9c:	push	{r4, r5, r6, sl, fp, lr}
   14ba0:	add	fp, sp, #16
   14ba4:	sub	sp, sp, #48	; 0x30
   14ba8:	mov	lr, r3
   14bac:	movw	r3, #45472	; 0xb1a0
   14bb0:	mov	r6, #32
   14bb4:	cmp	r1, #0
   14bb8:	mov	r4, sp
   14bbc:	movt	r3, #2
   14bc0:	cmpne	r2, #0
   14bc4:	add	r5, r4, #16
   14bc8:	add	ip, r3, #16
   14bcc:	vld1.64	{d16-d17}, [r3], r6
   14bd0:	vld1.64	{d18-d19}, [ip]
   14bd4:	vld1.64	{d20-d21}, [r3]
   14bd8:	mov	r3, #10
   14bdc:	vst1.64	{d16-d17}, [r4], r6
   14be0:	vst1.64	{d18-d19}, [r5]
   14be4:	vst1.64	{d20-d21}, [r4]
   14be8:	str	r3, [sp]
   14bec:	bne	14bf4 <ftello64@plt+0x3790>
   14bf0:	bl	11440 <abort@plt>
   14bf4:	ldr	ip, [fp, #8]
   14bf8:	str	r2, [sp, #44]	; 0x2c
   14bfc:	str	r1, [sp, #40]	; 0x28
   14c00:	mov	r3, sp
   14c04:	mov	r1, lr
   14c08:	mov	r2, ip
   14c0c:	bl	145ac <ftello64@plt+0x3148>
   14c10:	sub	sp, fp, #16
   14c14:	pop	{r4, r5, r6, sl, fp, pc}
   14c18:	push	{r4, sl, fp, lr}
   14c1c:	add	fp, sp, #8
   14c20:	sub	sp, sp, #48	; 0x30
   14c24:	movw	r3, #45472	; 0xb1a0
   14c28:	mov	lr, #32
   14c2c:	mov	ip, r2
   14c30:	cmp	r0, #0
   14c34:	movt	r3, #2
   14c38:	cmpne	r1, #0
   14c3c:	add	r2, r3, #16
   14c40:	vld1.64	{d16-d17}, [r3], lr
   14c44:	vld1.64	{d20-d21}, [r3]
   14c48:	vld1.64	{d18-d19}, [r2]
   14c4c:	mov	r2, sp
   14c50:	add	r4, r2, #16
   14c54:	vst1.64	{d16-d17}, [r2], lr
   14c58:	vst1.64	{d20-d21}, [r2]
   14c5c:	mov	r2, #10
   14c60:	vst1.64	{d18-d19}, [r4]
   14c64:	str	r2, [sp]
   14c68:	bne	14c70 <ftello64@plt+0x380c>
   14c6c:	bl	11440 <abort@plt>
   14c70:	str	r1, [sp, #44]	; 0x2c
   14c74:	str	r0, [sp, #40]	; 0x28
   14c78:	mov	r3, sp
   14c7c:	mov	r0, #0
   14c80:	mov	r1, ip
   14c84:	mvn	r2, #0
   14c88:	bl	145ac <ftello64@plt+0x3148>
   14c8c:	sub	sp, fp, #8
   14c90:	pop	{r4, sl, fp, pc}
   14c94:	push	{r4, r5, fp, lr}
   14c98:	add	fp, sp, #8
   14c9c:	sub	sp, sp, #48	; 0x30
   14ca0:	mov	ip, r3
   14ca4:	movw	r3, #45472	; 0xb1a0
   14ca8:	mov	r4, #32
   14cac:	mov	lr, r2
   14cb0:	cmp	r0, #0
   14cb4:	movt	r3, #2
   14cb8:	cmpne	r1, #0
   14cbc:	add	r2, r3, #16
   14cc0:	vld1.64	{d16-d17}, [r3], r4
   14cc4:	vld1.64	{d20-d21}, [r3]
   14cc8:	vld1.64	{d18-d19}, [r2]
   14ccc:	mov	r2, sp
   14cd0:	add	r5, r2, #16
   14cd4:	vst1.64	{d16-d17}, [r2], r4
   14cd8:	vst1.64	{d20-d21}, [r2]
   14cdc:	mov	r2, #10
   14ce0:	vst1.64	{d18-d19}, [r5]
   14ce4:	str	r2, [sp]
   14ce8:	bne	14cf0 <ftello64@plt+0x388c>
   14cec:	bl	11440 <abort@plt>
   14cf0:	str	r1, [sp, #44]	; 0x2c
   14cf4:	str	r0, [sp, #40]	; 0x28
   14cf8:	mov	r3, sp
   14cfc:	mov	r0, #0
   14d00:	mov	r1, lr
   14d04:	mov	r2, ip
   14d08:	bl	145ac <ftello64@plt+0x3148>
   14d0c:	sub	sp, fp, #8
   14d10:	pop	{r4, r5, fp, pc}
   14d14:	movw	r3, #45352	; 0xb128
   14d18:	movt	r3, #2
   14d1c:	b	145ac <ftello64@plt+0x3148>
   14d20:	movw	r3, #45352	; 0xb128
   14d24:	mov	r2, r1
   14d28:	mov	r1, r0
   14d2c:	mov	r0, #0
   14d30:	movt	r3, #2
   14d34:	b	145ac <ftello64@plt+0x3148>
   14d38:	movw	r3, #45352	; 0xb128
   14d3c:	mvn	r2, #0
   14d40:	movt	r3, #2
   14d44:	b	145ac <ftello64@plt+0x3148>
   14d48:	movw	r3, #45352	; 0xb128
   14d4c:	mov	r1, r0
   14d50:	mov	r0, #0
   14d54:	mvn	r2, #0
   14d58:	movt	r3, #2
   14d5c:	b	145ac <ftello64@plt+0x3148>
   14d60:	push	{r4, sl, fp, lr}
   14d64:	add	fp, sp, #8
   14d68:	mov	r4, r0
   14d6c:	mov	r0, #24
   14d70:	bl	166d4 <ftello64@plt+0x5270>
   14d74:	vmov.i32	q8, #0	; 0x00000000
   14d78:	mov	r1, r0
   14d7c:	str	r4, [r1], #8
   14d80:	vst1.64	{d16-d17}, [r1]
   14d84:	pop	{r4, sl, fp, pc}
   14d88:	push	{r4, sl, fp, lr}
   14d8c:	add	fp, sp, #8
   14d90:	bl	153c8 <ftello64@plt+0x3f64>
   14d94:	cmp	r0, #0
   14d98:	beq	14dbc <ftello64@plt+0x3958>
   14d9c:	mov	r4, r0
   14da0:	mov	r0, #24
   14da4:	bl	166d4 <ftello64@plt+0x5270>
   14da8:	vmov.i32	q8, #0	; 0x00000000
   14dac:	mov	r1, r0
   14db0:	str	r4, [r1], #8
   14db4:	vst1.64	{d16-d17}, [r1]
   14db8:	pop	{r4, sl, fp, pc}
   14dbc:	mov	r0, #0
   14dc0:	pop	{r4, sl, fp, pc}
   14dc4:	ldr	r0, [r0]
   14dc8:	bx	lr
   14dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dd0:	add	fp, sp, #28
   14dd4:	sub	sp, sp, #60	; 0x3c
   14dd8:	ldr	r1, [r0]
   14ddc:	ldr	r9, [r0, #12]
   14de0:	ldr	r7, [r0, #20]
   14de4:	mov	r5, r3
   14de8:	mov	r6, r2
   14dec:	mov	sl, #255	; 0xff
   14df0:	str	r1, [sp, #8]
   14df4:	mov	r1, r0
   14df8:	ldr	r8, [r0, #8]!
   14dfc:	ldr	r4, [r1, #16]!
   14e00:	str	r0, [sp, #4]
   14e04:	adds	r0, r2, #1
   14e08:	str	r0, [sp, #24]
   14e0c:	adc	r0, r3, #0
   14e10:	str	r1, [sp]
   14e14:	str	r0, [sp, #20]
   14e18:	subs	r0, r4, r6
   14e1c:	sbcs	r0, r7, r5
   14e20:	bcs	14e84 <ftello64@plt+0x3a20>
   14e24:	mov	r2, #0
   14e28:	mov	r0, r4
   14e2c:	mov	r1, r7
   14e30:	lsl	r1, r1, #8
   14e34:	add	r2, r2, #1
   14e38:	orr	r1, r1, r0, lsr #24
   14e3c:	orr	r0, sl, r0, lsl #8
   14e40:	subs	r3, r0, r6
   14e44:	sbcs	r3, r1, r5
   14e48:	bcc	14e30 <ftello64@plt+0x39cc>
   14e4c:	ldr	r0, [sp, #8]
   14e50:	sub	r1, fp, #36	; 0x24
   14e54:	bl	15544 <ftello64@plt+0x40e0>
   14e58:	sub	r0, fp, #36	; 0x24
   14e5c:	lsl	r1, r9, #8
   14e60:	orr	r9, r1, r8, lsr #24
   14e64:	ldrb	r1, [r0], #1
   14e68:	orr	r8, r1, r8, lsl #8
   14e6c:	lsl	r1, r7, #8
   14e70:	orr	r7, r1, r4, lsr #24
   14e74:	orr	r4, sl, r4, lsl #8
   14e78:	subs	r1, r4, r6
   14e7c:	sbcs	r1, r7, r5
   14e80:	bcc	14e5c <ftello64@plt+0x39f8>
   14e84:	eor	r0, r4, r6
   14e88:	eor	r1, r7, r5
   14e8c:	orrs	r0, r0, r1
   14e90:	beq	14f78 <ftello64@plt+0x3b14>
   14e94:	str	r4, [fp, #-40]	; 0xffffffd8
   14e98:	ldr	r4, [sp, #24]
   14e9c:	str	r7, [sp, #44]	; 0x2c
   14ea0:	ldr	r7, [sp, #20]
   14ea4:	mov	r0, r8
   14ea8:	mov	r1, r9
   14eac:	mov	r2, r4
   14eb0:	mov	r3, r7
   14eb4:	bl	19458 <ftello64@plt+0x7ff4>
   14eb8:	umull	r2, r3, r0, r4
   14ebc:	str	r0, [sp, #16]
   14ec0:	str	r1, [sp, #12]
   14ec4:	str	r8, [sp, #40]	; 0x28
   14ec8:	str	r9, [sp, #36]	; 0x24
   14ecc:	mla	r0, r0, r7, r3
   14ed0:	mov	r3, r7
   14ed4:	mla	r1, r1, r4, r0
   14ed8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14edc:	subs	r8, r8, r2
   14ee0:	sbc	r9, r9, r1
   14ee4:	subs	r2, r0, r6
   14ee8:	ldr	r0, [sp, #44]	; 0x2c
   14eec:	str	r2, [sp, #32]
   14ef0:	sbc	r1, r0, r5
   14ef4:	mov	r0, r2
   14ef8:	mov	r2, r4
   14efc:	str	r1, [sp, #28]
   14f00:	bl	19458 <ftello64@plt+0x7ff4>
   14f04:	umull	r2, r3, r0, r4
   14f08:	mov	ip, r1
   14f0c:	mla	r3, r0, r7, r3
   14f10:	mla	r3, r1, r4, r3
   14f14:	ldr	r1, [sp, #32]
   14f18:	subs	r2, r1, r2
   14f1c:	ldr	r1, [sp, #28]
   14f20:	sbc	r3, r1, r3
   14f24:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14f28:	subs	r4, r2, #1
   14f2c:	sbc	r7, r3, #0
   14f30:	subs	r2, r1, r2
   14f34:	ldr	r1, [sp, #44]	; 0x2c
   14f38:	sbc	r3, r1, r3
   14f3c:	ldr	r1, [sp, #40]	; 0x28
   14f40:	subs	r2, r2, r1
   14f44:	ldr	r1, [sp, #36]	; 0x24
   14f48:	sbcs	r2, r3, r1
   14f4c:	bcc	14e18 <ftello64@plt+0x39b4>
   14f50:	ldr	r2, [sp, #4]
   14f54:	ldr	r3, [sp, #16]
   14f58:	ldr	r7, [sp, #12]
   14f5c:	stm	r2, {r3, r7}
   14f60:	ldr	r2, [sp]
   14f64:	stm	r2, {r0, ip}
   14f68:	mov	r0, r8
   14f6c:	mov	r1, r9
   14f70:	sub	sp, fp, #28
   14f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f78:	ldr	r0, [sp, #4]
   14f7c:	vmov.i32	q8, #0	; 0x00000000
   14f80:	vst1.64	{d16-d17}, [r0]
   14f84:	mov	r0, r8
   14f88:	mov	r1, r9
   14f8c:	sub	sp, fp, #28
   14f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f94:	push	{r4, sl, fp, lr}
   14f98:	add	fp, sp, #8
   14f9c:	mov	r1, #24
   14fa0:	mvn	r2, #0
   14fa4:	mov	r4, r0
   14fa8:	bl	113e0 <__explicit_bzero_chk@plt>
   14fac:	mov	r0, r4
   14fb0:	pop	{r4, sl, fp, lr}
   14fb4:	b	17c10 <ftello64@plt+0x67ac>
   14fb8:	push	{r4, r5, r6, r7, fp, lr}
   14fbc:	add	fp, sp, #16
   14fc0:	mov	r4, r0
   14fc4:	ldr	r0, [r0]
   14fc8:	bl	156a4 <ftello64@plt+0x4240>
   14fcc:	mov	r5, r0
   14fd0:	bl	11350 <__errno_location@plt>
   14fd4:	ldr	r7, [r0]
   14fd8:	mov	r6, r0
   14fdc:	mov	r0, r4
   14fe0:	mov	r1, #24
   14fe4:	mvn	r2, #0
   14fe8:	bl	113e0 <__explicit_bzero_chk@plt>
   14fec:	mov	r0, r4
   14ff0:	bl	17c10 <ftello64@plt+0x67ac>
   14ff4:	mov	r0, r5
   14ff8:	str	r7, [r6]
   14ffc:	pop	{r4, r5, r6, r7, fp, pc}
   15000:	clz	r2, r1
   15004:	cmp	r1, #0
   15008:	mov	r3, #7
   1500c:	rsbne	r1, r2, #32
   15010:	asr	r2, r1, #31
   15014:	mul	r2, r2, r0
   15018:	umlal	r3, r2, r1, r0
   1501c:	lsr	r0, r3, #3
   15020:	orr	r0, r0, r2, lsl #29
   15024:	bx	lr
   15028:	nop	{0}
   1502c:	nop	{0}
   15030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15034:	add	fp, sp, #28
   15038:	sub	sp, sp, #36	; 0x24
   1503c:	cmp	r1, #0
   15040:	beq	15088 <ftello64@plt+0x3c24>
   15044:	mov	r5, r2
   15048:	mov	sl, r1
   1504c:	mov	r9, r0
   15050:	cmp	r1, #1
   15054:	bne	15098 <ftello64@plt+0x3c34>
   15058:	mov	r0, #4
   1505c:	bl	166d4 <ftello64@plt+0x5270>
   15060:	mov	r6, r0
   15064:	mov	r0, #0
   15068:	subs	r2, r5, #1
   1506c:	sbc	r3, r0, #0
   15070:	mov	r0, r9
   15074:	bl	14dcc <ftello64@plt+0x3968>
   15078:	str	r0, [r6]
   1507c:	mov	r0, r6
   15080:	sub	sp, fp, #28
   15084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15088:	mov	r4, #0
   1508c:	mov	r0, r4
   15090:	sub	sp, fp, #28
   15094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15098:	cmp	r5, #131072	; 0x20000
   1509c:	bcc	151fc <ftello64@plt+0x3d98>
   150a0:	udiv	r0, r5, sl
   150a4:	cmp	r0, #31
   150a8:	bls	15224 <ftello64@plt+0x3dc0>
   150ac:	movw	r0, #31760	; 0x7c10
   150b0:	movw	r2, #21408	; 0x53a0
   150b4:	movw	r3, #21424	; 0x53b0
   150b8:	mov	r1, #0
   150bc:	movt	r0, #1
   150c0:	movt	r2, #1
   150c4:	movt	r3, #1
   150c8:	str	r0, [sp]
   150cc:	lsl	r0, sl, #1
   150d0:	bl	1812c <ftello64@plt+0x6cc8>
   150d4:	cmp	r0, #0
   150d8:	beq	15380 <ftello64@plt+0x3f1c>
   150dc:	mov	r7, r0
   150e0:	mov	r0, sl
   150e4:	mov	r1, #4
   150e8:	bl	167a4 <ftello64@plt+0x5340>
   150ec:	add	r1, sp, #8
   150f0:	mov	r8, #0
   150f4:	mov	r6, #0
   150f8:	mov	r4, r0
   150fc:	stm	r1, {r0, r9, sl}
   15100:	subs	r2, r5, #1
   15104:	mov	r0, r9
   15108:	sbc	r3, r6, #0
   1510c:	bl	14dcc <ftello64@plt+0x3968>
   15110:	mov	r4, r0
   15114:	mov	r0, r7
   15118:	add	r1, sp, #28
   1511c:	str	r6, [sp, #32]
   15120:	str	r8, [sp, #28]
   15124:	bl	18dd0 <ftello64@plt+0x796c>
   15128:	mov	r9, r0
   1512c:	add	r4, r8, r4
   15130:	mov	r0, r7
   15134:	add	r1, sp, #20
   15138:	str	r6, [sp, #24]
   1513c:	str	r4, [sp, #20]
   15140:	bl	18dd0 <ftello64@plt+0x796c>
   15144:	mov	sl, r0
   15148:	cmp	r9, #0
   1514c:	beq	15160 <ftello64@plt+0x3cfc>
   15150:	cmp	sl, #0
   15154:	beq	1517c <ftello64@plt+0x3d18>
   15158:	ldr	r4, [sl, #4]
   1515c:	b	15190 <ftello64@plt+0x3d2c>
   15160:	mov	r0, #8
   15164:	bl	166d4 <ftello64@plt+0x5270>
   15168:	mov	r9, r0
   1516c:	str	r8, [r0]
   15170:	str	r8, [r0, #4]
   15174:	cmp	sl, #0
   15178:	bne	15158 <ftello64@plt+0x3cf4>
   1517c:	mov	r0, #8
   15180:	bl	166d4 <ftello64@plt+0x5270>
   15184:	mov	sl, r0
   15188:	str	r4, [r0]
   1518c:	str	r4, [r0, #4]
   15190:	ldr	r0, [r9, #4]
   15194:	str	r4, [r9, #4]
   15198:	mov	r1, r9
   1519c:	str	r0, [sl, #4]
   151a0:	mov	r0, r7
   151a4:	bl	18d88 <ftello64@plt+0x7924>
   151a8:	cmp	r0, #0
   151ac:	beq	15380 <ftello64@plt+0x3f1c>
   151b0:	mov	r0, r7
   151b4:	mov	r1, sl
   151b8:	bl	18d88 <ftello64@plt+0x7924>
   151bc:	ldr	r4, [sp, #8]
   151c0:	cmp	r0, #0
   151c4:	beq	15380 <ftello64@plt+0x3f1c>
   151c8:	ldr	r0, [r9, #4]
   151cc:	ldr	sl, [sp, #16]
   151d0:	ldr	r9, [sp, #12]
   151d4:	sub	r5, r5, #1
   151d8:	str	r0, [r4, r8, lsl #2]
   151dc:	add	r8, r8, #1
   151e0:	cmp	sl, r8
   151e4:	bne	15100 <ftello64@plt+0x3c9c>
   151e8:	mov	r0, r7
   151ec:	bl	18448 <ftello64@plt+0x6fe4>
   151f0:	mov	r0, r4
   151f4:	sub	sp, fp, #28
   151f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151fc:	mov	r0, r5
   15200:	mov	r1, #4
   15204:	bl	167a4 <ftello64@plt+0x5340>
   15208:	mov	r4, r0
   1520c:	cmp	r5, #0
   15210:	beq	15324 <ftello64@plt+0x3ec0>
   15214:	mov	r0, #0
   15218:	cmp	r5, #4
   1521c:	bcc	1530c <ftello64@plt+0x3ea8>
   15220:	b	15240 <ftello64@plt+0x3ddc>
   15224:	mov	r0, r5
   15228:	mov	r1, #4
   1522c:	bl	167a4 <ftello64@plt+0x5340>
   15230:	mov	r4, r0
   15234:	mov	r0, #0
   15238:	cmp	r5, #4
   1523c:	bcc	1530c <ftello64@plt+0x3ea8>
   15240:	bic	r0, r5, #3
   15244:	mov	r1, #1
   15248:	add	r2, pc, #320	; 0x140
   1524c:	sub	r3, r0, #4
   15250:	add	r1, r1, r3, lsr #2
   15254:	cmp	r3, #12
   15258:	and	ip, r1, #3
   1525c:	bcs	15274 <ftello64@plt+0x3e10>
   15260:	vld1.64	{d16-d17}, [r2 :128]
   15264:	mov	r2, #0
   15268:	cmp	ip, #0
   1526c:	bne	152e4 <ftello64@plt+0x3e80>
   15270:	b	15304 <ftello64@plt+0x3ea0>
   15274:	sub	r3, r1, ip
   15278:	add	r1, pc, #272	; 0x110
   1527c:	vmov.i32	q9, #12	; 0x0000000c
   15280:	vmov.i32	q10, #8	; 0x00000008
   15284:	vmov.i32	q11, #4	; 0x00000004
   15288:	vmov.i32	q12, #16	; 0x00000010
   1528c:	mov	r2, #0
   15290:	mov	lr, #64	; 0x40
   15294:	mov	r7, r4
   15298:	vld1.64	{d16-d17}, [r1 :128]
   1529c:	mov	r1, r4
   152a0:	vadd.i32	q13, q8, q9
   152a4:	add	r6, r7, #48	; 0x30
   152a8:	vadd.i32	q14, q8, q10
   152ac:	vadd.i32	q15, q8, q11
   152b0:	subs	r3, r3, #4
   152b4:	add	r2, r2, #16
   152b8:	vst1.32	{d26-d27}, [r6]
   152bc:	vst1.32	{d16-d17}, [r1], lr
   152c0:	vadd.i32	q8, q8, q12
   152c4:	add	r6, r7, #32
   152c8:	vst1.32	{d28-d29}, [r6]
   152cc:	add	r6, r7, #16
   152d0:	mov	r7, r1
   152d4:	vst1.32	{d30-d31}, [r6]
   152d8:	bne	152a0 <ftello64@plt+0x3e3c>
   152dc:	cmp	ip, #0
   152e0:	beq	15304 <ftello64@plt+0x3ea0>
   152e4:	vmov.i32	q9, #4	; 0x00000004
   152e8:	add	r1, r4, r2, lsl #2
   152ec:	rsb	r2, ip, #0
   152f0:	vadd.i32	q10, q8, q9
   152f4:	vst1.32	{d16-d17}, [r1]!
   152f8:	adds	r2, r2, #1
   152fc:	vorr	q8, q10, q10
   15300:	bcc	152f0 <ftello64@plt+0x3e8c>
   15304:	cmp	r0, r5
   15308:	beq	1531c <ftello64@plt+0x3eb8>
   1530c:	str	r0, [r4, r0, lsl #2]
   15310:	add	r0, r0, #1
   15314:	cmp	r5, r0
   15318:	bne	1530c <ftello64@plt+0x3ea8>
   1531c:	cmp	sl, #0
   15320:	beq	15360 <ftello64@plt+0x3efc>
   15324:	mov	r7, #0
   15328:	mov	r6, #0
   1532c:	subs	r2, r5, #1
   15330:	mov	r0, r9
   15334:	sbc	r3, r7, #0
   15338:	bl	14dcc <ftello64@plt+0x3968>
   1533c:	add	r0, r6, r0
   15340:	ldr	r1, [r4, r6, lsl #2]
   15344:	sub	r5, r5, #1
   15348:	ldr	r2, [r4, r0, lsl #2]
   1534c:	str	r2, [r4, r6, lsl #2]
   15350:	add	r6, r6, #1
   15354:	str	r1, [r4, r0, lsl #2]
   15358:	cmp	sl, r6
   1535c:	bne	1532c <ftello64@plt+0x3ec8>
   15360:	mov	r0, r4
   15364:	mov	r1, sl
   15368:	mov	r2, #4
   1536c:	bl	16698 <ftello64@plt+0x5234>
   15370:	mov	r4, r0
   15374:	mov	r0, r4
   15378:	sub	sp, fp, #28
   1537c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15380:	bl	16c10 <ftello64@plt+0x57ac>
   15384:	nop	{0}
   15388:	nop	{0}
   1538c:	nop	{0}
   15390:	andeq	r0, r0, r0
   15394:	andeq	r0, r0, r1
   15398:	andeq	r0, r0, r2
   1539c:	andeq	r0, r0, r3
   153a0:	ldr	r0, [r0]
   153a4:	udiv	r2, r0, r1
   153a8:	mls	r0, r2, r1, r0
   153ac:	bx	lr
   153b0:	ldr	r1, [r1]
   153b4:	ldr	r0, [r0]
   153b8:	sub	r0, r0, r1
   153bc:	clz	r0, r0
   153c0:	lsr	r0, r0, #5
   153c4:	bx	lr
   153c8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   153cc:	add	fp, sp, #24
   153d0:	cmp	r1, #0
   153d4:	beq	15444 <ftello64@plt+0x3fe0>
   153d8:	mov	r5, r1
   153dc:	mov	r6, r0
   153e0:	cmp	r0, #0
   153e4:	beq	1546c <ftello64@plt+0x4008>
   153e8:	movw	r1, #40572	; 0x9e7c
   153ec:	mov	r0, r6
   153f0:	movt	r1, #1
   153f4:	bl	17b60 <ftello64@plt+0x66fc>
   153f8:	cmp	r0, #0
   153fc:	beq	15518 <ftello64@plt+0x40b4>
   15400:	mov	r7, r0
   15404:	movw	r0, #2076	; 0x81c
   15408:	bl	166d4 <ftello64@plt+0x5270>
   1540c:	mov	r9, r0
   15410:	movw	r0, #22244	; 0x56e4
   15414:	cmp	r5, #2048	; 0x800
   15418:	mov	r2, #0
   1541c:	movt	r0, #1
   15420:	movcs	r5, #2048	; 0x800
   15424:	str	r7, [r9]
   15428:	add	r1, r9, #12
   1542c:	mov	r3, r5
   15430:	stmib	r9, {r0, r6}
   15434:	mov	r0, r7
   15438:	bl	11368 <setvbuf@plt>
   1543c:	mov	r0, r9
   15440:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15444:	movw	r0, #2076	; 0x81c
   15448:	bl	166d4 <ftello64@plt+0x5270>
   1544c:	movw	r1, #22244	; 0x56e4
   15450:	mov	r9, r0
   15454:	mov	r0, #0
   15458:	movt	r1, #1
   1545c:	stm	r9, {r0, r1}
   15460:	str	r0, [r9, #8]
   15464:	mov	r0, r9
   15468:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1546c:	movw	r0, #2076	; 0x81c
   15470:	bl	166d4 <ftello64@plt+0x5270>
   15474:	cmp	r5, #1024	; 0x400
   15478:	mov	r9, r0
   1547c:	movw	r1, #22244	; 0x56e4
   15480:	mov	r0, #0
   15484:	movcs	r5, #1024	; 0x400
   15488:	add	r8, r9, #16
   1548c:	movt	r1, #1
   15490:	stm	r9, {r0, r1}
   15494:	str	r0, [r9, #8]
   15498:	str	r0, [r9, #12]
   1549c:	cmp	r5, #1
   154a0:	blt	15524 <ftello64@plt+0x40c0>
   154a4:	add	r6, r8, r5
   154a8:	mov	r5, r8
   154ac:	b	154bc <ftello64@plt+0x4058>
   154b0:	add	r5, r5, r0
   154b4:	cmp	r5, r6
   154b8:	bcs	15524 <ftello64@plt+0x40c0>
   154bc:	sub	r1, r6, r5
   154c0:	mov	r0, r5
   154c4:	mov	r2, #0
   154c8:	bl	11428 <getrandom@plt>
   154cc:	cmp	r0, #0
   154d0:	bpl	154b0 <ftello64@plt+0x404c>
   154d4:	bl	11350 <__errno_location@plt>
   154d8:	ldr	r4, [r0]
   154dc:	cmp	r4, #4
   154e0:	beq	154b4 <ftello64@plt+0x4050>
   154e4:	ldr	r5, [r9]
   154e8:	mov	r7, r0
   154ec:	mov	r0, r9
   154f0:	movw	r1, #2076	; 0x81c
   154f4:	movw	r2, #2076	; 0x81c
   154f8:	bl	113e0 <__explicit_bzero_chk@plt>
   154fc:	mov	r0, r9
   15500:	bl	17c10 <ftello64@plt+0x67ac>
   15504:	cmp	r5, #0
   15508:	beq	15514 <ftello64@plt+0x40b0>
   1550c:	mov	r0, r5
   15510:	bl	12758 <ftello64@plt+0x12f4>
   15514:	str	r4, [r7]
   15518:	mov	r9, #0
   1551c:	mov	r0, r9
   15520:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15524:	mov	r0, r8
   15528:	bl	15998 <ftello64@plt+0x4534>
   1552c:	mov	r0, r9
   15530:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15534:	str	r1, [r0, #4]
   15538:	bx	lr
   1553c:	str	r1, [r0, #8]
   15540:	bx	lr
   15544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15548:	add	fp, sp, #28
   1554c:	sub	sp, sp, #4
   15550:	ldr	r3, [r0]
   15554:	mov	r6, r2
   15558:	mov	r5, r1
   1555c:	mov	sl, r0
   15560:	cmp	r3, #0
   15564:	beq	155e0 <ftello64@plt+0x417c>
   15568:	mov	r0, r5
   1556c:	mov	r1, #1
   15570:	mov	r2, r6
   15574:	bl	1141c <fread_unlocked@plt>
   15578:	mov	r4, r0
   1557c:	sub	r6, r6, r0
   15580:	bl	11350 <__errno_location@plt>
   15584:	cmp	r6, #0
   15588:	beq	155d8 <ftello64@plt+0x4174>
   1558c:	mov	r7, r0
   15590:	ldr	r1, [sl]
   15594:	ldr	r0, [r7]
   15598:	ldr	r1, [r1]
   1559c:	lsl	r1, r1, #26
   155a0:	and	r0, r0, r1, asr #31
   155a4:	str	r0, [r7]
   155a8:	ldr	r1, [sl, #4]
   155ac:	ldr	r0, [sl, #8]
   155b0:	blx	r1
   155b4:	ldr	r3, [sl]
   155b8:	add	r5, r5, r4
   155bc:	mov	r1, #1
   155c0:	mov	r2, r6
   155c4:	mov	r0, r5
   155c8:	bl	1141c <fread_unlocked@plt>
   155cc:	mov	r4, r0
   155d0:	subs	r6, r6, r0
   155d4:	bne	15590 <ftello64@plt+0x412c>
   155d8:	sub	sp, fp, #28
   155dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155e0:	ldr	r7, [sl, #12]
   155e4:	movw	r0, #1052	; 0x41c
   155e8:	add	r9, sl, r0
   155ec:	sub	r0, r9, r7
   155f0:	cmp	r7, r6
   155f4:	add	r1, r0, #1024	; 0x400
   155f8:	bcs	15670 <ftello64@plt+0x420c>
   155fc:	add	r8, sl, #16
   15600:	mov	r0, r5
   15604:	mov	r2, r7
   15608:	bl	111dc <memcpy@plt>
   1560c:	add	r5, r5, r7
   15610:	sub	r6, r6, r7
   15614:	tst	r5, #3
   15618:	beq	15654 <ftello64@plt+0x41f0>
   1561c:	mov	r0, r8
   15620:	mov	r1, r9
   15624:	bl	15754 <ftello64@plt+0x42f0>
   15628:	mov	r7, #1024	; 0x400
   1562c:	cmp	r6, #1024	; 0x400
   15630:	mov	r1, r9
   15634:	bhi	15600 <ftello64@plt+0x419c>
   15638:	b	15674 <ftello64@plt+0x4210>
   1563c:	mov	r0, r8
   15640:	mov	r1, r5
   15644:	bl	15754 <ftello64@plt+0x42f0>
   15648:	subs	r6, r6, #1024	; 0x400
   1564c:	add	r5, r5, #1024	; 0x400
   15650:	beq	15694 <ftello64@plt+0x4230>
   15654:	cmp	r6, #1024	; 0x400
   15658:	bcs	1563c <ftello64@plt+0x41d8>
   1565c:	mov	r0, r8
   15660:	mov	r1, r9
   15664:	bl	15754 <ftello64@plt+0x42f0>
   15668:	mov	r7, #1024	; 0x400
   1566c:	b	15674 <ftello64@plt+0x4210>
   15670:	mov	r9, r1
   15674:	mov	r0, r5
   15678:	mov	r1, r9
   1567c:	mov	r2, r6
   15680:	bl	111dc <memcpy@plt>
   15684:	sub	r0, r7, r6
   15688:	str	r0, [sl, #12]
   1568c:	sub	sp, fp, #28
   15690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15694:	mov	r0, #0
   15698:	str	r0, [sl, #12]
   1569c:	sub	sp, fp, #28
   156a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156a4:	push	{r4, r5, fp, lr}
   156a8:	add	fp, sp, #8
   156ac:	ldr	r4, [r0]
   156b0:	movw	r1, #2076	; 0x81c
   156b4:	mvn	r2, #0
   156b8:	mov	r5, r0
   156bc:	bl	113e0 <__explicit_bzero_chk@plt>
   156c0:	mov	r0, r5
   156c4:	bl	17c10 <ftello64@plt+0x67ac>
   156c8:	cmp	r4, #0
   156cc:	beq	156dc <ftello64@plt+0x4278>
   156d0:	mov	r0, r4
   156d4:	pop	{r4, r5, fp, lr}
   156d8:	b	12758 <ftello64@plt+0x12f4>
   156dc:	mov	r0, #0
   156e0:	pop	{r4, r5, fp, pc}
   156e4:	push	{fp, lr}
   156e8:	mov	fp, sp
   156ec:	cmp	r0, #0
   156f0:	beq	15750 <ftello64@plt+0x42ec>
   156f4:	mov	r4, r0
   156f8:	movw	r0, #45348	; 0xb124
   156fc:	movt	r0, #2
   15700:	ldr	r5, [r0]
   15704:	bl	11350 <__errno_location@plt>
   15708:	ldr	r6, [r0]
   1570c:	movw	r0, #40575	; 0x9e7f
   15710:	movw	r1, #40591	; 0x9e8f
   15714:	mov	r2, #5
   15718:	movt	r0, #1
   1571c:	movt	r1, #1
   15720:	cmp	r6, #0
   15724:	moveq	r1, r0
   15728:	mov	r0, #0
   1572c:	bl	11218 <dcgettext@plt>
   15730:	mov	r7, r0
   15734:	mov	r0, r4
   15738:	bl	14d48 <ftello64@plt+0x38e4>
   1573c:	mov	r3, r0
   15740:	mov	r0, r5
   15744:	mov	r1, r6
   15748:	mov	r2, r7
   1574c:	bl	112b4 <error@plt>
   15750:	bl	11440 <abort@plt>
   15754:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15758:	add	fp, sp, #28
   1575c:	sub	sp, sp, #8
   15760:	ldr	r7, [r0, #1032]	; 0x408
   15764:	ldr	r2, [r0, #1028]	; 0x404
   15768:	ldr	r3, [r0, #1024]	; 0x400
   1576c:	add	ip, r0, #512	; 0x200
   15770:	mov	r8, #0
   15774:	add	r7, r7, #1
   15778:	add	r6, r7, r2
   1577c:	str	r7, [r0, #1032]	; 0x408
   15780:	mov	r7, r0
   15784:	eor	r3, r3, r3, lsl #13
   15788:	ldr	r4, [r7, r8]!
   1578c:	ldr	r2, [r7, #512]	; 0x200
   15790:	and	r5, r4, #1020	; 0x3fc
   15794:	ldr	r5, [r0, r5]
   15798:	add	r2, r3, r2
   1579c:	add	r3, r2, r6
   157a0:	eor	r2, r2, r2, lsr #6
   157a4:	add	r3, r3, r5
   157a8:	str	r3, [r7]
   157ac:	ubfx	r3, r3, #10, #8
   157b0:	ldr	r3, [r0, r3, lsl #2]
   157b4:	add	r3, r3, r4
   157b8:	mov	r4, r1
   157bc:	str	r3, [r4, r8]!
   157c0:	add	r8, r8, #16
   157c4:	ldr	r5, [r7, #516]	; 0x204
   157c8:	ldr	r6, [r7, #4]
   157cc:	add	lr, r0, r8
   157d0:	cmp	lr, ip
   157d4:	add	r2, r5, r2
   157d8:	and	r5, r6, #1020	; 0x3fc
   157dc:	ldr	r5, [r0, r5]
   157e0:	add	r3, r2, r3
   157e4:	eor	r2, r2, r2, lsl #2
   157e8:	add	r3, r3, r5
   157ec:	str	r3, [r7, #4]
   157f0:	ubfx	r3, r3, #10, #8
   157f4:	ldr	r3, [r0, r3, lsl #2]
   157f8:	add	r3, r3, r6
   157fc:	str	r3, [r4, #4]
   15800:	ldr	r5, [r7, #520]	; 0x208
   15804:	ldr	r6, [r7, #8]
   15808:	add	r2, r5, r2
   1580c:	and	r5, r6, #1020	; 0x3fc
   15810:	ldr	r5, [r0, r5]
   15814:	add	r3, r2, r3
   15818:	eor	r2, r2, r2, lsr #16
   1581c:	add	r3, r3, r5
   15820:	str	r3, [r7, #8]
   15824:	ubfx	r3, r3, #10, #8
   15828:	ldr	r3, [r0, r3, lsl #2]
   1582c:	add	r6, r3, r6
   15830:	str	r6, [r4, #8]
   15834:	ldr	r3, [r7, #524]	; 0x20c
   15838:	ldr	r5, [r7, #12]
   1583c:	add	r3, r3, r2
   15840:	add	r2, r3, r6
   15844:	and	r6, r5, #1020	; 0x3fc
   15848:	ldr	r6, [r0, r6]
   1584c:	add	r2, r2, r6
   15850:	str	r2, [r7, #12]
   15854:	ubfx	r2, r2, #10, #8
   15858:	ldr	r2, [r0, r2, lsl #2]
   1585c:	add	r6, r2, r5
   15860:	str	r6, [r4, #12]
   15864:	bcc	15780 <ftello64@plt+0x431c>
   15868:	add	r2, r1, r8
   1586c:	mov	r5, #0
   15870:	str	r2, [sp, #4]
   15874:	add	r2, r0, #1024	; 0x400
   15878:	str	r2, [sp]
   1587c:	ldr	r2, [lr, r5]
   15880:	eor	r3, r3, r3, lsl #13
   15884:	and	r7, r2, #1020	; 0x3fc
   15888:	ldr	sl, [r0, r7]
   1588c:	add	r7, lr, r5
   15890:	ldr	r4, [r7, #-512]	; 0xfffffe00
   15894:	add	r3, r3, r4
   15898:	add	r4, r3, r6
   1589c:	eor	r3, r3, r3, lsr #6
   158a0:	add	r4, r4, sl
   158a4:	str	r4, [lr, r5]
   158a8:	ubfx	r4, r4, #10, #8
   158ac:	ldr	r6, [sp, #4]
   158b0:	ldr	r4, [r0, r4, lsl #2]
   158b4:	add	r2, r4, r2
   158b8:	str	r2, [r6, r5]
   158bc:	ldr	r4, [r7, #-508]	; 0xfffffe04
   158c0:	add	r3, r4, r3
   158c4:	add	r4, r0, r5
   158c8:	add	r6, r4, r8
   158cc:	add	sl, r3, r2
   158d0:	ldr	r4, [r6, #4]
   158d4:	and	r2, r4, #1020	; 0x3fc
   158d8:	ldr	r2, [r0, r2]
   158dc:	add	r2, sl, r2
   158e0:	eor	sl, r3, r3, lsl #2
   158e4:	str	r2, [r6, #4]
   158e8:	ubfx	r2, r2, #10, #8
   158ec:	ldr	r2, [r0, r2, lsl #2]
   158f0:	add	r2, r2, r4
   158f4:	add	r4, r1, r5
   158f8:	add	ip, r4, r8
   158fc:	str	r2, [ip, #4]
   15900:	ldr	r3, [r7, #-504]	; 0xfffffe08
   15904:	add	r3, r3, sl
   15908:	add	sl, r3, r2
   1590c:	ldr	r2, [r7, #8]
   15910:	eor	r3, r3, r3, lsr #16
   15914:	and	r9, r2, #1020	; 0x3fc
   15918:	ldr	r4, [r0, r9]
   1591c:	add	r4, sl, r4
   15920:	str	r4, [r7, #8]
   15924:	ubfx	r4, r4, #10, #8
   15928:	ldr	r4, [r0, r4, lsl #2]
   1592c:	add	r2, r4, r2
   15930:	str	r2, [ip, #8]
   15934:	mov	ip, r1
   15938:	ldr	r4, [r7, #-500]	; 0xfffffe0c
   1593c:	add	r3, r4, r3
   15940:	ldr	r4, [r6, #12]
   15944:	add	r2, r3, r2
   15948:	and	r1, r4, #1020	; 0x3fc
   1594c:	ldr	r1, [r0, r1]
   15950:	add	r1, r2, r1
   15954:	str	r1, [r6, #12]
   15958:	ubfx	r1, r1, #10, #8
   1595c:	ldr	r2, [sp]
   15960:	ldr	r1, [r0, r1, lsl #2]
   15964:	add	r6, r1, r4
   15968:	ldr	r1, [sp, #4]
   1596c:	add	r1, r1, r5
   15970:	add	r5, r5, #16
   15974:	str	r6, [r1, #12]
   15978:	add	r1, r7, #16
   1597c:	cmp	r1, r2
   15980:	mov	r1, ip
   15984:	bcc	1587c <ftello64@plt+0x4418>
   15988:	str	r3, [r0, #1024]	; 0x400
   1598c:	str	r6, [r0, #1028]	; 0x404
   15990:	sub	sp, fp, #28
   15994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15998:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1599c:	add	fp, sp, #28
   159a0:	sub	sp, sp, #28
   159a4:	str	r0, [sp, #20]
   159a8:	add	r7, r0, #28
   159ac:	movw	r0, #19064	; 0x4a78
   159b0:	movw	r6, #57178	; 0xdf5a
   159b4:	movw	r5, #89	; 0x59
   159b8:	movw	r1, #15947	; 0x3e4b
   159bc:	movw	sl, #6872	; 0x1ad8
   159c0:	movw	r8, #15433	; 0x3c49
   159c4:	movw	lr, #37145	; 0x9119
   159c8:	mov	r9, #0
   159cc:	movt	r0, #55594	; 0xd92a
   159d0:	movt	r6, #4967	; 0x1367
   159d4:	movt	r5, #38361	; 0x95d9
   159d8:	movt	r1, #49942	; 0xc316
   159dc:	movt	sl, #3906	; 0xf42
   159e0:	movt	r8, #42266	; 0xa51a
   159e4:	movt	lr, #12384	; 0x3060
   159e8:	str	r0, [sp, #16]
   159ec:	movw	r0, #59931	; 0xea1b
   159f0:	movt	r0, #50415	; 0xc4ef
   159f4:	ldr	r3, [r7, #-28]	; 0xffffffe4
   159f8:	str	r0, [sp, #24]
   159fc:	ldr	r0, [r7]
   15a00:	str	lr, [sp, #4]
   15a04:	add	r6, r3, r6
   15a08:	ldr	r3, [sp, #20]
   15a0c:	str	r0, [sp, #12]
   15a10:	add	r3, r3, r9, lsl #2
   15a14:	add	r9, r9, #8
   15a18:	cmp	r9, #256	; 0x100
   15a1c:	ldmib	r3, {r2, lr}
   15a20:	ldr	r0, [r3, #12]
   15a24:	add	r4, lr, r1
   15a28:	ldr	ip, [r3, #16]
   15a2c:	add	r5, r2, r5
   15a30:	eor	r6, r6, r5, lsl #11
   15a34:	add	r2, r0, sl
   15a38:	add	r5, r4, r5
   15a3c:	add	r2, r2, r6
   15a40:	str	r6, [sp, #8]
   15a44:	add	r6, r2, r4
   15a48:	eor	r4, r5, r4, lsr #2
   15a4c:	eor	r0, r6, r2, lsl #8
   15a50:	ldr	r6, [r3, #20]
   15a54:	str	r4, [sp]
   15a58:	add	r1, r6, r8
   15a5c:	ldr	r6, [sp, #16]
   15a60:	add	r1, r1, r0
   15a64:	add	r5, ip, r6
   15a68:	add	r5, r5, r4
   15a6c:	ldr	r4, [sp, #4]
   15a70:	add	r2, r5, r2
   15a74:	add	r6, r1, r5
   15a78:	eor	sl, r2, r5, lsr #16
   15a7c:	ldr	r5, [r3, #24]
   15a80:	ldr	r2, [sp, #24]
   15a84:	eor	ip, r6, r1, lsl #10
   15a88:	ldr	r6, [sp, #12]
   15a8c:	str	ip, [sp, #16]
   15a90:	add	r5, r5, r2
   15a94:	add	r6, r6, r4
   15a98:	ldr	r2, [sp]
   15a9c:	add	r5, r5, sl
   15aa0:	add	r6, r6, ip
   15aa4:	add	r1, r5, r1
   15aa8:	eor	r8, r1, r5, lsr #4
   15aac:	ldr	r1, [sp, #8]
   15ab0:	add	r5, r6, r5
   15ab4:	add	r4, r8, r1
   15ab8:	add	r1, r4, r6
   15abc:	eor	lr, r1, r4, lsr #9
   15ac0:	add	r1, lr, r0
   15ac4:	eor	r0, r5, r6, lsl #8
   15ac8:	add	r5, r0, r2
   15acc:	add	r6, r5, r4
   15ad0:	str	r6, [r7, #-28]	; 0xffffffe4
   15ad4:	str	r5, [r3, #4]
   15ad8:	str	r1, [r3, #8]
   15adc:	str	sl, [r3, #12]
   15ae0:	str	ip, [r3, #16]
   15ae4:	str	r8, [r3, #20]
   15ae8:	str	r0, [r3, #24]
   15aec:	str	lr, [r7]
   15af0:	add	r7, r7, #32
   15af4:	bcc	159f4 <ftello64@plt+0x4590>
   15af8:	ldr	r3, [sp, #20]
   15afc:	ldr	r9, [sp, #16]
   15b00:	mov	r4, #0
   15b04:	add	r7, r3, #28
   15b08:	str	r0, [sp, #24]
   15b0c:	ldr	r0, [r7]
   15b10:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15b14:	str	r0, [sp, #16]
   15b18:	add	r0, r3, r6
   15b1c:	str	r0, [sp, #12]
   15b20:	ldr	r0, [sp, #20]
   15b24:	add	r3, r0, r4, lsl #2
   15b28:	add	r4, r4, #8
   15b2c:	cmp	r4, #256	; 0x100
   15b30:	ldr	r2, [r3, #16]
   15b34:	ldmib	r3, {r6, ip}
   15b38:	ldr	r0, [r3, #12]
   15b3c:	add	r1, ip, r1
   15b40:	add	r5, r6, r5
   15b44:	str	r2, [sp, #8]
   15b48:	ldr	r2, [sp, #12]
   15b4c:	add	r0, r0, sl
   15b50:	eor	r2, r2, r5, lsl #11
   15b54:	add	r0, r0, r2
   15b58:	str	r2, [sp, #12]
   15b5c:	add	r2, r0, r1
   15b60:	eor	ip, r2, r0, lsl #8
   15b64:	ldr	r2, [r3, #20]
   15b68:	add	r2, r2, r8
   15b6c:	add	r6, r2, ip
   15b70:	add	r2, r1, r5
   15b74:	eor	r5, r2, r1, lsr #2
   15b78:	ldr	r1, [sp, #8]
   15b7c:	add	r1, r1, r9
   15b80:	add	r1, r1, r5
   15b84:	add	r0, r1, r0
   15b88:	add	r2, r6, r1
   15b8c:	eor	sl, r0, r1, lsr #16
   15b90:	ldr	r0, [r3, #24]
   15b94:	ldr	r1, [sp, #24]
   15b98:	eor	r9, r2, r6, lsl #10
   15b9c:	ldr	r2, [sp, #16]
   15ba0:	add	r0, r0, r1
   15ba4:	add	r2, r2, lr
   15ba8:	add	r0, r0, sl
   15bac:	add	lr, r2, r9
   15bb0:	add	r1, r0, r6
   15bb4:	eor	r8, r1, r0, lsr #4
   15bb8:	ldr	r1, [sp, #12]
   15bbc:	add	r0, lr, r0
   15bc0:	eor	r0, r0, lr, lsl #8
   15bc4:	add	r5, r0, r5
   15bc8:	add	r6, r8, r1
   15bcc:	add	r1, r6, lr
   15bd0:	eor	r1, r1, r6, lsr #9
   15bd4:	add	r6, r5, r6
   15bd8:	str	r6, [r7, #-28]	; 0xffffffe4
   15bdc:	str	r5, [r3, #4]
   15be0:	add	r2, r1, ip
   15be4:	mov	lr, r1
   15be8:	str	r2, [r3, #8]
   15bec:	str	sl, [r3, #12]
   15bf0:	str	r9, [r3, #16]
   15bf4:	str	r8, [r3, #20]
   15bf8:	str	r0, [r3, #24]
   15bfc:	str	lr, [r7]
   15c00:	mov	r1, r2
   15c04:	add	r7, r7, #32
   15c08:	bcc	15b08 <ftello64@plt+0x46a4>
   15c0c:	ldr	r0, [sp, #20]
   15c10:	mov	r1, #0
   15c14:	str	r1, [r0, #1024]	; 0x400
   15c18:	str	r1, [r0, #1028]	; 0x404
   15c1c:	str	r1, [r0, #1032]	; 0x408
   15c20:	sub	sp, fp, #28
   15c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c2c:	add	fp, sp, #28
   15c30:	sub	sp, sp, #124	; 0x7c
   15c34:	mov	r8, r2
   15c38:	mov	sl, r1
   15c3c:	mov	r4, r0
   15c40:	bl	1138c <fileno@plt>
   15c44:	mov	r1, r0
   15c48:	add	r2, sp, #16
   15c4c:	mov	r0, #3
   15c50:	bl	11260 <__fxstat64@plt>
   15c54:	mov	r9, #8192	; 0x2000
   15c58:	cmp	r0, #0
   15c5c:	bmi	15ccc <ftello64@plt+0x4868>
   15c60:	ldr	r0, [sp, #32]
   15c64:	and	r0, r0, #61440	; 0xf000
   15c68:	cmp	r0, #32768	; 0x8000
   15c6c:	bne	15ccc <ftello64@plt+0x4868>
   15c70:	mov	r0, r4
   15c74:	bl	11464 <ftello64@plt>
   15c78:	cmp	r1, #0
   15c7c:	bmi	15ccc <ftello64@plt+0x4868>
   15c80:	ldr	r2, [sp, #64]	; 0x40
   15c84:	ldr	r3, [sp, #68]	; 0x44
   15c88:	subs	r7, r0, r2
   15c8c:	sbcs	r7, r1, r3
   15c90:	bge	15ccc <ftello64@plt+0x4868>
   15c94:	subs	r0, r2, r0
   15c98:	mvn	r2, #-2147483647	; 0x80000001
   15c9c:	sbc	r1, r3, r1
   15ca0:	subs	r2, r2, r0
   15ca4:	rscs	r1, r1, #0
   15ca8:	bge	15cc8 <ftello64@plt+0x4864>
   15cac:	bl	11350 <__errno_location@plt>
   15cb0:	mov	r1, #12
   15cb4:	mov	r6, #0
   15cb8:	str	r1, [r0]
   15cbc:	mov	r0, r6
   15cc0:	sub	sp, fp, #28
   15cc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cc8:	add	r9, r0, #1
   15ccc:	mov	r0, r9
   15cd0:	bl	17a58 <ftello64@plt+0x65f4>
   15cd4:	mov	r6, #0
   15cd8:	cmp	r0, #0
   15cdc:	beq	15ec8 <ftello64@plt+0x4a64>
   15ce0:	mov	r1, #1
   15ce4:	mov	r2, r9
   15ce8:	mov	r3, r4
   15cec:	mov	r5, r0
   15cf0:	bl	11290 <fread@plt>
   15cf4:	cmp	r0, r9
   15cf8:	str	r8, [sp, #8]
   15cfc:	str	sl, [sp, #12]
   15d00:	bne	15d74 <ftello64@plt+0x4910>
   15d04:	ands	r0, sl, #2
   15d08:	bne	15dc4 <ftello64@plt+0x4960>
   15d0c:	mvn	r6, #-2147483648	; 0x80000000
   15d10:	mov	r0, r9
   15d14:	cmn	r0, #-2147483647	; 0x80000001
   15d18:	beq	15e84 <ftello64@plt+0x4a20>
   15d1c:	eor	r1, r6, r0, lsr #1
   15d20:	mvn	r7, #-2147483648	; 0x80000000
   15d24:	cmp	r0, r1
   15d28:	addcc	r7, r0, r0, lsr #1
   15d2c:	mov	r0, r5
   15d30:	mov	r1, r7
   15d34:	bl	17a88 <ftello64@plt+0x6624>
   15d38:	cmp	r0, #0
   15d3c:	beq	15eac <ftello64@plt+0x4a48>
   15d40:	sub	r5, r7, r9
   15d44:	mov	sl, r0
   15d48:	add	r0, r0, r9
   15d4c:	mov	r1, #1
   15d50:	mov	r3, r4
   15d54:	mov	r2, r5
   15d58:	bl	11290 <fread@plt>
   15d5c:	cmp	r0, r5
   15d60:	add	r9, r0, r9
   15d64:	mov	r5, sl
   15d68:	mov	r0, r7
   15d6c:	beq	15d14 <ftello64@plt+0x48b0>
   15d70:	b	15d80 <ftello64@plt+0x491c>
   15d74:	mov	r7, r9
   15d78:	mov	sl, r5
   15d7c:	mov	r9, r0
   15d80:	mov	r0, r4
   15d84:	bl	111c4 <ferror@plt>
   15d88:	cmp	r0, #0
   15d8c:	beq	15e50 <ftello64@plt+0x49ec>
   15d90:	ldr	r0, [sp, #12]
   15d94:	and	r5, r0, #2
   15d98:	bl	11350 <__errno_location@plt>
   15d9c:	ldr	r4, [r0]
   15da0:	mov	r6, #0
   15da4:	cmp	r5, #0
   15da8:	beq	15dbc <ftello64@plt+0x4958>
   15dac:	mov	r0, sl
   15db0:	mov	r1, r7
   15db4:	mvn	r2, #0
   15db8:	bl	113e0 <__explicit_bzero_chk@plt>
   15dbc:	mov	r5, sl
   15dc0:	b	15eb8 <ftello64@plt+0x4a54>
   15dc4:	mvn	r8, #-2147483648	; 0x80000000
   15dc8:	mov	r6, r9
   15dcc:	str	r0, [sp, #4]
   15dd0:	cmn	r6, #-2147483647	; 0x80000001
   15dd4:	beq	15e8c <ftello64@plt+0x4a28>
   15dd8:	eor	r0, r8, r6, lsr #1
   15ddc:	mvn	r7, #-2147483648	; 0x80000000
   15de0:	cmp	r6, r0
   15de4:	addcc	r7, r6, r6, lsr #1
   15de8:	mov	r0, r7
   15dec:	bl	17a58 <ftello64@plt+0x65f4>
   15df0:	cmp	r0, #0
   15df4:	beq	15ed4 <ftello64@plt+0x4a70>
   15df8:	mov	r1, r5
   15dfc:	mov	r2, r6
   15e00:	mov	sl, r0
   15e04:	bl	111dc <memcpy@plt>
   15e08:	mov	r0, r5
   15e0c:	mov	r1, r6
   15e10:	mvn	r2, #0
   15e14:	bl	113e0 <__explicit_bzero_chk@plt>
   15e18:	mov	r0, r5
   15e1c:	bl	17c10 <ftello64@plt+0x67ac>
   15e20:	sub	r5, r7, r9
   15e24:	add	r0, sl, r9
   15e28:	mov	r1, #1
   15e2c:	mov	r3, r4
   15e30:	mov	r2, r5
   15e34:	bl	11290 <fread@plt>
   15e38:	cmp	r0, r5
   15e3c:	add	r9, r0, r9
   15e40:	mov	r5, sl
   15e44:	mov	r6, r7
   15e48:	beq	15dd0 <ftello64@plt+0x496c>
   15e4c:	b	15d80 <ftello64@plt+0x491c>
   15e50:	sub	r0, r7, #1
   15e54:	cmp	r9, r0
   15e58:	bcs	15f40 <ftello64@plt+0x4adc>
   15e5c:	ldr	r0, [sp, #12]
   15e60:	add	r1, r9, #1
   15e64:	tst	r0, #2
   15e68:	bne	15ef4 <ftello64@plt+0x4a90>
   15e6c:	mov	r0, sl
   15e70:	bl	17a88 <ftello64@plt+0x6624>
   15e74:	cmp	r0, #0
   15e78:	mov	r6, r0
   15e7c:	moveq	r6, sl
   15e80:	b	15f44 <ftello64@plt+0x4ae0>
   15e84:	mov	r4, #12
   15e88:	b	15eb4 <ftello64@plt+0x4a50>
   15e8c:	mov	r4, #12
   15e90:	mov	sl, r5
   15e94:	mvn	r7, #-2147483648	; 0x80000000
   15e98:	ldr	r5, [sp, #4]
   15e9c:	mov	r6, #0
   15ea0:	cmp	r5, #0
   15ea4:	bne	15dac <ftello64@plt+0x4948>
   15ea8:	b	15dbc <ftello64@plt+0x4958>
   15eac:	bl	11350 <__errno_location@plt>
   15eb0:	ldr	r4, [r0]
   15eb4:	mov	r6, #0
   15eb8:	mov	r0, r5
   15ebc:	bl	17c10 <ftello64@plt+0x67ac>
   15ec0:	bl	11350 <__errno_location@plt>
   15ec4:	str	r4, [r0]
   15ec8:	mov	r0, r6
   15ecc:	sub	sp, fp, #28
   15ed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ed4:	bl	11350 <__errno_location@plt>
   15ed8:	ldr	r4, [r0]
   15edc:	mov	sl, r5
   15ee0:	ldr	r5, [sp, #4]
   15ee4:	mov	r6, #0
   15ee8:	cmp	r5, #0
   15eec:	bne	15dac <ftello64@plt+0x4948>
   15ef0:	b	15dbc <ftello64@plt+0x4958>
   15ef4:	mov	r0, r1
   15ef8:	bl	17a58 <ftello64@plt+0x65f4>
   15efc:	cmp	r0, #0
   15f00:	beq	15f30 <ftello64@plt+0x4acc>
   15f04:	mov	r1, sl
   15f08:	mov	r2, r9
   15f0c:	mov	r6, r0
   15f10:	bl	111dc <memcpy@plt>
   15f14:	mov	r0, sl
   15f18:	mov	r1, r7
   15f1c:	mvn	r2, #0
   15f20:	bl	113e0 <__explicit_bzero_chk@plt>
   15f24:	mov	r0, sl
   15f28:	bl	17c10 <ftello64@plt+0x67ac>
   15f2c:	b	15f44 <ftello64@plt+0x4ae0>
   15f30:	add	r0, sl, r9
   15f34:	sub	r1, r7, r9
   15f38:	mvn	r2, #0
   15f3c:	bl	113e0 <__explicit_bzero_chk@plt>
   15f40:	mov	r6, sl
   15f44:	ldr	r1, [sp, #8]
   15f48:	mov	r0, #0
   15f4c:	strb	r0, [r6, r9]
   15f50:	str	r9, [r1]
   15f54:	mov	r0, r6
   15f58:	sub	sp, fp, #28
   15f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15f64:	add	fp, sp, #24
   15f68:	mov	r5, r2
   15f6c:	movw	r2, #40610	; 0x9ea2
   15f70:	mov	r6, r1
   15f74:	movw	r1, #40606	; 0x9e9e
   15f78:	movt	r2, #1
   15f7c:	tst	r6, #1
   15f80:	movt	r1, #1
   15f84:	moveq	r1, r2
   15f88:	bl	11404 <fopen64@plt>
   15f8c:	mov	r4, #0
   15f90:	cmp	r0, #0
   15f94:	beq	16004 <ftello64@plt+0x4ba0>
   15f98:	mov	r7, r0
   15f9c:	ands	r8, r6, #2
   15fa0:	beq	15fb8 <ftello64@plt+0x4b54>
   15fa4:	mov	r0, r7
   15fa8:	mov	r1, #0
   15fac:	mov	r2, #2
   15fb0:	mov	r3, #0
   15fb4:	bl	11368 <setvbuf@plt>
   15fb8:	mov	r0, r7
   15fbc:	mov	r1, r6
   15fc0:	mov	r2, r5
   15fc4:	bl	15c28 <ftello64@plt+0x47c4>
   15fc8:	mov	r6, r0
   15fcc:	mov	r0, r7
   15fd0:	bl	12758 <ftello64@plt+0x12f4>
   15fd4:	cmp	r0, #0
   15fd8:	beq	1600c <ftello64@plt+0x4ba8>
   15fdc:	cmp	r6, #0
   15fe0:	beq	16004 <ftello64@plt+0x4ba0>
   15fe4:	cmp	r8, #0
   15fe8:	beq	15ffc <ftello64@plt+0x4b98>
   15fec:	ldr	r1, [r5]
   15ff0:	mov	r0, r6
   15ff4:	mvn	r2, #0
   15ff8:	bl	113e0 <__explicit_bzero_chk@plt>
   15ffc:	mov	r0, r6
   16000:	bl	17c10 <ftello64@plt+0x67ac>
   16004:	mov	r0, r4
   16008:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1600c:	mov	r0, r6
   16010:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16014:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16018:	add	fp, sp, #24
   1601c:	sub	sp, sp, #32
   16020:	ldr	r6, [fp, #12]
   16024:	ldr	r7, [fp, #8]
   16028:	mov	r4, r2
   1602c:	mov	r8, r0
   16030:	cmp	r1, #0
   16034:	beq	1605c <ftello64@plt+0x4bf8>
   16038:	movw	r2, #40613	; 0x9ea5
   1603c:	mov	r5, r1
   16040:	str	r3, [sp, #4]
   16044:	str	r4, [sp]
   16048:	mov	r0, r8
   1604c:	mov	r1, #1
   16050:	movt	r2, #1
   16054:	mov	r3, r5
   16058:	b	16074 <ftello64@plt+0x4c10>
   1605c:	movw	r2, #40625	; 0x9eb1
   16060:	str	r3, [sp]
   16064:	mov	r0, r8
   16068:	mov	r1, #1
   1606c:	mov	r3, r4
   16070:	movt	r2, #1
   16074:	bl	11398 <__fprintf_chk@plt>
   16078:	movw	r1, #40632	; 0x9eb8
   1607c:	mov	r0, #0
   16080:	mov	r2, #5
   16084:	movt	r1, #1
   16088:	bl	11218 <dcgettext@plt>
   1608c:	movw	r2, #41350	; 0xa186
   16090:	mov	r3, r0
   16094:	movw	r0, #2022	; 0x7e6
   16098:	mov	r1, #1
   1609c:	movt	r2, #1
   160a0:	str	r0, [sp]
   160a4:	mov	r0, r8
   160a8:	bl	11398 <__fprintf_chk@plt>
   160ac:	movw	r4, #39973	; 0x9c25
   160b0:	mov	r1, r8
   160b4:	movt	r4, #1
   160b8:	mov	r0, r4
   160bc:	bl	1117c <fputs_unlocked@plt>
   160c0:	movw	r1, #40636	; 0x9ebc
   160c4:	mov	r0, #0
   160c8:	mov	r2, #5
   160cc:	movt	r1, #1
   160d0:	bl	11218 <dcgettext@plt>
   160d4:	movw	r3, #40807	; 0x9f67
   160d8:	mov	r2, r0
   160dc:	mov	r0, r8
   160e0:	mov	r1, #1
   160e4:	movt	r3, #1
   160e8:	bl	11398 <__fprintf_chk@plt>
   160ec:	mov	r0, r4
   160f0:	mov	r1, r8
   160f4:	bl	1117c <fputs_unlocked@plt>
   160f8:	cmp	r6, #9
   160fc:	bhi	16138 <ftello64@plt+0x4cd4>
   16100:	add	r0, pc, #0
   16104:	ldr	pc, [r0, r6, lsl #2]
   16108:	andeq	r6, r1, r0, lsr r1
   1610c:	andeq	r6, r1, r4, asr #2
   16110:	andeq	r6, r1, r4, ror r1
   16114:	muleq	r1, ip, r1
   16118:	andeq	r6, r1, r4, asr #3
   1611c:	andeq	r6, r1, ip, ror #3
   16120:	andeq	r6, r1, r4, lsl r2
   16124:	andeq	r6, r1, ip, asr #4
   16128:	strdeq	r6, [r1], -r4
   1612c:	muleq	r1, ip, r2
   16130:	sub	sp, fp, #24
   16134:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16138:	movw	r1, #41160	; 0xa0c8
   1613c:	movt	r1, #1
   16140:	b	162a4 <ftello64@plt+0x4e40>
   16144:	movw	r1, #40841	; 0x9f89
   16148:	mov	r0, #0
   1614c:	mov	r2, #5
   16150:	movt	r1, #1
   16154:	bl	11218 <dcgettext@plt>
   16158:	ldr	r3, [r7]
   1615c:	mov	r2, r0
   16160:	mov	r0, r8
   16164:	mov	r1, #1
   16168:	sub	sp, fp, #24
   1616c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16170:	b	11398 <__fprintf_chk@plt>
   16174:	movw	r1, #40857	; 0x9f99
   16178:	mov	r0, #0
   1617c:	mov	r2, #5
   16180:	movt	r1, #1
   16184:	bl	11218 <dcgettext@plt>
   16188:	mov	r2, r0
   1618c:	ldr	r3, [r7]
   16190:	ldr	r0, [r7, #4]
   16194:	str	r0, [sp]
   16198:	b	16288 <ftello64@plt+0x4e24>
   1619c:	movw	r1, #40880	; 0x9fb0
   161a0:	mov	r0, #0
   161a4:	mov	r2, #5
   161a8:	movt	r1, #1
   161ac:	bl	11218 <dcgettext@plt>
   161b0:	mov	r2, r0
   161b4:	ldr	r3, [r7]
   161b8:	ldmib	r7, {r0, r1}
   161bc:	stm	sp, {r0, r1}
   161c0:	b	16288 <ftello64@plt+0x4e24>
   161c4:	movw	r1, #40908	; 0x9fcc
   161c8:	mov	r0, #0
   161cc:	mov	r2, #5
   161d0:	movt	r1, #1
   161d4:	bl	11218 <dcgettext@plt>
   161d8:	ldr	r3, [r7]
   161dc:	mov	r2, r0
   161e0:	ldmib	r7, {r0, r1, r7}
   161e4:	stm	sp, {r0, r1, r7}
   161e8:	b	16288 <ftello64@plt+0x4e24>
   161ec:	movw	r1, #40940	; 0x9fec
   161f0:	mov	r0, #0
   161f4:	mov	r2, #5
   161f8:	movt	r1, #1
   161fc:	bl	11218 <dcgettext@plt>
   16200:	ldr	r3, [r7]
   16204:	mov	r2, r0
   16208:	ldmib	r7, {r0, r1, r6, r7}
   1620c:	stm	sp, {r0, r1, r6, r7}
   16210:	b	16288 <ftello64@plt+0x4e24>
   16214:	movw	r1, #40976	; 0xa010
   16218:	mov	r0, #0
   1621c:	mov	r2, #5
   16220:	movt	r1, #1
   16224:	bl	11218 <dcgettext@plt>
   16228:	mov	r2, r0
   1622c:	ldr	r3, [r7]
   16230:	ldmib	r7, {r0, r1, r6}
   16234:	ldr	r5, [r7, #16]
   16238:	ldr	r7, [r7, #20]
   1623c:	stm	sp, {r0, r1, r6}
   16240:	str	r5, [sp, #12]
   16244:	str	r7, [sp, #16]
   16248:	b	16288 <ftello64@plt+0x4e24>
   1624c:	movw	r1, #41016	; 0xa038
   16250:	mov	r0, #0
   16254:	mov	r2, #5
   16258:	movt	r1, #1
   1625c:	bl	11218 <dcgettext@plt>
   16260:	mov	r2, r0
   16264:	ldr	r3, [r7]
   16268:	ldmib	r7, {r0, r1, r6}
   1626c:	ldr	r5, [r7, #16]
   16270:	ldr	r4, [r7, #20]
   16274:	ldr	r7, [r7, #24]
   16278:	stm	sp, {r0, r1, r6}
   1627c:	str	r5, [sp, #12]
   16280:	str	r4, [sp, #16]
   16284:	str	r7, [sp, #20]
   16288:	mov	r0, r8
   1628c:	mov	r1, #1
   16290:	bl	11398 <__fprintf_chk@plt>
   16294:	sub	sp, fp, #24
   16298:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1629c:	movw	r1, #41108	; 0xa094
   162a0:	movt	r1, #1
   162a4:	mov	r0, #0
   162a8:	mov	r2, #5
   162ac:	bl	11218 <dcgettext@plt>
   162b0:	mov	ip, r0
   162b4:	ldr	r3, [r7]
   162b8:	ldr	r0, [r7, #4]
   162bc:	ldr	r1, [r7, #8]
   162c0:	ldr	r6, [r7, #12]
   162c4:	ldr	r5, [r7, #16]
   162c8:	ldr	r4, [r7, #20]
   162cc:	ldr	r2, [r7, #24]
   162d0:	ldr	lr, [r7, #28]
   162d4:	ldr	r7, [r7, #32]
   162d8:	stm	sp, {r0, r1, r6}
   162dc:	str	r5, [sp, #12]
   162e0:	str	r4, [sp, #16]
   162e4:	str	r2, [sp, #20]
   162e8:	str	lr, [sp, #24]
   162ec:	str	r7, [sp, #28]
   162f0:	b	16338 <ftello64@plt+0x4ed4>
   162f4:	movw	r1, #41060	; 0xa064
   162f8:	mov	r0, #0
   162fc:	mov	r2, #5
   16300:	movt	r1, #1
   16304:	bl	11218 <dcgettext@plt>
   16308:	mov	ip, r0
   1630c:	ldr	r3, [r7]
   16310:	ldmib	r7, {r0, r1, r6}
   16314:	ldr	r5, [r7, #16]
   16318:	ldr	r4, [r7, #20]
   1631c:	ldr	r2, [r7, #24]
   16320:	ldr	r7, [r7, #28]
   16324:	stm	sp, {r0, r1, r6}
   16328:	str	r5, [sp, #12]
   1632c:	str	r4, [sp, #16]
   16330:	str	r2, [sp, #20]
   16334:	str	r7, [sp, #24]
   16338:	mov	r0, r8
   1633c:	mov	r1, #1
   16340:	mov	r2, ip
   16344:	bl	11398 <__fprintf_chk@plt>
   16348:	sub	sp, fp, #24
   1634c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16350:	push	{r4, sl, fp, lr}
   16354:	add	fp, sp, #8
   16358:	sub	sp, sp, #8
   1635c:	ldr	ip, [fp, #8]
   16360:	mov	lr, #0
   16364:	ldr	r4, [ip, lr, lsl #2]
   16368:	add	lr, lr, #1
   1636c:	cmp	r4, #0
   16370:	bne	16364 <ftello64@plt+0x4f00>
   16374:	sub	r4, lr, #1
   16378:	str	ip, [sp]
   1637c:	str	r4, [sp, #4]
   16380:	bl	16014 <ftello64@plt+0x4bb0>
   16384:	sub	sp, fp, #8
   16388:	pop	{r4, sl, fp, pc}
   1638c:	push	{fp, lr}
   16390:	mov	fp, sp
   16394:	sub	sp, sp, #48	; 0x30
   16398:	ldr	ip, [fp, #8]
   1639c:	ldr	lr, [ip]
   163a0:	cmp	lr, #0
   163a4:	str	lr, [sp, #8]
   163a8:	beq	16444 <ftello64@plt+0x4fe0>
   163ac:	ldr	lr, [ip, #4]
   163b0:	cmp	lr, #0
   163b4:	str	lr, [sp, #12]
   163b8:	beq	1644c <ftello64@plt+0x4fe8>
   163bc:	ldr	lr, [ip, #8]
   163c0:	cmp	lr, #0
   163c4:	str	lr, [sp, #16]
   163c8:	beq	16454 <ftello64@plt+0x4ff0>
   163cc:	ldr	lr, [ip, #12]
   163d0:	cmp	lr, #0
   163d4:	str	lr, [sp, #20]
   163d8:	beq	1645c <ftello64@plt+0x4ff8>
   163dc:	ldr	lr, [ip, #16]
   163e0:	cmp	lr, #0
   163e4:	str	lr, [sp, #24]
   163e8:	beq	16464 <ftello64@plt+0x5000>
   163ec:	ldr	lr, [ip, #20]
   163f0:	cmp	lr, #0
   163f4:	str	lr, [sp, #28]
   163f8:	beq	1646c <ftello64@plt+0x5008>
   163fc:	ldr	lr, [ip, #24]
   16400:	cmp	lr, #0
   16404:	str	lr, [sp, #32]
   16408:	beq	16474 <ftello64@plt+0x5010>
   1640c:	ldr	lr, [ip, #28]
   16410:	cmp	lr, #0
   16414:	str	lr, [sp, #36]	; 0x24
   16418:	beq	1647c <ftello64@plt+0x5018>
   1641c:	ldr	lr, [ip, #32]
   16420:	cmp	lr, #0
   16424:	str	lr, [sp, #40]	; 0x28
   16428:	beq	16484 <ftello64@plt+0x5020>
   1642c:	ldr	lr, [ip, #36]	; 0x24
   16430:	mov	ip, #10
   16434:	cmp	lr, #0
   16438:	str	lr, [sp, #44]	; 0x2c
   1643c:	movweq	ip, #9
   16440:	b	16488 <ftello64@plt+0x5024>
   16444:	mov	ip, #0
   16448:	b	16488 <ftello64@plt+0x5024>
   1644c:	mov	ip, #1
   16450:	b	16488 <ftello64@plt+0x5024>
   16454:	mov	ip, #2
   16458:	b	16488 <ftello64@plt+0x5024>
   1645c:	mov	ip, #3
   16460:	b	16488 <ftello64@plt+0x5024>
   16464:	mov	ip, #4
   16468:	b	16488 <ftello64@plt+0x5024>
   1646c:	mov	ip, #5
   16470:	b	16488 <ftello64@plt+0x5024>
   16474:	mov	ip, #6
   16478:	b	16488 <ftello64@plt+0x5024>
   1647c:	mov	ip, #7
   16480:	b	16488 <ftello64@plt+0x5024>
   16484:	mov	ip, #8
   16488:	add	lr, sp, #8
   1648c:	str	ip, [sp, #4]
   16490:	str	lr, [sp]
   16494:	bl	16014 <ftello64@plt+0x4bb0>
   16498:	mov	sp, fp
   1649c:	pop	{fp, pc}
   164a0:	push	{fp, lr}
   164a4:	mov	fp, sp
   164a8:	sub	sp, sp, #56	; 0x38
   164ac:	add	ip, fp, #8
   164b0:	str	ip, [sp, #12]
   164b4:	ldr	lr, [fp, #8]
   164b8:	cmp	lr, #0
   164bc:	str	lr, [sp, #16]
   164c0:	beq	1655c <ftello64@plt+0x50f8>
   164c4:	ldr	lr, [ip, #4]
   164c8:	cmp	lr, #0
   164cc:	str	lr, [sp, #20]
   164d0:	beq	16564 <ftello64@plt+0x5100>
   164d4:	ldr	lr, [ip, #8]
   164d8:	cmp	lr, #0
   164dc:	str	lr, [sp, #24]
   164e0:	beq	1656c <ftello64@plt+0x5108>
   164e4:	ldr	lr, [ip, #12]
   164e8:	cmp	lr, #0
   164ec:	str	lr, [sp, #28]
   164f0:	beq	16574 <ftello64@plt+0x5110>
   164f4:	ldr	lr, [ip, #16]
   164f8:	cmp	lr, #0
   164fc:	str	lr, [sp, #32]
   16500:	beq	1657c <ftello64@plt+0x5118>
   16504:	ldr	lr, [ip, #20]
   16508:	cmp	lr, #0
   1650c:	str	lr, [sp, #36]	; 0x24
   16510:	beq	16584 <ftello64@plt+0x5120>
   16514:	ldr	lr, [ip, #24]
   16518:	cmp	lr, #0
   1651c:	str	lr, [sp, #40]	; 0x28
   16520:	beq	1658c <ftello64@plt+0x5128>
   16524:	ldr	lr, [ip, #28]
   16528:	cmp	lr, #0
   1652c:	str	lr, [sp, #44]	; 0x2c
   16530:	beq	16594 <ftello64@plt+0x5130>
   16534:	ldr	lr, [ip, #32]
   16538:	cmp	lr, #0
   1653c:	str	lr, [sp, #48]	; 0x30
   16540:	beq	1659c <ftello64@plt+0x5138>
   16544:	ldr	lr, [ip, #36]	; 0x24
   16548:	mov	ip, #10
   1654c:	cmp	lr, #0
   16550:	str	lr, [sp, #52]	; 0x34
   16554:	movweq	ip, #9
   16558:	b	165a0 <ftello64@plt+0x513c>
   1655c:	mov	ip, #0
   16560:	b	165a0 <ftello64@plt+0x513c>
   16564:	mov	ip, #1
   16568:	b	165a0 <ftello64@plt+0x513c>
   1656c:	mov	ip, #2
   16570:	b	165a0 <ftello64@plt+0x513c>
   16574:	mov	ip, #3
   16578:	b	165a0 <ftello64@plt+0x513c>
   1657c:	mov	ip, #4
   16580:	b	165a0 <ftello64@plt+0x513c>
   16584:	mov	ip, #5
   16588:	b	165a0 <ftello64@plt+0x513c>
   1658c:	mov	ip, #6
   16590:	b	165a0 <ftello64@plt+0x513c>
   16594:	mov	ip, #7
   16598:	b	165a0 <ftello64@plt+0x513c>
   1659c:	mov	ip, #8
   165a0:	add	lr, sp, #16
   165a4:	str	ip, [sp, #4]
   165a8:	str	lr, [sp]
   165ac:	bl	16014 <ftello64@plt+0x4bb0>
   165b0:	mov	sp, fp
   165b4:	pop	{fp, pc}
   165b8:	push	{fp, lr}
   165bc:	mov	fp, sp
   165c0:	movw	r0, #45444	; 0xb184
   165c4:	movt	r0, #2
   165c8:	ldr	r1, [r0]
   165cc:	movw	r0, #39973	; 0x9c25
   165d0:	movt	r0, #1
   165d4:	bl	1117c <fputs_unlocked@plt>
   165d8:	movw	r1, #41220	; 0xa104
   165dc:	mov	r0, #0
   165e0:	mov	r2, #5
   165e4:	movt	r1, #1
   165e8:	bl	11218 <dcgettext@plt>
   165ec:	movw	r2, #41240	; 0xa118
   165f0:	mov	r1, r0
   165f4:	mov	r0, #1
   165f8:	movt	r2, #1
   165fc:	bl	11380 <__printf_chk@plt>
   16600:	movw	r1, #41262	; 0xa12e
   16604:	mov	r0, #0
   16608:	mov	r2, #5
   1660c:	movt	r1, #1
   16610:	bl	11218 <dcgettext@plt>
   16614:	movw	r2, #39414	; 0x99f6
   16618:	movw	r3, #39782	; 0x9b66
   1661c:	mov	r1, r0
   16620:	mov	r0, #1
   16624:	movt	r2, #1
   16628:	movt	r3, #1
   1662c:	bl	11380 <__printf_chk@plt>
   16630:	movw	r1, #41282	; 0xa142
   16634:	mov	r0, #0
   16638:	mov	r2, #5
   1663c:	movt	r1, #1
   16640:	bl	11218 <dcgettext@plt>
   16644:	movw	r2, #41321	; 0xa169
   16648:	mov	r1, r0
   1664c:	mov	r0, #1
   16650:	movt	r2, #1
   16654:	pop	{fp, lr}
   16658:	b	11380 <__printf_chk@plt>
   1665c:	push	{r4, r5, r6, sl, fp, lr}
   16660:	add	fp, sp, #16
   16664:	mov	r4, r2
   16668:	mov	r5, r1
   1666c:	mov	r6, r0
   16670:	bl	19124 <ftello64@plt+0x7cc0>
   16674:	cmp	r0, #0
   16678:	popne	{r4, r5, r6, sl, fp, pc}
   1667c:	cmp	r6, #0
   16680:	beq	16694 <ftello64@plt+0x5230>
   16684:	cmp	r5, #0
   16688:	cmpne	r4, #0
   1668c:	bne	16694 <ftello64@plt+0x5230>
   16690:	pop	{r4, r5, r6, sl, fp, pc}
   16694:	bl	16c10 <ftello64@plt+0x57ac>
   16698:	push	{r4, r5, r6, sl, fp, lr}
   1669c:	add	fp, sp, #16
   166a0:	mov	r4, r2
   166a4:	mov	r5, r1
   166a8:	mov	r6, r0
   166ac:	bl	19124 <ftello64@plt+0x7cc0>
   166b0:	cmp	r0, #0
   166b4:	popne	{r4, r5, r6, sl, fp, pc}
   166b8:	cmp	r6, #0
   166bc:	beq	166d0 <ftello64@plt+0x526c>
   166c0:	cmp	r5, #0
   166c4:	cmpne	r4, #0
   166c8:	bne	166d0 <ftello64@plt+0x526c>
   166cc:	pop	{r4, r5, r6, sl, fp, pc}
   166d0:	bl	16c10 <ftello64@plt+0x57ac>
   166d4:	push	{fp, lr}
   166d8:	mov	fp, sp
   166dc:	bl	17a58 <ftello64@plt+0x65f4>
   166e0:	cmp	r0, #0
   166e4:	popne	{fp, pc}
   166e8:	bl	16c10 <ftello64@plt+0x57ac>
   166ec:	push	{fp, lr}
   166f0:	mov	fp, sp
   166f4:	bl	17a58 <ftello64@plt+0x65f4>
   166f8:	cmp	r0, #0
   166fc:	popne	{fp, pc}
   16700:	bl	16c10 <ftello64@plt+0x57ac>
   16704:	push	{fp, lr}
   16708:	mov	fp, sp
   1670c:	bl	17a58 <ftello64@plt+0x65f4>
   16710:	cmp	r0, #0
   16714:	popne	{fp, pc}
   16718:	bl	16c10 <ftello64@plt+0x57ac>
   1671c:	push	{r4, r5, fp, lr}
   16720:	add	fp, sp, #8
   16724:	mov	r4, r1
   16728:	mov	r5, r0
   1672c:	bl	17a88 <ftello64@plt+0x6624>
   16730:	cmp	r0, #0
   16734:	popne	{r4, r5, fp, pc}
   16738:	cmp	r5, #0
   1673c:	beq	1674c <ftello64@plt+0x52e8>
   16740:	cmp	r4, #0
   16744:	bne	1674c <ftello64@plt+0x52e8>
   16748:	pop	{r4, r5, fp, pc}
   1674c:	bl	16c10 <ftello64@plt+0x57ac>
   16750:	push	{fp, lr}
   16754:	mov	fp, sp
   16758:	cmp	r1, #0
   1675c:	orreq	r1, r1, #1
   16760:	bl	17a88 <ftello64@plt+0x6624>
   16764:	cmp	r0, #0
   16768:	popne	{fp, pc}
   1676c:	bl	16c10 <ftello64@plt+0x57ac>
   16770:	push	{fp, lr}
   16774:	mov	fp, sp
   16778:	clz	r3, r2
   1677c:	lsr	ip, r3, #5
   16780:	clz	r3, r1
   16784:	lsr	r3, r3, #5
   16788:	orrs	r3, r3, ip
   1678c:	movwne	r1, #1
   16790:	movwne	r2, #1
   16794:	bl	19124 <ftello64@plt+0x7cc0>
   16798:	cmp	r0, #0
   1679c:	popne	{fp, pc}
   167a0:	bl	16c10 <ftello64@plt+0x57ac>
   167a4:	push	{fp, lr}
   167a8:	mov	fp, sp
   167ac:	mov	r2, r1
   167b0:	mov	r1, r0
   167b4:	mov	r0, #0
   167b8:	bl	19124 <ftello64@plt+0x7cc0>
   167bc:	cmp	r0, #0
   167c0:	popne	{fp, pc}
   167c4:	bl	16c10 <ftello64@plt+0x57ac>
   167c8:	push	{fp, lr}
   167cc:	mov	fp, sp
   167d0:	mov	r2, r1
   167d4:	mov	r1, r0
   167d8:	clz	r0, r2
   167dc:	clz	r3, r1
   167e0:	lsr	r0, r0, #5
   167e4:	lsr	r3, r3, #5
   167e8:	orrs	r0, r3, r0
   167ec:	mov	r0, #0
   167f0:	movwne	r1, #1
   167f4:	movwne	r2, #1
   167f8:	bl	19124 <ftello64@plt+0x7cc0>
   167fc:	cmp	r0, #0
   16800:	popne	{fp, pc}
   16804:	bl	16c10 <ftello64@plt+0x57ac>
   16808:	push	{r4, r5, r6, sl, fp, lr}
   1680c:	add	fp, sp, #16
   16810:	ldr	r5, [r1]
   16814:	mov	r4, r1
   16818:	mov	r6, r0
   1681c:	cmp	r0, #0
   16820:	beq	16838 <ftello64@plt+0x53d4>
   16824:	mov	r0, #1
   16828:	add	r0, r0, r5, lsr #1
   1682c:	adds	r5, r5, r0
   16830:	bcc	16840 <ftello64@plt+0x53dc>
   16834:	b	1687c <ftello64@plt+0x5418>
   16838:	cmp	r5, #0
   1683c:	movweq	r5, #64	; 0x40
   16840:	mov	r0, r6
   16844:	mov	r1, r5
   16848:	mov	r2, #1
   1684c:	bl	19124 <ftello64@plt+0x7cc0>
   16850:	cmp	r5, #0
   16854:	mov	r1, r5
   16858:	movwne	r1, #1
   1685c:	cmp	r0, #0
   16860:	bne	16874 <ftello64@plt+0x5410>
   16864:	clz	r2, r6
   16868:	lsr	r2, r2, #5
   1686c:	orrs	r1, r2, r1
   16870:	bne	1687c <ftello64@plt+0x5418>
   16874:	str	r5, [r4]
   16878:	pop	{r4, r5, r6, sl, fp, pc}
   1687c:	bl	16c10 <ftello64@plt+0x57ac>
   16880:	push	{r4, r5, r6, r7, fp, lr}
   16884:	add	fp, sp, #16
   16888:	ldr	r5, [r1]
   1688c:	mov	r6, r2
   16890:	mov	r4, r1
   16894:	mov	r7, r0
   16898:	cmp	r0, #0
   1689c:	beq	168b4 <ftello64@plt+0x5450>
   168a0:	mov	r0, #1
   168a4:	add	r0, r0, r5, lsr #1
   168a8:	adds	r5, r5, r0
   168ac:	bcc	168cc <ftello64@plt+0x5468>
   168b0:	b	16900 <ftello64@plt+0x549c>
   168b4:	cmp	r5, #0
   168b8:	bne	168cc <ftello64@plt+0x5468>
   168bc:	mov	r0, #64	; 0x40
   168c0:	cmp	r6, #64	; 0x40
   168c4:	udiv	r5, r0, r6
   168c8:	addhi	r5, r5, #1
   168cc:	mov	r0, r7
   168d0:	mov	r1, r5
   168d4:	mov	r2, r6
   168d8:	bl	19124 <ftello64@plt+0x7cc0>
   168dc:	cmp	r0, #0
   168e0:	bne	168f8 <ftello64@plt+0x5494>
   168e4:	cmp	r7, #0
   168e8:	beq	16900 <ftello64@plt+0x549c>
   168ec:	cmp	r6, #0
   168f0:	cmpne	r5, #0
   168f4:	bne	16900 <ftello64@plt+0x549c>
   168f8:	str	r5, [r4]
   168fc:	pop	{r4, r5, r6, r7, fp, pc}
   16900:	bl	16c10 <ftello64@plt+0x57ac>
   16904:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16908:	add	fp, sp, #24
   1690c:	mov	r8, r1
   16910:	ldr	r1, [r1]
   16914:	mov	r5, r0
   16918:	add	r0, r1, r1, asr #1
   1691c:	cmp	r0, r1
   16920:	mvnvs	r0, #-2147483648	; 0x80000000
   16924:	cmp	r0, r3
   16928:	mov	r7, r0
   1692c:	movgt	r7, r3
   16930:	cmn	r3, #1
   16934:	movle	r7, r0
   16938:	ldr	r0, [fp, #8]
   1693c:	cmn	r0, #1
   16940:	ble	16968 <ftello64@plt+0x5504>
   16944:	cmp	r0, #0
   16948:	beq	169bc <ftello64@plt+0x5558>
   1694c:	cmn	r7, #1
   16950:	ble	16990 <ftello64@plt+0x552c>
   16954:	mvn	r4, #-2147483648	; 0x80000000
   16958:	udiv	r6, r4, r0
   1695c:	cmp	r6, r7
   16960:	bge	169bc <ftello64@plt+0x5558>
   16964:	b	169cc <ftello64@plt+0x5568>
   16968:	cmn	r7, #1
   1696c:	ble	169ac <ftello64@plt+0x5548>
   16970:	cmn	r0, #1
   16974:	beq	169bc <ftello64@plt+0x5558>
   16978:	mov	r6, #-2147483648	; 0x80000000
   1697c:	mvn	r4, #-2147483648	; 0x80000000
   16980:	sdiv	r6, r6, r0
   16984:	cmp	r6, r7
   16988:	bge	169bc <ftello64@plt+0x5558>
   1698c:	b	169cc <ftello64@plt+0x5568>
   16990:	beq	169bc <ftello64@plt+0x5558>
   16994:	mov	r6, #-2147483648	; 0x80000000
   16998:	mvn	r4, #-2147483648	; 0x80000000
   1699c:	sdiv	r6, r6, r7
   169a0:	cmp	r6, r0
   169a4:	bge	169bc <ftello64@plt+0x5558>
   169a8:	b	169cc <ftello64@plt+0x5568>
   169ac:	mvn	r4, #-2147483648	; 0x80000000
   169b0:	sdiv	r6, r4, r0
   169b4:	cmp	r7, r6
   169b8:	blt	169cc <ftello64@plt+0x5568>
   169bc:	mul	r6, r7, r0
   169c0:	mov	r4, #64	; 0x40
   169c4:	cmp	r6, #63	; 0x3f
   169c8:	bgt	169d4 <ftello64@plt+0x5570>
   169cc:	sdiv	r7, r4, r0
   169d0:	mul	r6, r7, r0
   169d4:	cmp	r5, #0
   169d8:	moveq	r4, #0
   169dc:	streq	r4, [r8]
   169e0:	sub	r4, r7, r1
   169e4:	cmp	r4, r2
   169e8:	bge	16a94 <ftello64@plt+0x5630>
   169ec:	add	r7, r1, r2
   169f0:	mov	r6, #0
   169f4:	mov	r2, #0
   169f8:	cmp	r7, r3
   169fc:	movwgt	r6, #1
   16a00:	cmn	r3, #1
   16a04:	movwgt	r2, #1
   16a08:	cmp	r7, r1
   16a0c:	bvs	16ac8 <ftello64@plt+0x5664>
   16a10:	ands	r1, r2, r6
   16a14:	bne	16ac8 <ftello64@plt+0x5664>
   16a18:	cmn	r0, #1
   16a1c:	ble	16a44 <ftello64@plt+0x55e0>
   16a20:	cmp	r0, #0
   16a24:	beq	16a90 <ftello64@plt+0x562c>
   16a28:	cmn	r7, #1
   16a2c:	ble	16a68 <ftello64@plt+0x5604>
   16a30:	mvn	r1, #-2147483648	; 0x80000000
   16a34:	udiv	r1, r1, r0
   16a38:	cmp	r1, r7
   16a3c:	bge	16a90 <ftello64@plt+0x562c>
   16a40:	b	16ac8 <ftello64@plt+0x5664>
   16a44:	cmn	r7, #1
   16a48:	ble	16a80 <ftello64@plt+0x561c>
   16a4c:	cmn	r0, #1
   16a50:	beq	16a90 <ftello64@plt+0x562c>
   16a54:	mov	r1, #-2147483648	; 0x80000000
   16a58:	sdiv	r1, r1, r0
   16a5c:	cmp	r1, r7
   16a60:	bge	16a90 <ftello64@plt+0x562c>
   16a64:	b	16ac8 <ftello64@plt+0x5664>
   16a68:	beq	16a90 <ftello64@plt+0x562c>
   16a6c:	mov	r1, #-2147483648	; 0x80000000
   16a70:	sdiv	r1, r1, r7
   16a74:	cmp	r1, r0
   16a78:	bge	16a90 <ftello64@plt+0x562c>
   16a7c:	b	16ac8 <ftello64@plt+0x5664>
   16a80:	mvn	r1, #-2147483648	; 0x80000000
   16a84:	sdiv	r1, r1, r0
   16a88:	cmp	r7, r1
   16a8c:	blt	16ac8 <ftello64@plt+0x5664>
   16a90:	mul	r6, r7, r0
   16a94:	mov	r0, r5
   16a98:	mov	r1, r6
   16a9c:	bl	17a88 <ftello64@plt+0x6624>
   16aa0:	cmp	r6, #0
   16aa4:	movwne	r6, #1
   16aa8:	cmp	r0, #0
   16aac:	bne	16ac0 <ftello64@plt+0x565c>
   16ab0:	clz	r1, r5
   16ab4:	lsr	r1, r1, #5
   16ab8:	orrs	r1, r1, r6
   16abc:	bne	16ac8 <ftello64@plt+0x5664>
   16ac0:	str	r7, [r8]
   16ac4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16ac8:	bl	16c10 <ftello64@plt+0x57ac>
   16acc:	push	{fp, lr}
   16ad0:	mov	fp, sp
   16ad4:	mov	r1, #1
   16ad8:	bl	17a04 <ftello64@plt+0x65a0>
   16adc:	cmp	r0, #0
   16ae0:	popne	{fp, pc}
   16ae4:	bl	16c10 <ftello64@plt+0x57ac>
   16ae8:	push	{fp, lr}
   16aec:	mov	fp, sp
   16af0:	bl	17a04 <ftello64@plt+0x65a0>
   16af4:	cmp	r0, #0
   16af8:	popne	{fp, pc}
   16afc:	bl	16c10 <ftello64@plt+0x57ac>
   16b00:	push	{fp, lr}
   16b04:	mov	fp, sp
   16b08:	mov	r1, #1
   16b0c:	bl	17a04 <ftello64@plt+0x65a0>
   16b10:	cmp	r0, #0
   16b14:	popne	{fp, pc}
   16b18:	bl	16c10 <ftello64@plt+0x57ac>
   16b1c:	push	{fp, lr}
   16b20:	mov	fp, sp
   16b24:	bl	17a04 <ftello64@plt+0x65a0>
   16b28:	cmp	r0, #0
   16b2c:	popne	{fp, pc}
   16b30:	bl	16c10 <ftello64@plt+0x57ac>
   16b34:	push	{r4, r5, fp, lr}
   16b38:	add	fp, sp, #8
   16b3c:	mov	r5, r0
   16b40:	mov	r0, r1
   16b44:	mov	r4, r1
   16b48:	bl	17a58 <ftello64@plt+0x65f4>
   16b4c:	cmp	r0, #0
   16b50:	beq	16b64 <ftello64@plt+0x5700>
   16b54:	mov	r1, r5
   16b58:	mov	r2, r4
   16b5c:	pop	{r4, r5, fp, lr}
   16b60:	b	111dc <memcpy@plt>
   16b64:	bl	16c10 <ftello64@plt+0x57ac>
   16b68:	push	{r4, r5, fp, lr}
   16b6c:	add	fp, sp, #8
   16b70:	mov	r5, r0
   16b74:	mov	r0, r1
   16b78:	mov	r4, r1
   16b7c:	bl	17a58 <ftello64@plt+0x65f4>
   16b80:	cmp	r0, #0
   16b84:	beq	16b98 <ftello64@plt+0x5734>
   16b88:	mov	r1, r5
   16b8c:	mov	r2, r4
   16b90:	pop	{r4, r5, fp, lr}
   16b94:	b	111dc <memcpy@plt>
   16b98:	bl	16c10 <ftello64@plt+0x57ac>
   16b9c:	push	{r4, r5, fp, lr}
   16ba0:	add	fp, sp, #8
   16ba4:	mov	r5, r0
   16ba8:	add	r0, r1, #1
   16bac:	mov	r4, r1
   16bb0:	bl	17a58 <ftello64@plt+0x65f4>
   16bb4:	cmp	r0, #0
   16bb8:	beq	16bd4 <ftello64@plt+0x5770>
   16bbc:	mov	r1, #0
   16bc0:	mov	r2, r4
   16bc4:	strb	r1, [r0, r4]
   16bc8:	mov	r1, r5
   16bcc:	pop	{r4, r5, fp, lr}
   16bd0:	b	111dc <memcpy@plt>
   16bd4:	bl	16c10 <ftello64@plt+0x57ac>
   16bd8:	push	{r4, r5, fp, lr}
   16bdc:	add	fp, sp, #8
   16be0:	mov	r4, r0
   16be4:	bl	11338 <strlen@plt>
   16be8:	add	r5, r0, #1
   16bec:	mov	r0, r5
   16bf0:	bl	17a58 <ftello64@plt+0x65f4>
   16bf4:	cmp	r0, #0
   16bf8:	beq	16c0c <ftello64@plt+0x57a8>
   16bfc:	mov	r1, r4
   16c00:	mov	r2, r5
   16c04:	pop	{r4, r5, fp, lr}
   16c08:	b	111dc <memcpy@plt>
   16c0c:	bl	16c10 <ftello64@plt+0x57ac>
   16c10:	push	{fp, lr}
   16c14:	mov	fp, sp
   16c18:	movw	r0, #45348	; 0xb124
   16c1c:	movw	r1, #41397	; 0xa1b5
   16c20:	mov	r2, #5
   16c24:	movt	r0, #2
   16c28:	movt	r1, #1
   16c2c:	ldr	r4, [r0]
   16c30:	mov	r0, #0
   16c34:	bl	11218 <dcgettext@plt>
   16c38:	movw	r2, #39322	; 0x999a
   16c3c:	mov	r3, r0
   16c40:	mov	r0, r4
   16c44:	mov	r1, #0
   16c48:	movt	r2, #1
   16c4c:	bl	112b4 <error@plt>
   16c50:	bl	11440 <abort@plt>
   16c54:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16c58:	add	fp, sp, #24
   16c5c:	sub	sp, sp, #16
   16c60:	mov	r8, r0
   16c64:	ldr	r0, [fp, #16]
   16c68:	mov	r5, r3
   16c6c:	mov	r6, r2
   16c70:	mov	r2, r1
   16c74:	add	r3, sp, #8
   16c78:	mov	r1, #0
   16c7c:	str	r0, [sp]
   16c80:	mov	r0, r8
   16c84:	bl	16d50 <ftello64@plt+0x58ec>
   16c88:	cmp	r0, #0
   16c8c:	bne	16d18 <ftello64@plt+0x58b4>
   16c90:	ldr	r4, [sp, #8]
   16c94:	ldr	r7, [sp, #12]
   16c98:	subs	r0, r4, r6
   16c9c:	sbcs	r0, r7, r5
   16ca0:	bcc	16cc4 <ftello64@plt+0x5860>
   16ca4:	ldr	r1, [fp, #8]
   16ca8:	ldr	r0, [fp, #12]
   16cac:	subs	r1, r1, r4
   16cb0:	sbcs	r0, r0, r7
   16cb4:	movcs	r0, r4
   16cb8:	movcs	r1, r7
   16cbc:	subcs	sp, fp, #24
   16cc0:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16cc4:	bl	11350 <__errno_location@plt>
   16cc8:	subs	r1, r4, #1073741824	; 0x40000000
   16ccc:	sbcs	r1, r7, #0
   16cd0:	movcc	r1, #34	; 0x22
   16cd4:	movcs	r1, #75	; 0x4b
   16cd8:	str	r1, [r0]
   16cdc:	ldr	r6, [r0]
   16ce0:	ldr	r4, [fp, #24]
   16ce4:	ldr	r5, [fp, #20]
   16ce8:	mov	r0, r8
   16cec:	bl	14d48 <ftello64@plt+0x38e4>
   16cf0:	subs	r1, r6, #22
   16cf4:	movw	r2, #39318	; 0x9996
   16cf8:	str	r0, [sp]
   16cfc:	mov	r3, r5
   16d00:	movne	r1, r6
   16d04:	cmp	r4, #0
   16d08:	movt	r2, #1
   16d0c:	movweq	r4, #1
   16d10:	mov	r0, r4
   16d14:	bl	112b4 <error@plt>
   16d18:	cmp	r0, #1
   16d1c:	beq	16d34 <ftello64@plt+0x58d0>
   16d20:	cmp	r0, #3
   16d24:	bne	16d40 <ftello64@plt+0x58dc>
   16d28:	bl	11350 <__errno_location@plt>
   16d2c:	mov	r1, #0
   16d30:	b	16cd8 <ftello64@plt+0x5874>
   16d34:	bl	11350 <__errno_location@plt>
   16d38:	mov	r1, #75	; 0x4b
   16d3c:	b	16cd8 <ftello64@plt+0x5874>
   16d40:	bl	11350 <__errno_location@plt>
   16d44:	b	16cdc <ftello64@plt+0x5878>
   16d48:	mov	r1, #10
   16d4c:	b	16c54 <ftello64@plt+0x57f0>
   16d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d54:	add	fp, sp, #28
   16d58:	sub	sp, sp, #44	; 0x2c
   16d5c:	cmp	r2, #37	; 0x25
   16d60:	bcs	179e4 <ftello64@plt+0x6580>
   16d64:	ldr	sl, [fp, #8]
   16d68:	mov	r6, r2
   16d6c:	mov	r7, r1
   16d70:	mov	r4, r0
   16d74:	str	r3, [sp, #36]	; 0x24
   16d78:	bl	11350 <__errno_location@plt>
   16d7c:	mov	r5, r0
   16d80:	mov	r0, #0
   16d84:	str	r0, [r5]
   16d88:	bl	11314 <__ctype_b_loc@plt>
   16d8c:	ldr	r1, [r0]
   16d90:	mov	r2, r4
   16d94:	ldrb	r0, [r2], #1
   16d98:	add	r3, r1, r0, lsl #1
   16d9c:	ldrb	r3, [r3, #1]
   16da0:	tst	r3, #32
   16da4:	bne	16d94 <ftello64@plt+0x5930>
   16da8:	cmp	r7, #0
   16dac:	sub	r9, fp, #32
   16db0:	mov	r8, #4
   16db4:	movne	r9, r7
   16db8:	cmp	r0, #45	; 0x2d
   16dbc:	beq	1717c <ftello64@plt+0x5d18>
   16dc0:	mov	r0, r4
   16dc4:	mov	r1, r9
   16dc8:	mov	r2, r6
   16dcc:	mov	r3, #0
   16dd0:	bl	111e8 <__strtoull_internal@plt>
   16dd4:	mov	r7, r1
   16dd8:	ldr	r1, [r9]
   16ddc:	cmp	r1, r4
   16de0:	beq	16e18 <ftello64@plt+0x59b4>
   16de4:	mov	r6, r0
   16de8:	ldr	r0, [r5]
   16dec:	cmp	r0, #0
   16df0:	beq	17134 <ftello64@plt+0x5cd0>
   16df4:	cmp	r0, #34	; 0x22
   16df8:	bne	1717c <ftello64@plt+0x5d18>
   16dfc:	mov	r8, #1
   16e00:	cmp	sl, #0
   16e04:	beq	179d0 <ftello64@plt+0x656c>
   16e08:	ldrb	r4, [r1]
   16e0c:	cmp	r4, #0
   16e10:	bne	16e5c <ftello64@plt+0x59f8>
   16e14:	b	179d0 <ftello64@plt+0x656c>
   16e18:	cmp	sl, #0
   16e1c:	beq	1717c <ftello64@plt+0x5d18>
   16e20:	mov	r5, r1
   16e24:	ldrb	r1, [r4]
   16e28:	cmp	r1, #0
   16e2c:	beq	1717c <ftello64@plt+0x5d18>
   16e30:	mov	r0, sl
   16e34:	bl	11344 <strchr@plt>
   16e38:	cmp	r0, #0
   16e3c:	beq	1717c <ftello64@plt+0x5d18>
   16e40:	mov	r1, r5
   16e44:	mov	r8, #0
   16e48:	mov	r6, #1
   16e4c:	mov	r7, #0
   16e50:	ldrb	r4, [r1]
   16e54:	cmp	r4, #0
   16e58:	beq	179d0 <ftello64@plt+0x656c>
   16e5c:	str	r1, [sp, #32]
   16e60:	mov	r0, sl
   16e64:	mov	r1, r4
   16e68:	bl	11344 <strchr@plt>
   16e6c:	cmp	r0, #0
   16e70:	beq	17170 <ftello64@plt+0x5d0c>
   16e74:	sub	r0, r4, #69	; 0x45
   16e78:	mov	r1, #1
   16e7c:	mov	r3, #0
   16e80:	mov	r5, #1024	; 0x400
   16e84:	cmp	r0, #47	; 0x2f
   16e88:	str	r1, [sp, #28]
   16e8c:	bhi	16f90 <ftello64@plt+0x5b2c>
   16e90:	add	r1, pc, #0
   16e94:	ldr	pc, [r1, r0, lsl #2]
   16e98:	andeq	r6, r1, r8, asr pc
   16e9c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ea0:	andeq	r6, r1, r8, asr pc
   16ea4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ea8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16eac:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16eb0:	andeq	r6, r1, r8, asr pc
   16eb4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16eb8:	andeq	r6, r1, r8, asr pc
   16ebc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ec0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ec4:	andeq	r6, r1, r8, asr pc
   16ec8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ecc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ed0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ed4:	andeq	r6, r1, r8, asr pc
   16ed8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16edc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ee0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ee4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ee8:	andeq	r6, r1, r8, asr pc
   16eec:	andeq	r6, r1, r8, asr pc
   16ef0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ef4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16ef8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16efc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f00:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f04:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f08:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f0c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f10:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f14:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f18:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f1c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f20:	andeq	r6, r1, r8, asr pc
   16f24:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f28:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f2c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f30:	andeq	r6, r1, r8, asr pc
   16f34:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f38:	andeq	r6, r1, r8, asr pc
   16f3c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f40:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f44:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f48:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f4c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f50:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   16f54:	andeq	r6, r1, r8, asr pc
   16f58:	mov	r0, sl
   16f5c:	mov	r1, #48	; 0x30
   16f60:	bl	11344 <strchr@plt>
   16f64:	cmp	r0, #0
   16f68:	beq	16f8c <ftello64@plt+0x5b28>
   16f6c:	ldr	r1, [sp, #32]
   16f70:	ldrb	r0, [r1, #1]
   16f74:	cmp	r0, #66	; 0x42
   16f78:	cmpne	r0, #68	; 0x44
   16f7c:	bne	17144 <ftello64@plt+0x5ce0>
   16f80:	mov	r5, #1000	; 0x3e8
   16f84:	mov	r0, #2
   16f88:	str	r0, [sp, #28]
   16f8c:	mov	r3, #0
   16f90:	sub	r0, r4, #66	; 0x42
   16f94:	cmp	r0, #53	; 0x35
   16f98:	bhi	17170 <ftello64@plt+0x5d0c>
   16f9c:	add	r1, pc, #0
   16fa0:	ldr	pc, [r1, r0, lsl #2]
   16fa4:	andeq	r7, r1, r0, ror #9
   16fa8:	andeq	r7, r1, r0, ror r1
   16fac:	andeq	r7, r1, r0, ror r1
   16fb0:	andeq	r7, r1, r8, lsl #10
   16fb4:	andeq	r7, r1, r0, ror r1
   16fb8:	andeq	r7, r1, ip, ror r0
   16fbc:	andeq	r7, r1, r0, ror r1
   16fc0:	andeq	r7, r1, r0, ror r1
   16fc4:	andeq	r7, r1, r0, ror r1
   16fc8:	andeq	r7, r1, r8, lsl #3
   16fcc:	andeq	r7, r1, r0, ror r1
   16fd0:	ldrdeq	r7, [r1], -r0
   16fd4:	andeq	r7, r1, r0, ror r1
   16fd8:	andeq	r7, r1, r0, ror r1
   16fdc:	andeq	r7, r1, ip, asr r6
   16fe0:	andeq	r7, r1, r0, ror r1
   16fe4:	andeq	r7, r1, r0, ror r1
   16fe8:	andeq	r7, r1, r0, ror r1
   16fec:	andeq	r7, r1, ip, asr r2
   16ff0:	andeq	r7, r1, r0, ror r1
   16ff4:	andeq	r7, r1, r0, ror r1
   16ff8:	andeq	r7, r1, r0, ror r1
   16ffc:	andeq	r7, r1, r0, ror r1
   17000:	andeq	r7, r1, r4, lsl #15
   17004:	andeq	r7, r1, r4, asr #6
   17008:	andeq	r7, r1, r0, ror r1
   1700c:	andeq	r7, r1, r0, ror r1
   17010:	andeq	r7, r1, r0, ror r1
   17014:	andeq	r7, r1, r0, ror r1
   17018:	andeq	r7, r1, r0, ror r1
   1701c:	andeq	r7, r1, r0, ror r1
   17020:	andeq	r7, r1, r0, ror r1
   17024:	andeq	r7, r1, r8, asr r9
   17028:			; <UNDEFINED> instruction: 0x000179b0
   1702c:	andeq	r7, r1, r0, ror r1
   17030:	andeq	r7, r1, r0, ror r1
   17034:	andeq	r7, r1, r0, ror r1
   17038:	andeq	r7, r1, ip, ror r0
   1703c:	andeq	r7, r1, r0, ror r1
   17040:	andeq	r7, r1, r0, ror r1
   17044:	andeq	r7, r1, r0, ror r1
   17048:	andeq	r7, r1, r8, lsl #3
   1704c:	andeq	r7, r1, r0, ror r1
   17050:	ldrdeq	r7, [r1], -r0
   17054:	andeq	r7, r1, r0, ror r1
   17058:	andeq	r7, r1, r0, ror r1
   1705c:	andeq	r7, r1, r0, ror r1
   17060:	andeq	r7, r1, r0, ror r1
   17064:	andeq	r7, r1, r0, ror r1
   17068:	andeq	r7, r1, r0, ror r1
   1706c:	andeq	r7, r1, ip, asr r2
   17070:	andeq	r7, r1, r0, ror r1
   17074:	andeq	r7, r1, r0, ror r1
   17078:	andeq	r7, r1, ip, lsl #19
   1707c:	mvn	r0, #0
   17080:	mvn	r1, #0
   17084:	mov	r2, r5
   17088:	mov	sl, r3
   1708c:	bl	19458 <ftello64@plt+0x7ff4>
   17090:	subs	r3, r0, r6
   17094:	umull	r4, r2, r6, r5
   17098:	mov	lr, #0
   1709c:	str	r1, [sp, #20]
   170a0:	sbcs	r3, r1, r7
   170a4:	movwcc	lr, #1
   170a8:	mla	ip, r6, sl, r2
   170ac:	mov	r2, r1
   170b0:	mov	r2, #0
   170b4:	cmp	lr, #0
   170b8:	mla	r7, r7, r5, ip
   170bc:	mvnne	r4, #0
   170c0:	mvnne	r7, #0
   170c4:	subs	r6, r0, r4
   170c8:	sbcs	r6, r1, r7
   170cc:	umull	r3, r6, r4, r5
   170d0:	movwcc	r2, #1
   170d4:	cmp	r2, #0
   170d8:	mvnne	r3, #0
   170dc:	cmp	r2, #0
   170e0:	str	r6, [sp, #16]
   170e4:	umull	r6, ip, r3, r5
   170e8:	mla	r1, r3, sl, ip
   170ec:	ldr	ip, [sp, #16]
   170f0:	str	r1, [sp, #12]
   170f4:	mla	r4, r4, sl, ip
   170f8:	mla	r4, r7, r5, r4
   170fc:	mvnne	r4, #0
   17100:	subs	r0, r0, r3
   17104:	ldr	r0, [sp, #20]
   17108:	ldr	r7, [sp, #12]
   1710c:	sbcs	r0, r0, r4
   17110:	mov	r0, #0
   17114:	mla	r7, r4, r5, r7
   17118:	movwcc	r0, #1
   1711c:	cmp	r0, #0
   17120:	mov	r1, r0
   17124:	orr	r0, lr, r2
   17128:	mvnne	r7, #0
   1712c:	mvnne	r6, #0
   17130:	b	1777c <ftello64@plt+0x6318>
   17134:	mov	r8, r0
   17138:	cmp	sl, #0
   1713c:	bne	16e08 <ftello64@plt+0x59a4>
   17140:	b	179d0 <ftello64@plt+0x656c>
   17144:	cmp	r0, #105	; 0x69
   17148:	mov	r3, #0
   1714c:	bne	16f90 <ftello64@plt+0x5b2c>
   17150:	ldrb	r0, [r1, #2]
   17154:	mov	r1, #1
   17158:	cmp	r0, #66	; 0x42
   1715c:	movweq	r1, #3
   17160:	str	r1, [sp, #28]
   17164:	sub	r0, r4, #66	; 0x42
   17168:	cmp	r0, #53	; 0x35
   1716c:	bls	16f9c <ftello64@plt+0x5b38>
   17170:	ldr	r0, [sp, #36]	; 0x24
   17174:	orr	r8, r8, #2
   17178:	strd	r6, [r0]
   1717c:	mov	r0, r8
   17180:	sub	sp, fp, #28
   17184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17188:	mvn	r0, #0
   1718c:	mvn	r1, #0
   17190:	mov	r2, r5
   17194:	mov	r4, r3
   17198:	bl	19458 <ftello64@plt+0x7ff4>
   1719c:	subs	r0, r0, r6
   171a0:	mov	r2, #0
   171a4:	sbcs	r0, r1, r7
   171a8:	umull	r0, r1, r6, r5
   171ac:	movwcc	r2, #1
   171b0:	cmp	r2, #0
   171b4:	mla	r1, r6, r4, r1
   171b8:	mov	r3, r2
   171bc:	mvnne	r0, #0
   171c0:	mla	r7, r7, r5, r1
   171c4:	mvnne	r7, #0
   171c8:	mov	r6, r0
   171cc:	b	179b0 <ftello64@plt+0x654c>
   171d0:	mvn	r0, #0
   171d4:	mvn	r1, #0
   171d8:	mov	r2, r5
   171dc:	str	r3, [sp, #24]
   171e0:	bl	19458 <ftello64@plt+0x7ff4>
   171e4:	subs	r3, r0, r6
   171e8:	mov	ip, r0
   171ec:	umull	r4, r0, r6, r5
   171f0:	mov	sl, #0
   171f4:	sbcs	r3, r1, r7
   171f8:	mov	r3, #0
   171fc:	movwcc	r3, #1
   17200:	cmp	r3, #0
   17204:	str	r0, [sp, #20]
   17208:	ldr	r0, [sp, #24]
   1720c:	mvnne	r4, #0
   17210:	cmp	r3, #0
   17214:	umull	lr, r2, r4, r5
   17218:	mla	r2, r4, r0, r2
   1721c:	str	r2, [sp, #16]
   17220:	ldr	r2, [sp, #20]
   17224:	mla	r6, r6, r0, r2
   17228:	ldr	r0, [sp, #16]
   1722c:	mla	r6, r7, r5, r6
   17230:	mvnne	r6, #0
   17234:	mla	r7, r6, r5, r0
   17238:	subs	r0, ip, r4
   1723c:	sbcs	r0, r1, r6
   17240:	movwcc	sl, #1
   17244:	cmp	sl, #0
   17248:	orr	r3, r3, sl
   1724c:	mvnne	lr, #0
   17250:	mvnne	r7, #0
   17254:	mov	r6, lr
   17258:	b	179b0 <ftello64@plt+0x654c>
   1725c:	mvn	r0, #0
   17260:	mvn	r1, #0
   17264:	mov	r2, r5
   17268:	mov	sl, r3
   1726c:	bl	19458 <ftello64@plt+0x7ff4>
   17270:	subs	r3, r0, r6
   17274:	mov	ip, r1
   17278:	umull	r2, lr, r6, r5
   1727c:	str	r0, [sp, #20]
   17280:	sbcs	r3, r1, r7
   17284:	mov	r1, #0
   17288:	str	ip, [sp, #16]
   1728c:	movwcc	r1, #1
   17290:	mla	r6, r6, sl, lr
   17294:	mov	lr, #0
   17298:	cmp	r1, #0
   1729c:	mla	r7, r7, r5, r6
   172a0:	mvnne	r2, #0
   172a4:	cmp	r1, #0
   172a8:	umull	r3, r4, r2, r5
   172ac:	mvnne	r7, #0
   172b0:	mla	r4, r2, sl, r4
   172b4:	subs	r2, r0, r2
   172b8:	sbcs	r2, ip, r7
   172bc:	mla	r4, r7, r5, r4
   172c0:	mov	r2, #0
   172c4:	movwcc	lr, #1
   172c8:	cmp	lr, #0
   172cc:	mvnne	r3, #0
   172d0:	mvnne	r4, #0
   172d4:	subs	r7, r0, r3
   172d8:	mov	r0, r5
   172dc:	sbcs	r7, ip, r4
   172e0:	umull	r5, r7, r3, r5
   172e4:	movwcc	r2, #1
   172e8:	cmp	r2, #0
   172ec:	mla	r3, r3, sl, r7
   172f0:	mvnne	r5, #0
   172f4:	cmp	r2, #0
   172f8:	mla	r3, r4, r0, r3
   172fc:	umull	r6, ip, r5, r0
   17300:	mvnne	r3, #0
   17304:	mla	ip, r5, sl, ip
   17308:	mla	r7, r3, r0, ip
   1730c:	ldr	r0, [sp, #20]
   17310:	subs	r0, r0, r5
   17314:	ldr	r0, [sp, #16]
   17318:	sbcs	r0, r0, r3
   1731c:	mov	r0, #0
   17320:	movwcc	r0, #1
   17324:	cmp	r0, #0
   17328:	mov	r3, r0
   1732c:	orr	r0, r1, lr
   17330:	orr	r0, r0, r2
   17334:	mvnne	r7, #0
   17338:	mvnne	r6, #0
   1733c:	orr	r3, r0, r3
   17340:	b	179b0 <ftello64@plt+0x654c>
   17344:	mvn	r0, #0
   17348:	mvn	r1, #0
   1734c:	mov	r2, r5
   17350:	mov	r4, r3
   17354:	str	r3, [sp, #24]
   17358:	bl	19458 <ftello64@plt+0x7ff4>
   1735c:	umull	r3, r2, r6, r5
   17360:	mla	r2, r6, r4, r2
   17364:	subs	r6, r0, r6
   17368:	sbcs	r6, r1, r7
   1736c:	mov	r6, #0
   17370:	mla	r2, r7, r5, r2
   17374:	mov	r7, #0
   17378:	movwcc	r6, #1
   1737c:	cmp	r6, #0
   17380:	str	r6, [sp, #20]
   17384:	mvnne	r3, #0
   17388:	mvnne	r2, #0
   1738c:	subs	r4, r0, r3
   17390:	umull	r6, ip, r3, r5
   17394:	sbcs	r4, r1, r2
   17398:	ldr	r4, [sp, #24]
   1739c:	movwcc	r7, #1
   173a0:	cmp	r7, #0
   173a4:	mov	lr, r7
   173a8:	str	r7, [sp, #16]
   173ac:	mvnne	r6, #0
   173b0:	cmp	lr, #0
   173b4:	mov	lr, #0
   173b8:	umull	sl, r7, r6, r5
   173bc:	mla	r3, r3, r4, ip
   173c0:	mla	r2, r2, r5, r3
   173c4:	mvnne	r2, #0
   173c8:	subs	r3, r0, r6
   173cc:	mla	r7, r6, r4, r7
   173d0:	mov	r4, r0
   173d4:	mov	r0, #0
   173d8:	mla	r7, r2, r5, r7
   173dc:	sbcs	r2, r1, r2
   173e0:	mov	r3, r4
   173e4:	movwcc	r0, #1
   173e8:	str	r3, [sp, #4]
   173ec:	cmp	r0, #0
   173f0:	str	r0, [sp, #12]
   173f4:	mov	r0, r1
   173f8:	mvnne	sl, #0
   173fc:	mvnne	r7, #0
   17400:	str	r0, [sp, #8]
   17404:	subs	r2, r4, sl
   17408:	ldr	r4, [sp, #24]
   1740c:	sbcs	r2, r1, r7
   17410:	umull	r6, r2, sl, r5
   17414:	movwcc	lr, #1
   17418:	cmp	lr, #0
   1741c:	mvnne	r6, #0
   17420:	mla	r2, sl, r4, r2
   17424:	cmp	lr, #0
   17428:	umull	r1, ip, r6, r5
   1742c:	mla	r2, r7, r5, r2
   17430:	mvnne	r2, #0
   17434:	mla	ip, r6, r4, ip
   17438:	subs	r6, r3, r6
   1743c:	mla	r7, r2, r5, ip
   17440:	sbcs	r2, r0, r2
   17444:	mov	ip, #0
   17448:	mov	r2, #0
   1744c:	movwcc	ip, #1
   17450:	cmp	ip, #0
   17454:	mvnne	r1, #0
   17458:	mvnne	r7, #0
   1745c:	subs	r6, r3, r1
   17460:	ldr	r3, [sp, #24]
   17464:	sbcs	r6, r0, r7
   17468:	umull	r0, sl, r1, r5
   1746c:	movwcc	r2, #1
   17470:	cmp	r2, #0
   17474:	mvnne	r0, #0
   17478:	mla	r1, r1, r3, sl
   1747c:	cmp	r2, #0
   17480:	umull	r6, r4, r0, r5
   17484:	mla	r1, r7, r5, r1
   17488:	mvnne	r1, #0
   1748c:	mla	r4, r0, r3, r4
   17490:	ldr	r3, [sp, #4]
   17494:	mla	r7, r1, r5, r4
   17498:	ldr	r5, [sp, #16]
   1749c:	subs	r0, r3, r0
   174a0:	ldr	r0, [sp, #8]
   174a4:	sbcs	r0, r0, r1
   174a8:	mov	r0, #0
   174ac:	movwcc	r0, #1
   174b0:	cmp	r0, #0
   174b4:	mov	r1, r0
   174b8:	ldr	r0, [sp, #20]
   174bc:	mvnne	r7, #0
   174c0:	mvnne	r6, #0
   174c4:	orr	r0, r0, r5
   174c8:	ldr	r5, [sp, #12]
   174cc:	orr	r0, r0, r5
   174d0:	orr	r0, r0, lr
   174d4:	orr	r0, r0, ip
   174d8:	orr	r0, r0, r2
   174dc:	b	1794c <ftello64@plt+0x64e8>
   174e0:	mov	r1, #0
   174e4:	lsl	r2, r7, #10
   174e8:	lsl	r0, r6, #10
   174ec:	lsr	r3, r7, #22
   174f0:	cmp	r1, r7, lsr #22
   174f4:	orr	r2, r2, r6, lsr #22
   174f8:	mvnne	r0, #0
   174fc:	movwne	r3, #1
   17500:	cmp	r1, r7, lsr #22
   17504:	b	1797c <ftello64@plt+0x6518>
   17508:	mvn	r0, #0
   1750c:	mvn	r1, #0
   17510:	mov	r2, r5
   17514:	mov	sl, r3
   17518:	bl	19458 <ftello64@plt+0x7ff4>
   1751c:	subs	r2, r0, r6
   17520:	mov	ip, r0
   17524:	mov	r0, #0
   17528:	sbcs	r2, r1, r7
   1752c:	umull	r4, r2, r6, r5
   17530:	movwcc	r0, #1
   17534:	cmp	r0, #0
   17538:	mla	r2, r6, sl, r2
   1753c:	str	r0, [sp, #20]
   17540:	mvnne	r4, #0
   17544:	cmp	r0, #0
   17548:	mla	r2, r7, r5, r2
   1754c:	mov	r0, #0
   17550:	umull	lr, r3, r4, r5
   17554:	mvnne	r2, #0
   17558:	mla	r3, r4, sl, r3
   1755c:	mla	r6, r2, r5, r3
   17560:	subs	r3, ip, r4
   17564:	mov	r3, r1
   17568:	sbcs	r2, r1, r2
   1756c:	str	r3, [sp, #8]
   17570:	movwcc	r0, #1
   17574:	cmp	r0, #0
   17578:	str	r0, [sp, #16]
   1757c:	mov	r0, ip
   17580:	mvnne	lr, #0
   17584:	mvnne	r6, #0
   17588:	str	r0, [sp, #12]
   1758c:	subs	r2, ip, lr
   17590:	umull	r7, r4, lr, r5
   17594:	sbcs	r2, r1, r6
   17598:	mov	r2, #0
   1759c:	movwcc	r2, #1
   175a0:	mla	r4, lr, sl, r4
   175a4:	cmp	r2, #0
   175a8:	mla	r6, r6, r5, r4
   175ac:	mov	r4, #0
   175b0:	mvnne	r7, #0
   175b4:	cmp	r2, #0
   175b8:	umull	r1, ip, r7, r5
   175bc:	mvnne	r6, #0
   175c0:	mla	ip, r7, sl, ip
   175c4:	subs	r7, r0, r7
   175c8:	sbcs	r7, r3, r6
   175cc:	mla	lr, r6, r5, ip
   175d0:	mov	ip, #0
   175d4:	movwcc	ip, #1
   175d8:	cmp	ip, #0
   175dc:	mvnne	r1, #0
   175e0:	mvnne	lr, #0
   175e4:	subs	r7, r0, r1
   175e8:	sbcs	r7, r3, lr
   175ec:	umull	r0, r7, r1, r5
   175f0:	movwcc	r4, #1
   175f4:	cmp	r4, #0
   175f8:	mla	r1, r1, sl, r7
   175fc:	mvnne	r0, #0
   17600:	cmp	r4, #0
   17604:	mla	r1, lr, r5, r1
   17608:	umull	r6, r3, r0, r5
   1760c:	mvnne	r1, #0
   17610:	mla	r3, r0, sl, r3
   17614:	mla	r7, r1, r5, r3
   17618:	ldr	r3, [sp, #12]
   1761c:	subs	r0, r3, r0
   17620:	ldr	r0, [sp, #8]
   17624:	ldr	r3, [sp, #16]
   17628:	sbcs	r0, r0, r1
   1762c:	mov	r0, #0
   17630:	movwcc	r0, #1
   17634:	cmp	r0, #0
   17638:	mov	r1, r0
   1763c:	ldr	r0, [sp, #20]
   17640:	mvnne	r7, #0
   17644:	mvnne	r6, #0
   17648:	orr	r0, r0, r3
   1764c:	orr	r0, r0, r2
   17650:	orr	r0, r0, ip
   17654:	orr	r0, r0, r4
   17658:	b	1777c <ftello64@plt+0x6318>
   1765c:	mvn	r0, #0
   17660:	mvn	r1, #0
   17664:	mov	r2, r5
   17668:	mov	sl, r3
   1766c:	bl	19458 <ftello64@plt+0x7ff4>
   17670:	umull	r3, r2, r6, r5
   17674:	mov	lr, r1
   17678:	mov	r1, r0
   1767c:	mla	r2, r6, sl, r2
   17680:	subs	r6, r0, r6
   17684:	mov	r0, #0
   17688:	sbcs	r6, lr, r7
   1768c:	mla	r2, r7, r5, r2
   17690:	movwcc	r0, #1
   17694:	cmp	r0, #0
   17698:	str	r0, [sp, #20]
   1769c:	mov	r0, r1
   176a0:	mvnne	r3, #0
   176a4:	mvnne	r2, #0
   176a8:	str	r0, [sp, #16]
   176ac:	subs	r4, r1, r3
   176b0:	umull	r7, ip, r3, r5
   176b4:	sbcs	r4, lr, r2
   176b8:	mov	r4, #0
   176bc:	movwcc	r4, #1
   176c0:	mla	r3, r3, sl, ip
   176c4:	mov	ip, #0
   176c8:	cmp	r4, #0
   176cc:	mla	r2, r2, r5, r3
   176d0:	mvnne	r7, #0
   176d4:	cmp	r4, #0
   176d8:	umull	r1, r6, r7, r5
   176dc:	mvnne	r2, #0
   176e0:	mla	r6, r7, sl, r6
   176e4:	mla	r3, r2, r5, r6
   176e8:	subs	r6, r0, r7
   176ec:	sbcs	r2, lr, r2
   176f0:	mov	r2, #0
   176f4:	movwcc	ip, #1
   176f8:	cmp	ip, #0
   176fc:	mvnne	r1, #0
   17700:	mvnne	r3, #0
   17704:	subs	r6, r0, r1
   17708:	sbcs	r6, lr, r3
   1770c:	umull	r0, r6, r1, r5
   17710:	movwcc	r2, #1
   17714:	cmp	r2, #0
   17718:	mvnne	r0, #0
   1771c:	cmp	r2, #0
   17720:	str	r6, [sp, #12]
   17724:	umull	r6, r7, r0, r5
   17728:	mla	r7, r0, sl, r7
   1772c:	str	r7, [sp, #8]
   17730:	ldr	r7, [sp, #12]
   17734:	mla	r1, r1, sl, r7
   17738:	mla	r1, r3, r5, r1
   1773c:	ldr	r3, [sp, #8]
   17740:	mvnne	r1, #0
   17744:	mla	r7, r1, r5, r3
   17748:	ldr	r3, [sp, #16]
   1774c:	subs	r0, r3, r0
   17750:	sbcs	r0, lr, r1
   17754:	mov	r0, #0
   17758:	movwcc	r0, #1
   1775c:	cmp	r0, #0
   17760:	mov	r1, r0
   17764:	ldr	r0, [sp, #20]
   17768:	mvnne	r7, #0
   1776c:	mvnne	r6, #0
   17770:	orr	r0, r0, r4
   17774:	orr	r0, r0, ip
   17778:	orr	r0, r0, r2
   1777c:	orr	r3, r0, r1
   17780:	b	179b0 <ftello64@plt+0x654c>
   17784:	mvn	r0, #0
   17788:	mvn	r1, #0
   1778c:	mov	r2, r5
   17790:	mov	sl, r3
   17794:	bl	19458 <ftello64@plt+0x7ff4>
   17798:	mov	ip, r1
   1779c:	subs	r1, r0, r6
   177a0:	umull	r3, lr, r6, r5
   177a4:	mov	r2, r5
   177a8:	sbcs	r1, ip, r7
   177ac:	mov	r1, #0
   177b0:	str	ip, [sp, #4]
   177b4:	movwcc	r1, #1
   177b8:	mla	r6, r6, sl, lr
   177bc:	cmp	r1, #0
   177c0:	mla	r7, r7, r2, r6
   177c4:	str	r1, [sp, #20]
   177c8:	mvnne	r3, #0
   177cc:	cmp	r1, #0
   177d0:	mov	r1, r0
   177d4:	umull	r4, r5, r3, r5
   177d8:	mvnne	r7, #0
   177dc:	mov	lr, r1
   177e0:	mla	r5, r3, sl, r5
   177e4:	subs	r3, r0, r3
   177e8:	sbcs	r0, ip, r7
   177ec:	mov	r0, #0
   177f0:	mla	r5, r7, r2, r5
   177f4:	movwcc	r0, #1
   177f8:	cmp	r0, #0
   177fc:	str	r0, [sp, #16]
   17800:	mvnne	r4, #0
   17804:	mvnne	r5, #0
   17808:	subs	r0, r1, r4
   1780c:	mov	r1, #0
   17810:	sbcs	r0, ip, r5
   17814:	umull	r3, r0, r4, r2
   17818:	movwcc	r1, #1
   1781c:	cmp	r1, #0
   17820:	mla	r0, r4, sl, r0
   17824:	mov	r4, lr
   17828:	str	r1, [sp, #12]
   1782c:	mvnne	r3, #0
   17830:	cmp	r1, #0
   17834:	mla	r0, r5, r2, r0
   17838:	str	r4, [sp]
   1783c:	umull	r7, r6, r3, r2
   17840:	mvnne	r0, #0
   17844:	mla	r6, r3, sl, r6
   17848:	subs	r3, lr, r3
   1784c:	mov	r3, #0
   17850:	mla	r5, r0, r2, r6
   17854:	sbcs	r0, ip, r0
   17858:	mov	r0, #0
   1785c:	movwcc	r0, #1
   17860:	cmp	r0, #0
   17864:	str	r0, [sp, #8]
   17868:	mvnne	r7, #0
   1786c:	mvnne	r5, #0
   17870:	subs	r0, lr, r7
   17874:	sbcs	r0, ip, r5
   17878:	umull	r6, r0, r7, r2
   1787c:	movwcc	r3, #1
   17880:	cmp	r3, #0
   17884:	mla	r7, r7, sl, r0
   17888:	mov	r0, ip
   1788c:	mvnne	r6, #0
   17890:	cmp	r3, #0
   17894:	mla	r7, r5, r2, r7
   17898:	mov	r5, #0
   1789c:	umull	r1, lr, r6, r2
   178a0:	mvnne	r7, #0
   178a4:	mla	lr, r6, sl, lr
   178a8:	subs	r6, r4, r6
   178ac:	mla	lr, r7, r2, lr
   178b0:	sbcs	r7, ip, r7
   178b4:	mov	ip, #0
   178b8:	movwcc	ip, #1
   178bc:	cmp	ip, #0
   178c0:	mvnne	r1, #0
   178c4:	mvnne	lr, #0
   178c8:	subs	r7, r4, r1
   178cc:	sbcs	r7, r0, lr
   178d0:	umull	r0, r7, r1, r2
   178d4:	movwcc	r5, #1
   178d8:	cmp	r5, #0
   178dc:	mla	r1, r1, sl, r7
   178e0:	mvnne	r0, #0
   178e4:	cmp	r5, #0
   178e8:	mla	r1, lr, r2, r1
   178ec:	umull	r6, r4, r0, r2
   178f0:	mvnne	r1, #0
   178f4:	mla	r4, r0, sl, r4
   178f8:	mla	r7, r1, r2, r4
   178fc:	ldr	r2, [sp]
   17900:	subs	r0, r2, r0
   17904:	ldr	r0, [sp, #4]
   17908:	ldr	r2, [sp, #16]
   1790c:	sbcs	r0, r0, r1
   17910:	mov	r0, #0
   17914:	movwcc	r0, #1
   17918:	cmp	r0, #0
   1791c:	mov	r1, r0
   17920:	ldr	r0, [sp, #20]
   17924:	mvnne	r7, #0
   17928:	mvnne	r6, #0
   1792c:	orr	r0, r0, r2
   17930:	ldr	r2, [sp, #12]
   17934:	orr	r0, r0, r2
   17938:	ldr	r2, [sp, #8]
   1793c:	orr	r0, r0, r2
   17940:	orr	r0, r0, r3
   17944:	orr	r0, r0, ip
   17948:	orr	r0, r0, r5
   1794c:	orr	r0, r0, r1
   17950:	and	r3, r0, #1
   17954:	b	179b0 <ftello64@plt+0x654c>
   17958:	mov	r1, #0
   1795c:	lsl	r2, r7, #9
   17960:	lsl	r0, r6, #9
   17964:	lsr	r3, r7, #23
   17968:	cmp	r1, r7, lsr #23
   1796c:	orr	r2, r2, r6, lsr #23
   17970:	mvnne	r0, #0
   17974:	movwne	r3, #1
   17978:	cmp	r1, r7, lsr #23
   1797c:	mvnne	r2, #0
   17980:	mov	r6, r0
   17984:	mov	r7, r2
   17988:	b	179b0 <ftello64@plt+0x654c>
   1798c:	lsl	r1, r7, #1
   17990:	cmp	r7, #0
   17994:	lsl	r0, r6, #1
   17998:	lsr	r3, r7, #31
   1799c:	orr	r1, r1, r6, lsr #31
   179a0:	mvnmi	r0, #0
   179a4:	mvnmi	r1, #0
   179a8:	mov	r6, r0
   179ac:	mov	r7, r1
   179b0:	ldr	r1, [sp, #32]
   179b4:	ldr	r2, [sp, #28]
   179b8:	orr	r8, r3, r8
   179bc:	add	r0, r1, r2
   179c0:	str	r0, [r9]
   179c4:	ldrb	r0, [r1, r2]
   179c8:	cmp	r0, #0
   179cc:	orrne	r8, r8, #2
   179d0:	ldr	r0, [sp, #36]	; 0x24
   179d4:	strd	r6, [r0]
   179d8:	mov	r0, r8
   179dc:	sub	sp, fp, #28
   179e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179e4:	movw	r0, #41414	; 0xa1c6
   179e8:	movw	r1, #41452	; 0xa1ec
   179ec:	movw	r3, #41468	; 0xa1fc
   179f0:	mov	r2, #85	; 0x55
   179f4:	movt	r0, #1
   179f8:	movt	r1, #1
   179fc:	movt	r3, #1
   17a00:	bl	11458 <__assert_fail@plt>
   17a04:	clz	r2, r1
   17a08:	clz	r3, r0
   17a0c:	lsr	r2, r2, #5
   17a10:	lsr	r3, r3, #5
   17a14:	orrs	r2, r3, r2
   17a18:	movwne	r1, #1
   17a1c:	movwne	r0, #1
   17a20:	cmp	r1, #0
   17a24:	beq	17a54 <ftello64@plt+0x65f0>
   17a28:	mvn	r2, #-2147483648	; 0x80000000
   17a2c:	udiv	r2, r2, r1
   17a30:	cmp	r2, r0
   17a34:	bcs	17a54 <ftello64@plt+0x65f0>
   17a38:	push	{fp, lr}
   17a3c:	mov	fp, sp
   17a40:	bl	11350 <__errno_location@plt>
   17a44:	mov	r1, #12
   17a48:	str	r1, [r0]
   17a4c:	mov	r0, #0
   17a50:	pop	{fp, pc}
   17a54:	b	11170 <calloc@plt>
   17a58:	cmp	r0, #0
   17a5c:	movweq	r0, #1
   17a60:	cmn	r0, #1
   17a64:	ble	17a6c <ftello64@plt+0x6608>
   17a68:	b	112cc <malloc@plt>
   17a6c:	push	{fp, lr}
   17a70:	mov	fp, sp
   17a74:	bl	11350 <__errno_location@plt>
   17a78:	mov	r1, #12
   17a7c:	str	r1, [r0]
   17a80:	mov	r0, #0
   17a84:	pop	{fp, pc}
   17a88:	push	{fp, lr}
   17a8c:	mov	fp, sp
   17a90:	cmp	r0, #0
   17a94:	beq	17ab0 <ftello64@plt+0x664c>
   17a98:	cmp	r1, #0
   17a9c:	beq	17abc <ftello64@plt+0x6658>
   17aa0:	cmn	r1, #1
   17aa4:	ble	17ac8 <ftello64@plt+0x6664>
   17aa8:	pop	{fp, lr}
   17aac:	b	11230 <realloc@plt>
   17ab0:	mov	r0, r1
   17ab4:	pop	{fp, lr}
   17ab8:	b	17a58 <ftello64@plt+0x65f4>
   17abc:	bl	17c10 <ftello64@plt+0x67ac>
   17ac0:	mov	r0, #0
   17ac4:	pop	{fp, pc}
   17ac8:	bl	11350 <__errno_location@plt>
   17acc:	mov	r1, #12
   17ad0:	str	r1, [r0]
   17ad4:	mov	r0, #0
   17ad8:	pop	{fp, pc}
   17adc:	push	{r4, r5, r6, sl, fp, lr}
   17ae0:	add	fp, sp, #16
   17ae4:	mov	r4, r0
   17ae8:	bl	1129c <__fpending@plt>
   17aec:	ldr	r6, [r4]
   17af0:	mov	r5, r0
   17af4:	mov	r0, r4
   17af8:	bl	12758 <ftello64@plt+0x12f4>
   17afc:	tst	r6, #32
   17b00:	bne	17b38 <ftello64@plt+0x66d4>
   17b04:	cmp	r0, #0
   17b08:	mov	r4, r0
   17b0c:	mvnne	r4, #0
   17b10:	cmp	r5, #0
   17b14:	bne	17b44 <ftello64@plt+0x66e0>
   17b18:	cmp	r0, #0
   17b1c:	beq	17b44 <ftello64@plt+0x66e0>
   17b20:	bl	11350 <__errno_location@plt>
   17b24:	ldr	r0, [r0]
   17b28:	subs	r4, r0, #9
   17b2c:	mvnne	r4, #0
   17b30:	mov	r0, r4
   17b34:	pop	{r4, r5, r6, sl, fp, pc}
   17b38:	mvn	r4, #0
   17b3c:	cmp	r0, #0
   17b40:	beq	17b4c <ftello64@plt+0x66e8>
   17b44:	mov	r0, r4
   17b48:	pop	{r4, r5, r6, sl, fp, pc}
   17b4c:	bl	11350 <__errno_location@plt>
   17b50:	mov	r1, #0
   17b54:	str	r1, [r0]
   17b58:	mov	r0, r4
   17b5c:	pop	{r4, r5, r6, sl, fp, pc}
   17b60:	push	{r4, r5, r6, r7, fp, lr}
   17b64:	add	fp, sp, #16
   17b68:	mov	r5, r1
   17b6c:	bl	11404 <fopen64@plt>
   17b70:	mov	r4, #0
   17b74:	cmp	r0, #0
   17b78:	beq	17be0 <ftello64@plt+0x677c>
   17b7c:	mov	r6, r0
   17b80:	bl	1138c <fileno@plt>
   17b84:	cmp	r0, #2
   17b88:	bhi	17be8 <ftello64@plt+0x6784>
   17b8c:	bl	19160 <ftello64@plt+0x7cfc>
   17b90:	cmn	r0, #1
   17b94:	ble	17bf0 <ftello64@plt+0x678c>
   17b98:	mov	r7, r0
   17b9c:	mov	r0, r6
   17ba0:	bl	12758 <ftello64@plt+0x12f4>
   17ba4:	cmp	r0, #0
   17ba8:	bne	17bc4 <ftello64@plt+0x6760>
   17bac:	mov	r0, r7
   17bb0:	mov	r1, r5
   17bb4:	bl	11164 <fdopen@plt>
   17bb8:	mov	r4, r0
   17bbc:	cmp	r0, #0
   17bc0:	bne	17be0 <ftello64@plt+0x677c>
   17bc4:	bl	11350 <__errno_location@plt>
   17bc8:	ldr	r5, [r0]
   17bcc:	mov	r4, r0
   17bd0:	mov	r0, r7
   17bd4:	bl	1144c <close@plt>
   17bd8:	str	r5, [r4]
   17bdc:	mov	r4, #0
   17be0:	mov	r0, r4
   17be4:	pop	{r4, r5, r6, r7, fp, pc}
   17be8:	mov	r0, r6
   17bec:	pop	{r4, r5, r6, r7, fp, pc}
   17bf0:	bl	11350 <__errno_location@plt>
   17bf4:	ldr	r7, [r0]
   17bf8:	mov	r5, r0
   17bfc:	mov	r0, r6
   17c00:	bl	12758 <ftello64@plt+0x12f4>
   17c04:	mov	r0, r4
   17c08:	str	r7, [r5]
   17c0c:	pop	{r4, r5, r6, r7, fp, pc}
   17c10:	push	{r4, r5, r6, sl, fp, lr}
   17c14:	add	fp, sp, #16
   17c18:	mov	r4, r0
   17c1c:	bl	11350 <__errno_location@plt>
   17c20:	ldr	r6, [r0]
   17c24:	mov	r5, r0
   17c28:	mov	r0, r4
   17c2c:	bl	111b8 <free@plt>
   17c30:	str	r6, [r5]
   17c34:	pop	{r4, r5, r6, sl, fp, pc}
   17c38:	ldr	r0, [r0, #8]
   17c3c:	bx	lr
   17c40:	ldr	r0, [r0, #12]
   17c44:	bx	lr
   17c48:	ldr	r0, [r0, #16]
   17c4c:	bx	lr
   17c50:	ldm	r0, {r2, ip}
   17c54:	mov	r0, #0
   17c58:	cmp	r2, ip
   17c5c:	bxcs	lr
   17c60:	mov	r0, #0
   17c64:	ldr	r1, [r2]
   17c68:	cmp	r1, #0
   17c6c:	bne	17c88 <ftello64@plt+0x6824>
   17c70:	add	r2, r2, #8
   17c74:	cmp	r2, ip
   17c78:	bcs	17cb4 <ftello64@plt+0x6850>
   17c7c:	ldr	r1, [r2]
   17c80:	cmp	r1, #0
   17c84:	beq	17c70 <ftello64@plt+0x680c>
   17c88:	mov	r3, #0
   17c8c:	mov	r1, r2
   17c90:	ldr	r1, [r1, #4]
   17c94:	add	r3, r3, #1
   17c98:	cmp	r1, #0
   17c9c:	bne	17c90 <ftello64@plt+0x682c>
   17ca0:	cmp	r3, r0
   17ca4:	movhi	r0, r3
   17ca8:	add	r2, r2, #8
   17cac:	cmp	r2, ip
   17cb0:	bcc	17c7c <ftello64@plt+0x6818>
   17cb4:	bx	lr
   17cb8:	push	{fp, lr}
   17cbc:	mov	fp, sp
   17cc0:	ldm	r0, {r3, ip}
   17cc4:	mov	lr, #0
   17cc8:	mov	r1, #0
   17ccc:	cmp	r3, ip
   17cd0:	bcs	17d24 <ftello64@plt+0x68c0>
   17cd4:	mov	r1, #0
   17cd8:	mov	lr, #0
   17cdc:	ldr	r2, [r3]
   17ce0:	cmp	r2, #0
   17ce4:	bne	17d00 <ftello64@plt+0x689c>
   17ce8:	add	r3, r3, #8
   17cec:	cmp	r3, ip
   17cf0:	bcs	17d24 <ftello64@plt+0x68c0>
   17cf4:	ldr	r2, [r3]
   17cf8:	cmp	r2, #0
   17cfc:	beq	17ce8 <ftello64@plt+0x6884>
   17d00:	mov	r2, r3
   17d04:	ldr	r2, [r2, #4]
   17d08:	add	r1, r1, #1
   17d0c:	cmp	r2, #0
   17d10:	bne	17d04 <ftello64@plt+0x68a0>
   17d14:	add	lr, lr, #1
   17d18:	add	r3, r3, #8
   17d1c:	cmp	r3, ip
   17d20:	bcc	17cf4 <ftello64@plt+0x6890>
   17d24:	ldr	r2, [r0, #12]
   17d28:	cmp	lr, r2
   17d2c:	bne	17d44 <ftello64@plt+0x68e0>
   17d30:	ldr	r2, [r0, #16]
   17d34:	mov	r0, #1
   17d38:	cmp	r1, r2
   17d3c:	movne	r0, #0
   17d40:	pop	{fp, pc}
   17d44:	mov	r0, #0
   17d48:	pop	{fp, pc}
   17d4c:	nop	{0}
   17d50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17d54:	add	fp, sp, #24
   17d58:	sub	sp, sp, #8
   17d5c:	ldr	r6, [r0]
   17d60:	ldmib	r0, {r2, r7, r8}
   17d64:	ldr	r3, [r0, #16]
   17d68:	mov	r4, r1
   17d6c:	mov	r5, #0
   17d70:	cmp	r6, r2
   17d74:	bcs	17dcc <ftello64@plt+0x6968>
   17d78:	mov	r5, #0
   17d7c:	ldr	r0, [r6]
   17d80:	cmp	r0, #0
   17d84:	bne	17da0 <ftello64@plt+0x693c>
   17d88:	add	r6, r6, #8
   17d8c:	cmp	r6, r2
   17d90:	bcs	17dcc <ftello64@plt+0x6968>
   17d94:	ldr	r0, [r6]
   17d98:	cmp	r0, #0
   17d9c:	beq	17d88 <ftello64@plt+0x6924>
   17da0:	mov	r0, #0
   17da4:	mov	r1, r6
   17da8:	ldr	r1, [r1, #4]
   17dac:	add	r0, r0, #1
   17db0:	cmp	r1, #0
   17db4:	bne	17da8 <ftello64@plt+0x6944>
   17db8:	cmp	r0, r5
   17dbc:	movhi	r5, r0
   17dc0:	add	r6, r6, #8
   17dc4:	cmp	r6, r2
   17dc8:	bcc	17d94 <ftello64@plt+0x6930>
   17dcc:	movw	r2, #41547	; 0xa24b
   17dd0:	mov	r0, r4
   17dd4:	mov	r1, #1
   17dd8:	movt	r2, #1
   17ddc:	bl	11398 <__fprintf_chk@plt>
   17de0:	movw	r2, #41571	; 0xa263
   17de4:	mov	r0, r4
   17de8:	mov	r1, #1
   17dec:	mov	r3, r7
   17df0:	movt	r2, #1
   17df4:	bl	11398 <__fprintf_chk@plt>
   17df8:	vmov	s0, r8
   17dfc:	vldr	d16, [pc, #76]	; 17e50 <ftello64@plt+0x69ec>
   17e00:	movw	r2, #41595	; 0xa27b
   17e04:	mov	r0, r4
   17e08:	mov	r1, #1
   17e0c:	mov	r3, r8
   17e10:	movt	r2, #1
   17e14:	vcvt.f64.u32	d17, s0
   17e18:	vmov	s0, r7
   17e1c:	vcvt.f64.u32	d18, s0
   17e20:	vmul.f64	d16, d17, d16
   17e24:	vdiv.f64	d16, d16, d18
   17e28:	vstr	d16, [sp]
   17e2c:	bl	11398 <__fprintf_chk@plt>
   17e30:	movw	r2, #41628	; 0xa29c
   17e34:	mov	r0, r4
   17e38:	mov	r1, #1
   17e3c:	mov	r3, r5
   17e40:	movt	r2, #1
   17e44:	sub	sp, fp, #24
   17e48:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   17e4c:	b	11398 <__fprintf_chk@plt>
   17e50:	andeq	r0, r0, r0
   17e54:	subsmi	r0, r9, r0
   17e58:	push	{r4, r5, r6, r7, fp, lr}
   17e5c:	add	fp, sp, #16
   17e60:	mov	r4, r1
   17e64:	ldr	r1, [r0, #8]
   17e68:	ldr	r2, [r0, #24]
   17e6c:	mov	r5, r0
   17e70:	mov	r0, r4
   17e74:	blx	r2
   17e78:	ldr	r1, [r5, #8]
   17e7c:	cmp	r0, r1
   17e80:	bcs	17ee8 <ftello64@plt+0x6a84>
   17e84:	ldr	r7, [r5]
   17e88:	mov	r6, #0
   17e8c:	ldr	r1, [r7, r0, lsl #3]!
   17e90:	cmp	r1, #0
   17e94:	cmpne	r7, #0
   17e98:	bne	17ec8 <ftello64@plt+0x6a64>
   17e9c:	mov	r0, r6
   17ea0:	pop	{r4, r5, r6, r7, fp, pc}
   17ea4:	ldr	r2, [r5, #28]
   17ea8:	mov	r0, r4
   17eac:	blx	r2
   17eb0:	cmp	r0, #0
   17eb4:	bne	17edc <ftello64@plt+0x6a78>
   17eb8:	ldr	r7, [r7, #4]
   17ebc:	cmp	r7, #0
   17ec0:	beq	17e9c <ftello64@plt+0x6a38>
   17ec4:	ldr	r1, [r7]
   17ec8:	cmp	r1, r4
   17ecc:	bne	17ea4 <ftello64@plt+0x6a40>
   17ed0:	mov	r6, r4
   17ed4:	mov	r0, r6
   17ed8:	pop	{r4, r5, r6, r7, fp, pc}
   17edc:	ldr	r6, [r7]
   17ee0:	mov	r0, r6
   17ee4:	pop	{r4, r5, r6, r7, fp, pc}
   17ee8:	bl	11440 <abort@plt>
   17eec:	push	{fp, lr}
   17ef0:	mov	fp, sp
   17ef4:	ldr	r1, [r0, #16]
   17ef8:	cmp	r1, #0
   17efc:	beq	17f1c <ftello64@plt+0x6ab8>
   17f00:	ldm	r0, {r1, r2}
   17f04:	cmp	r1, r2
   17f08:	bcs	17f24 <ftello64@plt+0x6ac0>
   17f0c:	ldr	r0, [r1], #8
   17f10:	cmp	r0, #0
   17f14:	beq	17f04 <ftello64@plt+0x6aa0>
   17f18:	pop	{fp, pc}
   17f1c:	mov	r0, #0
   17f20:	pop	{fp, pc}
   17f24:	bl	11440 <abort@plt>
   17f28:	push	{r4, r5, fp, lr}
   17f2c:	add	fp, sp, #8
   17f30:	mov	r5, r1
   17f34:	ldr	r1, [r0, #8]
   17f38:	ldr	r2, [r0, #24]
   17f3c:	mov	r4, r0
   17f40:	mov	r0, r5
   17f44:	blx	r2
   17f48:	ldr	r1, [r4, #8]
   17f4c:	cmp	r0, r1
   17f50:	bcs	17fb4 <ftello64@plt+0x6b50>
   17f54:	ldr	r1, [r4]
   17f58:	add	r2, r1, r0, lsl #3
   17f5c:	ldr	r3, [r2]
   17f60:	ldr	r2, [r2, #4]
   17f64:	cmp	r3, r5
   17f68:	beq	17f78 <ftello64@plt+0x6b14>
   17f6c:	cmp	r2, #0
   17f70:	bne	17f5c <ftello64@plt+0x6af8>
   17f74:	b	17f88 <ftello64@plt+0x6b24>
   17f78:	cmp	r2, #0
   17f7c:	beq	17f88 <ftello64@plt+0x6b24>
   17f80:	ldr	r0, [r2]
   17f84:	pop	{r4, r5, fp, pc}
   17f88:	ldr	r2, [r4, #4]
   17f8c:	add	r0, r1, r0, lsl #3
   17f90:	add	r1, r0, #8
   17f94:	cmp	r1, r2
   17f98:	bcs	17fac <ftello64@plt+0x6b48>
   17f9c:	ldr	r0, [r1], #8
   17fa0:	cmp	r0, #0
   17fa4:	beq	17f94 <ftello64@plt+0x6b30>
   17fa8:	pop	{r4, r5, fp, pc}
   17fac:	mov	r0, #0
   17fb0:	pop	{r4, r5, fp, pc}
   17fb4:	bl	11440 <abort@plt>
   17fb8:	push	{r4, r5, fp, lr}
   17fbc:	add	fp, sp, #8
   17fc0:	ldm	r0, {r5, lr}
   17fc4:	mov	ip, r0
   17fc8:	mov	r0, #0
   17fcc:	cmp	r5, lr
   17fd0:	popcs	{r4, r5, fp, pc}
   17fd4:	mov	r0, #0
   17fd8:	ldr	r3, [r5]
   17fdc:	cmp	r3, #0
   17fe0:	cmpne	r5, #0
   17fe4:	beq	17ff0 <ftello64@plt+0x6b8c>
   17fe8:	b	1800c <ftello64@plt+0x6ba8>
   17fec:	ldr	lr, [ip, #4]
   17ff0:	add	r5, r5, #8
   17ff4:	cmp	r5, lr
   17ff8:	bcs	18034 <ftello64@plt+0x6bd0>
   17ffc:	ldr	r3, [r5]
   18000:	cmp	r3, #0
   18004:	cmpne	r5, #0
   18008:	beq	17ff0 <ftello64@plt+0x6b8c>
   1800c:	mov	r3, r5
   18010:	cmp	r0, r2
   18014:	bcs	18034 <ftello64@plt+0x6bd0>
   18018:	ldr	r4, [r3]
   1801c:	str	r4, [r1, r0, lsl #2]
   18020:	add	r0, r0, #1
   18024:	ldr	r3, [r3, #4]
   18028:	cmp	r3, #0
   1802c:	bne	18010 <ftello64@plt+0x6bac>
   18030:	b	17fec <ftello64@plt+0x6b88>
   18034:	pop	{r4, r5, fp, pc}
   18038:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1803c:	add	fp, sp, #24
   18040:	mov	r5, r1
   18044:	ldr	r4, [r0]
   18048:	ldr	r1, [r0, #4]
   1804c:	mov	r6, #0
   18050:	cmp	r4, r1
   18054:	bcs	180d0 <ftello64@plt+0x6c6c>
   18058:	mov	r9, r2
   1805c:	mov	r8, r0
   18060:	mov	r6, #0
   18064:	ldr	r0, [r4]
   18068:	cmp	r0, #0
   1806c:	cmpne	r4, #0
   18070:	beq	1807c <ftello64@plt+0x6c18>
   18074:	b	18098 <ftello64@plt+0x6c34>
   18078:	ldr	r1, [r8, #4]
   1807c:	add	r4, r4, #8
   18080:	cmp	r4, r1
   18084:	bcs	180d0 <ftello64@plt+0x6c6c>
   18088:	ldr	r0, [r4]
   1808c:	cmp	r0, #0
   18090:	cmpne	r4, #0
   18094:	beq	1807c <ftello64@plt+0x6c18>
   18098:	mov	r1, r9
   1809c:	blx	r5
   180a0:	cmp	r0, #0
   180a4:	beq	180d0 <ftello64@plt+0x6c6c>
   180a8:	mov	r7, r4
   180ac:	ldr	r7, [r7, #4]
   180b0:	add	r6, r6, #1
   180b4:	cmp	r7, #0
   180b8:	beq	18078 <ftello64@plt+0x6c14>
   180bc:	ldr	r0, [r7]
   180c0:	mov	r1, r9
   180c4:	blx	r5
   180c8:	cmp	r0, #0
   180cc:	bne	180ac <ftello64@plt+0x6c48>
   180d0:	mov	r0, r6
   180d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   180d8:	ldrb	r2, [r0]
   180dc:	cmp	r2, #0
   180e0:	moveq	r0, #0
   180e4:	bxeq	lr
   180e8:	add	r3, r0, #1
   180ec:	mov	r0, #0
   180f0:	rsb	r0, r0, r0, lsl #5
   180f4:	uxtab	r0, r0, r2
   180f8:	udiv	r2, r0, r1
   180fc:	mls	r0, r2, r1, r0
   18100:	ldrb	r2, [r3], #1
   18104:	cmp	r2, #0
   18108:	bne	180f0 <ftello64@plt+0x6c8c>
   1810c:	bx	lr
   18110:	movw	r1, #41656	; 0xa2b8
   18114:	movt	r1, #1
   18118:	vld1.32	{d16-d17}, [r1]!
   1811c:	ldr	r1, [r1]
   18120:	vst1.32	{d16-d17}, [r0]!
   18124:	str	r1, [r0]
   18128:	bx	lr
   1812c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18130:	add	fp, sp, #24
   18134:	movw	r9, #33632	; 0x8360
   18138:	cmp	r3, #0
   1813c:	movw	r5, #33612	; 0x834c
   18140:	mov	r6, r0
   18144:	mov	r0, #40	; 0x28
   18148:	mov	r7, r1
   1814c:	movt	r9, #1
   18150:	movne	r9, r3
   18154:	cmp	r2, #0
   18158:	movt	r5, #1
   1815c:	movne	r5, r2
   18160:	bl	17a58 <ftello64@plt+0x65f4>
   18164:	mov	r8, #0
   18168:	cmp	r0, #0
   1816c:	beq	18334 <ftello64@plt+0x6ed0>
   18170:	mov	r4, r0
   18174:	movw	r0, #41656	; 0xa2b8
   18178:	cmp	r7, #0
   1817c:	movt	r0, #1
   18180:	moveq	r7, r0
   18184:	cmp	r7, r0
   18188:	str	r7, [r4, #20]
   1818c:	beq	18208 <ftello64@plt+0x6da4>
   18190:	vldr	s2, [pc, #420]	; 1833c <ftello64@plt+0x6ed8>
   18194:	vldr	s0, [r7, #8]
   18198:	vcmpe.f32	s0, s2
   1819c:	vmrs	APSR_nzcv, fpscr
   181a0:	ble	182b4 <ftello64@plt+0x6e50>
   181a4:	vldr	s4, [pc, #404]	; 18340 <ftello64@plt+0x6edc>
   181a8:	vcmpe.f32	s0, s4
   181ac:	vmrs	APSR_nzcv, fpscr
   181b0:	bpl	182b4 <ftello64@plt+0x6e50>
   181b4:	vldr	s4, [pc, #392]	; 18344 <ftello64@plt+0x6ee0>
   181b8:	vldr	s6, [r7, #12]
   181bc:	vcmpe.f32	s6, s4
   181c0:	vmrs	APSR_nzcv, fpscr
   181c4:	ble	182b4 <ftello64@plt+0x6e50>
   181c8:	vldr	s4, [r7]
   181cc:	vcmpe.f32	s4, #0.0
   181d0:	vmrs	APSR_nzcv, fpscr
   181d4:	blt	182b4 <ftello64@plt+0x6e50>
   181d8:	vadd.f32	s2, s4, s2
   181dc:	vcmpe.f32	s2, s0
   181e0:	vmrs	APSR_nzcv, fpscr
   181e4:	bpl	182b4 <ftello64@plt+0x6e50>
   181e8:	vldr	s0, [r7, #4]
   181ec:	vmov.f32	s4, #112	; 0x3f800000  1.0
   181f0:	vcmpe.f32	s0, s4
   181f4:	vmrs	APSR_nzcv, fpscr
   181f8:	bhi	182b4 <ftello64@plt+0x6e50>
   181fc:	vcmpe.f32	s2, s0
   18200:	vmrs	APSR_nzcv, fpscr
   18204:	bpl	182b4 <ftello64@plt+0x6e50>
   18208:	ldrb	r0, [r7, #16]
   1820c:	cmp	r0, #0
   18210:	bne	1823c <ftello64@plt+0x6dd8>
   18214:	vmov	s2, r6
   18218:	vldr	s0, [r7, #8]
   1821c:	vldr	s4, [pc, #292]	; 18348 <ftello64@plt+0x6ee4>
   18220:	vcvt.f32.u32	s2, s2
   18224:	vdiv.f32	s2, s2, s0
   18228:	vcvt.u32.f32	s0, s2
   1822c:	vcmpe.f32	s2, s4
   18230:	vmrs	APSR_nzcv, fpscr
   18234:	bge	182d0 <ftello64@plt+0x6e6c>
   18238:	vmov	r6, s0
   1823c:	cmp	r6, #10
   18240:	movls	r6, #10
   18244:	orr	r0, r6, #1
   18248:	cmn	r0, #1
   1824c:	beq	182d0 <ftello64@plt+0x6e6c>
   18250:	ldr	r6, [fp, #8]
   18254:	mov	r1, #3
   18258:	cmp	r0, #10
   1825c:	bcc	18294 <ftello64@plt+0x6e30>
   18260:	mov	r1, #3
   18264:	mov	r3, #9
   18268:	mov	r2, #12
   1826c:	udiv	r7, r0, r1
   18270:	mls	r7, r7, r1, r0
   18274:	cmp	r7, #0
   18278:	beq	18294 <ftello64@plt+0x6e30>
   1827c:	add	r3, r3, r2
   18280:	add	r2, r2, #8
   18284:	add	r1, r1, #2
   18288:	add	r3, r3, #4
   1828c:	cmp	r3, r0
   18290:	bcc	1826c <ftello64@plt+0x6e08>
   18294:	udiv	r2, r0, r1
   18298:	mls	r1, r2, r1, r0
   1829c:	cmp	r1, #0
   182a0:	bne	182c8 <ftello64@plt+0x6e64>
   182a4:	add	r0, r0, #2
   182a8:	cmn	r0, #1
   182ac:	bne	18254 <ftello64@plt+0x6df0>
   182b0:	b	182d0 <ftello64@plt+0x6e6c>
   182b4:	str	r0, [r4, #20]
   182b8:	mov	r0, r4
   182bc:	bl	17c10 <ftello64@plt+0x67ac>
   182c0:	mov	r0, r8
   182c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   182c8:	cmp	r0, #536870912	; 0x20000000
   182cc:	bcc	182e8 <ftello64@plt+0x6e84>
   182d0:	mov	r0, #0
   182d4:	str	r0, [r4, #8]
   182d8:	mov	r0, r4
   182dc:	bl	17c10 <ftello64@plt+0x67ac>
   182e0:	mov	r0, r8
   182e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   182e8:	cmp	r0, #0
   182ec:	str	r0, [r4, #8]
   182f0:	beq	182d8 <ftello64@plt+0x6e74>
   182f4:	mov	r1, #8
   182f8:	bl	17a04 <ftello64@plt+0x65a0>
   182fc:	cmp	r0, #0
   18300:	str	r0, [r4]
   18304:	beq	182d8 <ftello64@plt+0x6e74>
   18308:	mov	r1, #0
   1830c:	str	r5, [r4, #24]
   18310:	str	r9, [r4, #28]
   18314:	str	r6, [r4, #32]
   18318:	mov	r8, r4
   1831c:	str	r1, [r4, #36]	; 0x24
   18320:	str	r1, [r4, #12]
   18324:	str	r1, [r4, #16]
   18328:	ldr	r1, [r4, #8]
   1832c:	add	r0, r0, r1, lsl #3
   18330:	str	r0, [r4, #4]
   18334:	mov	r0, r8
   18338:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1833c:	stclcc	12, cr12, [ip, #820]	; 0x334
   18340:	svccc	0x00666666
   18344:	svccc	0x008ccccd
   18348:	svcmi	0x00800000
   1834c:	ror	r2, r0, #3
   18350:	udiv	r2, r2, r1
   18354:	mul	r1, r2, r1
   18358:	rsb	r0, r1, r0, ror #3
   1835c:	bx	lr
   18360:	sub	r0, r0, r1
   18364:	clz	r0, r0
   18368:	lsr	r0, r0, #5
   1836c:	bx	lr
   18370:	push	{r4, r5, r6, r7, fp, lr}
   18374:	add	fp, sp, #16
   18378:	mov	r4, r0
   1837c:	ldr	r5, [r0]
   18380:	ldr	r0, [r0, #4]
   18384:	cmp	r5, r0
   18388:	bcs	18438 <ftello64@plt+0x6fd4>
   1838c:	mov	r6, #0
   18390:	ldr	r1, [r5]
   18394:	cmp	r1, #0
   18398:	bne	183c4 <ftello64@plt+0x6f60>
   1839c:	b	183ac <ftello64@plt+0x6f48>
   183a0:	str	r6, [r5]
   183a4:	str	r6, [r5, #4]
   183a8:	ldr	r0, [r4, #4]
   183ac:	add	r5, r5, #8
   183b0:	cmp	r5, r0
   183b4:	bcs	18438 <ftello64@plt+0x6fd4>
   183b8:	ldr	r1, [r5]
   183bc:	cmp	r1, #0
   183c0:	beq	183ac <ftello64@plt+0x6f48>
   183c4:	ldr	r1, [r4, #32]
   183c8:	ldr	r7, [r5, #4]
   183cc:	cmp	r1, #0
   183d0:	mov	r0, r1
   183d4:	movwne	r0, #1
   183d8:	cmp	r7, #0
   183dc:	bne	18420 <ftello64@plt+0x6fbc>
   183e0:	cmp	r0, #0
   183e4:	beq	183a0 <ftello64@plt+0x6f3c>
   183e8:	ldr	r0, [r5]
   183ec:	blx	r1
   183f0:	b	183a0 <ftello64@plt+0x6f3c>
   183f4:	str	r6, [r7]
   183f8:	cmp	r1, #0
   183fc:	ldr	r2, [r7, #4]
   18400:	ldr	r0, [r4, #36]	; 0x24
   18404:	str	r0, [r7, #4]
   18408:	mov	r0, r1
   1840c:	str	r7, [r4, #36]	; 0x24
   18410:	movwne	r0, #1
   18414:	cmp	r2, #0
   18418:	mov	r7, r2
   1841c:	beq	183e0 <ftello64@plt+0x6f7c>
   18420:	tst	r0, #1
   18424:	beq	183f4 <ftello64@plt+0x6f90>
   18428:	ldr	r0, [r7]
   1842c:	blx	r1
   18430:	ldr	r1, [r4, #32]
   18434:	b	183f4 <ftello64@plt+0x6f90>
   18438:	mov	r0, #0
   1843c:	str	r0, [r4, #12]
   18440:	str	r0, [r4, #16]
   18444:	pop	{r4, r5, r6, r7, fp, pc}
   18448:	push	{r4, r5, r6, sl, fp, lr}
   1844c:	add	fp, sp, #16
   18450:	mov	r4, r0
   18454:	ldr	r0, [r0, #32]
   18458:	cmp	r0, #0
   1845c:	beq	184d0 <ftello64@plt+0x706c>
   18460:	ldr	r0, [r4, #16]
   18464:	cmp	r0, #0
   18468:	beq	184d0 <ftello64@plt+0x706c>
   1846c:	ldr	r5, [r4]
   18470:	ldr	r1, [r4, #4]
   18474:	cmp	r5, r1
   18478:	bcc	18490 <ftello64@plt+0x702c>
   1847c:	b	184d0 <ftello64@plt+0x706c>
   18480:	ldr	r1, [r4, #4]
   18484:	add	r5, r5, #8
   18488:	cmp	r5, r1
   1848c:	bcs	184d0 <ftello64@plt+0x706c>
   18490:	ldr	r0, [r5]
   18494:	cmp	r0, #0
   18498:	cmpne	r5, #0
   1849c:	beq	18484 <ftello64@plt+0x7020>
   184a0:	ldr	r1, [r4, #32]
   184a4:	blx	r1
   184a8:	ldr	r6, [r5, #4]
   184ac:	cmp	r6, #0
   184b0:	beq	18480 <ftello64@plt+0x701c>
   184b4:	ldr	r1, [r4, #32]
   184b8:	ldr	r0, [r6]
   184bc:	blx	r1
   184c0:	ldr	r6, [r6, #4]
   184c4:	cmp	r6, #0
   184c8:	bne	184b4 <ftello64@plt+0x7050>
   184cc:	b	18480 <ftello64@plt+0x701c>
   184d0:	ldr	r5, [r4]
   184d4:	ldr	r1, [r4, #4]
   184d8:	cmp	r5, r1
   184dc:	bcc	184f0 <ftello64@plt+0x708c>
   184e0:	b	18518 <ftello64@plt+0x70b4>
   184e4:	add	r5, r5, #8
   184e8:	cmp	r5, r1
   184ec:	bcs	18518 <ftello64@plt+0x70b4>
   184f0:	ldr	r0, [r5, #4]
   184f4:	cmp	r0, #0
   184f8:	beq	184e4 <ftello64@plt+0x7080>
   184fc:	ldr	r6, [r0, #4]
   18500:	bl	17c10 <ftello64@plt+0x67ac>
   18504:	cmp	r6, #0
   18508:	mov	r0, r6
   1850c:	bne	184fc <ftello64@plt+0x7098>
   18510:	ldr	r1, [r4, #4]
   18514:	b	184e4 <ftello64@plt+0x7080>
   18518:	ldr	r0, [r4, #36]	; 0x24
   1851c:	cmp	r0, #0
   18520:	beq	18538 <ftello64@plt+0x70d4>
   18524:	ldr	r5, [r0, #4]
   18528:	bl	17c10 <ftello64@plt+0x67ac>
   1852c:	cmp	r5, #0
   18530:	mov	r0, r5
   18534:	bne	18524 <ftello64@plt+0x70c0>
   18538:	ldr	r0, [r4]
   1853c:	bl	17c10 <ftello64@plt+0x67ac>
   18540:	mov	r0, r4
   18544:	pop	{r4, r5, r6, sl, fp, lr}
   18548:	b	17c10 <ftello64@plt+0x67ac>
   1854c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18550:	add	fp, sp, #28
   18554:	sub	sp, sp, #44	; 0x2c
   18558:	mov	r7, r0
   1855c:	mov	r4, r0
   18560:	ldr	r0, [r7, #20]!
   18564:	ldrb	r2, [r0, #16]
   18568:	cmp	r2, #0
   1856c:	bne	1859c <ftello64@plt+0x7138>
   18570:	vmov	s2, r1
   18574:	vldr	s0, [r0, #8]
   18578:	vldr	s4, [pc, #592]	; 187d0 <ftello64@plt+0x736c>
   1857c:	mov	r5, #0
   18580:	vcvt.f32.u32	s2, s2
   18584:	vdiv.f32	s2, s2, s0
   18588:	vcvt.u32.f32	s0, s2
   1858c:	vcmpe.f32	s2, s4
   18590:	vmrs	APSR_nzcv, fpscr
   18594:	bge	186c0 <ftello64@plt+0x725c>
   18598:	vmov	r1, s0
   1859c:	cmp	r1, #10
   185a0:	mov	r5, #0
   185a4:	movls	r1, #10
   185a8:	orr	r6, r1, #1
   185ac:	cmn	r6, #1
   185b0:	beq	186c0 <ftello64@plt+0x725c>
   185b4:	mov	r0, #3
   185b8:	cmp	r6, #10
   185bc:	bcc	185f4 <ftello64@plt+0x7190>
   185c0:	mov	r0, #3
   185c4:	mov	r2, #9
   185c8:	mov	r1, #12
   185cc:	udiv	r3, r6, r0
   185d0:	mls	r3, r3, r0, r6
   185d4:	cmp	r3, #0
   185d8:	beq	185f4 <ftello64@plt+0x7190>
   185dc:	add	r2, r2, r1
   185e0:	add	r1, r1, #8
   185e4:	add	r0, r0, #2
   185e8:	add	r2, r2, #4
   185ec:	cmp	r2, r6
   185f0:	bcc	185cc <ftello64@plt+0x7168>
   185f4:	udiv	r1, r6, r0
   185f8:	mls	r0, r1, r0, r6
   185fc:	cmp	r0, #0
   18600:	bne	18614 <ftello64@plt+0x71b0>
   18604:	add	r6, r6, #2
   18608:	cmn	r6, #1
   1860c:	bne	185b4 <ftello64@plt+0x7150>
   18610:	b	186c0 <ftello64@plt+0x725c>
   18614:	sub	r0, r6, #1
   18618:	cmn	r0, #-536870910	; 0xe0000002
   1861c:	bhi	186c0 <ftello64@plt+0x725c>
   18620:	ldr	r0, [r4, #8]
   18624:	cmp	r6, r0
   18628:	bne	1863c <ftello64@plt+0x71d8>
   1862c:	mov	r5, #1
   18630:	mov	r0, r5
   18634:	sub	sp, fp, #28
   18638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1863c:	mov	r0, r6
   18640:	mov	r1, #8
   18644:	bl	17a04 <ftello64@plt+0x65a0>
   18648:	cmp	r0, #0
   1864c:	str	r0, [sp, #4]
   18650:	beq	186c0 <ftello64@plt+0x725c>
   18654:	add	r0, r0, r6, lsl #3
   18658:	mov	r1, #0
   1865c:	add	r5, sp, #4
   18660:	mov	sl, r4
   18664:	mov	r2, #0
   18668:	str	r1, [sp, #20]
   1866c:	str	r1, [sp, #16]
   18670:	str	r6, [sp, #12]
   18674:	mov	r1, r4
   18678:	str	r0, [sp, #8]
   1867c:	add	r0, r5, #20
   18680:	vld1.32	{d16-d17}, [r7]
   18684:	vst1.32	{d16-d17}, [r0]
   18688:	ldr	r0, [sl, #36]!	; 0x24
   1868c:	str	r0, [sp, #40]	; 0x28
   18690:	mov	r0, r5
   18694:	bl	187d4 <ftello64@plt+0x7370>
   18698:	cmp	r0, #0
   1869c:	beq	186cc <ftello64@plt+0x7268>
   186a0:	ldr	r0, [r4]
   186a4:	bl	17c10 <ftello64@plt+0x67ac>
   186a8:	mov	r0, #36	; 0x24
   186ac:	vld1.32	{d16-d17}, [r5], r0
   186b0:	vst1.32	{d16-d17}, [r4], r0
   186b4:	ldr	r0, [r5]
   186b8:	mov	r5, #1
   186bc:	str	r0, [r4]
   186c0:	mov	r0, r5
   186c4:	sub	sp, fp, #28
   186c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186cc:	ldr	r0, [sp, #40]	; 0x28
   186d0:	str	r0, [sl]
   186d4:	ldr	r0, [sp, #8]
   186d8:	ldr	r8, [sp, #4]
   186dc:	cmp	r8, r0
   186e0:	str	r0, [sp]
   186e4:	bcs	1879c <ftello64@plt+0x7338>
   186e8:	mov	r9, #0
   186ec:	ldr	r0, [r8]
   186f0:	cmp	r0, #0
   186f4:	bne	1871c <ftello64@plt+0x72b8>
   186f8:	b	18700 <ftello64@plt+0x729c>
   186fc:	str	r9, [r8, #4]
   18700:	ldr	r0, [sp]
   18704:	add	r8, r8, #8
   18708:	cmp	r8, r0
   1870c:	bcs	1879c <ftello64@plt+0x7338>
   18710:	ldr	r0, [r8]
   18714:	cmp	r0, #0
   18718:	beq	18700 <ftello64@plt+0x729c>
   1871c:	ldr	r6, [r8, #4]
   18720:	cmp	r6, #0
   18724:	beq	186fc <ftello64@plt+0x7298>
   18728:	ldr	r1, [r4, #8]
   1872c:	b	18750 <ftello64@plt+0x72ec>
   18730:	add	r0, r3, r0, lsl #3
   18734:	add	r0, r0, #4
   18738:	ldr	r3, [r0]
   1873c:	cmp	r2, #0
   18740:	str	r3, [r6, #4]
   18744:	str	r6, [r0]
   18748:	mov	r6, r2
   1874c:	beq	186fc <ftello64@plt+0x7298>
   18750:	ldr	r5, [r6]
   18754:	ldr	r2, [r4, #24]
   18758:	mov	r0, r5
   1875c:	blx	r2
   18760:	ldr	r1, [r4, #8]
   18764:	cmp	r0, r1
   18768:	bcs	187cc <ftello64@plt+0x7368>
   1876c:	ldr	r3, [r4]
   18770:	ldr	r2, [r6, #4]
   18774:	ldr	r7, [r3, r0, lsl #3]
   18778:	cmp	r7, #0
   1877c:	bne	18730 <ftello64@plt+0x72cc>
   18780:	str	r5, [r3, r0, lsl #3]
   18784:	ldr	r0, [r4, #12]
   18788:	add	r0, r0, #1
   1878c:	str	r0, [r4, #12]
   18790:	mov	r0, sl
   18794:	str	r9, [r6]
   18798:	b	18738 <ftello64@plt+0x72d4>
   1879c:	add	r1, sp, #4
   187a0:	mov	r0, r4
   187a4:	mov	r2, #0
   187a8:	mov	r5, #0
   187ac:	bl	187d4 <ftello64@plt+0x7370>
   187b0:	cmp	r0, #0
   187b4:	beq	187cc <ftello64@plt+0x7368>
   187b8:	ldr	r0, [sp, #4]
   187bc:	bl	17c10 <ftello64@plt+0x67ac>
   187c0:	mov	r0, r5
   187c4:	sub	sp, fp, #28
   187c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187cc:	bl	11440 <abort@plt>
   187d0:	svcmi	0x00800000
   187d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187d8:	add	fp, sp, #28
   187dc:	sub	sp, sp, #4
   187e0:	ldr	r8, [r1]
   187e4:	ldr	r3, [r1, #4]
   187e8:	mov	r6, r0
   187ec:	mov	r0, #1
   187f0:	str	r1, [sp]
   187f4:	cmp	r8, r3
   187f8:	bcs	18a0c <ftello64@plt+0x75a8>
   187fc:	add	sl, r6, #36	; 0x24
   18800:	cmp	r2, #0
   18804:	beq	188c0 <ftello64@plt+0x745c>
   18808:	mov	r9, #0
   1880c:	ldr	r1, [r8]
   18810:	cmp	r1, #0
   18814:	bne	18840 <ftello64@plt+0x73dc>
   18818:	b	18828 <ftello64@plt+0x73c4>
   1881c:	ldr	r0, [sp]
   18820:	ldr	r3, [r0, #4]
   18824:	str	r9, [r8, #4]
   18828:	add	r8, r8, #8
   1882c:	cmp	r8, r3
   18830:	bcs	18a08 <ftello64@plt+0x75a4>
   18834:	ldr	r1, [r8]
   18838:	cmp	r1, #0
   1883c:	beq	18828 <ftello64@plt+0x73c4>
   18840:	ldr	r7, [r8, #4]
   18844:	cmp	r7, #0
   18848:	beq	18824 <ftello64@plt+0x73c0>
   1884c:	ldr	r1, [r6, #8]
   18850:	b	18884 <ftello64@plt+0x7420>
   18854:	str	r4, [r3, r0, lsl #3]
   18858:	ldr	r0, [r6, #12]
   1885c:	add	r0, r0, #1
   18860:	str	r0, [r6, #12]
   18864:	mov	r0, sl
   18868:	str	r9, [r7]
   1886c:	ldr	r3, [r0]
   18870:	cmp	r2, #0
   18874:	str	r3, [r7, #4]
   18878:	str	r7, [r0]
   1887c:	mov	r7, r2
   18880:	beq	1881c <ftello64@plt+0x73b8>
   18884:	ldr	r4, [r7]
   18888:	ldr	r2, [r6, #24]
   1888c:	mov	r0, r4
   18890:	blx	r2
   18894:	ldr	r1, [r6, #8]
   18898:	cmp	r0, r1
   1889c:	bcs	18a20 <ftello64@plt+0x75bc>
   188a0:	ldr	r3, [r6]
   188a4:	ldr	r2, [r7, #4]
   188a8:	ldr	r5, [r3, r0, lsl #3]
   188ac:	cmp	r5, #0
   188b0:	beq	18854 <ftello64@plt+0x73f0>
   188b4:	add	r0, r3, r0, lsl #3
   188b8:	add	r0, r0, #4
   188bc:	b	1886c <ftello64@plt+0x7408>
   188c0:	mov	r5, #0
   188c4:	ldr	r7, [r8]
   188c8:	cmp	r7, #0
   188cc:	bne	18914 <ftello64@plt+0x74b0>
   188d0:	b	188fc <ftello64@plt+0x7498>
   188d4:	str	r7, [r9, r4, lsl #3]
   188d8:	ldr	r0, [r6, #12]
   188dc:	add	r0, r0, #1
   188e0:	str	r0, [r6, #12]
   188e4:	ldr	r0, [sp]
   188e8:	str	r5, [r8]
   188ec:	ldr	r1, [r0, #12]
   188f0:	ldr	r3, [r0, #4]
   188f4:	sub	r1, r1, #1
   188f8:	str	r1, [r0, #12]
   188fc:	add	r8, r8, #8
   18900:	cmp	r8, r3
   18904:	bcs	18a08 <ftello64@plt+0x75a4>
   18908:	ldr	r7, [r8]
   1890c:	cmp	r7, #0
   18910:	beq	188fc <ftello64@plt+0x7498>
   18914:	ldr	r9, [r8, #4]
   18918:	ldr	r1, [r6, #8]
   1891c:	cmp	r9, #0
   18920:	bne	18948 <ftello64@plt+0x74e4>
   18924:	b	18998 <ftello64@plt+0x7534>
   18928:	add	r0, r3, r0, lsl #3
   1892c:	add	r0, r0, #4
   18930:	ldr	r3, [r0]
   18934:	cmp	r2, #0
   18938:	str	r3, [r9, #4]
   1893c:	str	r9, [r0]
   18940:	mov	r9, r2
   18944:	beq	18994 <ftello64@plt+0x7530>
   18948:	ldr	r4, [r9]
   1894c:	ldr	r2, [r6, #24]
   18950:	mov	r0, r4
   18954:	blx	r2
   18958:	ldr	r1, [r6, #8]
   1895c:	cmp	r0, r1
   18960:	bcs	18a20 <ftello64@plt+0x75bc>
   18964:	ldr	r3, [r6]
   18968:	ldr	r2, [r9, #4]
   1896c:	ldr	r7, [r3, r0, lsl #3]
   18970:	cmp	r7, #0
   18974:	bne	18928 <ftello64@plt+0x74c4>
   18978:	str	r4, [r3, r0, lsl #3]
   1897c:	ldr	r0, [r6, #12]
   18980:	add	r0, r0, #1
   18984:	str	r0, [r6, #12]
   18988:	mov	r0, sl
   1898c:	str	r5, [r9]
   18990:	b	18930 <ftello64@plt+0x74cc>
   18994:	ldr	r7, [r8]
   18998:	str	r5, [r8, #4]
   1899c:	mov	r0, r7
   189a0:	ldr	r2, [r6, #24]
   189a4:	blx	r2
   189a8:	mov	r4, r0
   189ac:	ldr	r0, [r6, #8]
   189b0:	cmp	r4, r0
   189b4:	bcs	18a20 <ftello64@plt+0x75bc>
   189b8:	ldr	r9, [r6]
   189bc:	ldr	r0, [r9, r4, lsl #3]
   189c0:	cmp	r0, #0
   189c4:	beq	188d4 <ftello64@plt+0x7470>
   189c8:	ldr	r0, [sl]
   189cc:	cmp	r0, #0
   189d0:	beq	189e0 <ftello64@plt+0x757c>
   189d4:	ldr	r1, [r0, #4]
   189d8:	str	r1, [sl]
   189dc:	b	189f0 <ftello64@plt+0x758c>
   189e0:	mov	r0, #8
   189e4:	bl	17a58 <ftello64@plt+0x65f4>
   189e8:	cmp	r0, #0
   189ec:	beq	18a14 <ftello64@plt+0x75b0>
   189f0:	add	r1, r9, r4, lsl #3
   189f4:	str	r7, [r0]
   189f8:	ldr	r2, [r1, #4]
   189fc:	str	r2, [r0, #4]
   18a00:	str	r0, [r1, #4]
   18a04:	b	188e4 <ftello64@plt+0x7480>
   18a08:	mov	r0, #1
   18a0c:	sub	sp, fp, #28
   18a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a14:	mov	r0, #0
   18a18:	sub	sp, fp, #28
   18a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a20:	bl	11440 <abort@plt>
   18a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a28:	add	fp, sp, #28
   18a2c:	sub	sp, sp, #4
   18a30:	cmp	r1, #0
   18a34:	beq	18d70 <ftello64@plt+0x790c>
   18a38:	mov	r8, r2
   18a3c:	mov	sl, r1
   18a40:	ldr	r1, [r0, #8]
   18a44:	ldr	r2, [r0, #24]
   18a48:	mov	r4, r0
   18a4c:	mov	r0, sl
   18a50:	blx	r2
   18a54:	mov	r7, r0
   18a58:	ldr	r0, [r4, #8]
   18a5c:	cmp	r7, r0
   18a60:	bcs	18d70 <ftello64@plt+0x790c>
   18a64:	ldr	r5, [r4]
   18a68:	mov	r9, r5
   18a6c:	ldr	r1, [r9, r7, lsl #3]!
   18a70:	cmp	r1, #0
   18a74:	beq	18b08 <ftello64@plt+0x76a4>
   18a78:	cmp	r1, sl
   18a7c:	beq	18aa8 <ftello64@plt+0x7644>
   18a80:	ldr	r2, [r4, #28]
   18a84:	mov	r0, sl
   18a88:	blx	r2
   18a8c:	cmp	r0, #0
   18a90:	mov	r6, r9
   18a94:	beq	18ac4 <ftello64@plt+0x7660>
   18a98:	ldr	r0, [r6]
   18a9c:	cmp	r0, #0
   18aa0:	bne	18aac <ftello64@plt+0x7648>
   18aa4:	b	18b08 <ftello64@plt+0x76a4>
   18aa8:	mov	r0, sl
   18aac:	cmp	r8, #0
   18ab0:	mov	r7, #0
   18ab4:	strne	r0, [r8]
   18ab8:	mov	r0, r7
   18abc:	sub	sp, fp, #28
   18ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ac4:	add	r6, r5, r7, lsl #3
   18ac8:	ldr	r0, [r6, #4]!
   18acc:	cmp	r0, #0
   18ad0:	beq	18b08 <ftello64@plt+0x76a4>
   18ad4:	ldr	r1, [r0]
   18ad8:	cmp	r1, sl
   18adc:	beq	18afc <ftello64@plt+0x7698>
   18ae0:	ldr	r2, [r4, #28]
   18ae4:	mov	r0, sl
   18ae8:	blx	r2
   18aec:	ldr	r6, [r6]
   18af0:	cmp	r0, #0
   18af4:	beq	18ac8 <ftello64@plt+0x7664>
   18af8:	b	18a98 <ftello64@plt+0x7634>
   18afc:	mov	r0, sl
   18b00:	cmp	r0, #0
   18b04:	bne	18aac <ftello64@plt+0x7648>
   18b08:	vldr	s0, [r4, #8]
   18b0c:	vldr	s2, [r4, #12]
   18b10:	ldr	r0, [r4, #20]
   18b14:	vcvt.f32.u32	s0, s0
   18b18:	vcvt.f32.u32	s4, s2
   18b1c:	vldr	s2, [r0, #8]
   18b20:	vmul.f32	s6, s2, s0
   18b24:	vcmpe.f32	s6, s4
   18b28:	vmrs	APSR_nzcv, fpscr
   18b2c:	bpl	18c90 <ftello64@plt+0x782c>
   18b30:	movw	r1, #41656	; 0xa2b8
   18b34:	movt	r1, #1
   18b38:	cmp	r0, r1
   18b3c:	beq	18bd8 <ftello64@plt+0x7774>
   18b40:	vldr	s6, [pc, #556]	; 18d74 <ftello64@plt+0x7910>
   18b44:	vcmpe.f32	s2, s6
   18b48:	vmrs	APSR_nzcv, fpscr
   18b4c:	ble	18bb4 <ftello64@plt+0x7750>
   18b50:	vldr	s8, [pc, #544]	; 18d78 <ftello64@plt+0x7914>
   18b54:	vcmpe.f32	s2, s8
   18b58:	vmrs	APSR_nzcv, fpscr
   18b5c:	bpl	18bb4 <ftello64@plt+0x7750>
   18b60:	vldr	s8, [pc, #532]	; 18d7c <ftello64@plt+0x7918>
   18b64:	vldr	s10, [r0, #12]
   18b68:	vcmpe.f32	s10, s8
   18b6c:	vmrs	APSR_nzcv, fpscr
   18b70:	ble	18bb4 <ftello64@plt+0x7750>
   18b74:	vldr	s8, [r0]
   18b78:	vcmpe.f32	s8, #0.0
   18b7c:	vmrs	APSR_nzcv, fpscr
   18b80:	blt	18bb4 <ftello64@plt+0x7750>
   18b84:	vadd.f32	s6, s8, s6
   18b88:	vcmpe.f32	s6, s2
   18b8c:	vmrs	APSR_nzcv, fpscr
   18b90:	bpl	18bb4 <ftello64@plt+0x7750>
   18b94:	vldr	s8, [r0, #4]
   18b98:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18b9c:	vcmpe.f32	s8, s10
   18ba0:	vmrs	APSR_nzcv, fpscr
   18ba4:	bhi	18bb4 <ftello64@plt+0x7750>
   18ba8:	vcmpe.f32	s6, s8
   18bac:	vmrs	APSR_nzcv, fpscr
   18bb0:	bmi	18bc4 <ftello64@plt+0x7760>
   18bb4:	vldr	s2, [pc, #452]	; 18d80 <ftello64@plt+0x791c>
   18bb8:	movw	r0, #41656	; 0xa2b8
   18bbc:	movt	r0, #1
   18bc0:	str	r0, [r4, #20]
   18bc4:	vmul.f32	s6, s2, s0
   18bc8:	vcmpe.f32	s6, s4
   18bcc:	vmrs	APSR_nzcv, fpscr
   18bd0:	bmi	18bec <ftello64@plt+0x7788>
   18bd4:	b	18c90 <ftello64@plt+0x782c>
   18bd8:	mov	r0, r1
   18bdc:	vmul.f32	s6, s2, s0
   18be0:	vcmpe.f32	s6, s4
   18be4:	vmrs	APSR_nzcv, fpscr
   18be8:	bpl	18c90 <ftello64@plt+0x782c>
   18bec:	vldr	s4, [r0, #12]
   18bf0:	ldrb	r0, [r0, #16]
   18bf4:	mvn	r7, #0
   18bf8:	cmp	r0, #0
   18bfc:	vmul.f32	s0, s4, s0
   18c00:	vldr	s4, [pc, #380]	; 18d84 <ftello64@plt+0x7920>
   18c04:	vmul.f32	s2, s2, s0
   18c08:	vseleq.f32	s0, s2, s0
   18c0c:	vcmpe.f32	s0, s4
   18c10:	vmrs	APSR_nzcv, fpscr
   18c14:	bge	18d04 <ftello64@plt+0x78a0>
   18c18:	vcvt.u32.f32	s0, s0
   18c1c:	mov	r0, r4
   18c20:	vmov	r1, s0
   18c24:	bl	1854c <ftello64@plt+0x70e8>
   18c28:	cmp	r0, #0
   18c2c:	beq	18d04 <ftello64@plt+0x78a0>
   18c30:	ldr	r1, [r4, #8]
   18c34:	ldr	r2, [r4, #24]
   18c38:	mov	r0, sl
   18c3c:	blx	r2
   18c40:	mov	r7, r0
   18c44:	ldr	r0, [r4, #8]
   18c48:	cmp	r7, r0
   18c4c:	bcs	18d70 <ftello64@plt+0x790c>
   18c50:	ldr	r5, [r4]
   18c54:	mov	r9, r5
   18c58:	ldr	r1, [r9, r7, lsl #3]!
   18c5c:	cmp	r1, #0
   18c60:	beq	18c90 <ftello64@plt+0x782c>
   18c64:	cmp	r1, sl
   18c68:	mov	r0, sl
   18c6c:	beq	18c88 <ftello64@plt+0x7824>
   18c70:	ldr	r2, [r4, #28]
   18c74:	mov	r0, sl
   18c78:	blx	r2
   18c7c:	cmp	r0, #0
   18c80:	beq	18d20 <ftello64@plt+0x78bc>
   18c84:	ldr	r0, [r9]
   18c88:	cmp	r0, #0
   18c8c:	bne	18d70 <ftello64@plt+0x790c>
   18c90:	ldr	r0, [r9]
   18c94:	cmp	r0, #0
   18c98:	beq	18cb4 <ftello64@plt+0x7850>
   18c9c:	ldr	r0, [r4, #36]	; 0x24
   18ca0:	cmp	r0, #0
   18ca4:	beq	18cd4 <ftello64@plt+0x7870>
   18ca8:	ldr	r1, [r0, #4]
   18cac:	str	r1, [r4, #36]	; 0x24
   18cb0:	b	18ce4 <ftello64@plt+0x7880>
   18cb4:	str	sl, [r9]
   18cb8:	ldr	r0, [r4, #12]
   18cbc:	ldr	r1, [r4, #16]
   18cc0:	add	r0, r0, #1
   18cc4:	add	r1, r1, #1
   18cc8:	str	r0, [r4, #12]
   18ccc:	str	r1, [r4, #16]
   18cd0:	b	18d00 <ftello64@plt+0x789c>
   18cd4:	mov	r0, #8
   18cd8:	bl	17a58 <ftello64@plt+0x65f4>
   18cdc:	cmp	r0, #0
   18ce0:	beq	18d10 <ftello64@plt+0x78ac>
   18ce4:	str	sl, [r0]
   18ce8:	ldr	r1, [r9, #4]
   18cec:	str	r1, [r0, #4]
   18cf0:	str	r0, [r9, #4]
   18cf4:	ldr	r0, [r4, #16]
   18cf8:	add	r0, r0, #1
   18cfc:	str	r0, [r4, #16]
   18d00:	mov	r7, #1
   18d04:	mov	r0, r7
   18d08:	sub	sp, fp, #28
   18d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d10:	mvn	r7, #0
   18d14:	mov	r0, r7
   18d18:	sub	sp, fp, #28
   18d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d20:	add	r6, r5, r7, lsl #3
   18d24:	ldr	r0, [r6, #4]!
   18d28:	cmp	r0, #0
   18d2c:	beq	18c90 <ftello64@plt+0x782c>
   18d30:	ldr	r1, [r0]
   18d34:	cmp	r1, sl
   18d38:	beq	18d64 <ftello64@plt+0x7900>
   18d3c:	ldr	r2, [r4, #28]
   18d40:	mov	r0, sl
   18d44:	blx	r2
   18d48:	ldr	r6, [r6]
   18d4c:	cmp	r0, #0
   18d50:	beq	18d24 <ftello64@plt+0x78c0>
   18d54:	ldr	r0, [r6]
   18d58:	cmp	r0, #0
   18d5c:	beq	18c90 <ftello64@plt+0x782c>
   18d60:	b	18d70 <ftello64@plt+0x790c>
   18d64:	mov	r0, sl
   18d68:	cmp	r0, #0
   18d6c:	beq	18c90 <ftello64@plt+0x782c>
   18d70:	bl	11440 <abort@plt>
   18d74:	stclcc	12, cr12, [ip, #820]	; 0x334
   18d78:	svccc	0x00666666
   18d7c:	svccc	0x008ccccd
   18d80:	svccc	0x004ccccd
   18d84:	svcmi	0x00800000
   18d88:	push	{r4, sl, fp, lr}
   18d8c:	add	fp, sp, #8
   18d90:	sub	sp, sp, #8
   18d94:	add	r2, sp, #4
   18d98:	mov	r4, r1
   18d9c:	bl	18a24 <ftello64@plt+0x75c0>
   18da0:	cmn	r0, #1
   18da4:	beq	18dc0 <ftello64@plt+0x795c>
   18da8:	ldr	r1, [sp, #4]
   18dac:	cmp	r0, #0
   18db0:	moveq	r4, r1
   18db4:	mov	r0, r4
   18db8:	sub	sp, fp, #8
   18dbc:	pop	{r4, sl, fp, pc}
   18dc0:	mov	r4, #0
   18dc4:	mov	r0, r4
   18dc8:	sub	sp, fp, #8
   18dcc:	pop	{r4, sl, fp, pc}
   18dd0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18dd4:	add	fp, sp, #24
   18dd8:	mov	r9, r1
   18ddc:	ldr	r1, [r0, #8]
   18de0:	ldr	r2, [r0, #24]
   18de4:	mov	r5, r0
   18de8:	mov	r0, r9
   18dec:	blx	r2
   18df0:	mov	r7, r0
   18df4:	ldr	r0, [r5, #8]
   18df8:	cmp	r7, r0
   18dfc:	bcs	19070 <ftello64@plt+0x7c0c>
   18e00:	ldr	r6, [r5]
   18e04:	mov	r8, #0
   18e08:	mov	r4, r6
   18e0c:	ldr	r1, [r4, r7, lsl #3]!
   18e10:	cmp	r1, #0
   18e14:	beq	18ec8 <ftello64@plt+0x7a64>
   18e18:	cmp	r1, r9
   18e1c:	beq	18e38 <ftello64@plt+0x79d4>
   18e20:	ldr	r2, [r5, #28]
   18e24:	mov	r0, r9
   18e28:	blx	r2
   18e2c:	cmp	r0, #0
   18e30:	beq	18e70 <ftello64@plt+0x7a0c>
   18e34:	ldr	r9, [r4]
   18e38:	add	r0, r6, r7, lsl #3
   18e3c:	ldr	r0, [r0, #4]
   18e40:	cmp	r0, #0
   18e44:	beq	18eb8 <ftello64@plt+0x7a54>
   18e48:	ldm	r0, {r1, r2}
   18e4c:	stm	r4, {r1, r2}
   18e50:	mov	r1, #0
   18e54:	str	r1, [r0]
   18e58:	ldr	r1, [r5, #36]	; 0x24
   18e5c:	str	r1, [r0, #4]
   18e60:	str	r0, [r5, #36]	; 0x24
   18e64:	cmp	r9, #0
   18e68:	bne	18f00 <ftello64@plt+0x7a9c>
   18e6c:	b	18ec8 <ftello64@plt+0x7a64>
   18e70:	add	r7, r6, r7, lsl #3
   18e74:	ldr	r0, [r7, #4]!
   18e78:	cmp	r0, #0
   18e7c:	beq	18ec8 <ftello64@plt+0x7a64>
   18e80:	ldr	r1, [r0]
   18e84:	cmp	r1, r9
   18e88:	beq	18ed0 <ftello64@plt+0x7a6c>
   18e8c:	ldr	r2, [r5, #28]
   18e90:	mov	r0, r9
   18e94:	blx	r2
   18e98:	ldr	r1, [r7]
   18e9c:	cmp	r0, #0
   18ea0:	bne	18ed8 <ftello64@plt+0x7a74>
   18ea4:	ldr	r0, [r1, #4]!
   18ea8:	mov	r7, r1
   18eac:	cmp	r0, #0
   18eb0:	bne	18e80 <ftello64@plt+0x7a1c>
   18eb4:	b	18ec8 <ftello64@plt+0x7a64>
   18eb8:	mov	r0, #0
   18ebc:	str	r0, [r4]
   18ec0:	cmp	r9, #0
   18ec4:	bne	18f00 <ftello64@plt+0x7a9c>
   18ec8:	mov	r0, r8
   18ecc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18ed0:	mov	r1, r0
   18ed4:	b	18edc <ftello64@plt+0x7a78>
   18ed8:	ldr	r9, [r1]
   18edc:	ldr	r0, [r1, #4]
   18ee0:	str	r0, [r7]
   18ee4:	mov	r0, #0
   18ee8:	str	r0, [r1]
   18eec:	ldr	r0, [r5, #36]	; 0x24
   18ef0:	str	r0, [r1, #4]
   18ef4:	str	r1, [r5, #36]	; 0x24
   18ef8:	cmp	r9, #0
   18efc:	beq	18ec8 <ftello64@plt+0x7a64>
   18f00:	ldr	r0, [r5, #16]
   18f04:	sub	r0, r0, #1
   18f08:	str	r0, [r5, #16]
   18f0c:	ldr	r0, [r4]
   18f10:	cmp	r0, #0
   18f14:	bne	19064 <ftello64@plt+0x7c00>
   18f18:	ldr	r0, [r5, #12]
   18f1c:	vldr	s0, [r5, #8]
   18f20:	sub	r1, r0, #1
   18f24:	str	r1, [r5, #12]
   18f28:	vmov	s2, r1
   18f2c:	ldr	r0, [r5, #20]
   18f30:	vcvt.f32.u32	s0, s0
   18f34:	vcvt.f32.u32	s2, s2
   18f38:	vldr	s4, [r0]
   18f3c:	vmul.f32	s6, s4, s0
   18f40:	vcmpe.f32	s6, s2
   18f44:	vmrs	APSR_nzcv, fpscr
   18f48:	ble	19064 <ftello64@plt+0x7c00>
   18f4c:	movw	r1, #41656	; 0xa2b8
   18f50:	movt	r1, #1
   18f54:	cmp	r0, r1
   18f58:	beq	18ff4 <ftello64@plt+0x7b90>
   18f5c:	vldr	s8, [pc, #272]	; 19074 <ftello64@plt+0x7c10>
   18f60:	vldr	s6, [r0, #8]
   18f64:	vcmpe.f32	s6, s8
   18f68:	vmrs	APSR_nzcv, fpscr
   18f6c:	ble	18fd0 <ftello64@plt+0x7b6c>
   18f70:	vldr	s10, [pc, #256]	; 19078 <ftello64@plt+0x7c14>
   18f74:	vcmpe.f32	s6, s10
   18f78:	vmrs	APSR_nzcv, fpscr
   18f7c:	bpl	18fd0 <ftello64@plt+0x7b6c>
   18f80:	vcmpe.f32	s4, #0.0
   18f84:	vmrs	APSR_nzcv, fpscr
   18f88:	blt	18fd0 <ftello64@plt+0x7b6c>
   18f8c:	vldr	s10, [r0, #12]
   18f90:	vldr	s12, [pc, #228]	; 1907c <ftello64@plt+0x7c18>
   18f94:	vcmpe.f32	s10, s12
   18f98:	vmrs	APSR_nzcv, fpscr
   18f9c:	ble	18fd0 <ftello64@plt+0x7b6c>
   18fa0:	vadd.f32	s8, s4, s8
   18fa4:	vcmpe.f32	s8, s6
   18fa8:	vmrs	APSR_nzcv, fpscr
   18fac:	bpl	18fd0 <ftello64@plt+0x7b6c>
   18fb0:	vldr	s6, [r0, #4]
   18fb4:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18fb8:	vcmpe.f32	s6, s10
   18fbc:	vmrs	APSR_nzcv, fpscr
   18fc0:	bhi	18fd0 <ftello64@plt+0x7b6c>
   18fc4:	vcmpe.f32	s8, s6
   18fc8:	vmrs	APSR_nzcv, fpscr
   18fcc:	bmi	18fe0 <ftello64@plt+0x7b7c>
   18fd0:	vldr	s4, [pc, #168]	; 19080 <ftello64@plt+0x7c1c>
   18fd4:	movw	r0, #41656	; 0xa2b8
   18fd8:	movt	r0, #1
   18fdc:	str	r0, [r5, #20]
   18fe0:	vmul.f32	s4, s4, s0
   18fe4:	vcmpe.f32	s4, s2
   18fe8:	vmrs	APSR_nzcv, fpscr
   18fec:	bgt	19008 <ftello64@plt+0x7ba4>
   18ff0:	b	19064 <ftello64@plt+0x7c00>
   18ff4:	mov	r0, r1
   18ff8:	vmul.f32	s4, s4, s0
   18ffc:	vcmpe.f32	s4, s2
   19000:	vmrs	APSR_nzcv, fpscr
   19004:	ble	19064 <ftello64@plt+0x7c00>
   19008:	vldr	s2, [r0, #4]
   1900c:	ldrb	r1, [r0, #16]
   19010:	cmp	r1, #0
   19014:	vmul.f32	s0, s2, s0
   19018:	bne	19024 <ftello64@plt+0x7bc0>
   1901c:	vldr	s2, [r0, #8]
   19020:	vmul.f32	s0, s0, s2
   19024:	vcvt.u32.f32	s0, s0
   19028:	mov	r0, r5
   1902c:	vmov	r1, s0
   19030:	bl	1854c <ftello64@plt+0x70e8>
   19034:	cmp	r0, #0
   19038:	bne	19064 <ftello64@plt+0x7c00>
   1903c:	ldr	r0, [r5, #36]	; 0x24
   19040:	cmp	r0, #0
   19044:	beq	1905c <ftello64@plt+0x7bf8>
   19048:	ldr	r4, [r0, #4]
   1904c:	bl	17c10 <ftello64@plt+0x67ac>
   19050:	cmp	r4, #0
   19054:	mov	r0, r4
   19058:	bne	19048 <ftello64@plt+0x7be4>
   1905c:	mov	r0, #0
   19060:	str	r0, [r5, #36]	; 0x24
   19064:	mov	r8, r9
   19068:	mov	r0, r8
   1906c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19070:	bl	11440 <abort@plt>
   19074:	stclcc	12, cr12, [ip, #820]	; 0x334
   19078:	svccc	0x00666666
   1907c:	svccc	0x008ccccd
   19080:	andeq	r0, r0, r0
   19084:	b	18dd0 <ftello64@plt+0x796c>
   19088:	push	{fp, lr}
   1908c:	mov	fp, sp
   19090:	mov	r0, #14
   19094:	bl	113f8 <nl_langinfo@plt>
   19098:	movw	r1, #39974	; 0x9c26
   1909c:	cmp	r0, #0
   190a0:	movt	r1, #1
   190a4:	movne	r1, r0
   190a8:	movw	r0, #41676	; 0xa2cc
   190ac:	ldrb	r2, [r1]
   190b0:	movt	r0, #1
   190b4:	cmp	r2, #0
   190b8:	movne	r0, r1
   190bc:	pop	{fp, pc}
   190c0:	push	{r4, r5, r6, r7, fp, lr}
   190c4:	add	fp, sp, #16
   190c8:	sub	sp, sp, #8
   190cc:	cmp	r0, #0
   190d0:	add	r5, sp, #4
   190d4:	mov	r7, r2
   190d8:	mov	r4, r1
   190dc:	movne	r5, r0
   190e0:	mov	r0, r5
   190e4:	bl	112a8 <mbrtowc@plt>
   190e8:	mov	r6, r0
   190ec:	cmp	r7, #0
   190f0:	beq	19118 <ftello64@plt+0x7cb4>
   190f4:	cmn	r6, #2
   190f8:	bcc	19118 <ftello64@plt+0x7cb4>
   190fc:	mov	r0, #0
   19100:	bl	1934c <ftello64@plt+0x7ee8>
   19104:	cmp	r0, #0
   19108:	bne	19118 <ftello64@plt+0x7cb4>
   1910c:	ldrb	r0, [r4]
   19110:	mov	r6, #1
   19114:	str	r0, [r5]
   19118:	mov	r0, r6
   1911c:	sub	sp, fp, #16
   19120:	pop	{r4, r5, r6, r7, fp, pc}
   19124:	cmp	r2, #0
   19128:	beq	19158 <ftello64@plt+0x7cf4>
   1912c:	mvn	r3, #0
   19130:	udiv	r3, r3, r2
   19134:	cmp	r3, r1
   19138:	bcs	19158 <ftello64@plt+0x7cf4>
   1913c:	push	{fp, lr}
   19140:	mov	fp, sp
   19144:	bl	11350 <__errno_location@plt>
   19148:	mov	r1, #12
   1914c:	str	r1, [r0]
   19150:	mov	r0, #0
   19154:	pop	{fp, pc}
   19158:	mul	r1, r2, r1
   1915c:	b	17a88 <ftello64@plt+0x6624>
   19160:	mov	r1, #0
   19164:	mov	r2, #3
   19168:	b	1916c <ftello64@plt+0x7d08>
   1916c:	sub	sp, sp, #8
   19170:	push	{r4, r5, r6, r7, fp, lr}
   19174:	add	fp, sp, #16
   19178:	sub	sp, sp, #8
   1917c:	mov	r5, r0
   19180:	add	r0, fp, #8
   19184:	cmp	r1, #11
   19188:	str	r2, [fp, #8]
   1918c:	str	r3, [fp, #12]
   19190:	str	r0, [sp, #4]
   19194:	bhi	191d0 <ftello64@plt+0x7d6c>
   19198:	mov	r0, #1
   1919c:	movw	r2, #1300	; 0x514
   191a0:	tst	r2, r0, lsl r1
   191a4:	bne	19290 <ftello64@plt+0x7e2c>
   191a8:	movw	r2, #2570	; 0xa0a
   191ac:	tst	r2, r0, lsl r1
   191b0:	bne	191f8 <ftello64@plt+0x7d94>
   191b4:	cmp	r1, #0
   191b8:	bne	191d0 <ftello64@plt+0x7d6c>
   191bc:	ldr	r0, [sp, #4]
   191c0:	add	r1, r0, #4
   191c4:	str	r1, [sp, #4]
   191c8:	mov	r1, #0
   191cc:	b	1929c <ftello64@plt+0x7e38>
   191d0:	sub	r0, r1, #1024	; 0x400
   191d4:	cmp	r0, #10
   191d8:	bhi	19290 <ftello64@plt+0x7e2c>
   191dc:	mov	r2, #1
   191e0:	movw	r3, #645	; 0x285
   191e4:	tst	r3, r2, lsl r0
   191e8:	bne	19290 <ftello64@plt+0x7e2c>
   191ec:	movw	r3, #1282	; 0x502
   191f0:	tst	r3, r2, lsl r0
   191f4:	beq	19204 <ftello64@plt+0x7da0>
   191f8:	mov	r0, r5
   191fc:	bl	113bc <fcntl64@plt>
   19200:	b	192a8 <ftello64@plt+0x7e44>
   19204:	cmp	r0, #6
   19208:	bne	19290 <ftello64@plt+0x7e2c>
   1920c:	ldr	r0, [sp, #4]
   19210:	movw	r7, #45776	; 0xb2d0
   19214:	movt	r7, #2
   19218:	add	r1, r0, #4
   1921c:	str	r1, [sp, #4]
   19220:	ldr	r6, [r0]
   19224:	ldr	r0, [r7]
   19228:	cmp	r0, #0
   1922c:	bmi	192cc <ftello64@plt+0x7e68>
   19230:	mov	r0, r5
   19234:	movw	r1, #1030	; 0x406
   19238:	mov	r2, r6
   1923c:	bl	113bc <fcntl64@plt>
   19240:	mov	r4, r0
   19244:	cmn	r0, #1
   19248:	bgt	192c0 <ftello64@plt+0x7e5c>
   1924c:	bl	11350 <__errno_location@plt>
   19250:	ldr	r0, [r0]
   19254:	cmp	r0, #22
   19258:	bne	192c0 <ftello64@plt+0x7e5c>
   1925c:	mov	r0, r5
   19260:	mov	r1, #0
   19264:	mov	r2, r6
   19268:	bl	113bc <fcntl64@plt>
   1926c:	mov	r4, r0
   19270:	cmp	r0, #0
   19274:	bmi	192ac <ftello64@plt+0x7e48>
   19278:	mvn	r0, #0
   1927c:	str	r0, [r7]
   19280:	mov	r0, #1
   19284:	cmp	r0, #0
   19288:	bne	192f8 <ftello64@plt+0x7e94>
   1928c:	b	192ac <ftello64@plt+0x7e48>
   19290:	ldr	r0, [sp, #4]
   19294:	add	r2, r0, #4
   19298:	str	r2, [sp, #4]
   1929c:	ldr	r2, [r0]
   192a0:	mov	r0, r5
   192a4:	bl	113bc <fcntl64@plt>
   192a8:	mov	r4, r0
   192ac:	mov	r0, r4
   192b0:	sub	sp, fp, #16
   192b4:	pop	{r4, r5, r6, r7, fp, lr}
   192b8:	add	sp, sp, #8
   192bc:	bx	lr
   192c0:	mov	r0, #1
   192c4:	str	r0, [r7]
   192c8:	b	192ac <ftello64@plt+0x7e48>
   192cc:	mov	r0, r5
   192d0:	mov	r1, #0
   192d4:	mov	r2, r6
   192d8:	bl	113bc <fcntl64@plt>
   192dc:	mov	r4, r0
   192e0:	ldr	r0, [r7]
   192e4:	add	r0, r0, #1
   192e8:	clz	r0, r0
   192ec:	lsr	r0, r0, #5
   192f0:	cmp	r0, #0
   192f4:	beq	192ac <ftello64@plt+0x7e48>
   192f8:	cmp	r4, #0
   192fc:	bmi	192ac <ftello64@plt+0x7e48>
   19300:	mov	r0, r4
   19304:	mov	r1, #1
   19308:	bl	113bc <fcntl64@plt>
   1930c:	cmp	r0, #0
   19310:	bmi	1932c <ftello64@plt+0x7ec8>
   19314:	orr	r2, r0, #1
   19318:	mov	r0, r4
   1931c:	mov	r1, #2
   19320:	bl	113bc <fcntl64@plt>
   19324:	cmn	r0, #1
   19328:	bne	192ac <ftello64@plt+0x7e48>
   1932c:	bl	11350 <__errno_location@plt>
   19330:	ldr	r6, [r0]
   19334:	mov	r5, r0
   19338:	mov	r0, r4
   1933c:	bl	1144c <close@plt>
   19340:	str	r6, [r5]
   19344:	mvn	r4, #0
   19348:	b	192ac <ftello64@plt+0x7e48>
   1934c:	push	{r4, sl, fp, lr}
   19350:	add	fp, sp, #8
   19354:	sub	sp, sp, #264	; 0x108
   19358:	add	r1, sp, #7
   1935c:	movw	r2, #257	; 0x101
   19360:	bl	193b8 <ftello64@plt+0x7f54>
   19364:	mov	r4, #0
   19368:	cmp	r0, #0
   1936c:	bne	193ac <ftello64@plt+0x7f48>
   19370:	movw	r1, #41682	; 0xa2d2
   19374:	add	r0, sp, #7
   19378:	mov	r2, #2
   1937c:	movt	r1, #1
   19380:	bl	1132c <bcmp@plt>
   19384:	cmp	r0, #0
   19388:	beq	193ac <ftello64@plt+0x7f48>
   1938c:	movw	r1, #41684	; 0xa2d4
   19390:	add	r0, sp, #7
   19394:	mov	r2, #6
   19398:	movt	r1, #1
   1939c:	bl	1132c <bcmp@plt>
   193a0:	cmp	r0, #0
   193a4:	mov	r4, r0
   193a8:	movwne	r4, #1
   193ac:	mov	r0, r4
   193b0:	sub	sp, fp, #8
   193b4:	pop	{r4, sl, fp, pc}
   193b8:	push	{r4, r5, r6, r7, fp, lr}
   193bc:	add	fp, sp, #16
   193c0:	mov	r4, r1
   193c4:	mov	r1, #0
   193c8:	mov	r6, r2
   193cc:	bl	113d4 <setlocale@plt>
   193d0:	cmp	r0, #0
   193d4:	beq	19404 <ftello64@plt+0x7fa0>
   193d8:	mov	r7, r0
   193dc:	bl	11338 <strlen@plt>
   193e0:	cmp	r0, r6
   193e4:	bcs	19420 <ftello64@plt+0x7fbc>
   193e8:	add	r2, r0, #1
   193ec:	mov	r0, r4
   193f0:	mov	r1, r7
   193f4:	bl	111dc <memcpy@plt>
   193f8:	mov	r5, #0
   193fc:	mov	r0, r5
   19400:	pop	{r4, r5, r6, r7, fp, pc}
   19404:	mov	r5, #22
   19408:	cmp	r6, #0
   1940c:	beq	19448 <ftello64@plt+0x7fe4>
   19410:	mov	r0, #0
   19414:	strb	r0, [r4]
   19418:	mov	r0, r5
   1941c:	pop	{r4, r5, r6, r7, fp, pc}
   19420:	mov	r5, #34	; 0x22
   19424:	cmp	r6, #0
   19428:	beq	19448 <ftello64@plt+0x7fe4>
   1942c:	sub	r6, r6, #1
   19430:	mov	r0, r4
   19434:	mov	r1, r7
   19438:	mov	r2, r6
   1943c:	bl	111dc <memcpy@plt>
   19440:	mov	r0, #0
   19444:	strb	r0, [r4, r6]
   19448:	mov	r0, r5
   1944c:	pop	{r4, r5, r6, r7, fp, pc}
   19450:	mov	r1, #0
   19454:	b	113d4 <setlocale@plt>
   19458:	cmp	r3, #0
   1945c:	cmpeq	r2, #0
   19460:	bne	19478 <ftello64@plt+0x8014>
   19464:	cmp	r1, #0
   19468:	cmpeq	r0, #0
   1946c:	mvnne	r1, #0
   19470:	mvnne	r0, #0
   19474:	b	19494 <ftello64@plt+0x8030>
   19478:	sub	sp, sp, #8
   1947c:	push	{sp, lr}
   19480:	bl	194a4 <ftello64@plt+0x8040>
   19484:	ldr	lr, [sp, #4]
   19488:	add	sp, sp, #8
   1948c:	pop	{r2, r3}
   19490:	bx	lr
   19494:	push	{r1, lr}
   19498:	mov	r0, #8
   1949c:	bl	11188 <raise@plt>
   194a0:	pop	{r1, pc}
   194a4:	cmp	r1, r3
   194a8:	cmpeq	r0, r2
   194ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   194b0:	mov	r4, r0
   194b4:	movcc	r0, #0
   194b8:	mov	r5, r1
   194bc:	ldr	lr, [sp, #36]	; 0x24
   194c0:	movcc	r1, r0
   194c4:	bcc	195c0 <ftello64@plt+0x815c>
   194c8:	cmp	r3, #0
   194cc:	clzeq	ip, r2
   194d0:	clzne	ip, r3
   194d4:	addeq	ip, ip, #32
   194d8:	cmp	r5, #0
   194dc:	clzeq	r1, r4
   194e0:	addeq	r1, r1, #32
   194e4:	clzne	r1, r5
   194e8:	sub	ip, ip, r1
   194ec:	sub	sl, ip, #32
   194f0:	lsl	r9, r3, ip
   194f4:	rsb	fp, ip, #32
   194f8:	orr	r9, r9, r2, lsl sl
   194fc:	orr	r9, r9, r2, lsr fp
   19500:	lsl	r8, r2, ip
   19504:	cmp	r5, r9
   19508:	cmpeq	r4, r8
   1950c:	movcc	r0, #0
   19510:	movcc	r1, r0
   19514:	bcc	19530 <ftello64@plt+0x80cc>
   19518:	mov	r0, #1
   1951c:	subs	r4, r4, r8
   19520:	lsl	r1, r0, sl
   19524:	orr	r1, r1, r0, lsr fp
   19528:	lsl	r0, r0, ip
   1952c:	sbc	r5, r5, r9
   19530:	cmp	ip, #0
   19534:	beq	195c0 <ftello64@plt+0x815c>
   19538:	lsr	r6, r8, #1
   1953c:	orr	r6, r6, r9, lsl #31
   19540:	lsr	r7, r9, #1
   19544:	mov	r2, ip
   19548:	b	1956c <ftello64@plt+0x8108>
   1954c:	subs	r3, r4, r6
   19550:	sbc	r8, r5, r7
   19554:	adds	r3, r3, r3
   19558:	adc	r8, r8, r8
   1955c:	adds	r4, r3, #1
   19560:	adc	r5, r8, #0
   19564:	subs	r2, r2, #1
   19568:	beq	19588 <ftello64@plt+0x8124>
   1956c:	cmp	r5, r7
   19570:	cmpeq	r4, r6
   19574:	bcs	1954c <ftello64@plt+0x80e8>
   19578:	adds	r4, r4, r4
   1957c:	adc	r5, r5, r5
   19580:	subs	r2, r2, #1
   19584:	bne	1956c <ftello64@plt+0x8108>
   19588:	lsr	r3, r4, ip
   1958c:	orr	r3, r3, r5, lsl fp
   19590:	lsr	r2, r5, ip
   19594:	orr	r3, r3, r5, lsr sl
   19598:	adds	r0, r0, r4
   1959c:	mov	r4, r3
   195a0:	lsl	r3, r2, ip
   195a4:	orr	r3, r3, r4, lsl sl
   195a8:	lsl	ip, r4, ip
   195ac:	orr	r3, r3, r4, lsr fp
   195b0:	adc	r1, r1, r5
   195b4:	subs	r0, r0, ip
   195b8:	mov	r5, r2
   195bc:	sbc	r1, r1, r3
   195c0:	cmp	lr, #0
   195c4:	strdne	r4, [lr]
   195c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   195cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   195d0:	mov	r7, r0
   195d4:	ldr	r6, [pc, #72]	; 19624 <ftello64@plt+0x81c0>
   195d8:	ldr	r5, [pc, #72]	; 19628 <ftello64@plt+0x81c4>
   195dc:	add	r6, pc, r6
   195e0:	add	r5, pc, r5
   195e4:	sub	r6, r6, r5
   195e8:	mov	r8, r1
   195ec:	mov	r9, r2
   195f0:	bl	11144 <fdopen@plt-0x20>
   195f4:	asrs	r6, r6, #2
   195f8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   195fc:	mov	r4, #0
   19600:	add	r4, r4, #1
   19604:	ldr	r3, [r5], #4
   19608:	mov	r2, r9
   1960c:	mov	r1, r8
   19610:	mov	r0, r7
   19614:	blx	r3
   19618:	cmp	r6, r4
   1961c:	bne	19600 <ftello64@plt+0x819c>
   19620:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19624:	andeq	r1, r1, r8, lsr #18
   19628:	andeq	r1, r1, r0, lsr #18
   1962c:	bx	lr
   19630:	ldr	r3, [pc, #12]	; 19644 <ftello64@plt+0x81e0>
   19634:	mov	r1, #0
   19638:	add	r3, pc, r3
   1963c:	ldr	r2, [r3]
   19640:	b	1135c <__cxa_atexit@plt>
   19644:	ldrdeq	r1, [r1], -ip

Disassembly of section .fini:

00019648 <.fini>:
   19648:	push	{r3, lr}
   1964c:	pop	{r3, pc}
