cocci_test_suite() {
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 87 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 78 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 77 */;
	struct nvkm_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 77 */;
	const struct nvkm_nvsw_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 71 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 60 */;
	struct nvkm_nvsw *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 60 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 60 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 59 */;
	union {
		struct nv04_nvsw_get_ref_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 47 */;
	struct nv04_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 46 */;
	struct nv04_sw_chan {
		struct nvkm_sw_chan base;
		atomic_t ref;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 34 */;
	struct nv04_sw_chan cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 24 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 136 */;
	struct nvkm_sw **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 136 */;
	const struct nvkm_sw_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 126 */;
	struct nvkm_sw *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 109 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 109 */;
	const struct nvkm_sw_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c 103 */;
}
