;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads_CORE0 =2
Threads_CORE1 =2
Threads_CORE2 =2
Threads_CORE3 =2
Threads_CORE4 =2
Threads_CORE5 =2
Threads_CORE6 =2
Threads_CORE7 =2
FastForward = 2000000
ContextQuantum = 1024000
ThreadQuantum = 1024
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 20

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth_CORE0 =5
IssueWidth_CORE0 =8
DispatchWidth_CORE0 =8
CommitWidth_CORE0 =5
DecodeWidth_CORE1 =5
IssueWidth_CORE1 =8
DispatchWidth_CORE1 =8
CommitWidth_CORE1 =5
DecodeWidth_CORE2 =1
IssueWidth_CORE2 =6
DispatchWidth_CORE2 =6
CommitWidth_CORE2 =6
DecodeWidth_CORE3 =1
IssueWidth_CORE3 =6
DispatchWidth_CORE3 =6
CommitWidth_CORE3 =6
DecodeWidth_CORE4 =1
IssueWidth_CORE4 =6
DispatchWidth_CORE4 =6
CommitWidth_CORE4 =6
DecodeWidth_CORE5 =1
IssueWidth_CORE5 =6
DispatchWidth_CORE5 =6
CommitWidth_CORE5 =6
DecodeWidth_CORE6 =1
IssueWidth_CORE6 =6
DispatchWidth_CORE6 =6
CommitWidth_CORE6 =6
DecodeWidth_CORE7 =1
IssueWidth_CORE7 =6
DispatchWidth_CORE7 =6
CommitWidth_CORE7 =6
DispatchKind = TimeSlice
IssueKind = TimeSlice
CommitKind = TimeSlice
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize_CORE0 =128
RobSize_CORE0 =192
IqSize_CORE0 =40
LsqSize_CORE0 =114
RfIntSize_CORE0 =168
RfFPSize_CORE0 =168
FetchQueueSize_CORE1 =128
RobSize_CORE1 =192
IqSize_CORE1 =40
LsqSize_CORE1 =114
RfIntSize_CORE1 =168
RfFPSize_CORE1 =168
FetchQueueSize_CORE2 =64
RobSize_CORE2 =32
IqSize_CORE2 =32
LsqSize_CORE2 =26
RfIntSize_CORE2 =32
RfFPSize_CORE2 =32
FetchQueueSize_CORE3 =64
RobSize_CORE3 =32
IqSize_CORE3 =32
LsqSize_CORE3 =26
RfIntSize_CORE3 =32
RfFPSize_CORE3 =32
FetchQueueSize_CORE4 =64
RobSize_CORE4 =32
IqSize_CORE4 =32
LsqSize_CORE4 =26
RfIntSize_CORE4 =32
RfFPSize_CORE4 =32
FetchQueueSize_CORE5 =64
RobSize_CORE5 =32
IqSize_CORE5 =32
LsqSize_CORE5 =26
RfIntSize_CORE5 =32
RfFPSize_CORE5 =32
FetchQueueSize_CORE6 =64
RobSize_CORE6 =32
IqSize_CORE6 =32
LsqSize_CORE6 =26
RfIntSize_CORE6 =32
RfFPSize_CORE6 =32
FetchQueueSize_CORE7 =64
RobSize_CORE7 =32
IqSize_CORE7 =32
LsqSize_CORE7 =26
RfIntSize_CORE7 =32
RfFPSize_CORE7 =32
RobKind = Private
IqKind = Private
LsqKind = Private
RfKind = Private

[ Config.TraceCache ]
Present_CORE0 =True
Sets_CORE0 =256
Assoc_CORE0 =8
TraceSize_CORE0 =16
BranchMax_CORE0 =4
QueueSize_CORE0 =56
Present_CORE1 =True
Sets_CORE1 =256
Assoc_CORE1 =8
TraceSize_CORE1 =16
BranchMax_CORE1 =4
QueueSize_CORE1 =56
Present_CORE2 =False
Sets_CORE2 =64
Assoc_CORE2 =4
TraceSize_CORE2 =16
BranchMax_CORE2 =3
QueueSize_CORE2 =32
Present_CORE3 =False
Sets_CORE3 =64
Assoc_CORE3 =4
TraceSize_CORE3 =16
BranchMax_CORE3 =3
QueueSize_CORE3 =32
Present_CORE4 =False
Sets_CORE4 =64
Assoc_CORE4 =4
TraceSize_CORE4 =16
BranchMax_CORE4 =3
QueueSize_CORE4 =32
Present_CORE5 =False
Sets_CORE5 =64
Assoc_CORE5 =4
TraceSize_CORE5 =16
BranchMax_CORE5 =3
QueueSize_CORE5 =32
Present_CORE6 =False
Sets_CORE6 =64
Assoc_CORE6 =4
TraceSize_CORE6 =16
BranchMax_CORE6 =3
QueueSize_CORE6 =32
Present_CORE7 =False
Sets_CORE7 =64
Assoc_CORE7 =4
TraceSize_CORE7 =16
BranchMax_CORE7 =3
QueueSize_CORE7 =32

[ Config.FunctionalUnits ]
IntAdd.Count_CORE0 = 4
IntAdd.OpLat_CORE0 = 1
IntAdd.IssueLat_CORE0 = 1
IntAdd.Count_CORE1 = 4
IntAdd.OpLat_CORE1 = 1
IntAdd.IssueLat_CORE1 = 1
IntAdd.Count_CORE2 = 2
IntAdd.OpLat_CORE2 = 1
IntAdd.IssueLat_CORE2 = 1
IntAdd.Count_CORE3 = 2
IntAdd.OpLat_CORE3 = 1
IntAdd.IssueLat_CORE3 = 1
IntAdd.Count_CORE4 = 2
IntAdd.OpLat_CORE4 = 1
IntAdd.IssueLat_CORE4 = 1
IntAdd.Count_CORE5 = 2
IntAdd.OpLat_CORE5 = 1
IntAdd.IssueLat_CORE5 = 1
IntAdd.Count_CORE6 = 2
IntAdd.OpLat_CORE6 = 1
IntAdd.IssueLat_CORE6 = 1
IntAdd.Count_CORE7 = 2
IntAdd.OpLat_CORE7 = 1
IntAdd.IssueLat_CORE7 = 1
IntMult.Count_CORE0 = 4
IntMult.OpLat_CORE0 = 2
IntMult.IssueLat_CORE0 = 2
IntMult.Count_CORE1 = 4
IntMult.OpLat_CORE1 = 2
IntMult.IssueLat_CORE1 = 2
IntMult.Count_CORE2 = 2
IntMult.OpLat_CORE2 = 2
IntMult.IssueLat_CORE2 = 2
IntMult.Count_CORE3 = 2
IntMult.OpLat_CORE3 = 2
IntMult.IssueLat_CORE3 = 2
IntMult.Count_CORE4 = 2
IntMult.OpLat_CORE4 = 2
IntMult.IssueLat_CORE4 = 2
IntMult.Count_CORE5 = 2
IntMult.OpLat_CORE5 = 2
IntMult.IssueLat_CORE5 = 2
IntMult.Count_CORE6 = 2
IntMult.OpLat_CORE6 = 2
IntMult.IssueLat_CORE6 = 2
IntMult.Count_CORE7 = 2
IntMult.OpLat_CORE7 = 2
IntMult.IssueLat_CORE7 = 2
IntDiv.Count_CORE0 = 4
IntDiv.OpLat_CORE0 = 5
IntDiv.IssueLat_CORE0 = 5
IntDiv.Count_CORE1 = 4
IntDiv.OpLat_CORE1 = 5
IntDiv.IssueLat_CORE1 = 5
IntDiv.Count_CORE2 = 2
IntDiv.OpLat_CORE2 = 5
IntDiv.IssueLat_CORE2 = 5
IntDiv.Count_CORE3 = 2
IntDiv.OpLat_CORE3 = 5
IntDiv.IssueLat_CORE3 = 5
IntDiv.Count_CORE4 = 2
IntDiv.OpLat_CORE4 = 5
IntDiv.IssueLat_CORE4 = 5
IntDiv.Count_CORE5 = 2
IntDiv.OpLat_CORE5 = 5
IntDiv.IssueLat_CORE5 = 5
IntDiv.Count_CORE6 = 2
IntDiv.OpLat_CORE6 = 5
IntDiv.IssueLat_CORE6 = 5
IntDiv.Count_CORE7 = 2
IntDiv.OpLat_CORE7 = 5
IntDiv.IssueLat_CORE7 = 5
EffAddr.Count_CORE0 = 4
EffAddr.OpLat_CORE0 = 1
EffAddr.IssueLat_CORE0 = 1
EffAddr.Count_CORE1 = 4
EffAddr.OpLat_CORE1 = 1
EffAddr.IssueLat_CORE1 = 1
EffAddr.Count_CORE2 = 1
EffAddr.OpLat_CORE2 = 2
EffAddr.IssueLat_CORE2 = 2
EffAddr.Count_CORE3 = 1
EffAddr.OpLat_CORE3 = 2
EffAddr.IssueLat_CORE3 = 2
EffAddr.Count_CORE4 = 1
EffAddr.OpLat_CORE4 = 2
EffAddr.IssueLat_CORE4 = 2
EffAddr.Count_CORE5 = 1
EffAddr.OpLat_CORE5 = 2
EffAddr.IssueLat_CORE5 = 2
EffAddr.Count_CORE6 = 1
EffAddr.OpLat_CORE6 = 2
EffAddr.IssueLat_CORE6 = 2
EffAddr.Count_CORE7 = 1
EffAddr.OpLat_CORE7 = 2
EffAddr.IssueLat_CORE7 = 2
Logic.Count_CORE0 = 4
Logic.OpLat_CORE0 = 1
Logic.IssueLat_CORE0 = 1
Logic.Count_CORE1 = 4
Logic.OpLat_CORE1 = 1
Logic.IssueLat_CORE1 = 1
Logic.Count_CORE2 = 2
Logic.OpLat_CORE2 = 1
Logic.IssueLat_CORE2 = 1
Logic.Count_CORE3 = 2
Logic.OpLat_CORE3 = 1
Logic.IssueLat_CORE3 = 1
Logic.Count_CORE4 = 2
Logic.OpLat_CORE4 = 1
Logic.IssueLat_CORE4 = 1
Logic.Count_CORE5 = 2
Logic.OpLat_CORE5 = 1
Logic.IssueLat_CORE5 = 1
Logic.Count_CORE6 = 2
Logic.OpLat_CORE6 = 1
Logic.IssueLat_CORE6 = 1
Logic.Count_CORE7 = 2
Logic.OpLat_CORE7 = 1
Logic.IssueLat_CORE7 = 1
FloatSimple.Count_CORE0 = 3
FloatSimple.OpLat_CORE0 = 2
FloatSimple.IssueLat_CORE0 = 2
FloatSimple.Count_CORE1 = 3
FloatSimple.OpLat_CORE1 = 2
FloatSimple.IssueLat_CORE1 = 2
FloatSimple.Count_CORE2 = 1
FloatSimple.OpLat_CORE2 = 2
FloatSimple.IssueLat_CORE2 = 2
FloatSimple.Count_CORE3 = 1
FloatSimple.OpLat_CORE3 = 2
FloatSimple.IssueLat_CORE3 = 2
FloatSimple.Count_CORE4 = 1
FloatSimple.OpLat_CORE4 = 2
FloatSimple.IssueLat_CORE4 = 2
FloatSimple.Count_CORE5 = 1
FloatSimple.OpLat_CORE5 = 2
FloatSimple.IssueLat_CORE5 = 2
FloatSimple.Count_CORE6 = 1
FloatSimple.OpLat_CORE6 = 2
FloatSimple.IssueLat_CORE6 = 2
FloatSimple.Count_CORE7 = 1
FloatSimple.OpLat_CORE7 = 2
FloatSimple.IssueLat_CORE7 = 2
FloatAdd.Count_CORE0 = 3
FloatAdd.OpLat_CORE0 = 5
FloatAdd.IssueLat_CORE0 = 5
FloatAdd.Count_CORE1 = 3
FloatAdd.OpLat_CORE1 = 5
FloatAdd.IssueLat_CORE1 = 5
FloatAdd.Count_CORE2 = 1
FloatAdd.OpLat_CORE2 = 5
FloatAdd.IssueLat_CORE2 = 5
FloatAdd.Count_CORE3 = 1
FloatAdd.OpLat_CORE3 = 5
FloatAdd.IssueLat_CORE3 = 5
FloatAdd.Count_CORE4 = 1
FloatAdd.OpLat_CORE4 = 5
FloatAdd.IssueLat_CORE4 = 5
FloatAdd.Count_CORE5 = 1
FloatAdd.OpLat_CORE5 = 5
FloatAdd.IssueLat_CORE5 = 5
FloatAdd.Count_CORE6 = 1
FloatAdd.OpLat_CORE6 = 5
FloatAdd.IssueLat_CORE6 = 5
FloatAdd.Count_CORE7 = 1
FloatAdd.OpLat_CORE7 = 5
FloatAdd.IssueLat_CORE7 = 5
FloatComp.Count_CORE0 = 3
FloatComp.OpLat_CORE0 = 2
FloatComp.IssueLat_CORE0 = 2
FloatComp.Count_CORE1 = 3
FloatComp.OpLat_CORE1 = 2
FloatComp.IssueLat_CORE1 = 2
FloatComp.Count_CORE2 = 1
FloatComp.OpLat_CORE2 = 2
FloatComp.IssueLat_CORE2 = 2
FloatComp.Count_CORE3 = 1
FloatComp.OpLat_CORE3 = 2
FloatComp.IssueLat_CORE3 = 2
FloatComp.Count_CORE4 = 1
FloatComp.OpLat_CORE4 = 2
FloatComp.IssueLat_CORE4 = 2
FloatComp.Count_CORE5 = 1
FloatComp.OpLat_CORE5 = 2
FloatComp.IssueLat_CORE5 = 2
FloatComp.Count_CORE6 = 1
FloatComp.OpLat_CORE6 = 2
FloatComp.IssueLat_CORE6 = 2
FloatComp.Count_CORE7 = 1
FloatComp.OpLat_CORE7 = 2
FloatComp.IssueLat_CORE7 = 2
FloatMult.Count_CORE0 = 2
FloatMult.OpLat_CORE0 = 10
FloatMult.IssueLat_CORE0 = 10
FloatMult.Count_CORE1 = 2
FloatMult.OpLat_CORE1 = 10
FloatMult.IssueLat_CORE1 = 10
FloatMult.Count_CORE2 = 1
FloatMult.OpLat_CORE2 = 10
FloatMult.IssueLat_CORE2 = 10
FloatMult.Count_CORE3 = 1
FloatMult.OpLat_CORE3 = 10
FloatMult.IssueLat_CORE3 = 10
FloatMult.Count_CORE4 = 1
FloatMult.OpLat_CORE4 = 10
FloatMult.IssueLat_CORE4 = 10
FloatMult.Count_CORE5 = 1
FloatMult.OpLat_CORE5 = 10
FloatMult.IssueLat_CORE5 = 10
FloatMult.Count_CORE6 = 1
FloatMult.OpLat_CORE6 = 10
FloatMult.IssueLat_CORE6 = 10
FloatMult.Count_CORE7 = 1
FloatMult.OpLat_CORE7 = 10
FloatMult.IssueLat_CORE7 = 10
FloatDiv.Count_CORE0 = 1
FloatDiv.OpLat_CORE0 = 15
FloatDiv.IssueLat_CORE0 = 15
FloatDiv.Count_CORE1 = 1
FloatDiv.OpLat_CORE1 = 15
FloatDiv.IssueLat_CORE1 = 15
FloatDiv.Count_CORE2 = 1
FloatDiv.OpLat_CORE2 = 15
FloatDiv.IssueLat_CORE2 = 15
FloatDiv.Count_CORE3 = 1
FloatDiv.OpLat_CORE3 = 15
FloatDiv.IssueLat_CORE3 = 15
FloatDiv.Count_CORE4 = 1
FloatDiv.OpLat_CORE4 = 15
FloatDiv.IssueLat_CORE4 = 15
FloatDiv.Count_CORE5 = 1
FloatDiv.OpLat_CORE5 = 15
FloatDiv.IssueLat_CORE5 = 15
FloatDiv.Count_CORE6 = 1
FloatDiv.OpLat_CORE6 = 15
FloatDiv.IssueLat_CORE6 = 15
FloatDiv.Count_CORE7 = 1
FloatDiv.OpLat_CORE7 = 15
FloatDiv.IssueLat_CORE7 = 15
FloatComplex.Count_CORE0 = 1
FloatComplex.OpLat_CORE0 = 20
FloatComplex.IssueLat_CORE0 = 20
FloatComplex.Count_CORE1 = 1
FloatComplex.OpLat_CORE1 = 20
FloatComplex.IssueLat_CORE1 = 20
FloatComplex.Count_CORE2 = 1
FloatComplex.OpLat_CORE2 = 20
FloatComplex.IssueLat_CORE2 = 20
FloatComplex.Count_CORE3 = 1
FloatComplex.OpLat_CORE3 = 20
FloatComplex.IssueLat_CORE3 = 20
FloatComplex.Count_CORE4 = 1
FloatComplex.OpLat_CORE4 = 20
FloatComplex.IssueLat_CORE4 = 20
FloatComplex.Count_CORE5 = 1
FloatComplex.OpLat_CORE5 = 20
FloatComplex.IssueLat_CORE5 = 20
FloatComplex.Count_CORE6 = 1
FloatComplex.OpLat_CORE6 = 20
FloatComplex.IssueLat_CORE6 = 20
FloatComplex.Count_CORE7 = 1
FloatComplex.OpLat_CORE7 = 20
FloatComplex.IssueLat_CORE7 = 20
XMMIntAdd.Count_CORE0 = 2
XMMIntAdd.OpLat_CORE0 = 1
XMMIntAdd.IssueLat_CORE0 = 1
XMMIntAdd.Count_CORE1 = 2
XMMIntAdd.OpLat_CORE1 = 1
XMMIntAdd.IssueLat_CORE1 = 1
XMMIntAdd.Count_CORE2 = 1
XMMIntAdd.OpLat_CORE2 = 1
XMMIntAdd.IssueLat_CORE2 = 1
XMMIntAdd.Count_CORE3 = 1
XMMIntAdd.OpLat_CORE3 = 1
XMMIntAdd.IssueLat_CORE3 = 1
XMMIntAdd.Count_CORE4 = 1
XMMIntAdd.OpLat_CORE4 = 1
XMMIntAdd.IssueLat_CORE4 = 1
XMMIntAdd.Count_CORE5 = 1
XMMIntAdd.OpLat_CORE5 = 1
XMMIntAdd.IssueLat_CORE5 = 1
XMMIntAdd.Count_CORE6 = 1
XMMIntAdd.OpLat_CORE6 = 1
XMMIntAdd.IssueLat_CORE6 = 1
XMMIntAdd.Count_CORE7 = 1
XMMIntAdd.OpLat_CORE7 = 1
XMMIntAdd.IssueLat_CORE7 = 1
XMMIntMult.Count_CORE0 = 2
XMMIntMult.OpLat_CORE0 = 2
XMMIntMult.IssueLat_CORE0 = 2
XMMIntMult.Count_CORE1 = 2
XMMIntMult.OpLat_CORE1 = 2
XMMIntMult.IssueLat_CORE1 = 2
XMMIntMult.Count_CORE2 = 1
XMMIntMult.OpLat_CORE2 = 2
XMMIntMult.IssueLat_CORE2 = 2
XMMIntMult.Count_CORE3 = 1
XMMIntMult.OpLat_CORE3 = 2
XMMIntMult.IssueLat_CORE3 = 2
XMMIntMult.Count_CORE4 = 1
XMMIntMult.OpLat_CORE4 = 2
XMMIntMult.IssueLat_CORE4 = 2
XMMIntMult.Count_CORE5 = 1
XMMIntMult.OpLat_CORE5 = 2
XMMIntMult.IssueLat_CORE5 = 2
XMMIntMult.Count_CORE6 = 1
XMMIntMult.OpLat_CORE6 = 2
XMMIntMult.IssueLat_CORE6 = 2
XMMIntMult.Count_CORE7 = 1
XMMIntMult.OpLat_CORE7 = 2
XMMIntMult.IssueLat_CORE7 = 2
XMMIntDiv.Count_CORE0 = 2
XMMIntDiv.OpLat_CORE0 = 5
XMMIntDiv.IssueLat_CORE0 = 5
XMMIntDiv.Count_CORE1 = 2
XMMIntDiv.OpLat_CORE1 = 5
XMMIntDiv.IssueLat_CORE1 = 5
XMMIntDiv.Count_CORE2 = 1
XMMIntDiv.OpLat_CORE2 = 5
XMMIntDiv.IssueLat_CORE2 = 5
XMMIntDiv.Count_CORE3 = 1
XMMIntDiv.OpLat_CORE3 = 5
XMMIntDiv.IssueLat_CORE3 = 5
XMMIntDiv.Count_CORE4 = 1
XMMIntDiv.OpLat_CORE4 = 5
XMMIntDiv.IssueLat_CORE4 = 5
XMMIntDiv.Count_CORE5 = 1
XMMIntDiv.OpLat_CORE5 = 5
XMMIntDiv.IssueLat_CORE5 = 5
XMMIntDiv.Count_CORE6 = 1
XMMIntDiv.OpLat_CORE6 = 5
XMMIntDiv.IssueLat_CORE6 = 5
XMMIntDiv.Count_CORE7 = 1
XMMIntDiv.OpLat_CORE7 = 5
XMMIntDiv.IssueLat_CORE7 = 5
XMMLogic.Count_CORE0 = 2
XMMLogic.OpLat_CORE0 = 1
XMMLogic.IssueLat_CORE0 = 1
XMMLogic.Count_CORE1 = 2
XMMLogic.OpLat_CORE1 = 1
XMMLogic.IssueLat_CORE1 = 1
XMMLogic.Count_CORE2 = 1
XMMLogic.OpLat_CORE2 = 1
XMMLogic.IssueLat_CORE2 = 1
XMMLogic.Count_CORE3 = 1
XMMLogic.OpLat_CORE3 = 1
XMMLogic.IssueLat_CORE3 = 1
XMMLogic.Count_CORE4 = 1
XMMLogic.OpLat_CORE4 = 1
XMMLogic.IssueLat_CORE4 = 1
XMMLogic.Count_CORE5 = 1
XMMLogic.OpLat_CORE5 = 1
XMMLogic.IssueLat_CORE5 = 1
XMMLogic.Count_CORE6 = 1
XMMLogic.OpLat_CORE6 = 1
XMMLogic.IssueLat_CORE6 = 1
XMMLogic.Count_CORE7 = 1
XMMLogic.OpLat_CORE7 = 1
XMMLogic.IssueLat_CORE7 = 1
XMMFloatAdd.Count_CORE0 = 2
XMMFloatAdd.OpLat_CORE0 = 5
XMMFloatAdd.IssueLat_CORE0 = 5
XMMFloatAdd.Count_CORE1 = 2
XMMFloatAdd.OpLat_CORE1 = 5
XMMFloatAdd.IssueLat_CORE1 = 5
XMMFloatAdd.Count_CORE2 = 1
XMMFloatAdd.OpLat_CORE2 = 5
XMMFloatAdd.IssueLat_CORE2 = 5
XMMFloatAdd.Count_CORE3 = 1
XMMFloatAdd.OpLat_CORE3 = 5
XMMFloatAdd.IssueLat_CORE3 = 5
XMMFloatAdd.Count_CORE4 = 1
XMMFloatAdd.OpLat_CORE4 = 5
XMMFloatAdd.IssueLat_CORE4 = 5
XMMFloatAdd.Count_CORE5 = 1
XMMFloatAdd.OpLat_CORE5 = 5
XMMFloatAdd.IssueLat_CORE5 = 5
XMMFloatAdd.Count_CORE6 = 1
XMMFloatAdd.OpLat_CORE6 = 5
XMMFloatAdd.IssueLat_CORE6 = 5
XMMFloatAdd.Count_CORE7 = 1
XMMFloatAdd.OpLat_CORE7 = 5
XMMFloatAdd.IssueLat_CORE7 = 5
XMMFloatComp.Count_CORE0 = 2
XMMFloatComp.OpLat_CORE0 = 2
XMMFloatComp.IssueLat_CORE0 = 2
XMMFloatComp.Count_CORE1 = 2
XMMFloatComp.OpLat_CORE1 = 2
XMMFloatComp.IssueLat_CORE1 = 2
XMMFloatComp.Count_CORE2 = 1
XMMFloatComp.OpLat_CORE2 = 2
XMMFloatComp.IssueLat_CORE2 = 2
XMMFloatComp.Count_CORE3 = 1
XMMFloatComp.OpLat_CORE3 = 2
XMMFloatComp.IssueLat_CORE3 = 2
XMMFloatComp.Count_CORE4 = 1
XMMFloatComp.OpLat_CORE4 = 2
XMMFloatComp.IssueLat_CORE4 = 2
XMMFloatComp.Count_CORE5 = 1
XMMFloatComp.OpLat_CORE5 = 2
XMMFloatComp.IssueLat_CORE5 = 2
XMMFloatComp.Count_CORE6 = 1
XMMFloatComp.OpLat_CORE6 = 2
XMMFloatComp.IssueLat_CORE6 = 2
XMMFloatComp.Count_CORE7 = 1
XMMFloatComp.OpLat_CORE7 = 2
XMMFloatComp.IssueLat_CORE7 = 2
XMMFloatMult.Count_CORE0 = 2
XMMFloatMult.OpLat_CORE0 = 10
XMMFloatMult.IssueLat_CORE0 = 10
XMMFloatMult.Count_CORE1 = 2
XMMFloatMult.OpLat_CORE1 = 10
XMMFloatMult.IssueLat_CORE1 = 10
XMMFloatMult.Count_CORE2 = 1
XMMFloatMult.OpLat_CORE2 = 10
XMMFloatMult.IssueLat_CORE2 = 10
XMMFloatMult.Count_CORE3 = 1
XMMFloatMult.OpLat_CORE3 = 10
XMMFloatMult.IssueLat_CORE3 = 10
XMMFloatMult.Count_CORE4 = 1
XMMFloatMult.OpLat_CORE4 = 10
XMMFloatMult.IssueLat_CORE4 = 10
XMMFloatMult.Count_CORE5 = 1
XMMFloatMult.OpLat_CORE5 = 10
XMMFloatMult.IssueLat_CORE5 = 10
XMMFloatMult.Count_CORE6 = 1
XMMFloatMult.OpLat_CORE6 = 10
XMMFloatMult.IssueLat_CORE6 = 10
XMMFloatMult.Count_CORE7 = 1
XMMFloatMult.OpLat_CORE7 = 10
XMMFloatMult.IssueLat_CORE7 = 10
XMMFloatDiv.Count_CORE0 = 2
XMMFloatDiv.OpLat_CORE0 = 15
XMMFloatDiv.IssueLat_CORE0 = 15
XMMFloatDiv.Count_CORE1 = 2
XMMFloatDiv.OpLat_CORE1 = 15
XMMFloatDiv.IssueLat_CORE1 = 15
XMMFloatDiv.Count_CORE2 = 1
XMMFloatDiv.OpLat_CORE2 = 15
XMMFloatDiv.IssueLat_CORE2 = 15
XMMFloatDiv.Count_CORE3 = 1
XMMFloatDiv.OpLat_CORE3 = 15
XMMFloatDiv.IssueLat_CORE3 = 15
XMMFloatDiv.Count_CORE4 = 1
XMMFloatDiv.OpLat_CORE4 = 15
XMMFloatDiv.IssueLat_CORE4 = 15
XMMFloatDiv.Count_CORE5 = 1
XMMFloatDiv.OpLat_CORE5 = 15
XMMFloatDiv.IssueLat_CORE5 = 15
XMMFloatDiv.Count_CORE6 = 1
XMMFloatDiv.OpLat_CORE6 = 15
XMMFloatDiv.IssueLat_CORE6 = 15
XMMFloatDiv.Count_CORE7 = 1
XMMFloatDiv.OpLat_CORE7 = 15
XMMFloatDiv.IssueLat_CORE7 = 15
XMMFloatConv.Count_CORE0 = 2
XMMFloatConv.OpLat_CORE0 = 5
XMMFloatConv.IssueLat_CORE0 = 5
XMMFloatConv.Count_CORE1 = 2
XMMFloatConv.OpLat_CORE1 = 5
XMMFloatConv.IssueLat_CORE1 = 5
XMMFloatConv.Count_CORE2 = 1
XMMFloatConv.OpLat_CORE2 = 5
XMMFloatConv.IssueLat_CORE2 = 5
XMMFloatConv.Count_CORE3 = 1
XMMFloatConv.OpLat_CORE3 = 5
XMMFloatConv.IssueLat_CORE3 = 5
XMMFloatConv.Count_CORE4 = 1
XMMFloatConv.OpLat_CORE4 = 5
XMMFloatConv.IssueLat_CORE4 = 5
XMMFloatConv.Count_CORE5 = 1
XMMFloatConv.OpLat_CORE5 = 5
XMMFloatConv.IssueLat_CORE5 = 5
XMMFloatConv.Count_CORE6 = 1
XMMFloatConv.OpLat_CORE6 = 5
XMMFloatConv.IssueLat_CORE6 = 5
XMMFloatConv.Count_CORE7 = 1
XMMFloatConv.OpLat_CORE7 = 5
XMMFloatConv.IssueLat_CORE7 = 5
XMMFloatComplex.Count_CORE0 = 2
XMMFloatComplex.OpLat_CORE0 = 20
XMMFloatComplex.IssueLat_CORE0 = 20
XMMFloatComplex.Count_CORE1 = 2
XMMFloatComplex.OpLat_CORE1 = 20
XMMFloatComplex.IssueLat_CORE1 = 20
XMMFloatComplex.Count_CORE2 = 1
XMMFloatComplex.OpLat_CORE2 = 20
XMMFloatComplex.IssueLat_CORE2 = 20
XMMFloatComplex.Count_CORE3 = 1
XMMFloatComplex.OpLat_CORE3 = 20
XMMFloatComplex.IssueLat_CORE3 = 20
XMMFloatComplex.Count_CORE4 = 1
XMMFloatComplex.OpLat_CORE4 = 20
XMMFloatComplex.IssueLat_CORE4 = 20
XMMFloatComplex.Count_CORE5 = 1
XMMFloatComplex.OpLat_CORE5 = 20
XMMFloatComplex.IssueLat_CORE5 = 20
XMMFloatComplex.Count_CORE6 = 1
XMMFloatComplex.OpLat_CORE6 = 20
XMMFloatComplex.IssueLat_CORE6 = 20
XMMFloatComplex.Count_CORE7 = 1
XMMFloatComplex.OpLat_CORE7 = 20
XMMFloatComplex.IssueLat_CORE7 = 20

[ Config.BranchPredictor ]
Kind_CORE0 =TwoLevel
BTB.Sets_CORE0 =512
BTB.Assoc_CORE0 =8
RAS.Size_CORE0 =32
Bimod.Size_CORE0 =2048
Choice.Size_CORE0 =2048
TwoLevel.L1Size_CORE0 =2
TwoLevel.L2Size_CORE0 =2048
Kind_CORE1 =TwoLevel
BTB.Sets_CORE1 =512
BTB.Assoc_CORE1 =8
RAS.Size_CORE1 =32
Bimod.Size_CORE1 =2048
Choice.Size_CORE1 =2048
TwoLevel.L1Size_CORE1 =2
TwoLevel.L2Size_CORE1 =2048
Kind_CORE2 =TwoLevel
BTB.Sets_CORE2 =256
BTB.Assoc_CORE2 =4
RAS.Size_CORE2 =16
Bimod.Size_CORE2 =1024
Choice.Size_CORE2 =1024
TwoLevel.L1Size_CORE2 =1
TwoLevel.L2Size_CORE2 =1024
Kind_CORE3 =TwoLevel
BTB.Sets_CORE3 =256
BTB.Assoc_CORE3 =4
RAS.Size_CORE3 =16
Bimod.Size_CORE3 =1024
Choice.Size_CORE3 =1024
TwoLevel.L1Size_CORE3 =1
TwoLevel.L2Size_CORE3 =1024
Kind_CORE4 =TwoLevel
BTB.Sets_CORE4 =256
BTB.Assoc_CORE4 =4
RAS.Size_CORE4 =16
Bimod.Size_CORE4 =1024
Choice.Size_CORE4 =1024
TwoLevel.L1Size_CORE4 =1
TwoLevel.L2Size_CORE4 =1024
Kind_CORE5 =TwoLevel
BTB.Sets_CORE5 =256
BTB.Assoc_CORE5 =4
RAS.Size_CORE5 =16
Bimod.Size_CORE5 =1024
Choice.Size_CORE5 =1024
TwoLevel.L1Size_CORE5 =1
TwoLevel.L2Size_CORE5 =1024
Kind_CORE6 =TwoLevel
BTB.Sets_CORE6 =256
BTB.Assoc_CORE6 =4
RAS.Size_CORE6 =16
Bimod.Size_CORE6 =1024
Choice.Size_CORE6 =1024
TwoLevel.L1Size_CORE6 =1
TwoLevel.L2Size_CORE6 =1024
Kind_CORE7 =TwoLevel
BTB.Sets_CORE7 =256
BTB.Assoc_CORE7 =4
RAS.Size_CORE7 =16
Bimod.Size_CORE7 =1024
Choice.Size_CORE7 =1024
TwoLevel.L1Size_CORE7 =1
TwoLevel.L2Size_CORE7 =1024


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 47054848
Time = 499.26
CyclesPerSecond = 94249
MemoryUsed = 333967360
MemoryUsedMax = 333967360

; Dispatch stage
Dispatch.Uop.nop = 145695
Dispatch.Uop.move = 2429468
Dispatch.Uop.add = 4070602
Dispatch.Uop.sub = 7463982
Dispatch.Uop.mult = 688
Dispatch.Uop.div = 3872
Dispatch.Uop.effaddr = 18828781
Dispatch.Uop.and = 2302570
Dispatch.Uop.or = 11268
Dispatch.Uop.xor = 1421400
Dispatch.Uop.not = 256
Dispatch.Uop.shift = 345242
Dispatch.Uop.sign = 60599
Dispatch.Uop.fmove = 3231
Dispatch.Uop.fsign = 24
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1562
Dispatch.Uop.fpop = 1549
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 12432046
Dispatch.Uop.store = 6823423
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 504722
Dispatch.Uop.ret = 451930
Dispatch.Uop.jump = 233749
Dispatch.Uop.branch = 6673349
Dispatch.Uop.ibranch = 406168
Dispatch.Uop.syscall = 150
Dispatch.Integer = 32797393
Dispatch.Logic = 4141335
Dispatch.FloatingPoint = 6611
Dispatch.Memory = 19255469
Dispatch.Ctrl = 8269918
Dispatch.WndSwitch = 956652
Dispatch.Total = 64616571
Dispatch.IPC = 1.373
Dispatch.DutyCycle = 0.1717

; Issue stage
Issue.Uop.nop = 137969
Issue.Uop.move = 2136314
Issue.Uop.add = 3264274
Issue.Uop.sub = 5821752
Issue.Uop.mult = 673
Issue.Uop.div = 3861
Issue.Uop.effaddr = 16864808
Issue.Uop.and = 1700993
Issue.Uop.or = 8184
Issue.Uop.xor = 1102558
Issue.Uop.not = 254
Issue.Uop.shift = 284433
Issue.Uop.sign = 60149
Issue.Uop.fmove = 3195
Issue.Uop.fsign = 24
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1557
Issue.Uop.fpop = 1549
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 10740560
Issue.Uop.store = 4346448
Issue.Uop.prefetch = 0
Issue.Uop.call = 485663
Issue.Uop.ret = 345886
Issue.Uop.jump = 226738
Issue.Uop.branch = 4665836
Issue.Uop.ibranch = 339246
Issue.Uop.syscall = 149
Issue.Integer = 28091682
Issue.Logic = 3156571
Issue.FloatingPoint = 6550
Issue.Memory = 15087008
Issue.Ctrl = 6063369
Issue.WndSwitch = 831549
Issue.Total = 52543298
Issue.IPC = 1.117
Issue.DutyCycle = 0.1396

; Commit stage
Commit.Uop.nop = 94625
Commit.Uop.move = 1561217
Commit.Uop.add = 2757293
Commit.Uop.sub = 4971670
Commit.Uop.mult = 647
Commit.Uop.div = 3860
Commit.Uop.effaddr = 12043331
Commit.Uop.and = 1408126
Commit.Uop.or = 8164
Commit.Uop.xor = 839320
Commit.Uop.not = 252
Commit.Uop.shift = 279713
Commit.Uop.sign = 48984
Commit.Uop.fmove = 3168
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1520
Commit.Uop.fpop = 1520
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 8186632
Commit.Uop.store = 4346448
Commit.Uop.prefetch = 0
Commit.Uop.call = 314234
Commit.Uop.ret = 314228
Commit.Uop.jump = 146622
Commit.Uop.branch = 4284291
Commit.Uop.ibranch = 338557
Commit.Uop.syscall = 136
Commit.Integer = 21338018
Commit.Logic = 2584559
Commit.FloatingPoint = 6456
Commit.Memory = 12533080
Commit.Ctrl = 5397932
Commit.WndSwitch = 628462
Commit.Total = 41954806
Commit.IPC = 0.8916
Commit.DutyCycle = 0.1783

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 5397932
Commit.Squashed = 22661464
Commit.Mispred = 527759
Commit.PredAcc = 0.9022


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 2778916
fu.IntAdd.Denied = 2778916
fu.IntAdd.WaitingTime = 0.006605
fu.IntMult.Accesses = 25
fu.IntMult.Denied = 25
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5183160
fu.EffAddr.Denied = 5183160
fu.EffAddr.WaitingTime = 0.05541
fu.Logic.Accesses = 564446
fu.Logic.Denied = 564446
fu.Logic.WaitingTime = 4.783e-05
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 10732819
Dispatch.Stall.spec = 8177905
Dispatch.Stall.uop_queue = 275983909
Dispatch.Stall.rob = 15698332
Dispatch.Stall.iq = 60165140
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 5680679
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 513
Dispatch.Uop.move = 916559
Dispatch.Uop.add = 1500794
Dispatch.Uop.sub = 1986322
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 5984608
Dispatch.Uop.and = 370250
Dispatch.Uop.or = 212
Dispatch.Uop.xor = 270789
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 189452
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 3266406
Dispatch.Uop.store = 2892762
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 256368
Dispatch.Uop.ret = 243133
Dispatch.Uop.jump = 35128
Dispatch.Uop.branch = 814364
Dispatch.Uop.ibranch = 183019
Dispatch.Uop.syscall = 16
Dispatch.Integer = 10388312
Dispatch.Logic = 830703
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6159168
Dispatch.Ctrl = 1532012
Dispatch.WndSwitch = 499501
Dispatch.Total = 18910724
Dispatch.IPC = 0.4019
Dispatch.DutyCycle = 0.05024

; Issue stage
Issue.Uop.nop = 500
Issue.Uop.move = 812263
Issue.Uop.add = 1177348
Issue.Uop.sub = 1601568
Issue.Uop.mult = 25
Issue.Uop.div = 0
Issue.Uop.effaddr = 5183160
Issue.Uop.and = 231962
Issue.Uop.or = 15
Issue.Uop.xor = 201569
Issue.Uop.not = 0
Issue.Uop.shift = 130900
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 2509286
Issue.Uop.store = 1580567
Issue.Uop.prefetch = 0
Issue.Uop.call = 240755
Issue.Uop.ret = 162903
Issue.Uop.jump = 33365
Issue.Uop.branch = 529536
Issue.Uop.ibranch = 119053
Issue.Uop.syscall = 16
Issue.Integer = 8774364
Issue.Logic = 564446
Issue.FloatingPoint = 0
Issue.Memory = 4089853
Issue.Ctrl = 1085612
Issue.WndSwitch = 403658
Issue.Total = 14514791
Issue.IPC = 0.3085
Issue.DutyCycle = 0.03856

; Commit stage
Commit.Uop.nop = 7
Commit.Uop.move = 527988
Commit.Uop.add = 863110
Commit.Uop.sub = 1230501
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 3286183
Commit.Uop.and = 218369
Commit.Uop.or = 7
Commit.Uop.xor = 145519
Commit.Uop.not = 0
Commit.Uop.shift = 127032
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1829197
Commit.Uop.store = 1580567
Commit.Uop.prefetch = 0
Commit.Uop.call = 139622
Commit.Uop.ret = 139620
Commit.Uop.jump = 21184
Commit.Uop.branch = 505450
Commit.Uop.ibranch = 118381
Commit.Uop.syscall = 7
Commit.Integer = 5907782
Commit.Logic = 490927
Commit.FloatingPoint = 0
Commit.Memory = 3409764
Commit.Ctrl = 924257
Commit.WndSwitch = 279242
Commit.Total = 10732744
Commit.IPC = 0.2281
Commit.DutyCycle = 0.04562

; Committed branches
Commit.Branches = 924257
Commit.Squashed = 8177905
Commit.Mispred = 153390
Commit.PredAcc = 0.834

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 255
Dispatch.Uop.move = 514652
Dispatch.Uop.add = 946919
Dispatch.Uop.sub = 977129
Dispatch.Uop.mult = 1
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 3297199
Dispatch.Uop.and = 168902
Dispatch.Uop.or = 212
Dispatch.Uop.xor = 110521
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1859051
Dispatch.Uop.store = 1511407
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 157475
Dispatch.Uop.ret = 135395
Dispatch.Uop.jump = 9615
Dispatch.Uop.branch = 366192
Dispatch.Uop.ibranch = 81270
Dispatch.Uop.syscall = 16
Dispatch.Integer = 5735900
Dispatch.Logic = 279635
Dispatch.FloatingPoint = 0
Dispatch.Memory = 3370458
Dispatch.Ctrl = 749947
Dispatch.WndSwitch = 292870
Dispatch.Total = 10136211
Dispatch.IPC = 0.2154
Dispatch.DutyCycle = 0.02693

; Issue stage
Issue.Uop.nop = 242
Issue.Uop.move = 430862
Issue.Uop.add = 774877
Issue.Uop.sub = 851180
Issue.Uop.mult = 1
Issue.Uop.div = 0
Issue.Uop.effaddr = 2714594
Issue.Uop.and = 99408
Issue.Uop.or = 15
Issue.Uop.xor = 73490
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1393458
Issue.Uop.store = 776038
Issue.Uop.prefetch = 0
Issue.Uop.call = 145030
Issue.Uop.ret = 87981
Issue.Uop.jump = 9332
Issue.Uop.branch = 237162
Issue.Uop.ibranch = 76075
Issue.Uop.syscall = 16
Issue.Integer = 4771514
Issue.Logic = 172913
Issue.FloatingPoint = 0
Issue.Memory = 2169496
Issue.Ctrl = 555580
Issue.WndSwitch = 233011
Issue.Total = 7669761
Issue.IPC = 0.163
Issue.DutyCycle = 0.02037

; Commit stage
Commit.Uop.nop = 7
Commit.Uop.move = 273926
Commit.Uop.add = 566706
Commit.Uop.sub = 595349
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 1719471
Commit.Uop.and = 91339
Commit.Uop.or = 7
Commit.Uop.xor = 60832
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1067016
Commit.Uop.store = 776038
Commit.Uop.prefetch = 0
Commit.Uop.call = 76107
Commit.Uop.ret = 76105
Commit.Uop.jump = 13
Commit.Uop.branch = 230219
Commit.Uop.ibranch = 76037
Commit.Uop.syscall = 7
Commit.Integer = 3155452
Commit.Logic = 152178
Commit.FloatingPoint = 0
Commit.Memory = 1843054
Commit.Ctrl = 458481
Commit.WndSwitch = 152212
Commit.Total = 5609179
Commit.IPC = 0.1192
Commit.DutyCycle = 0.02384

; Committed branches
Commit.Branches = 458481
Commit.Squashed = 4527010
Commit.Mispred = 94968
Commit.PredAcc = 0.7929

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 5609179
ROB.Writes = 10136211
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 5500265
IQ.Writes = 6765753
IQ.WakeupAccesses = 7475042
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 2169496
LSQ.Writes = 3370458
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 8716318
RF_Int.Writes = 6145945
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 11949318
RAT.IntWrites = 7517008
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 634417
BTB.Writes = 458481

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 1108189
TraceCache.Hits = 565590
TraceCache.HitRatio = 0.5104
TraceCache.Fetched = 8671597
TraceCache.Dispatched = 5889961
TraceCache.Issued = 4548773
TraceCache.Committed = 3415491
TraceCache.Squashed = 2474448
TraceCache.TraceLength = 15.05


; Statistics for core 0 - thread 1
[ c0t1 ]

; Dispatch stage
Dispatch.Uop.nop = 258
Dispatch.Uop.move = 401907
Dispatch.Uop.add = 553875
Dispatch.Uop.sub = 1009193
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 2687409
Dispatch.Uop.and = 201348
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 160268
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 189452
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1407355
Dispatch.Uop.store = 1381355
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 98893
Dispatch.Uop.ret = 107738
Dispatch.Uop.jump = 25513
Dispatch.Uop.branch = 448172
Dispatch.Uop.ibranch = 101749
Dispatch.Uop.syscall = 0
Dispatch.Integer = 4652412
Dispatch.Logic = 551068
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2788710
Dispatch.Ctrl = 782065
Dispatch.WndSwitch = 206631
Dispatch.Total = 8774513
Dispatch.IPC = 0.1865
Dispatch.DutyCycle = 0.02331

; Issue stage
Issue.Uop.nop = 258
Issue.Uop.move = 381401
Issue.Uop.add = 402471
Issue.Uop.sub = 750388
Issue.Uop.mult = 24
Issue.Uop.div = 0
Issue.Uop.effaddr = 2468566
Issue.Uop.and = 132554
Issue.Uop.or = 0
Issue.Uop.xor = 128079
Issue.Uop.not = 0
Issue.Uop.shift = 130900
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1115828
Issue.Uop.store = 804529
Issue.Uop.prefetch = 0
Issue.Uop.call = 95725
Issue.Uop.ret = 74922
Issue.Uop.jump = 24033
Issue.Uop.branch = 292374
Issue.Uop.ibranch = 42978
Issue.Uop.syscall = 0
Issue.Integer = 4002850
Issue.Logic = 391533
Issue.FloatingPoint = 0
Issue.Memory = 1920357
Issue.Ctrl = 530032
Issue.WndSwitch = 170647
Issue.Total = 6845030
Issue.IPC = 0.1455
Issue.DutyCycle = 0.01818

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 254062
Commit.Uop.add = 296404
Commit.Uop.sub = 635152
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 1566712
Commit.Uop.and = 127030
Commit.Uop.or = 0
Commit.Uop.xor = 84687
Commit.Uop.not = 0
Commit.Uop.shift = 127032
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 762181
Commit.Uop.store = 804529
Commit.Uop.prefetch = 0
Commit.Uop.call = 63515
Commit.Uop.ret = 63515
Commit.Uop.jump = 21171
Commit.Uop.branch = 275231
Commit.Uop.ibranch = 42344
Commit.Uop.syscall = 0
Commit.Integer = 2752330
Commit.Logic = 338749
Commit.FloatingPoint = 0
Commit.Memory = 1566710
Commit.Ctrl = 465776
Commit.WndSwitch = 127030
Commit.Total = 5123565
Commit.IPC = 0.1089
Commit.DutyCycle = 0.02178

; Committed branches
Commit.Branches = 465776
Commit.Squashed = 3650895
Commit.Mispred = 58422
Commit.PredAcc = 0.8746

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 5123565
ROB.Writes = 8774513
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 4924673
IQ.Writes = 5985803
IQ.WakeupAccesses = 6686076
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 1920357
LSQ.Writes = 2788710
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 7929126
RF_Int.Writes = 5358978
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 10753916
RAT.IntWrites = 6128688
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 632881
BTB.Writes = 465776

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 1184927
TraceCache.Hits = 245105
TraceCache.HitRatio = 0.2069
TraceCache.Fetched = 3484700
TraceCache.Dispatched = 2478453
TraceCache.Issued = 1598355
TraceCache.Committed = 461326
TraceCache.Squashed = 2017127
TraceCache.TraceLength = 15.12


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 3761222
fu.IntAdd.Denied = 3761222
fu.IntAdd.WaitingTime = 0.1011
fu.IntMult.Accesses = 16
fu.IntMult.Denied = 16
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 7744578
fu.EffAddr.Denied = 7744578
fu.EffAddr.WaitingTime = 0.05836
fu.Logic.Accesses = 2013620
fu.Logic.Denied = 2013620
fu.Logic.WaitingTime = 0.004211
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 18164093
Dispatch.Stall.spec = 14081773
Dispatch.Stall.uop_queue = 219529426
Dispatch.Stall.rob = 4654007
Dispatch.Stall.iq = 119838186
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 171299
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 141322
Dispatch.Uop.move = 1147324
Dispatch.Uop.add = 1533003
Dispatch.Uop.sub = 3944404
Dispatch.Uop.mult = 19
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 8846107
Dispatch.Uop.and = 1681846
Dispatch.Uop.or = 2797
Dispatch.Uop.xor = 1036730
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2128
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 6221885
Dispatch.Uop.store = 2451373
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 162429
Dispatch.Uop.ret = 122669
Dispatch.Uop.jump = 159912
Dispatch.Uop.branch = 4791917
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 1
Dispatch.Integer = 15470857
Dispatch.Logic = 2723501
Dispatch.FloatingPoint = 0
Dispatch.Memory = 8673258
Dispatch.Ctrl = 5236927
Dispatch.WndSwitch = 285098
Dispatch.Total = 32245866
Dispatch.IPC = 0.6853
Dispatch.DutyCycle = 0.08566

; Issue stage
Issue.Uop.nop = 133642
Issue.Uop.move = 960633
Issue.Uop.add = 1059480
Issue.Uop.sub = 2701742
Issue.Uop.mult = 16
Issue.Uop.div = 0
Issue.Uop.effaddr = 7744578
Issue.Uop.and = 1225717
Issue.Uop.or = 2
Issue.Uop.xor = 787451
Issue.Uop.not = 0
Issue.Uop.shift = 450
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 5346739
Issue.Uop.store = 1332725
Issue.Uop.prefetch = 0
Issue.Uop.call = 159130
Issue.Uop.ret = 97148
Issue.Uop.jump = 154803
Issue.Uop.branch = 3086402
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 1
Issue.Integer = 12466449
Issue.Logic = 2013620
Issue.FloatingPoint = 0
Issue.Memory = 6679464
Issue.Ctrl = 3497483
Issue.WndSwitch = 256278
Issue.Total = 24790659
Issue.IPC = 0.5268
Issue.DutyCycle = 0.06586

; Commit stage
Commit.Uop.nop = 91240
Commit.Uop.move = 673741
Commit.Uop.add = 878389
Commit.Uop.sub = 2234267
Commit.Uop.mult = 16
Commit.Uop.div = 0
Commit.Uop.effaddr = 4899461
Commit.Uop.and = 953010
Commit.Uop.or = 0
Commit.Uop.xor = 581159
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 3510855
Commit.Uop.store = 1332725
Commit.Uop.prefetch = 0
Commit.Uop.call = 89088
Commit.Uop.ret = 89088
Commit.Uop.jump = 89220
Commit.Uop.branch = 2741807
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 8685874
Commit.Logic = 1534169
Commit.FloatingPoint = 0
Commit.Memory = 4843580
Commit.Ctrl = 3009203
Commit.WndSwitch = 178176
Commit.Total = 18164066
Commit.IPC = 0.386
Commit.DutyCycle = 0.0772

; Committed branches
Commit.Branches = 3009203
Commit.Squashed = 14081618
Commit.Mispred = 312653
Commit.PredAcc = 0.8961

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 899040
Dispatch.Uop.add = 1418929
Dispatch.Uop.sub = 1731337
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 5054927
Dispatch.Uop.and = 889369
Dispatch.Uop.or = 2797
Dispatch.Uop.xor = 279448
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2126
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 2629998
Dispatch.Uop.store = 2257989
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 162417
Dispatch.Uop.ret = 122669
Dispatch.Uop.jump = 159711
Dispatch.Uop.branch = 1817714
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 1
Dispatch.Integer = 9104233
Dispatch.Logic = 1173740
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4887987
Dispatch.Ctrl = 2262511
Dispatch.WndSwitch = 285086
Dispatch.Total = 17428472
Dispatch.IPC = 0.3704
Dispatch.DutyCycle = 0.0463

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 729496
Issue.Uop.add = 976789
Issue.Uop.sub = 1251269
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 4252603
Issue.Uop.and = 602616
Issue.Uop.or = 2
Issue.Uop.xor = 196912
Issue.Uop.not = 0
Issue.Uop.shift = 450
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 2202377
Issue.Uop.store = 1258368
Issue.Uop.prefetch = 0
Issue.Uop.call = 159120
Issue.Uop.ret = 97148
Issue.Uop.jump = 154608
Issue.Uop.branch = 1137949
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 1
Issue.Integer = 7210157
Issue.Logic = 799980
Issue.FloatingPoint = 0
Issue.Memory = 3460745
Issue.Ctrl = 1548825
Issue.WndSwitch = 256268
Issue.Total = 13019708
Issue.IPC = 0.2767
Issue.DutyCycle = 0.03459

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 534528
Commit.Uop.add = 824064
Commit.Uop.sub = 991104
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 2861953
Commit.Uop.and = 534528
Commit.Uop.or = 0
Commit.Uop.xor = 178176
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1536768
Commit.Uop.store = 1258368
Commit.Uop.prefetch = 0
Commit.Uop.call = 89088
Commit.Uop.ret = 89088
Commit.Uop.jump = 89088
Commit.Uop.branch = 1080192
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 5211649
Commit.Logic = 712704
Commit.FloatingPoint = 0
Commit.Memory = 2795136
Commit.Ctrl = 1347456
Commit.WndSwitch = 178176
Commit.Total = 10066945
Commit.IPC = 0.2139
Commit.DutyCycle = 0.04279

; Committed branches
Commit.Branches = 1347456
Commit.Squashed = 7361405
Commit.Mispred = 174787
Commit.PredAcc = 0.8703

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 10066945
ROB.Writes = 17428472
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 9558963
IQ.Writes = 12540485
IQ.WakeupAccesses = 12625266
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 3460745
LSQ.Writes = 4887987
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 14090620
RF_Int.Writes = 9851787
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 19515089
RAT.IntWrites = 11353948
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 1039330
BTB.Writes = 1347456

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 2492880
TraceCache.Hits = 1360356
TraceCache.HitRatio = 0.5457
TraceCache.Fetched = 21536916
TraceCache.Dispatched = 12217834
TraceCache.Issued = 9108414
TraceCache.Committed = 6715948
TraceCache.Squashed = 5501805
TraceCache.TraceLength = 15.32


; Statistics for core 1 - thread 1
[ c1t1 ]

; Dispatch stage
Dispatch.Uop.nop = 141322
Dispatch.Uop.move = 248284
Dispatch.Uop.add = 114074
Dispatch.Uop.sub = 2213067
Dispatch.Uop.mult = 19
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 3791180
Dispatch.Uop.and = 792477
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 757282
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 3591887
Dispatch.Uop.store = 193384
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 12
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 201
Dispatch.Uop.branch = 2974203
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 6366624
Dispatch.Logic = 1549761
Dispatch.FloatingPoint = 0
Dispatch.Memory = 3785271
Dispatch.Ctrl = 2974416
Dispatch.WndSwitch = 12
Dispatch.Total = 14817394
Dispatch.IPC = 0.3149
Dispatch.DutyCycle = 0.03936

; Issue stage
Issue.Uop.nop = 133642
Issue.Uop.move = 231137
Issue.Uop.add = 82691
Issue.Uop.sub = 1450473
Issue.Uop.mult = 16
Issue.Uop.div = 0
Issue.Uop.effaddr = 3491975
Issue.Uop.and = 623101
Issue.Uop.or = 0
Issue.Uop.xor = 590539
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3144362
Issue.Uop.store = 74357
Issue.Uop.prefetch = 0
Issue.Uop.call = 10
Issue.Uop.ret = 0
Issue.Uop.jump = 195
Issue.Uop.branch = 1948453
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 5256292
Issue.Logic = 1213640
Issue.FloatingPoint = 0
Issue.Memory = 3218719
Issue.Ctrl = 1948658
Issue.WndSwitch = 10
Issue.Total = 11770951
Issue.IPC = 0.2502
Issue.DutyCycle = 0.03127

; Commit stage
Commit.Uop.nop = 91240
Commit.Uop.move = 139213
Commit.Uop.add = 54325
Commit.Uop.sub = 1243163
Commit.Uop.mult = 16
Commit.Uop.div = 0
Commit.Uop.effaddr = 2037508
Commit.Uop.and = 418482
Commit.Uop.or = 0
Commit.Uop.xor = 402983
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1974087
Commit.Uop.store = 74357
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 132
Commit.Uop.branch = 1661615
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 3474225
Commit.Logic = 821465
Commit.FloatingPoint = 0
Commit.Memory = 2048444
Commit.Ctrl = 1661747
Commit.WndSwitch = 0
Commit.Total = 8097121
Commit.IPC = 0.1721
Commit.DutyCycle = 0.03442

; Committed branches
Commit.Branches = 1661747
Commit.Squashed = 6720213
Commit.Mispred = 137866
Commit.PredAcc = 0.917

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 8097121
ROB.Writes = 14817394
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 8552232
IQ.Writes = 11032123
IQ.WakeupAccesses = 11342743
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 3218719
LSQ.Writes = 3785271
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 15696135
RF_Int.Writes = 9327231
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 20701505
RAT.IntWrites = 8535421
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 958730
BTB.Writes = 1661747

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 2446154
TraceCache.Hits = 659367
TraceCache.HitRatio = 0.2696
TraceCache.Fetched = 9947887
TraceCache.Dispatched = 5930675
TraceCache.Issued = 4617627
TraceCache.Committed = 2851797
TraceCache.Squashed = 3078864
TraceCache.TraceLength = 15.40


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 1146411
fu.IntAdd.Denied = 1146411
fu.IntAdd.WaitingTime = 0.2083
fu.IntMult.Accesses = 624
fu.IntMult.Denied = 624
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 3858
fu.IntDiv.Denied = 3858
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 1345255
fu.EffAddr.Denied = 1345255
fu.EffAddr.WaitingTime = 3.336
fu.Logic.Accesses = 297799
fu.Logic.Denied = 297799
fu.Logic.WaitingTime = 0.01007
fu.FloatSimple.Accesses = 35
fu.FloatSimple.Denied = 35
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 47
fu.FloatAdd.Denied = 47
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 86
fu.FloatComp.Denied = 86
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 44
fu.FloatMult.Denied = 44
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 2
fu.FloatDiv.Denied = 2
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 35
fu.FloatComplex.Denied = 35
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 5034999
Dispatch.Stall.spec = 244758
Dispatch.Stall.uop_queue = 19713806
Dispatch.Stall.rob = 6288
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 3519139
Dispatch.Stall.rename = 253810098
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 3729
Dispatch.Uop.move = 160406
Dispatch.Uop.add = 597156
Dispatch.Uop.sub = 567714
Dispatch.Uop.mult = 632
Dispatch.Uop.div = 3869
Dispatch.Uop.effaddr = 1372542
Dispatch.Uop.and = 131823
Dispatch.Uop.or = 8234
Dispatch.Uop.xor = 31457
Dispatch.Uop.not = 255
Dispatch.Uop.shift = 125312
Dispatch.Uop.sign = 9303
Dispatch.Uop.fmove = 3231
Dispatch.Uop.fsign = 24
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1562
Dispatch.Uop.fpop = 1549
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1049428
Dispatch.Uop.store = 590807
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 17324
Dispatch.Uop.ret = 17741
Dispatch.Uop.jump = 36960
Dispatch.Uop.branch = 328692
Dispatch.Uop.ibranch = 219652
Dispatch.Uop.syscall = 110
Dispatch.Integer = 2702319
Dispatch.Logic = 306384
Dispatch.FloatingPoint = 6611
Dispatch.Memory = 1640235
Dispatch.Ctrl = 620369
Dispatch.WndSwitch = 35065
Dispatch.Total = 5279757
Dispatch.IPC = 0.1122
Dispatch.DutyCycle = 0.0187

; Issue stage
Issue.Uop.nop = 3698
Issue.Uop.move = 158263
Issue.Uop.add = 591857
Issue.Uop.sub = 554554
Issue.Uop.mult = 624
Issue.Uop.div = 3858
Issue.Uop.effaddr = 1345255
Issue.Uop.and = 124698
Issue.Uop.or = 8144
Issue.Uop.xor = 31115
Issue.Uop.not = 253
Issue.Uop.shift = 124736
Issue.Uop.sign = 8853
Issue.Uop.fmove = 3195
Issue.Uop.fsign = 24
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1557
Issue.Uop.fpop = 1549
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1026069
Issue.Uop.store = 571352
Issue.Uop.prefetch = 0
Issue.Uop.call = 17320
Issue.Uop.ret = 17451
Issue.Uop.jump = 36822
Issue.Uop.branch = 313044
Issue.Uop.ibranch = 216707
Issue.Uop.syscall = 109
Issue.Integer = 2654411
Issue.Logic = 297799
Issue.FloatingPoint = 6550
Issue.Memory = 1597421
Issue.Ctrl = 601344
Issue.WndSwitch = 34771
Issue.Total = 5161332
Issue.IPC = 0.1097
Issue.DutyCycle = 0.01828

; Commit stage
Commit.Uop.nop = 3367
Commit.Uop.move = 154404
Commit.Uop.add = 580293
Commit.Uop.sub = 545040
Commit.Uop.mult = 624
Commit.Uop.div = 3857
Commit.Uop.effaddr = 1298246
Commit.Uop.and = 118160
Commit.Uop.or = 8135
Commit.Uop.xor = 30230
Commit.Uop.not = 252
Commit.Uop.shift = 124342
Commit.Uop.sign = 7383
Commit.Uop.fmove = 3168
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1520
Commit.Uop.fpop = 1520
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 995351
Commit.Uop.store = 571352
Commit.Uop.prefetch = 0
Commit.Uop.call = 17140
Commit.Uop.ret = 17137
Commit.Uop.jump = 34488
Commit.Uop.branch = 301916
Commit.Uop.ibranch = 216690
Commit.Uop.syscall = 107
Commit.Integer = 2582464
Commit.Logic = 288502
Commit.FloatingPoint = 6456
Commit.Memory = 1566703
Commit.Ctrl = 587371
Commit.WndSwitch = 34277
Commit.Total = 5034970
Commit.IPC = 0.107
Commit.DutyCycle = 0.01783

; Committed branches
Commit.Branches = 587371
Commit.Squashed = 244758
Commit.Mispred = 30564
Commit.PredAcc = 0.948

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 937
Dispatch.Uop.move = 66614
Dispatch.Uop.add = 461618
Dispatch.Uop.sub = 301972
Dispatch.Uop.mult = 176
Dispatch.Uop.div = 3265
Dispatch.Uop.effaddr = 621983
Dispatch.Uop.and = 33974
Dispatch.Uop.or = 5732
Dispatch.Uop.xor = 5078
Dispatch.Uop.not = 105
Dispatch.Uop.shift = 113013
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 816
Dispatch.Uop.fsign = 23
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 353
Dispatch.Uop.fpop = 343
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 565701
Dispatch.Uop.store = 338767
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5772
Dispatch.Uop.ret = 5613
Dispatch.Uop.jump = 9851
Dispatch.Uop.branch = 76675
Dispatch.Uop.ibranch = 215646
Dispatch.Uop.syscall = 108
Dispatch.Integer = 1455628
Dispatch.Logic = 157902
Dispatch.FloatingPoint = 1780
Dispatch.Memory = 904468
Dispatch.Ctrl = 313557
Dispatch.WndSwitch = 11385
Dispatch.Total = 2834380
Dispatch.IPC = 0.06024
Dispatch.DutyCycle = 0.01004

; Issue stage
Issue.Uop.nop = 912
Issue.Uop.move = 65593
Issue.Uop.add = 458801
Issue.Uop.sub = 298576
Issue.Uop.mult = 168
Issue.Uop.div = 3256
Issue.Uop.effaddr = 616698
Issue.Uop.and = 31846
Issue.Uop.or = 5644
Issue.Uop.xor = 5033
Issue.Uop.not = 103
Issue.Uop.shift = 112736
Issue.Uop.sign = 0
Issue.Uop.fmove = 783
Issue.Uop.fsign = 23
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 351
Issue.Uop.fpop = 343
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 559444
Issue.Uop.store = 332766
Issue.Uop.prefetch = 0
Issue.Uop.call = 5769
Issue.Uop.ret = 5609
Issue.Uop.jump = 9821
Issue.Uop.branch = 74514
Issue.Uop.ibranch = 213948
Issue.Uop.syscall = 107
Issue.Integer = 1443092
Issue.Logic = 155362
Issue.FloatingPoint = 1725
Issue.Memory = 892210
Issue.Ctrl = 309661
Issue.WndSwitch = 11378
Issue.Total = 2803069
Issue.IPC = 0.05957
Issue.DutyCycle = 0.009928

; Commit stage
Commit.Uop.nop = 739
Commit.Uop.move = 65051
Commit.Uop.add = 455951
Commit.Uop.sub = 297160
Commit.Uop.mult = 168
Commit.Uop.div = 3255
Commit.Uop.effaddr = 607524
Commit.Uop.and = 31502
Commit.Uop.or = 5635
Commit.Uop.xor = 4819
Commit.Uop.not = 102
Commit.Uop.shift = 112467
Commit.Uop.sign = 0
Commit.Uop.fmove = 762
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 317
Commit.Uop.fpop = 317
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 553325
Commit.Uop.store = 332766
Commit.Uop.prefetch = 0
Commit.Uop.call = 5607
Commit.Uop.ret = 5605
Commit.Uop.jump = 8543
Commit.Uop.branch = 74026
Commit.Uop.ibranch = 213931
Commit.Uop.syscall = 105
Commit.Integer = 1429109
Commit.Logic = 154525
Commit.FloatingPoint = 1644
Commit.Memory = 886091
Commit.Ctrl = 307712
Commit.WndSwitch = 11212
Commit.Total = 2779925
Commit.IPC = 0.05908
Commit.DutyCycle = 0.009846

; Committed branches
Commit.Branches = 307712
Commit.Squashed = 54442
Commit.Mispred = 7046
Commit.PredAcc = 0.9771

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 2779925
ROB.Writes = 2834380
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 1910859
IQ.Writes = 1929912
IQ.WakeupAccesses = 2798120
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 892210
LSQ.Writes = 904468
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 3902193
RF_Int.Writes = 2157268
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 917
RF_Fp.Writes = 774
RAT.IntReads = 3944119
RAT.IntWrites = 2103338
RAT.FpReads = 975
RAT.FpWrites = 835
BTB.Reads = 125781
BTB.Writes = 307712


; Statistics for core 2 - thread 1
[ c2t1 ]

; Dispatch stage
Dispatch.Uop.nop = 2792
Dispatch.Uop.move = 93792
Dispatch.Uop.add = 135538
Dispatch.Uop.sub = 265742
Dispatch.Uop.mult = 456
Dispatch.Uop.div = 604
Dispatch.Uop.effaddr = 750559
Dispatch.Uop.and = 97849
Dispatch.Uop.or = 2502
Dispatch.Uop.xor = 26379
Dispatch.Uop.not = 150
Dispatch.Uop.shift = 12299
Dispatch.Uop.sign = 9303
Dispatch.Uop.fmove = 2415
Dispatch.Uop.fsign = 1
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1209
Dispatch.Uop.fpop = 1206
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 483727
Dispatch.Uop.store = 252040
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 11552
Dispatch.Uop.ret = 12128
Dispatch.Uop.jump = 27109
Dispatch.Uop.branch = 252017
Dispatch.Uop.ibranch = 4006
Dispatch.Uop.syscall = 2
Dispatch.Integer = 1246691
Dispatch.Logic = 148482
Dispatch.FloatingPoint = 4831
Dispatch.Memory = 735767
Dispatch.Ctrl = 306812
Dispatch.WndSwitch = 23680
Dispatch.Total = 2445377
Dispatch.IPC = 0.05197
Dispatch.DutyCycle = 0.008661

; Issue stage
Issue.Uop.nop = 2786
Issue.Uop.move = 92670
Issue.Uop.add = 133056
Issue.Uop.sub = 255978
Issue.Uop.mult = 456
Issue.Uop.div = 602
Issue.Uop.effaddr = 728557
Issue.Uop.and = 92852
Issue.Uop.or = 2500
Issue.Uop.xor = 26082
Issue.Uop.not = 150
Issue.Uop.shift = 12000
Issue.Uop.sign = 8853
Issue.Uop.fmove = 2412
Issue.Uop.fsign = 1
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1206
Issue.Uop.fpop = 1206
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 466625
Issue.Uop.store = 238586
Issue.Uop.prefetch = 0
Issue.Uop.call = 11551
Issue.Uop.ret = 11842
Issue.Uop.jump = 27001
Issue.Uop.branch = 238530
Issue.Uop.ibranch = 2759
Issue.Uop.syscall = 2
Issue.Integer = 1211319
Issue.Logic = 142437
Issue.FloatingPoint = 4825
Issue.Memory = 705211
Issue.Ctrl = 291683
Issue.WndSwitch = 23393
Issue.Total = 2358263
Issue.IPC = 0.05012
Issue.DutyCycle = 0.008353

; Commit stage
Commit.Uop.nop = 2628
Commit.Uop.move = 89353
Commit.Uop.add = 124342
Commit.Uop.sub = 247880
Commit.Uop.mult = 456
Commit.Uop.div = 602
Commit.Uop.effaddr = 690722
Commit.Uop.and = 86658
Commit.Uop.or = 2500
Commit.Uop.xor = 25411
Commit.Uop.not = 150
Commit.Uop.shift = 11875
Commit.Uop.sign = 7383
Commit.Uop.fmove = 2406
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1203
Commit.Uop.fpop = 1203
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 442026
Commit.Uop.store = 238586
Commit.Uop.prefetch = 0
Commit.Uop.call = 11533
Commit.Uop.ret = 11532
Commit.Uop.jump = 25945
Commit.Uop.branch = 227890
Commit.Uop.ibranch = 2759
Commit.Uop.syscall = 2
Commit.Integer = 1153355
Commit.Logic = 133977
Commit.FloatingPoint = 4812
Commit.Memory = 680612
Commit.Ctrl = 279659
Commit.WndSwitch = 23065
Commit.Total = 2255045
Commit.IPC = 0.04792
Commit.DutyCycle = 0.007987

; Committed branches
Commit.Branches = 279659
Commit.Squashed = 190316
Commit.Mispred = 23518
Commit.PredAcc = 0.9159

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 2255045
ROB.Writes = 2445377
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 1653052
IQ.Writes = 1709610
IQ.WakeupAccesses = 2339627
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 705211
LSQ.Writes = 735767
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 2780225
RF_Int.Writes = 1808682
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 1207
RF_Fp.Writes = 1208
RAT.IntReads = 2891748
RAT.IntWrites = 1621990
RAT.FpReads = 1207
RAT.FpWrites = 1213
BTB.Reads = 290709
BTB.Writes = 279659


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 1399477
fu.IntAdd.Denied = 1399477
fu.IntAdd.WaitingTime = 0.006558
fu.IntMult.Accesses = 8
fu.IntMult.Denied = 8
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 3
fu.IntDiv.Denied = 3
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 2591815
fu.EffAddr.Denied = 2591815
fu.EffAddr.WaitingTime = 1.939
fu.Logic.Accesses = 280706
fu.Logic.Denied = 280706
fu.Logic.WaitingTime = 6.769e-05
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 8023041
Dispatch.Stall.spec = 157183
Dispatch.Stall.uop_queue = 25683787
Dispatch.Stall.rob = 2939
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 248462134
Dispatch.Stall.ctx = 4

; Dispatch stage
Dispatch.Uop.nop = 131
Dispatch.Uop.move = 205179
Dispatch.Uop.add = 439649
Dispatch.Uop.sub = 965542
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 2625524
Dispatch.Uop.and = 118651
Dispatch.Uop.or = 25
Dispatch.Uop.xor = 82424
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 28350
Dispatch.Uop.sign = 51296
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1894327
Dispatch.Uop.store = 888481
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 68601
Dispatch.Uop.ret = 68387
Dispatch.Uop.jump = 1749
Dispatch.Uop.branch = 738376
Dispatch.Uop.ibranch = 3497
Dispatch.Uop.syscall = 23
Dispatch.Integer = 4235905
Dispatch.Logic = 280747
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2782808
Dispatch.Ctrl = 880610
Dispatch.WndSwitch = 136988
Dispatch.Total = 8180224
Dispatch.IPC = 0.1738
Dispatch.DutyCycle = 0.02897

; Issue stage
Issue.Uop.nop = 129
Issue.Uop.move = 205155
Issue.Uop.add = 435589
Issue.Uop.sub = 963888
Issue.Uop.mult = 8
Issue.Uop.div = 3
Issue.Uop.effaddr = 2591815
Issue.Uop.and = 118616
Issue.Uop.or = 23
Issue.Uop.xor = 82423
Issue.Uop.not = 1
Issue.Uop.shift = 28347
Issue.Uop.sign = 51296
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1858466
Issue.Uop.store = 861804
Issue.Uop.prefetch = 0
Issue.Uop.call = 68458
Issue.Uop.ret = 68384
Issue.Uop.jump = 1748
Issue.Uop.branch = 736854
Issue.Uop.ibranch = 3486
Issue.Uop.syscall = 23
Issue.Integer = 4196458
Issue.Logic = 280706
Issue.FloatingPoint = 0
Issue.Memory = 2720270
Issue.Ctrl = 878930
Issue.WndSwitch = 136842
Issue.Total = 8076516
Issue.IPC = 0.1716
Issue.DutyCycle = 0.02861

; Commit stage
Commit.Uop.nop = 11
Commit.Uop.move = 205084
Commit.Uop.add = 435501
Commit.Uop.sub = 961862
Commit.Uop.mult = 7
Commit.Uop.div = 3
Commit.Uop.effaddr = 2559441
Commit.Uop.and = 118587
Commit.Uop.or = 22
Commit.Uop.xor = 82412
Commit.Uop.not = 0
Commit.Uop.shift = 28339
Commit.Uop.sign = 41601
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1851229
Commit.Uop.store = 861804
Commit.Uop.prefetch = 0
Commit.Uop.call = 68384
Commit.Uop.ret = 68383
Commit.Uop.jump = 1730
Commit.Uop.branch = 735118
Commit.Uop.ibranch = 3486
Commit.Uop.syscall = 22
Commit.Integer = 4161898
Commit.Logic = 270961
Commit.FloatingPoint = 0
Commit.Memory = 2713033
Commit.Ctrl = 877101
Commit.WndSwitch = 136767
Commit.Total = 8023026
Commit.IPC = 0.1705
Commit.DutyCycle = 0.02842

; Committed branches
Commit.Branches = 877101
Commit.Squashed = 157183
Commit.Mispred = 31152
Commit.PredAcc = 0.9645

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 46
Dispatch.Uop.move = 204923
Dispatch.Uop.add = 432426
Dispatch.Uop.sub = 961605
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 2624252
Dispatch.Uop.and = 118493
Dispatch.Uop.or = 16
Dispatch.Uop.xor = 82397
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 28329
Dispatch.Uop.sign = 51296
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1890062
Dispatch.Uop.store = 884433
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 68540
Dispatch.Uop.ret = 68338
Dispatch.Uop.jump = 1720
Dispatch.Uop.branch = 738089
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 14
Dispatch.Integer = 4223206
Dispatch.Logic = 280532
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2774495
Dispatch.Ctrl = 876687
Dispatch.WndSwitch = 136878
Dispatch.Total = 8154980
Dispatch.IPC = 0.1733
Dispatch.DutyCycle = 0.02888

; Issue stage
Issue.Uop.nop = 44
Issue.Uop.move = 204906
Issue.Uop.add = 428391
Issue.Uop.sub = 959981
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 2590604
Issue.Uop.and = 118471
Issue.Uop.or = 16
Issue.Uop.xor = 82397
Issue.Uop.not = 1
Issue.Uop.shift = 28326
Issue.Uop.sign = 51296
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1854241
Issue.Uop.store = 857872
Issue.Uop.prefetch = 0
Issue.Uop.call = 68398
Issue.Uop.ret = 68337
Issue.Uop.jump = 1720
Issue.Uop.branch = 736594
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 14
Issue.Integer = 4183882
Issue.Logic = 280507
Issue.FloatingPoint = 0
Issue.Memory = 2712113
Issue.Ctrl = 875049
Issue.WndSwitch = 136735
Issue.Total = 8051609
Issue.IPC = 0.1711
Issue.DutyCycle = 0.02852

; Commit stage
Commit.Uop.nop = 6
Commit.Uop.move = 204869
Commit.Uop.add = 428331
Commit.Uop.sub = 958003
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 2558390
Commit.Uop.and = 118458
Commit.Uop.or = 15
Commit.Uop.xor = 82394
Commit.Uop.not = 0
Commit.Uop.shift = 28319
Commit.Uop.sign = 41601
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1847084
Commit.Uop.store = 857872
Commit.Uop.prefetch = 0
Commit.Uop.call = 68337
Commit.Uop.ret = 68337
Commit.Uop.jump = 1713
Commit.Uop.branch = 734874
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 14
Commit.Integer = 4149593
Commit.Logic = 270787
Commit.FloatingPoint = 0
Commit.Memory = 2704956
Commit.Ctrl = 873261
Commit.WndSwitch = 136674
Commit.Total = 7998617
Commit.IPC = 0.17
Commit.DutyCycle = 0.02833

; Committed branches
Commit.Branches = 873261
Commit.Squashed = 156348
Commit.Mispred = 31052
Commit.PredAcc = 0.9644

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 7998617
ROB.Writes = 8154980
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 5339496
IQ.Writes = 5380485
IQ.WakeupAccesses = 8031705
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 2712113
LSQ.Writes = 2774495
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 9391315
RF_Int.Writes = 6298778
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 9523359
RAT.IntWrites = 5723956
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 535344
BTB.Writes = 873261


; Statistics for core 3 - thread 1
[ c3t1 ]

; Dispatch stage
Dispatch.Uop.nop = 85
Dispatch.Uop.move = 256
Dispatch.Uop.add = 7223
Dispatch.Uop.sub = 3937
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 1272
Dispatch.Uop.and = 158
Dispatch.Uop.or = 9
Dispatch.Uop.xor = 27
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 21
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4265
Dispatch.Uop.store = 4048
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 61
Dispatch.Uop.ret = 49
Dispatch.Uop.jump = 29
Dispatch.Uop.branch = 287
Dispatch.Uop.ibranch = 3497
Dispatch.Uop.syscall = 9
Dispatch.Integer = 12699
Dispatch.Logic = 215
Dispatch.FloatingPoint = 0
Dispatch.Memory = 8313
Dispatch.Ctrl = 3923
Dispatch.WndSwitch = 110
Dispatch.Total = 25244
Dispatch.IPC = 0.0005365
Dispatch.DutyCycle = 8.941e-05

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 249
Issue.Uop.add = 7198
Issue.Uop.sub = 3907
Issue.Uop.mult = 8
Issue.Uop.div = 3
Issue.Uop.effaddr = 1211
Issue.Uop.and = 145
Issue.Uop.or = 7
Issue.Uop.xor = 26
Issue.Uop.not = 0
Issue.Uop.shift = 21
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4225
Issue.Uop.store = 3932
Issue.Uop.prefetch = 0
Issue.Uop.call = 60
Issue.Uop.ret = 47
Issue.Uop.jump = 28
Issue.Uop.branch = 260
Issue.Uop.ibranch = 3486
Issue.Uop.syscall = 9
Issue.Integer = 12576
Issue.Logic = 199
Issue.FloatingPoint = 0
Issue.Memory = 8157
Issue.Ctrl = 3881
Issue.WndSwitch = 107
Issue.Total = 24907
Issue.IPC = 0.0005293
Issue.DutyCycle = 8.822e-05

; Commit stage
Commit.Uop.nop = 5
Commit.Uop.move = 215
Commit.Uop.add = 7170
Commit.Uop.sub = 3859
Commit.Uop.mult = 7
Commit.Uop.div = 3
Commit.Uop.effaddr = 1051
Commit.Uop.and = 129
Commit.Uop.or = 7
Commit.Uop.xor = 18
Commit.Uop.not = 0
Commit.Uop.shift = 20
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4145
Commit.Uop.store = 3932
Commit.Uop.prefetch = 0
Commit.Uop.call = 47
Commit.Uop.ret = 46
Commit.Uop.jump = 17
Commit.Uop.branch = 244
Commit.Uop.ibranch = 3486
Commit.Uop.syscall = 8
Commit.Integer = 12305
Commit.Logic = 174
Commit.FloatingPoint = 0
Commit.Memory = 8077
Commit.Ctrl = 3840
Commit.WndSwitch = 93
Commit.Total = 24409
Commit.IPC = 0.0005187
Commit.DutyCycle = 8.646e-05

; Committed branches
Commit.Branches = 3840
Commit.Squashed = 835
Commit.Mispred = 100
Commit.PredAcc = 0.974

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 24409
ROB.Writes = 25244
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 16750
IQ.Writes = 16931
IQ.WakeupAccesses = 24857
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 8157
LSQ.Writes = 8313
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 35896
RF_Int.Writes = 16965
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 36365
RAT.IntWrites = 16881
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 387
BTB.Writes = 3840


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 282329088

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ c4t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 4 - thread 1
[ c4t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 282329088

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ c5t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 5 - thread 1
[ c5t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 282329088

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ c6t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 6 - thread 1
[ c6t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 282329088

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ c7t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 7 - thread 1
[ c7t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0

