# VerilogProject
It's the first project created to practice Verilog during the Digital Systems Course at my university.
