Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 16:35:24 2023
| Host         : WINLAB-EGR_089 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LCD_Keypad_Top_control_sets_placed.rpt
| Design       : LCD_Keypad_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           10 |
| No           | No                    | Yes                    |              45 |           15 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |              40 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  delay_count_reg[15]_i_3_n_0 | L1/RS5_out                 |                            |                1 |              1 |         1.00 |
|  delay_count_reg[15]_i_3_n_0 | L1/E4_out                  |                            |                1 |              1 |         1.00 |
|  delay_count_reg[15]_i_3_n_0 | L1/RGB[2]_i_1_n_0          |                            |                1 |              2 |         2.00 |
|  Key_Flag_BUFG               |                            |                            |                1 |              2 |         2.00 |
|  C1/clkout_reg_0             |                            |                            |                1 |              2 |         2.00 |
|  delay_count_reg[15]_i_3_n_0 | L1/letter_pos[3]_i_1_n_0   |                            |                2 |              4 |         2.00 |
|  delay_count_reg[15]_i_3_n_0 | L1/state[3]_i_1_n_0        | reset_IBUF                 |                2 |              4 |         2.00 |
|  Key_Flag_BUFG               | K1/Out1[3]_i_1_n_0         |                            |                1 |              4 |         4.00 |
|  Key_Flag_BUFG               | K1/Out2[3]_i_1_n_0         |                            |                1 |              4 |         4.00 |
|  Key_Flag_BUFG               | K1/Out3[3]_i_1_n_0         |                            |                2 |              4 |         2.00 |
|  Key_Flag_BUFG               | K1/Out0[3]_i_1_n_0         |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               |                            |                            |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG               | K1/Col[3]_i_1_n_0          |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | K1/DecodeOut               |                            |                3 |              4 |         1.33 |
|  delay_count_reg[15]_i_3_n_0 |                            |                            |                4 |              5 |         1.25 |
|  delay_count_reg[15]_i_3_n_0 | L1/data[7]_i_1_n_0         |                            |                3 |              8 |         2.67 |
|  delay_count_reg[15]_i_3_n_0 | L1/delay_count[15]_i_2_n_0 | L1/delay_count[15]_i_1_n_0 |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG               | Key_Flag_BUFG              | K1/flagCount[15]_i_1_n_0   |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG               |                            | K1/count[28]_i_1_n_0       |                8 |             29 |         3.63 |
|  clk_IBUF_BUFG               |                            | reset_IBUF                 |               15 |             45 |         3.00 |
+------------------------------+----------------------------+----------------------------+------------------+----------------+--------------+


