<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1R600InstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(MachineInstr *MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo</a>(TargetMachine &amp;tm)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">AnalyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a>(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">canFoldMemoryOperand</a>(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MachineInstr *MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">convertToISA</a>(MachineInstr &amp;MI, MachineFunction &amp;MF, DebugLoc DL) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">CreateTargetScheduleState</a>(const TargetMachine *TM, const ScheduleDAG *DAG) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(const std::vector&lt; MachineInstr * &gt; &amp;) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a>(const std::vector&lt; unsigned &gt; &amp;) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a>(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">getIEQOpcode</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">getIndirectAddrRegClass</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">getInstrLatency</a>(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=0) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2ac9555cfce3f5ae467d6b9dca8944a8">getInstrLatency</a>(const InstrItineraryData *ItinData, SDNode *Node) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, unsigned Channels) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(const MachineInstr &amp;MI, unsigned Op) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a>(unsigned Opcode, unsigned Op) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">getPredicationCost</a>(const MachineInstr *) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">getRegisterInfo</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(unsigned Opcode, unsigned SrcIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a>(unsigned Opcode, unsigned SrcNum) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">hasLoadFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">InsertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a0f277b1638fc703f81876c0251202324">isAExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abac964851a197e25d39272b55aefccd1">isExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a>(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">isLegalToSplitMBBAt</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad40a1dc6eed2b622bf405bbb71063c46">isLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">isMov</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">isPredicable</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">isPredicated</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">isProfitableToDupForIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">isProfitableToIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad7de21236f37a6f428869fe0c0f8994a">isProfitableToIfCvt</a>(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const BranchProbability &amp;Probability) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">isProfitableToUnpredicate</a>(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3a46762570cc6c948901e6b4fbf8377f">isSExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3202477fd2149645069442b05cd815ab">isStoreInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a680bf10f132027b98f36653d4dc763ed">isSWSExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4fa08d23385b7a2e3e5387a52194ba4a">isTruncStoreInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a9ac33db40aef61ba4fdae018bfb60e8b">isZExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">PredicateInstruction</a>(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">R600InstrInfo</a>(AMDGPUTargetMachine &amp;tm)</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">RemoveBranch</a>(MachineBasicBlock &amp;MBB) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a>(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MachineInstr *MI, unsigned Op, int64_t Imm) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
