Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 12 00:12:44 2022
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    64 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            2 |
|      6 |            3 |
|      7 |            2 |
|     10 |            2 |
|     12 |            1 |
|     13 |            2 |
|     14 |            1 |
|     15 |            2 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           39 |
| No           | No                    | Yes                    |             184 |           87 |
| No           | Yes                   | No                     |              73 |           35 |
| Yes          | No                    | No                     |            1478 |          757 |
| Yes          | No                    | Yes                    |            1092 |          481 |
| Yes          | Yes                   | No                     |              61 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------+-------------------------------------+------------------+----------------+
|    Clock Signal   |               Enable Signal              |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------------+-------------------------------------+------------------+----------------+
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0 | rst_all                             |                1 |              4 |
|  CLK_GEN/CLK_OUT1 |                                          | vga/U12/v_count_reg[8]_0            |                3 |              5 |
|  CLK_GEN/CLK_OUT3 | BTN_SCAN/p_0_in                          |                                     |                1 |              5 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/next_data_count          | rst_all                             |                2 |              6 |
| ~CLK_GEN/CLK_OUT1 | vga/MEMBUF_reg_0_63_0_2_i_2_n_0          |                                     |                2 |              6 |
| ~CLK_GEN/CLK_OUT1 | SW_IBUF[13]                              |                                     |                2 |              6 |
|  CLK_GEN/CLK_OUT1 | vga/U12/E[0]                             |                                     |                6 |              7 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                   | DISPLAY/P2S_LED/buff[16]_i_1_n_0    |                2 |              7 |
|  CLK_GEN/CLK_OUT3 | vga/U12/v_count                          |                                     |                4 |             10 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                   |                                     |                3 |             10 |
|  CLK_GEN/CLK_OUT3 |                                          | vga/U12/rdn_reg_n_0                 |                4 |             12 |
|  CLK_GEN/CLK_OUT1 |                                          | vga/U12/v_count_reg[8]_17           |                7 |             13 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[64]_i_1_n_0    |                2 |             13 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     |                                     |                2 |             14 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[63]_i_1_n_0    |                3 |             15 |
|  CLK_GEN/CLK_OUT3 |                                          | vga/U12/h_count[9]_i_1_n_0          |               11 |             15 |
|  debug_clk        | core/reg_ID_EX/A_EX[31]_i_1_n_0          | core/reg_ID_EX/Imm32_EX[31]_i_1_n_0 |                5 |             16 |
|  CLK_GEN/CLK_OUT4 |                                          |                                     |                4 |             17 |
|  CLK_GEN/CLK_OUT3 |                                          |                                     |               12 |             26 |
|  CLK_GEN/CLK_OUT3 |                                          | rst_all                             |               10 |             28 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_4[0]     | rst_all                             |               14 |             32 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_3[0]              |                                     |               23 |             32 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_4[0]              |                                     |               21 |             32 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_0[0]              |                                     |               25 |             32 |
|  CLK_GEN/CLK_OUT1 |                                          |                                     |               23 |             32 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_2[0]              |                                     |               22 |             32 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_1[0]              |                                     |               19 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_1[0]     | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_17[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_23[0]    | rst_all                             |               11 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_9[0]     | rst_all                             |               14 |             32 |
|  debug_clk        | core/reg_ID_EX/E[0]                      | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_20[0]    | rst_all                             |               12 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_3[0]     | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_24[0]    | rst_all                             |               13 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_12[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_27[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_28[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_19[0]    | rst_all                             |               12 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_10[0]    | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_0[0]     | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_13[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_18[0]    | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_11[0]    | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_15[0]    | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_25[0]    | rst_all                             |               13 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_6[0]     | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_16[0]    | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_5[0]     | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_21[0]    | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_29[0]    | rst_all                             |               12 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_7[0]     | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_2[0]     | rst_all                             |               11 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_22[0]    | rst_all                             |               16 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_26[0]    | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_30[0]    | rst_all                             |               14 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_14[0]    | rst_all                             |               15 |             32 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_8[0]     | rst_all                             |               14 |             32 |
|  CLK_GEN/CLK_OUT1 | vga/U12/should_latch_debug_data          |                                     |                6 |             48 |
|  debug_clk        | core/hazard_unit/PC_EN_IF                | rst_all                             |               26 |             68 |
|  debug_clk        | core/reg_ID_EX/A_EX[31]_i_1_n_0          |                                     |               32 |             84 |
|  debug_clk        | core/reg_EXE_MEM/p_1_in                  |                                     |               93 |            171 |
|  debug_clk        |                                          | rst_all                             |               87 |            184 |
| ~debug_clk        | core/data_ram/data[126][7]_i_1_n_0       |                                     |              506 |           1024 |
+-------------------+------------------------------------------+-------------------------------------+------------------+----------------+


