Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d580f3c5444944e58a67f4bd0f207f60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:61]
WARNING: [VRFC 10-3705] select index 6 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:62]
WARNING: [VRFC 10-3705] select index 7 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:63]
WARNING: [VRFC 10-3705] select index 8 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 5 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:61]
WARNING: [VRFC 10-3283] element index 6 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:62]
WARNING: [VRFC 10-3283] element index 7 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:63]
WARNING: [VRFC 10-3283] element index 8 into 'reg_arr' is out of bounds [D:/carlo/git/CoE113/mp02-project-files/mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v:64]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.proc_rf
Compiling module xil_defaultlib.proc_pc
Compiling module xil_defaultlib.processor_v2
Compiling module xil_defaultlib.mem_prog
Compiling module xil_defaultlib.mem_model
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
