============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:25:22 am
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
inverter             305 0.000    0.0      3.236     5.7 
logic               1338 0.000    0.0     53.317    94.3 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total               1643 0.000    0.0     56.552   100.0 

