module top;

wire input, outd,outj,outjp,clk;
wire _a,_b;

evl_zero(a_);
evl_one(b_);

evl_clock(clk);

evl_dff(input,outd,clk);

not(a_,outj);
not(b_,outp);

endmodule
