{
  "processor": "Zilog Z8530 SCC",
  "manufacturer": "Zilog",
  "year": 1981,
  "schema_version": "1.0",
  "source": "Z8530 datasheet, Zilog 1981",
  "instruction_count": 38,
  "notes": "Dual-channel Serial Communications Controller (SCC). Enhanced successor to the Z80-SIO with added HDLC/SDLC support, hardware CRC generation/checking, DMA support, and on-chip baud rate generators. Not a general-purpose CPU. 6 MHz clock. Uses register-based command interface accessed via I/O ports. Supports async, sync (bisync, monosync), and SDLC/HDLC protocols. Used in Macintosh (AppleTalk), Sun workstations, and many communications devices.",
  "instructions": [
    {"mnemonic": "WR0_CMD_NULL", "opcode": "0x00", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Register pointer / null command"},
    {"mnemonic": "WR0_POINT_HIGH", "opcode": "0x08", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Point to register 8-15"},
    {"mnemonic": "WR0_RESET_EXT", "opcode": "0x10", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Reset external/status interrupts"},
    {"mnemonic": "WR0_SEND_ABORT", "opcode": "0x18", "bytes": 1, "cycles": 3, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Send SDLC abort sequence"},
    {"mnemonic": "WR0_INT_NEXT_RX", "opcode": "0x20", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Enable interrupt on next receive character"},
    {"mnemonic": "WR0_RESET_TX_INT", "opcode": "0x28", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Reset TX interrupt pending"},
    {"mnemonic": "WR0_ERROR_RESET", "opcode": "0x30", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Error reset"},
    {"mnemonic": "WR0_RESET_IUS", "opcode": "0x38", "bytes": 1, "cycles": 3, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Reset highest IUS (interrupt under service)"},
    {"mnemonic": "WR1_CONFIG", "opcode": "0x01", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "TX/RX interrupt and data transfer mode enable"},
    {"mnemonic": "WR2_INT_VECTOR", "opcode": "0x02", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Interrupt vector (Channel B)"},
    {"mnemonic": "WR3_RX_CONFIG", "opcode": "0x03", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Receive parameters (bits/char, auto enables, etc.)"},
    {"mnemonic": "WR4_PROTOCOL", "opcode": "0x04", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "TX/RX mode (parity, stop bits, sync mode, clock rate)"},
    {"mnemonic": "WR5_TX_CONFIG", "opcode": "0x05", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Transmit parameters (DTR, TX bits/char, break, RTS)"},
    {"mnemonic": "WR6_SYNC_ADDR", "opcode": "0x06", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Sync character / SDLC address field"},
    {"mnemonic": "WR7_SYNC_FLAG", "opcode": "0x07", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Sync character / SDLC flag (0x7E)"},
    {"mnemonic": "WR8_TX_DATA", "opcode": "0x08", "bytes": 2, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Write transmit buffer"},
    {"mnemonic": "WR9_MASTER_INT", "opcode": "0x09", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Master interrupt control and reset"},
    {"mnemonic": "WR10_ENCODING", "opcode": "0x0A", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Miscellaneous TX/RX control (NRZ/NRZI/FM encoding)"},
    {"mnemonic": "WR11_CLOCK_MODE", "opcode": "0x0B", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Clock mode control (TX/RX clock sources, TRxC pin)"},
    {"mnemonic": "WR12_BRG_LOW", "opcode": "0x0C", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Baud rate generator time constant (low byte)"},
    {"mnemonic": "WR13_BRG_HIGH", "opcode": "0x0D", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Baud rate generator time constant (high byte)"},
    {"mnemonic": "WR14_BRG_CMD", "opcode": "0x0E", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Baud rate generator command (enable, source, loopback)"},
    {"mnemonic": "WR15_EXT_INT", "opcode": "0x0F", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "External/status interrupt enable"},
    {"mnemonic": "RR0_STATUS", "opcode": "0x00", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Read TX/RX buffer status and external status bits"},
    {"mnemonic": "RR1_SPECIAL", "opcode": "0x01", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Special receive conditions (parity, overrun, CRC, EOF)"},
    {"mnemonic": "RR2_INT_VECTOR", "opcode": "0x02", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Interrupt vector (modified by status on Channel B)"},
    {"mnemonic": "RR3_INT_PENDING", "opcode": "0x03", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Interrupt pending bits (Channel A only)"},
    {"mnemonic": "RR8_RX_DATA", "opcode": "0x08", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Read receive buffer"},
    {"mnemonic": "RR10_LOOP_STATUS", "opcode": "0x0A", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "SDLC loop mode status"},
    {"mnemonic": "RR12_BRG_LOW", "opcode": "0x0C", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Read BRG time constant (low byte)"},
    {"mnemonic": "RR13_BRG_HIGH", "opcode": "0x0D", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register", "flags_affected": "", "notes": "Read BRG time constant (high byte)"},
    {"mnemonic": "FRAME_ASSEMBLE", "opcode": "0xF0", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: HDLC/SDLC frame assembly (opening flag, address, control, data, FCS)"},
    {"mnemonic": "FRAME_DISASSEMBLE", "opcode": "0xF1", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: frame disassembly and field extraction"},
    {"mnemonic": "CRC_GENERATE", "opcode": "0xF2", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: CRC-16 or CRC-CCITT generation per byte"},
    {"mnemonic": "CRC_CHECK", "opcode": "0xF3", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: verify received CRC"},
    {"mnemonic": "DMA_REQUEST", "opcode": "0xF4", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: assert DMA request to host"},
    {"mnemonic": "DMA_COMPLETE", "opcode": "0xF5", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: DMA transfer acknowledgement"},
    {"mnemonic": "BRG_TICK", "opcode": "0xF6", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Internal: baud rate generator divide/tick cycle"}
  ]
}
