
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    2.90    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _375_/A (CLKBUF_X2)
     5   10.60    0.01    0.03    0.23 ^ _375_/Z (CLKBUF_X2)
                                         _013_ (net)
                  0.01    0.00    0.23 ^ _489_/A (OAI221_X1)
     1    2.09    0.01    0.02    0.25 v _489_/ZN (OAI221_X1)
                                         _124_ (net)
                  0.01    0.00    0.25 v _490_/A (INV_X1)
     1    1.39    0.01    0.01    0.27 ^ _490_/ZN (INV_X1)
                                         _003_ (net)
                  0.01    0.00    0.27 ^ result[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.61    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     5    5.80    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ result[2]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.84    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 v input10/A (BUF_X2)
     4   14.93    0.01    0.03    0.23 v input10/Z (BUF_X2)
                                         net10 (net)
                  0.01    0.00    0.23 v _365_/A (BUF_X2)
     7   13.61    0.01    0.03    0.27 v _365_/Z (BUF_X2)
                                         _010_ (net)
                  0.01    0.00    0.27 v _366_/A (INV_X2)
     7   15.70    0.02    0.03    0.29 ^ _366_/ZN (INV_X2)
                                         _011_ (net)
                  0.02    0.00    0.29 ^ _367_/A (BUF_X4)
    11   25.30    0.02    0.04    0.33 ^ _367_/Z (BUF_X4)
                                         _295_ (net)
                  0.02    0.00    0.33 ^ _638_/B (HA_X1)
     4    9.61    0.06    0.09    0.42 ^ _638_/S (HA_X1)
                                         _286_ (net)
                  0.06    0.00    0.42 ^ _397_/A1 (NOR2_X1)
     1    5.69    0.02    0.02    0.44 v _397_/ZN (NOR2_X1)
                                         _035_ (net)
                  0.02    0.00    0.44 v _399_/B1 (OAI22_X4)
     3    7.80    0.03    0.04    0.48 ^ _399_/ZN (OAI22_X4)
                                         _037_ (net)
                  0.03    0.00    0.48 ^ _400_/B2 (OAI21_X1)
     1    3.05    0.01    0.03    0.51 v _400_/ZN (OAI21_X1)
                                         _038_ (net)
                  0.01    0.00    0.51 v _407_/A (AOI21_X2)
     2    5.89    0.03    0.05    0.56 ^ _407_/ZN (AOI21_X2)
                                         _045_ (net)
                  0.03    0.00    0.56 ^ _584_/B (XNOR2_X1)
     2    2.20    0.01    0.02    0.58 v _584_/ZN (XNOR2_X1)
                                         _214_ (net)
                  0.01    0.00    0.58 v _630_/A3 (AND4_X1)
     1    1.20    0.01    0.04    0.62 v _630_/ZN (AND4_X1)
                                         _259_ (net)
                  0.01    0.00    0.62 v _631_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.70 v _631_/ZN (OR3_X1)
                                         _009_ (net)
                  0.01    0.00    0.70 v zero_flag$_SDFF_PN0_/D (DFF_X1)
                                  0.70   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.06    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.61    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.80    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ zero_flag$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.84    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 v input10/A (BUF_X2)
     4   14.93    0.01    0.03    0.23 v input10/Z (BUF_X2)
                                         net10 (net)
                  0.01    0.00    0.23 v _365_/A (BUF_X2)
     7   13.61    0.01    0.03    0.27 v _365_/Z (BUF_X2)
                                         _010_ (net)
                  0.01    0.00    0.27 v _366_/A (INV_X2)
     7   15.70    0.02    0.03    0.29 ^ _366_/ZN (INV_X2)
                                         _011_ (net)
                  0.02    0.00    0.29 ^ _367_/A (BUF_X4)
    11   25.30    0.02    0.04    0.33 ^ _367_/Z (BUF_X4)
                                         _295_ (net)
                  0.02    0.00    0.33 ^ _638_/B (HA_X1)
     4    9.61    0.06    0.09    0.42 ^ _638_/S (HA_X1)
                                         _286_ (net)
                  0.06    0.00    0.42 ^ _397_/A1 (NOR2_X1)
     1    5.69    0.02    0.02    0.44 v _397_/ZN (NOR2_X1)
                                         _035_ (net)
                  0.02    0.00    0.44 v _399_/B1 (OAI22_X4)
     3    7.80    0.03    0.04    0.48 ^ _399_/ZN (OAI22_X4)
                                         _037_ (net)
                  0.03    0.00    0.48 ^ _400_/B2 (OAI21_X1)
     1    3.05    0.01    0.03    0.51 v _400_/ZN (OAI21_X1)
                                         _038_ (net)
                  0.01    0.00    0.51 v _407_/A (AOI21_X2)
     2    5.89    0.03    0.05    0.56 ^ _407_/ZN (AOI21_X2)
                                         _045_ (net)
                  0.03    0.00    0.56 ^ _584_/B (XNOR2_X1)
     2    2.20    0.01    0.02    0.58 v _584_/ZN (XNOR2_X1)
                                         _214_ (net)
                  0.01    0.00    0.58 v _630_/A3 (AND4_X1)
     1    1.20    0.01    0.04    0.62 v _630_/ZN (AND4_X1)
                                         _259_ (net)
                  0.01    0.00    0.62 v _631_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.70 v _631_/ZN (OR3_X1)
                                         _009_ (net)
                  0.01    0.00    0.70 v zero_flag$_SDFF_PN0_/D (DFF_X1)
                                  0.70   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.06    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.61    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.80    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ zero_flag$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14133642613887787

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7119

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.702688217163086

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7356

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6970

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3215

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
46.126255

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.60e-05   1.04e-06   7.82e-07   6.78e-05  15.6%
Combinational          1.60e-04   1.48e-04   1.15e-05   3.19e-04  73.1%
Clock                  2.97e-05   1.96e-05   9.17e-08   4.94e-05  11.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e-04   1.68e-04   1.24e-05   4.36e-04 100.0%
                          58.6%      38.6%       2.8%
