============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:16:49 pm
  Module:                 ms_es_naive_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int1)             launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                                0             0 R 
      countval_reg[2]/Q      DFFSR             1  1.5   10  +109     109 R 
      drc_bufs130/A                                           +0     109   
      drc_bufs130/Y          BUFX2             4 11.7   29   +47     156 R 
    ctr/countval[2] 
    g228/A                                                    +0     156   
    g228/Y                   INVX1             1  2.3   11   +21     177 F 
    g223/A                                                    +0     177   
    g223/Y                   OR2X1             2  4.5   19   +45     222 F 
    g222/B                                                    +0     222   
    g222/Y                   NAND3X1           1  1.5   34   +33     254 R 
    drc_bufs233/A                                             +0     254   
    drc_bufs233/Y            BUFX2             1  2.0    8   +34     289 R 
    g219/C                                                    +0     289   
    g219/Y                   OAI21X1           1  2.7    5   +14     303 F 
    g218/A                                                    +0     303   
    g218/Y                   AOI22X1           1  1.5   44   +43     346 R 
    drc_bufs234/A                                             +0     346   
    drc_bufs234/Y            BUFX2             2  3.6   14   +38     384 R 
    drc_bufs230/A                                             +0     384   
    drc_bufs230/Y            INVX1             2  3.6   16   +20     403 F 
  genblk1[1].genblk1.sng/sn_out[1] 
  g144/B                                                      +0     403   
  g144/Y                     AND2X1            2  3.8   21   +48     451 F 
  g141/A                                                      +0     451   
  g141/Y                     AND2X1            1 10.9   40   +52     503 F 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        fa0/cin 
          g2/A                                                +0     503   
          g2/YS              FAX1              1  3.8   25   +87     590 R 
        fa0/s 
        ha0/b 
          g17/B                                               +0     590   
          g17/YS             HAX1              1  4.0   19   +60     650 F 
        ha0/s 
      p1/y[0] 
      g168/A                                                  +0     650   
      g168/YC                HAX1              1 10.9   41   +69     718 F 
      g167/A                                                  +0     718   
      g167/YC                FAX1              1  7.1   29   +92     810 F 
      g166/C                                                  +0     810   
      g166/YS                FAX1              2 11.0   33   +97     907 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g825/B                                                  +0     907   
      g825/YC                FAX1              1  7.1   29   +88     996 F 
      g821/C                                                  +0     996   
      g821/YC                FAX1              1  7.1   29   +82    1077 F 
      g817/C                                                  +0    1077   
      g817/YC                FAX1              1  7.1   26   +82    1159 F 
      g813/C                                                  +0    1159   
      g813/YC                FAX1              1  7.1   27   +81    1240 F 
      g809/C                                                  +0    1240   
      g809/YC                FAX1              1  7.1   27   +81    1321 F 
      g805/C                                                  +0    1321   
      g805/YC                FAX1              1  7.1   27   +81    1402 F 
      g801/C                                                  +0    1402   
      g801/YC                FAX1              1  7.1   27   +81    1483 F 
      g797/C                                                  +0    1483   
      g797/YC                FAX1              1  7.1   27   +81    1565 F 
      g793/C                                                  +0    1565   
      g793/YC                FAX1              1 10.9   37   +89    1654 F 
      g2/A                                                    +0    1654   
      g2/YS                  FAX1              1  2.8   21   +84    1737 R 
      g787/A                                                  +0    1737   
      g787/Y                 MUX2X1            1  1.5   21   +23    1760 F 
      g786/A                                                  +0    1760   
      g786/Y                 INVX1             1  2.0    0    +4    1764 R 
      countval_reg[11]/D     DFFSR                            +0    1764   
      countval_reg[11]/CLK   setup                       0   +70    1835 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3115ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
