

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu May  2 16:52:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  116161|  120033|  116161|  120033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  116160|  120032|  60 ~ 62 |          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      55|      55|         3|          1|          1|    54|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 12 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 14 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_3, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten43, -112" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten43, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 18 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 20 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi_1)"   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 22 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten29, 176" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 24 'select' 'select_ln37' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 25 'select' 'select_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln37_1 to i8" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 26 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 %zext_ln203, 11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 27 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln11, true" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 28 'xor' 'xor_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 29 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln14, %xor_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 30 'and' 'and_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln37, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 31 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln11" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 33 'or' 'or_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %or_ln37, i5 0, i5 %f_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 34 'select' 'select_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln37_3 = select i1 %and_ln37, i4 %c, i4 %select_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 35 'select' 'select_ln37_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_3 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 36 'zext' 'zext_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln37, %mul_ln203" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 38 'bitconcatenate' 'tmp_24_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 40 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln37_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 41 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %select_ln37_2 to i11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 42 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %select_ln37_2 to i12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 43 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln203_6 = add i12 %zext_ln203_11, %tmp_24_cast" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 44 'add' 'add_ln203_6' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_6 to i64" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 45 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 46 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 47 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_2.cpp:41]   --->   Operation 48 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %Filter1_Loop ]" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 49 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %Filter1_Loop ]" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 50 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %Filter2_Loop_begin ], [ %select_ln21_3, %Filter1_Loop ]" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21_1, %Filter1_Loop ]" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 52 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_15 = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_V, %Filter1_Loop ]"   --->   Operation 53 'phi' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 54 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln37_3, %zext_ln21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 56 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %indvar_flatten21, -10" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i6 %indvar_flatten21, 1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 58 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %Filter1_Loop" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 60 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %indvar_flatten, -14" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 61 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 62 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 63 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 64 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 65 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 66 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 67 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 68 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i3 0, i3 %ch_0" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 69 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i4" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 71 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %select_ln37_3, %zext_ln21_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 72 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i4 %select_ln37_3, i4 %add_ln26" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 73 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln18, i4 %add_ln26_1, i4 %select_ln18_2" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 74 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.65ns)   --->   "%ch = add i3 %select_ln21, 1" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 75 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %indvar_flatten, 1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 76 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i5 1, i5 %add_ln21" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 77 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %select_ln18_1 to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 78 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_s to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 80 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 81 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 82 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 83 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln37_1, %zext_ln18" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 84 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln18 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 85 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 86 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 87 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln21_2, %sext_ln1116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 92 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %select_ln21_2 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 93 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 94 'add' 'add_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 95 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 96 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_8 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 97 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %p_shl_cast, %zext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 98 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i3 %select_ln21 to i7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 99 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %select_ln21 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 100 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_2, %sub_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 101 'add' 'add_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_31_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 102 'bitconcatenate' 'tmp_31_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_10, %tmp_31_cast" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 103 'add' 'add_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i11 %add_ln1116_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 104 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 105 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_3, %sub_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 106 'add' 'add_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 108 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 109 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 110 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 12.0>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6986) nounwind" [cnn_ap_type/conv_2.cpp:25]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6986)" [cnn_ap_type/conv_2.cpp:25]   --->   Operation 115 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7987) nounwind" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 117 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 118 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 119 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 120 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1116_1, %sext_ln1118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 121 'mul' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 122 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_15, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 123 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 124 'zext' 'zext_ln728' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 125 'zext' 'zext_ln703' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 126 'add' 'ret_V' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 127 'partselect' 'w_sum_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6986, i32 %tmp_5)" [cnn_ap_type/conv_2.cpp:27]   --->   Operation 128 'specregionend' 'empty_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 129 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 130 'getelementptr' 'conv_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 131 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 7 <SV = 4> <Delay = 7.27>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 132 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_s to i14" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 133 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_15" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 134 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 135 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 14.4>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 137 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 138 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 139 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 140 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 141 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 142 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 143 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 144 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 145 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 146 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_10, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 148 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 149 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 150 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 151 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 152 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 153 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 154 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 155 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 156 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 157 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 158 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 159 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 160 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 161 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_8 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 162 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 163 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 16.8>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 164 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 165 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 166 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 167 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 168 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 169 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 170 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 171 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 172 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 173 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 174 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 175 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 176 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 177 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 1023, i11 1022" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 178 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 179 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 180 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 181 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 182 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 183 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 184 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 185 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 186 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 187 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 11.4>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 188 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 189 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 190 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 191 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 192 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 192 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 193 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_1)" [cnn_ap_type/conv_2.cpp:38]   --->   Operation 195 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln37_2, 1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 196 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 %indvar_flatten29, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 197 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 198 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten43', cnn_ap_type/conv_2.cpp:8) with incoming values : ('add_ln8', cnn_ap_type/conv_2.cpp:8) [7]  (1.77 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn_ap_type/conv_2.cpp:37) with incoming values : ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [8]  (0 ns)
	'add' operation ('r', cnn_ap_type/conv_2.cpp:8) [16]  (1.74 ns)
	'select' operation ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [21]  (1.02 ns)
	'mul' operation of DSP[33] ('mul_ln203', cnn_ap_type/conv_2.cpp:35) [23]  (3.36 ns)
	'add' operation of DSP[33] ('add_ln203', cnn_ap_type/conv_2.cpp:35) [33]  (3.02 ns)
	'add' operation ('add_ln203_6', cnn_ap_type/conv_2.cpp:35) [40]  (1.55 ns)

 <State 3>: 6.68ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn_ap_type/conv_2.cpp:21) with incoming values : ('select_ln21_3', cnn_ap_type/conv_2.cpp:21) [47]  (0 ns)
	'icmp' operation ('icmp_ln21', cnn_ap_type/conv_2.cpp:21) [60]  (1.36 ns)
	'select' operation ('select_ln18', cnn_ap_type/conv_2.cpp:18) [61]  (0.993 ns)
	'add' operation ('wc', cnn_ap_type/conv_2.cpp:21) [75]  (1.56 ns)
	'add' operation ('add_ln26_1', cnn_ap_type/conv_2.cpp:26) [87]  (1.74 ns)
	'select' operation ('select_ln21_2', cnn_ap_type/conv_2.cpp:21) [89]  (1.02 ns)

 <State 4>: 15.1ns
The critical path consists of the following:
	'add' operation ('add_ln18', cnn_ap_type/conv_2.cpp:18) [69]  (1.74 ns)
	'mul' operation of DSP[91] ('mul_ln1117', cnn_ap_type/conv_2.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[91] ('add_ln1117', cnn_ap_type/conv_2.cpp:26) [91]  (3.02 ns)
	'sub' operation ('sub_ln1117', cnn_ap_type/conv_2.cpp:26) [95]  (0 ns)
	'add' operation ('add_ln1117_1', cnn_ap_type/conv_2.cpp:26) [106]  (3.76 ns)
	'getelementptr' operation ('input_V_addr', cnn_ap_type/conv_2.cpp:26) [108]  (0 ns)
	'load' operation ('input_V_load', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [111]  (3.25 ns)

 <State 5>: 12.1ns
The critical path consists of the following:
	'load' operation ('conv_2_weights_V_loa', cnn_ap_type/conv_2.cpp:26) on array 'conv_2_weights_V' [109]  (3.25 ns)
	'mul' operation of DSP[113] ('r.V', cnn_ap_type/conv_2.cpp:26) [113]  (6.38 ns)
	'add' operation ('ret.V', cnn_ap_type/conv_2.cpp:26) [118]  (2.43 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_2_bias_V_addr', cnn_ap_type/conv_2.cpp:31) [126]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/conv_2.cpp:31) on array 'conv_2_bias_V' [127]  (3.25 ns)

 <State 7>: 7.28ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/conv_2.cpp:31) on array 'conv_2_bias_V' [127]  (3.25 ns)
	'add' operation ('tmp.V', cnn_ap_type/conv_2.cpp:31) [129]  (1.81 ns)
	'icmp' operation ('icmp_ln885', cnn_ap_type/conv_2.cpp:34) [130]  (2.21 ns)

 <State 8>: 14.5ns
The critical path consists of the following:
	'sub' operation ('tmp.V', cnn_ap_type/conv_2.cpp:34) [134]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_type/conv_2.cpp:34) [135]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_type/conv_2.cpp:34) [138]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_type/conv_2.cpp:34) [139]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/conv_2.cpp:34) [141]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_type/conv_2.cpp:34) [143]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/conv_2.cpp:34) [150]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_type/conv_2.cpp:34) [156]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', cnn_ap_type/conv_2.cpp:34) [161]  (2.55 ns)
	'lshr' operation ('lshr_ln908', cnn_ap_type/conv_2.cpp:34) [162]  (0 ns)
	'select' operation ('m', cnn_ap_type/conv_2.cpp:34) [167]  (0 ns)
	'add' operation ('m', cnn_ap_type/conv_2.cpp:34) [169]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_type/conv_2.cpp:34) [173]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_type/conv_2.cpp:34) [176]  (3.76 ns)
	'dcmp' operation ('tmp_4', cnn_ap_type/conv_2.cpp:34) [184]  (5.46 ns)

 <State 10>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4', cnn_ap_type/conv_2.cpp:34) [184]  (5.46 ns)
	'and' operation ('and_ln924', cnn_ap_type/conv_2.cpp:34) [185]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [190]  (1.77 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [190]  (0 ns)
	'store' operation ('store_ln35', cnn_ap_type/conv_2.cpp:35) of variable '__Val2__' on array 'conv_out_V' [191]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
