
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000637                       # Number of seconds simulated
sim_ticks                                   636534000                       # Number of ticks simulated
final_tick                                  636534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121539                       # Simulator instruction rate (inst/s)
host_op_rate                                   236367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42827897                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449016                       # Number of bytes of host memory used
host_seconds                                    14.86                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         364928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             461312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       102976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          102976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         151420034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         573304804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724724838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    151420034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        151420034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161776119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161776119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161776119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        151420034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        573304804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            886500957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192206500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2603                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7209                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 445440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  461376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               166592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   168                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     636532000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.160248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.610033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.065841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          456     28.32%     28.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          376     23.35%     51.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          188     11.68%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          115      7.14%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      5.47%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      3.48%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      2.86%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.30%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248     15.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.244898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.922999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.345556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             78     53.06%     53.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42     28.57%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            19     12.93%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.72%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.68%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.68%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.360544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.341449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              121     82.31%     82.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.72%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     11.56%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      3.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        94016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       351424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       153920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 147699887.201626300812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 552089911.929292082787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241809549.843370497227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57298250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    201920000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15154477750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38021.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35412.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5821927.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    128718250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               259218250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18494.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37244.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       699.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64872.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7989660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4220040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29545320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9453420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             70949040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1367040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196794210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12454560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          4869120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              386198970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            606.721668                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            477271250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1243000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     13384000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     32432250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     137344250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    431590500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3591420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1889910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20141940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3100680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63191910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4154400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       150865890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32543520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         21035880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              344769630                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            541.635843                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            487139000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7919250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     71542500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     84751500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     122755750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    330845000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  188953                       # Number of BP lookups
system.cpu.branchPred.condPredicted            188953                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                98960                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25454                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           98960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              86229                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12731                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1661                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      687614                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120988                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           622                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      214856                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           447                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       636534000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1273069                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             258376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2044230                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      188953                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             111683                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        922521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2301                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          366                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    214520                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2843                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1192695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.331912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.643980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   593531     49.76%     49.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6592      0.55%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45032      3.78%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42749      3.58%     57.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12323      1.03%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61001      5.11%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12670      1.06%     64.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31641      2.65%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   387156     32.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1192695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148423                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.605750                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   235215                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                376806                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    553412                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18538                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8724                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3895349                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8724                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   246197                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  171076                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5876                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    559224                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                201598                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3855384                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3314                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15073                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 101053                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  80922                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4440988                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8545708                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3796825                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2796998                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   422747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     88069                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               688896                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125401                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37772                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11681                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3796160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 256                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3706234                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3660                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          283398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       436410                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1192695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.107445                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.850614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              406536     34.09%     34.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               60312      5.06%     39.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               96616      8.10%     47.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91761      7.69%     54.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122942     10.31%     65.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116004      9.73%     74.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101006      8.47%     83.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80561      6.75%     90.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              116957      9.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1192695                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13375     10.65%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   678      0.54%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     11.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.02%     11.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   601      0.48%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             56999     45.39%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            46989     37.42%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    899      0.72%     95.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   661      0.53%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5271      4.20%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               57      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6072      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1684572     45.45%     45.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9072      0.24%     45.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1973      0.05%     45.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429564     11.59%     57.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  617      0.02%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19371      0.52%     58.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1544      0.04%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296890      8.01%     66.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                671      0.02%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.37%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8010      0.22%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.61%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               236102      6.37%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96046      2.59%     87.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          445914     12.03%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25750      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3706234                       # Type of FU issued
system.cpu.iq.rate                           2.911259                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      125570                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4510700                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2004280                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1625348                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4223693                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2075616                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042385                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1658750                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2166982                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108001                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        47084                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8631                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8724                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  105330                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16415                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3796416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               948                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                688896                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125401                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1005                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 14607                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3346                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6933                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10279                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3686991                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                674965                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19243                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       795946                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150832                       # Number of branches executed
system.cpu.iew.exec_stores                     120981                       # Number of stores executed
system.cpu.iew.exec_rate                     2.896144                       # Inst execution rate
system.cpu.iew.wb_sent                        3671427                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3667733                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2430734                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3830131                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.881017                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634635                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          283458                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8656                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1148682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.058302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.223042                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       446340     38.86%     38.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104831      9.13%     47.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        85061      7.41%     55.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48244      4.20%     59.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        86138      7.50%     67.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43079      3.75%     70.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50260      4.38%     75.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        46007      4.01%     79.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       238722     20.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1148682                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                238722                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4706435                       # The number of ROB reads
system.cpu.rob.rob_writes                     7637430                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.704763                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704763                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.418918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.418918                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3491644                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1391103                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2777707                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016211                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    640883                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   791880                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1104422                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.785107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              445202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.780732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.785107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1389992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1389992                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       554338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          554338                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115554                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       669892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           669892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       669892                       # number of overall hits
system.cpu.dcache.overall_hits::total          669892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21034                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1219                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        22253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22253                       # number of overall misses
system.cpu.dcache.overall_misses::total         22253                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1229893500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1229893500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     78340498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78340498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1308233998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1308233998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1308233998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1308233998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       575372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       575372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       692145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       692145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       692145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       692145                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036557                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010439                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032151                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58471.688694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58471.688694                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64266.200164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64266.200164                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58789.106997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58789.106997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58789.106997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58789.106997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28883                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               451                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.042129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   112.375000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1609                       # number of writebacks
system.cpu.dcache.writebacks::total              1609                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16463                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16551                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4571                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5702                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5702                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    306278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    306278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74824498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74824498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    381102498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    381102498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    381102498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    381102498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67004.594181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67004.594181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66157.823165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66157.823165                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66836.635917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66836.635917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66836.635917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66836.635917                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5190                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.652836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               89407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.946680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.652836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            430542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           430542                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       212418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          212418                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       212418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           212418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       212418                       # number of overall hits
system.cpu.icache.overall_hits::total          212418                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2100                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2100                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2100                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2100                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2100                       # number of overall misses
system.cpu.icache.overall_misses::total          2100                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136580499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136580499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136580499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136580499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136580499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136580499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       214518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       214518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       214518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       214518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       214518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       214518                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009789                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009789                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65038.332857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65038.332857                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65038.332857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65038.332857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65038.332857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65038.332857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1863                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.520000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          994                       # number of writebacks
system.cpu.icache.writebacks::total               994                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          593                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          593                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1507                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1507                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1507                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1507                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1507                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1507                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105674499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105674499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105674499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105674499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105674499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105674499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70122.428003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70122.428003                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70122.428003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70122.428003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70122.428003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70122.428003                       # average overall mshr miss latency
system.cpu.icache.replacements                    994                       # number of replacements
system.membus.snoop_filter.tot_requests         13393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    636534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1609                       # Transaction distribution
system.membus.trans_dist::WritebackClean          994                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3581                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1131                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4571                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       467904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       467904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7209                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001942                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044029                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7195     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7209                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25115500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7989748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           29963000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
