Analysis & Synthesis report for Lab3_BL
Fri Nov 23 17:56:59 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: vga_controller:inst
 15. Parameter Settings for User Entity Instance: vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "video_blank:inst6|color_decoder:color_dec"
 18. SignalTap II Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 23 17:56:59 2018           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; Lab3_BL                                         ;
; Top-level Entity Name           ; lab3_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 727                                             ;
; Total pins                      ; 31                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 61,440                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab3_top           ; Lab3_BL            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+
; ../lab3_materials/video_draw.vhd                                   ; yes             ; User VHDL File                               ; C:/lab3_materials/video_draw.vhd                                                 ;             ;
; ../lab3_materials/video_blank.vhd                                  ; yes             ; User VHDL File                               ; C:/lab3_materials/video_blank.vhd                                                ;             ;
; ../lab3_materials/vga_controller.vhd                               ; yes             ; User VHDL File                               ; C:/lab3_materials/vga_controller.vhd                                             ;             ;
; ../lab3_materials/lab3_top.bdf                                     ; yes             ; User Block Diagram/Schematic File            ; C:/lab3_materials/lab3_top.bdf                                                   ;             ;
; ../lab3_materials/color_decoder.vhd                                ; yes             ; User VHDL File                               ; C:/lab3_materials/color_decoder.vhd                                              ;             ;
; vga_clk.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Lab3/vga_clk.vhd                                                              ; vga_clk     ;
; vga_clk/vga_clk_0002.v                                             ; yes             ; User Verilog HDL File                        ; C:/Lab3/vga_clk/vga_clk_0002.v                                                   ; vga_clk     ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf      ;             ;
; db/sld_ela_trigger_flow_sel_pi31.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/sld_ela_trigger_flow_sel_pi31.tdf                                     ;             ;
; db/sld_reserved_lab3_bl_auto_signaltap_0_flow_mgr_c90c.v           ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Lab3/db/sld_reserved_lab3_bl_auto_signaltap_0_flow_mgr_c90c.v                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_c784.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/altsyncram_c784.tdf                                                   ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/mux_dlc.tdf                                                           ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/decode_vnf.tdf                                                        ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cntr_u8i.tdf                                                          ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cmpr_d9c.tdf                                                          ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cntr_22j.tdf                                                          ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cntr_09i.tdf                                                          ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cntr_kri.tdf                                                          ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab3/db/cmpr_99c.tdf                                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld264f12aa/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Lab3/db/ip/sld264f12aa/alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab.v                   ; alt_sld_fab ;
; db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv            ; alt_sld_fab ;
; db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv         ; alt_sld_fab ;
; db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd       ; alt_sld_fab ;
; db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv         ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 413                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 340                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 64                       ;
;     -- 5 input functions                    ; 50                       ;
;     -- 4 input functions                    ; 49                       ;
;     -- <=3 input functions                  ; 175                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 727                      ;
;                                             ;                          ;
; I/O pins                                    ; 31                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 61440                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 456                      ;
; Total fan-out                               ; 4589                     ;
; Average fan-out                             ; 3.93                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab3_top                                                                                                                               ; 340 (2)           ; 727 (0)      ; 61440             ; 0          ; 31   ; 0            ; |lab3_top                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 248 (2)           ; 637 (60)     ; 61440             ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 246 (0)           ; 577 (0)      ; 61440             ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 246 (68)          ; 577 (203)    ; 61440             ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 4 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 61440             ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_c784:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 61440             ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c784:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 11 (11)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)             ; 98 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)             ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; work         ;
;                   |sld_ela_trigger_flow_sel_pi31:auto_generated|                                                                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_pi31:auto_generated                                                                                       ; work         ;
;                      |sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                    ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_pi31:auto_generated|sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 51 (14)           ; 103 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u8i:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 14 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 14 (14)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |vga_clk:inst7|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|vga_clk:inst7                                                                                                                                                                                                                                                                                                                              ; vga_clk      ;
;       |vga_clk_0002:vga_clk_inst|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|vga_clk:inst7|vga_clk_0002:vga_clk_inst                                                                                                                                                                                                                                                                                                    ; vga_clk      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 30           ; 2048         ; 30           ; 61440 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_pi31:auto_generated|sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |lab3_top|vga_clk:inst7                                                                                                                                                                                                                                                                                                      ; vga_clk.vhd     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; video_blank:inst6|vga_b[0]             ; Stuck at GND due to stuck port data_in ;
; video_blank:inst6|vga_r[0..7]          ; Stuck at GND due to stuck port data_in ;
; video_blank:inst6|vga_g[0..7]          ; Stuck at GND due to stuck port data_in ;
; video_blank:inst6|vga_b[1..7]          ; Stuck at GND due to stuck port data_in ;
; vga_controller:inst|vga_blank          ; Stuck at VCC due to stuck port data_in ;
; vga_controller:inst|vga_vsr            ; Stuck at GND due to stuck port data_in ;
; vga_controller:inst|vga_hsr            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 727   ;
; Number of registers using Synchronous Clear  ; 121   ;
; Number of registers using Synchronous Load   ; 168   ;
; Number of registers using Asynchronous Clear ; 288   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 388   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:inst ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; max_h          ; 800    ; Signed Integer                         ;
; s_h            ; 96     ; Signed Integer                         ;
; bp_h           ; 48     ; Signed Integer                         ;
; rgb_h          ; 640    ; Signed Integer                         ;
; fp_h           ; 16     ; Signed Integer                         ;
; max_v          ; 524    ; Signed Integer                         ;
; s_v            ; 2      ; Signed Integer                         ;
; bp_v           ; 31     ; Signed Integer                         ;
; rgb_v          ; 480    ; Signed Integer                         ;
; fp_v           ; 11     ; Signed Integer                         ;
; pixls          ; 307200 ; Signed Integer                         ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 105                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                         ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c                                                       ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_blank:inst6|color_decoder:color_dec"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 30                  ; 30               ; 2048         ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 31                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                   ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; clk_50               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                                                                         ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                                                            ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                                                            ; N/A     ;
; vga_b[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_b[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_blank            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                           ; N/A     ;
; vga_blank            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                           ; N/A     ;
; vga_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; vga_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; vga_g[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_g[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_hs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_hs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_r[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_sync             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_sync             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_vs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; vga_vs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Fri Nov 23 17:56:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_BL -c Lab3_BL
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /lab3_materials/video_draw.vhd
    Info (12022): Found design unit 1: video_draw-behaviour File: C:/lab3_materials/video_draw.vhd Line: 31
    Info (12023): Found entity 1: video_draw File: C:/lab3_materials/video_draw.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /lab3_materials/video_blank.vhd
    Info (12022): Found design unit 1: video_blank-behaviour File: C:/lab3_materials/video_blank.vhd Line: 31
    Info (12023): Found entity 1: video_blank File: C:/lab3_materials/video_blank.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /lab3_materials/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behaviour File: C:/lab3_materials/vga_controller.vhd Line: 64
    Info (12023): Found entity 1: vga_controller File: C:/lab3_materials/vga_controller.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /lab3_materials/lab3_top.bdf
    Info (12023): Found entity 1: lab3_top
Info (12021): Found 2 design units, including 1 entities, in source file /lab3_materials/color_decoder.vhd
    Info (12022): Found design unit 1: color_decoder-behaviour File: C:/lab3_materials/color_decoder.vhd Line: 25
    Info (12023): Found entity 1: color_decoder File: C:/lab3_materials/color_decoder.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vga_clk.vhd
    Info (12022): Found design unit 1: vga_clk-rtl File: C:/Lab3/vga_clk.vhd Line: 20
    Info (12023): Found entity 1: vga_clk File: C:/Lab3/vga_clk.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk/vga_clk_0002.v
    Info (12023): Found entity 1: vga_clk_0002 File: C:/Lab3/vga_clk/vga_clk_0002.v Line: 2
Info (12127): Elaborating entity "lab3_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:inst"
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(65): object "hpos" assigned a value but never read File: C:/lab3_materials/vga_controller.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(66): object "vpos" assigned a value but never read File: C:/lab3_materials/vga_controller.vhd Line: 66
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(86): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/lab3_materials/vga_controller.vhd Line: 86
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:inst7"
Info (12128): Elaborating entity "vga_clk_0002" for hierarchy "vga_clk:inst7|vga_clk_0002:vga_clk_inst" File: C:/Lab3/vga_clk.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i" File: C:/Lab3/vga_clk/vga_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i" File: C:/Lab3/vga_clk/vga_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Lab3/vga_clk/vga_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "video_blank" for hierarchy "video_blank:inst6"
Warning (10036): Verilog HDL or VHDL warning at video_blank.vhd(41): object "r_reg" assigned a value but never read File: C:/lab3_materials/video_blank.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at video_blank.vhd(42): object "g_reg" assigned a value but never read File: C:/lab3_materials/video_blank.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at video_blank.vhd(43): object "b_reg" assigned a value but never read File: C:/lab3_materials/video_blank.vhd Line: 43
Info (12128): Elaborating entity "color_decoder" for hierarchy "video_blank:inst6|color_decoder:color_dec" File: C:/lab3_materials/video_blank.vhd Line: 46
Info (12128): Elaborating entity "video_draw" for hierarchy "video_draw:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_pi31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_pi31 File: C:/Lab3/db/sld_ela_trigger_flow_sel_pi31.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab3_bl_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c File: C:/Lab3/db/sld_reserved_lab3_bl_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c784.tdf
    Info (12023): Found entity 1: altsyncram_c784 File: C:/Lab3/db/altsyncram_c784.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Lab3/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Lab3/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Lab3/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Lab3/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Lab3/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Lab3/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Lab3/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Lab3/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.11.23.17:56:53 Progress: Loading sld264f12aa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld264f12aa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Lab3/db/ip/sld264f12aa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Lab3/db/ip/sld264f12aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_hs" is stuck at GND
    Warning (13410): Pin "vga_vs" is stuck at GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at VCC
    Warning (13410): Pin "vga_b[7]" is stuck at GND
    Warning (13410): Pin "vga_b[6]" is stuck at GND
    Warning (13410): Pin "vga_b[5]" is stuck at GND
    Warning (13410): Pin "vga_b[4]" is stuck at GND
    Warning (13410): Pin "vga_b[3]" is stuck at GND
    Warning (13410): Pin "vga_b[2]" is stuck at GND
    Warning (13410): Pin "vga_b[1]" is stuck at GND
    Warning (13410): Pin "vga_b[0]" is stuck at GND
    Warning (13410): Pin "vga_g[7]" is stuck at GND
    Warning (13410): Pin "vga_g[6]" is stuck at GND
    Warning (13410): Pin "vga_g[5]" is stuck at GND
    Warning (13410): Pin "vga_g[4]" is stuck at GND
    Warning (13410): Pin "vga_g[3]" is stuck at GND
    Warning (13410): Pin "vga_g[2]" is stuck at GND
    Warning (13410): Pin "vga_g[1]" is stuck at GND
    Warning (13410): Pin "vga_g[0]" is stuck at GND
    Warning (13410): Pin "vga_r[7]" is stuck at GND
    Warning (13410): Pin "vga_r[6]" is stuck at GND
    Warning (13410): Pin "vga_r[5]" is stuck at GND
    Warning (13410): Pin "vga_r[4]" is stuck at GND
    Warning (13410): Pin "vga_r[3]" is stuck at GND
    Warning (13410): Pin "vga_r[2]" is stuck at GND
    Warning (13410): Pin "vga_r[1]" is stuck at GND
    Warning (13410): Pin "vga_r[0]" is stuck at GND
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 895 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 5103 megabytes
    Info: Processing ended: Fri Nov 23 17:56:59 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:40


