{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572717862096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572717862107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 14:04:21 2019 " "Processing started: Sat Nov 02 14:04:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572717862107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717862107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_dec_ring_cntr -c four_bit_dec_ring_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_dec_ring_cntr -c four_bit_dec_ring_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717862107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572717863885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572717863885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_dec_ring_cntr.v 3 3 " "Found 3 design units, including 3 entities, in source file four_bit_dec_ring_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_dec_ring_cntr " "Found entity 1: four_bit_dec_ring_cntr" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572717885989 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_bit_cntr " "Found entity 2: two_bit_cntr" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572717885989 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_by_four_dec " "Found entity 3: two_by_four_dec" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572717885989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717885989 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y_out four_bit_dec_ring_cntr.v(51) " "Verilog HDL Procedural Assignment error at four_bit_dec_ring_cntr.v(51): object \"y_out\" on left-hand side of assignment must have a variable data type" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572717885992 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y_out four_bit_dec_ring_cntr.v(52) " "Verilog HDL Procedural Assignment error at four_bit_dec_ring_cntr.v(52): object \"y_out\" on left-hand side of assignment must have a variable data type" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572717885992 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y_out four_bit_dec_ring_cntr.v(53) " "Verilog HDL Procedural Assignment error at four_bit_dec_ring_cntr.v(53): object \"y_out\" on left-hand side of assignment must have a variable data type" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 53 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572717885993 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y_out four_bit_dec_ring_cntr.v(54) " "Verilog HDL Procedural Assignment error at four_bit_dec_ring_cntr.v(54): object \"y_out\" on left-hand side of assignment must have a variable data type" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572717885993 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y_out four_bit_dec_ring_cntr.v(55) " "Verilog HDL Procedural Assignment error at four_bit_dec_ring_cntr.v(55): object \"y_out\" on left-hand side of assignment must have a variable data type" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572717885993 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "four_bit_dec_ring_cntr.v(17) " "Verilog HDL Instantiation warning at four_bit_dec_ring_cntr.v(17): instance has no name" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1572717885994 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572717886328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 14:04:46 2019 " "Processing ended: Sat Nov 02 14:04:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572717886328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572717886328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572717886328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717886328 ""}
