[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4508121 heartbeat IPC: 2.218 cumulative IPC: 2.218 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9011462 heartbeat IPC: 2.221 cumulative IPC: 2.219 (Simulation time: 00 hr 11 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13519096 heartbeat IPC: 2.218 cumulative IPC: 2.219 (Simulation time: 00 hr 18 min 05 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 18019982 heartbeat IPC: 2.222 cumulative IPC: 2.22 (Simulation time: 00 hr 24 min 02 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 22524642 cumulative IPC: 2.22 (Simulation time: 00 hr 30 min 12 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 22524642 cumulative IPC: 2.22 (Simulation time: 00 hr 30 min 12 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 22524643 heartbeat IPC: 2.22 cumulative IPC: 5 (Simulation time: 00 hr 30 min 12 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 35653826 heartbeat IPC: 0.7617 cumulative IPC: 0.7617 (Simulation time: 00 hr 43 min 00 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48745299 heartbeat IPC: 0.7639 cumulative IPC: 0.7628 (Simulation time: 00 hr 56 min 11 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 60878154 heartbeat IPC: 0.8242 cumulative IPC: 0.7822 (Simulation time: 01 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 72464913 heartbeat IPC: 0.8631 cumulative IPC: 0.801 (Simulation time: 01 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 84133151 heartbeat IPC: 0.857 cumulative IPC: 0.8116 (Simulation time: 01 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 95799295 heartbeat IPC: 0.8572 cumulative IPC: 0.8188 (Simulation time: 01 hr 14 min 42 sec)
Heartbeat CPU 0 instructions: 120000016 cycles: 107403741 heartbeat IPC: 0.8617 cumulative IPC: 0.8247 (Simulation time: 01 hr 18 min 31 sec)
Heartbeat CPU 0 instructions: 130000019 cycles: 119055246 heartbeat IPC: 0.8583 cumulative IPC: 0.8288 (Simulation time: 01 hr 22 min 10 sec)
Heartbeat CPU 0 instructions: 140000023 cycles: 130778798 heartbeat IPC: 0.853 cumulative IPC: 0.8314 (Simulation time: 01 hr 26 min 04 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 119970010 cumulative IPC: 0.8335 (Simulation time: 01 hr 29 min 34 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 119970010 cumulative IPC: 0.8335 (Simulation time: 01 hr 29 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/649.fotonik3d_s-10881B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8335 instructions: 100000003 cycles: 119970010
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 0.8021 Average ROB Occupancy at Mispredict: 263.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.8021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     533205 HIT:     193626 MISS:     339579 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     533205 HIT:     193626 MISS:     339579 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9026526 HIT:    1603408 MISS:    7423118 MSHR_MERGE:      66977
cpu0->cpu0_L2C LOAD         ACCESS:    1924015 HIT:     613476 MISS:    1310539 MSHR_MERGE:       7204
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    5817585 HIT:     152052 MISS:    5665533 MSHR_MERGE:      59773
cpu0->cpu0_L2C WRITE        ACCESS:     971454 HIT:     622914 MISS:     348540 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     313472 HIT:     214966 MISS:      98506 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    5989312 ISSUED:    5817585 USEFUL:     581184 USELESS:      44760
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 74.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   23552745 HIT:   23552745 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   23552745 HIT:   23552745 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   54190140 HIT:   51697990 MISS:    2492150 MSHR_MERGE:     254663
cpu0->cpu0_L1D LOAD         ACCESS:   47438749 HIT:   45260072 MISS:    2178677 MSHR_MERGE:     254662
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6411308 HIT:    6411308 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:     340083 HIT:      26610 MISS:     313473 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   20594120 HIT:   20594120 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   20594120 HIT:   20594120 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   52579229 HIT:   51924157 MISS:     655072 MSHR_MERGE:     121867
cpu0->cpu0_DTLB LOAD         ACCESS:   52579229 HIT:   51924157 MISS:     655072 MSHR_MERGE:     121867
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 145.4 cycles
cpu0->LLC TOTAL        ACCESS:    7942498 HIT:    5279195 MISS:    2663303 MSHR_MERGE:     249453
cpu0->LLC LOAD         ACCESS:    1303335 HIT:     903044 MISS:     400291 MSHR_MERGE:      25284
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    5569741 HIT:    3475342 MISS:    2094399 MSHR_MERGE:     224169
cpu0->LLC WRITE        ACCESS:     970916 HIT:     818826 MISS:     152090 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      98506 HIT:      81983 MISS:      16523 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 189.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     364031
  ROW_BUFFER_MISS:    1897725
  AVG DBUS CONGESTED CYCLE: 6.672
Channel 0 WQ ROW_BUFFER_HIT:     204893
  ROW_BUFFER_MISS:     766297
  FULL:          0
Channel 0 REFRESHES ISSUED:       9997
