Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 14:01:47 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file platform_control_sets_placed.rpt
| Design       : platform
| Device       : xc7k160t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           17 |
| No           | No                    | Yes                    |              72 |           21 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |             145 |           83 |
| Yes          | No                    | Yes                    |            1224 |          491 |
| Yes          | Yes                   | No                     |              74 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                  Enable Signal                  |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[9]    |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]    |                                                 | U9/rst                                            |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                                 | U9/rst                                            |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG | U6/M2/EN_i_1_n_0                                | U9/rst                                            |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[1]    |                                                 |                                                   |                2 |              2 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                                 | U9/rst                                            |                2 |              2 |         1.00 |
|  clk_100mhz_IBUF_BUFG | U6/M2/state                                     | U9/rst                                            |                2 |              3 |         1.50 |
| ~U8/Clk_CPU_BUFG      |                                                 | U9/rst                                            |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/shift_count[3]_i_1_n_0               | U9/rst                                            |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG      |                                                 |                                                   |                4 |              5 |         1.25 |
| ~U8/Clk_CPU_BUFG      | U10/counter_Ctrl                                | U9/rst                                            |                3 |              6 |         2.00 |
|  clk_100mhz_IBUF_BUFG | U6/M2/shift_count[5]_i_1_n_0                    | U9/rst                                            |                2 |              6 |         3.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_12 |                                                   |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_9  |                                                   |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_10 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_15 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_20 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_27 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_14 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_19 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_24 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_25 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_32 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_33 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_35 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[11]_1 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_42 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[8]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_43 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_30 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_41 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[8]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_5  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[8]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_38 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_40 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[9]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_7  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[9]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_8  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[6]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[6]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[6]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_39 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_5  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[6]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[6]_0  |                                                   |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]    |                                                 | U11/inst__0/vga_controller/h_count[9]_i_1_n_0     |                4 |             10 |         2.50 |
|  U8/clkdiv_BUFG[1]    | U11/inst__0/vga_controller/v_count              | U9/rst                                            |                5 |             10 |         2.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[7]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_6  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_16 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_22 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_36 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_37 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_31 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[10]_1 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[10]_0 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_17 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_18 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_21 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_28 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[11]_0 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_29 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_23 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_11 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_13 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_26 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst__0/vga_debugger/display_addr_reg[3]_34 |                                                   |                3 |             10 |         3.33 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/buffer[0]_i_1_n_0                    |                                                   |                4 |             16 |         4.00 |
|  clk_100mhz_IBUF_BUFG |                                                 | U11/inst__0/vga_debugger/display_addr[11]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/pulse_out[3]_i_2_n_0                         |                                                   |                5 |             17 |         3.40 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                              | U9/rst                                            |                6 |             18 |         3.00 |
|  clk_100mhz_IBUF_BUFG |                                                 |                                                   |                8 |             24 |         3.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[28][31]_i_1_n_0           | U9/rst                                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[30][31]_i_1_n_0           | U9/rst                                            |               19 |             32 |         1.68 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[26][31]_i_1_n_0           | U9/rst                                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[29][31]_i_1_n_0           | U9/rst                                            |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[11][31]_i_1_n_0           | U9/rst                                            |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[21][31]_i_1_n_0           | U9/rst                                            |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[2][31]_i_1_n_0            | U9/rst                                            |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[24][31]_i_1_n_0           | U9/rst                                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[3][31]_i_1_n_0            | U9/rst                                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[5][31]_i_1_n_0            | U9/rst                                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[10][31]_i_1_n_0           | U9/rst                                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[6][31]_i_1_n_0            | U9/rst                                            |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[15][31]_i_1_n_0           | U9/rst                                            |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[7][31]_i_1_n_0            | U9/rst                                            |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[16][31]_i_1_n_0           | U9/rst                                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[20][31]_i_1_n_0           | U9/rst                                            |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[27][31]_i_1_n_0           | U9/rst                                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[8][31]_i_1_n_0            | U9/rst                                            |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[9][31]_i_1_n_0            | U9/rst                                            |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[22][31]_i_1_n_0           | U9/rst                                            |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register                           | U9/rst                                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[23][31]_i_1_n_0           | U9/rst                                            |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[31][31]_i_1_n_0           | U9/rst                                            |               22 |             32 |         1.45 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[18][31]_i_1_n_0           | U9/rst                                            |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[13][31]_i_1_n_0           | U9/rst                                            |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[19][31]_i_1_n_0           | U9/rst                                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[4][31]_i_1_n_0            | U9/rst                                            |                9 |             32 |         3.56 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                               | U9/rst                                            |                9 |             32 |         3.56 |
| ~U8/Clk_CPU_BUFG      | U10/counter1_Lock                               | U9/rst                                            |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      |                                                 | U9/rst                                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[17][31]_i_1_n_0           | U9/rst                                            |               15 |             32 |         2.13 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                                | U9/rst                                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[12][31]_i_1_n_0           | U9/rst                                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[25][31]_i_1_n_0           | U9/rst                                            |                9 |             32 |         3.56 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                               | U9/rst                                            |               11 |             32 |         2.91 |
|  clk_100mhz_IBUF_BUFG | U9/rst_counter[0]_i_1_n_0                       | U9/counter[0]_i_1_n_0                             |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/sel                                          | U9/counter[0]_i_1_n_0                             |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/U2/Regs_U/register[14][31]_i_1_n_0           | U9/rst                                            |               11 |             32 |         2.91 |
|  clk_100mhz_IBUF_BUFG |                                                 | U9/rst                                            |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0                        | U9/rst                                            |                9 |             33 |         3.67 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0                        | U9/rst                                            |               10 |             33 |         3.30 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                              |                                                   |               40 |             48 |         1.20 |
|  clk_100mhz_IBUF_BUFG | U6/M2/buffer[63]_i_1_n_0                        |                                                   |               34 |             64 |         1.88 |
+-----------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


