hmLoadTopic({
hmKeywords:"AlphaAXP,AlphaCPU,Architecture,Asynchrony,Attribution,Boundary,Box,Boxes,Capability,Concern,Control,Coupling,Cycle,Delegation,Device,Dispatch,Documentation,Domain,EMulatR,Encapsulation,Execute,ExecutionBox,ExecutionUnit,Fidelity,Function,FunctionalDomain,Grain,Invocation,Isolation,JIT,Meaning,Microarchitecture,Model,Modularity,Monolith,Optimization,Ordering,Partitioning,Pipeline,PipelineSlot,PipelineStage,Responsibility,Scheduling,SemanticDomain,Separation,Serialization,SideEffects,Simulation,Stage,Stall,State,Subsystem,Subsystem,Testability,Timing,Vectorization,Verification,Work,Writeback",
hmTitle:"4.2 Box-Based Execution Model",
hmDescription:"4.2.1 Conceptual Model  In EMulatR, Boxes are not pipeline stages and not execution units in the scheduling sense. They are functional domains that group related architectural...",
hmPrevLink:"4_1-purpose-of-this-chapter.html",
hmNextLink:"chapter-4_3-relationship-betwe.html",
hmParentLink:"chapter-4---functionexecution-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-4---functionexecution-.html\">Chapter 4 - Functional Execution Domains (&quot;Boxes)<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 4 - Functional Execution Domains (\"Boxes) > 4.2 Box-Based Execution Model",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">4.2 Box-Based Execution Model<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">4.2.1 Conceptual Model<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">In EMulatR, Boxes are not pipeline stages and not execution units in the scheduling sense. They are functional domains that group related architectural behavior. EMulatR adopts the Alpha AXP Box model not as a microarchitectural simulation, but as a clean architectural responsibility partitioning.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Key principle: Boxes are semantic domains, not pipeline stages. They encapsulate what kind of work is being performed — not when it is performed.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Boxes do not own time, do not schedule instructions, do not advance the pipeline, and do not store architectural state independently. Instead:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Boxes are invoked by grains during the Execute (EX) stage<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Boxes operate synchronously within the caller\'s cycle<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Boxes act on state owned by AlphaCPU, the pipeline slot, or shared subsystems<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Boxes write results into the pipeline slot for writeback<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Think of a Box as a capability boundary, not a control boundary.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">4.2.2 Boxes vs Pipeline Stages<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">A common misconception is to equate Boxes with pipeline stages. This is explicitly incorrect in EMulatR:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Pipeline Stages — control when an instruction advances (timing and ordering)<\/p>\n\r<p class=\"p_Normal\">Execution Boxes — define what semantic work occurs (meaning and side effects)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">90% of real work occurs in grain-&gt;execute() during the EX stage, but execution logic is delegated to the appropriate Box:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Pipeline&nbsp;EX&nbsp;Stage<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;+--&gt;&nbsp;grain-&gt;execute(slot)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;+--&gt;&nbsp;EBox&nbsp;\/&nbsp;FBox&nbsp;\/&nbsp;MBox&nbsp;\/&nbsp;CBox&nbsp;\/&nbsp;PalBox<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The pipeline controls ordering and serialization. Boxes control meaning and side effects.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">4.2.3 Why Boxes Exist<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Without Boxes, instruction execution would devolve into large monolithic execute functions, unmanageable cross-cutting logic, and tight coupling between unrelated subsystems. Boxes provide:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Clear separation of concerns — each domain has one job<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Testable functional domains — Boxes can be verified independently<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Architectural fidelity to Alpha AXP documentation<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Predictable stall behavior and clear fault attribution<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>A clean anchor for future optimizations (JIT, vectorization, async devices)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-4_3-relationship-betwe.html\" class=\"topiclink\">4.3 Execution Flow: Grains, Pipeline, and Boxes<\/a>; <a href=\"chapter-4_10-cross-box-interac.html\" class=\"topiclink\">4.10 Cross-Box Interaction Rules<\/a>.<\/span><\/p>\n\r"
})
