<profile>

<section name = "Vivado HLS Report for 'digitrec_kernel'" level="0">
<item name = "Date">Thu Oct 25 00:31:39 2018
</item>
<item name = "Version">2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">digitrec_kernel</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 2.920, 1.08</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">163863, 2846623, 163863, 2846623, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_compute_fu_647">compute, 16357, 282834, 16357, 282834, none</column>
<column name="grp_load_unsigned_long_s_fu_721">load_unsigned_long_s, 11, 1810, 11, 1810, none</column>
<column name="grp_load_unsigned_char_s_fu_739">load_unsigned_char_s, 10, 10, 10, 10, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_L">30, 30, 2, 1, 1, 30, yes</column>
<column name="- outer_loop">163830, 2846590, 16383 ~ 284659, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
