$date
	Mon Dec  1 18:25:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_brent_kung_5bit $end
$var wire 5 ! sum_out [4:0] $end
$var wire 1 " cout_out $end
$var reg 5 # a_in [4:0] $end
$var reg 5 $ b_in [4:0] $end
$var reg 1 % clk $end
$var reg 6 & ref [5:0] $end
$var integer 32 ' i [31:0] $end
$scope module DUT $end
$var wire 1 ( C2 $end
$var wire 1 ) C3 $end
$var wire 1 * C4 $end
$var wire 1 + C5 $end
$var wire 5 , G [4:0] $end
$var wire 5 - P [4:0] $end
$var wire 5 . a_in [4:0] $end
$var wire 5 / b_in [4:0] $end
$var wire 1 % clk $end
$var wire 5 0 sum_out [4:0] $end
$var wire 5 1 sum [4:0] $end
$var wire 1 2 p40 $end
$var wire 1 3 p32 $end
$var wire 1 4 p31 $end
$var wire 1 5 p20 $end
$var wire 1 6 p10 $end
$var wire 1 7 g40 $end
$var wire 1 8 g32 $end
$var wire 1 9 g31 $end
$var wire 1 : g20 $end
$var wire 1 ; g10 $end
$var wire 1 " cout_out $end
$var wire 5 < b [4:0] $end
$var wire 5 = a [4:0] $end
$var wire 1 > C1 $end
$scope begin REG_IN[0] $end
$var parameter 2 ? i $end
$scope module da $end
$var wire 1 % clk $end
$var wire 1 @ d $end
$var reg 1 A q $end
$upscope $end
$scope module db $end
$var wire 1 % clk $end
$var wire 1 B d $end
$var reg 1 C q $end
$upscope $end
$upscope $end
$scope begin REG_IN[1] $end
$var parameter 2 D i $end
$scope module da $end
$var wire 1 % clk $end
$var wire 1 E d $end
$var reg 1 F q $end
$upscope $end
$scope module db $end
$var wire 1 % clk $end
$var wire 1 G d $end
$var reg 1 H q $end
$upscope $end
$upscope $end
$scope begin REG_IN[2] $end
$var parameter 3 I i $end
$scope module da $end
$var wire 1 % clk $end
$var wire 1 J d $end
$var reg 1 K q $end
$upscope $end
$scope module db $end
$var wire 1 % clk $end
$var wire 1 L d $end
$var reg 1 M q $end
$upscope $end
$upscope $end
$scope begin REG_IN[3] $end
$var parameter 3 N i $end
$scope module da $end
$var wire 1 % clk $end
$var wire 1 O d $end
$var reg 1 P q $end
$upscope $end
$scope module db $end
$var wire 1 % clk $end
$var wire 1 Q d $end
$var reg 1 R q $end
$upscope $end
$upscope $end
$scope begin REG_IN[4] $end
$var parameter 4 S i $end
$scope module da $end
$var wire 1 % clk $end
$var wire 1 T d $end
$var reg 1 U q $end
$upscope $end
$scope module db $end
$var wire 1 % clk $end
$var wire 1 V d $end
$var reg 1 W q $end
$upscope $end
$upscope $end
$scope begin REG_OUT_SUM[0] $end
$var parameter 2 X i $end
$scope module ds $end
$var wire 1 % clk $end
$var wire 1 Y d $end
$var reg 1 Z q $end
$upscope $end
$upscope $end
$scope begin REG_OUT_SUM[1] $end
$var parameter 2 [ i $end
$scope module ds $end
$var wire 1 % clk $end
$var wire 1 \ d $end
$var reg 1 ] q $end
$upscope $end
$upscope $end
$scope begin REG_OUT_SUM[2] $end
$var parameter 3 ^ i $end
$scope module ds $end
$var wire 1 % clk $end
$var wire 1 _ d $end
$var reg 1 ` q $end
$upscope $end
$upscope $end
$scope begin REG_OUT_SUM[3] $end
$var parameter 3 a i $end
$scope module ds $end
$var wire 1 % clk $end
$var wire 1 b d $end
$var reg 1 c q $end
$upscope $end
$upscope $end
$scope begin REG_OUT_SUM[4] $end
$var parameter 4 d i $end
$scope module ds $end
$var wire 1 % clk $end
$var wire 1 e d $end
$var reg 1 f q $end
$upscope $end
$upscope $end
$scope module L1_10 $end
$var wire 1 g g_ji $end
$var wire 1 ; g_ki $end
$var wire 1 h g_kj $end
$var wire 1 i p_ji $end
$var wire 1 6 p_ki $end
$var wire 1 j p_kj $end
$upscope $end
$scope module L1_32 $end
$var wire 1 k g_ji $end
$var wire 1 8 g_ki $end
$var wire 1 l g_kj $end
$var wire 1 m p_ji $end
$var wire 1 3 p_ki $end
$var wire 1 n p_kj $end
$upscope $end
$scope module L2_20 $end
$var wire 1 ; g_ji $end
$var wire 1 : g_ki $end
$var wire 1 o g_kj $end
$var wire 1 6 p_ji $end
$var wire 1 5 p_ki $end
$var wire 1 p p_kj $end
$upscope $end
$scope module L2_31 $end
$var wire 1 ; g_ji $end
$var wire 1 9 g_ki $end
$var wire 1 8 g_kj $end
$var wire 1 6 p_ji $end
$var wire 1 4 p_ki $end
$var wire 1 3 p_kj $end
$upscope $end
$scope module L3_40 $end
$var wire 1 9 g_ji $end
$var wire 1 7 g_ki $end
$var wire 1 q g_kj $end
$var wire 1 4 p_ji $end
$var wire 1 2 p_ki $end
$var wire 1 r p_kj $end
$upscope $end
$scope module dcout $end
$var wire 1 % clk $end
$var wire 1 + d $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 d
b11 a
b10 ^
b1 [
b0 X
b100 S
b11 N
b10 I
b1 D
b0 ?
$end
#0
$dumpvars
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xc
xb
x`
x_
x]
x\
xZ
xY
xW
0V
xU
0T
xR
0Q
xP
0O
xM
0L
xK
0J
xH
0G
xF
0E
xC
0B
xA
0@
x>
bx =
bx <
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
b0 /
b0 .
bx -
bx ,
x+
x*
x)
x(
bx '
bx &
0%
b0 $
b0 #
x"
bx !
$end
#5000
0e
0_
0b
0*
09
04
0\
0(
0;
08
0)
0:
0+
07
06
03
05
02
0Y
0h
0g
0l
0k
0o
0q
0>
0j
0i
0n
0m
0p
0r
b0 1
b0 ,
b0 -
0A
0C
0F
0H
0K
0M
0P
0R
b0 =
0U
b0 <
0W
1%
#10000
0%
#15000
0"
0f
0c
0`
0]
b0 !
b0 0
0Z
1%
#20000
1B
1J
0%
b101 &
b1 $
b1 /
b100 #
b100 .
b0 '
#25000
1_
1Y
1i
1m
1p
b101 1
b101 -
b1 <
1C
b100 =
1K
1%
#30000
0%
