<profile>

<section name = "Vivado HLS Report for 'LayerNorm'" level="0">
<item name = "Date">Mon Feb 20 12:11:05 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">layernorm_kern29</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.366, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">190, 35940, 97, 35842, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="layernorm_save_data_U0">layernorm_save_data, 96, 24624, 96, 24624, none</column>
<column name="layernorm_compute_va_U0">layernorm_compute_va, 53, 24581, 53, 24581, none</column>
<column name="layernorm_compute_y_U0">layernorm_compute_y, 53, 24581, 53, 24581, none</column>
<column name="layernorm_sqrt_alg_b_U0">layernorm_sqrt_alg_b, 41, 35841, 41, 35841, none</column>
<column name="layernorm_write_U0">layernorm_write, 50, 24578, 50, 24578, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">64, -, 1848, 2976, -</column>
<column name="Instance">18, 106, 13344, 14646, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 1, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">4, 5, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="layernorm_compute_va_U0">layernorm_compute_va, 0, 32, 4013, 3602</column>
<column name="layernorm_compute_y_U0">layernorm_compute_y, 16, 64, 1360, 2381</column>
<column name="layernorm_save_data_U0">layernorm_save_data, 2, 10, 7227, 7370</column>
<column name="layernorm_sqrt_alg_b_U0">layernorm_sqrt_alg_b, 0, 0, 658, 836</column>
<column name="layernorm_write_U0">layernorm_write, 0, 0, 86, 457</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="in_compute_V_V_0_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_10_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_11_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_12_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_13_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_14_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_15_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_1_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_2_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_3_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_4_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_5_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_6_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_7_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_8_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_V_V_9_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_0_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_10_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_11_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_12_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_13_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_14_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_15_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_1_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_2_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_3_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_4_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_5_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_6_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_7_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_8_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_V_V_9_U">2, 54, 60, 145, 32, 4640</column>
<column name="in_compute_y_factor_s_0_U">0, 5, 44, 2, 32, 64</column>
<column name="in_sqrt_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_0_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_10_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_11_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_12_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_13_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_14_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_15_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_1_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_2_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_3_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_4_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_5_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_6_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_7_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_8_U">0, 5, 44, 2, 32, 64</column>
<column name="in_write_V_V_9_U">0, 5, 44, 2, 32, 64</column>
<column name="mean_pipe1_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="mean_pipe2_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="n_pipe1_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="n_pipe2_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="n_pipe3_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="n_pipe4_V_V_U">0, 5, 44, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="layernorm_save_data_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, LayerNorm, return value</column>
<column name="in_V_data_V_dout">in, 512, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_data_V_empty_n">in, 1, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_data_V_read">out, 1, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_id_V_dout">in, 8, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_id_V_empty_n">in, 1, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_id_V_read">out, 1, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_dest_V_dout">in, 8, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_dest_V_empty_n">in, 1, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_dest_V_read">out, 1, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_user_V_dout">in, 16, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_user_V_empty_n">in, 1, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_user_V_read">out, 1, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_last_V_dout">in, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="in_V_last_V_empty_n">in, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="in_V_last_V_read">out, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="out_V_data_V_din">out, 512, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_full_n">in, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_write">out, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_id_V_din">out, 8, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_full_n">in, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_write">out, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_dest_V_din">out, 8, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_full_n">in, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_write">out, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_user_V_din">out, 16, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_full_n">in, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_write">out, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_last_V_din">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_full_n">in, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_write">out, 1, ap_fifo, out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
