<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGInstrs.h source code [llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PhysRegSUOper,llvm::ScheduleDAGInstrs,llvm::UnderlyingObject,llvm::VReg2SUnit,llvm::VReg2SUnitOperIdx "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='ScheduleDAGInstrs.h.html'>ScheduleDAGInstrs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ScheduleDAGInstrs.h - MachineInstr Scheduling ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Implements the ScheduleDAGInstrs class, which implements scheduling</i></td></tr>
<tr><th id="10">10</th><td><i>/// for a MachineInstr-based dependency graph.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_SCHEDULEDAGINSTRS_H">LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_SCHEDULEDAGINSTRS_H" data-ref="_M/LLVM_CODEGEN_SCHEDULEDAGINSTRS_H">LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/PointerIntPair.h.html">"llvm/ADT/PointerIntPair.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/SparseMultiSet.h.html">"llvm/ADT/SparseMultiSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/list.html">&lt;list&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="38">38</th><td>  <b>class</b> <a class="type" href="PseudoSourceValue.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" id="llvm::MachineFrameInfo">MachineFrameInfo</a>;</td></tr>
<tr><th id="39">39</th><td>  <b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="40">40</th><td>  <b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="41">41</th><td>  <b>class</b> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" id="llvm::MachineLoopInfo">MachineLoopInfo</a>;</td></tr>
<tr><th id="42">42</th><td>  <b>class</b> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="43">43</th><td>  <b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc" id="llvm::MCSchedClassDesc">MCSchedClassDesc</a>;</td></tr>
<tr><th id="44">44</th><td>  <b>class</b> <dfn class="type" id="llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <b>class</b> <a class="type" href="PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" id="llvm::PseudoSourceValue">PseudoSourceValue</a>;</td></tr>
<tr><th id="46">46</th><td>  <b>class</b> <dfn class="type" id="llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <b>class</b> <a class="type" href="../IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" id="llvm::UndefValue">UndefValue</a>;</td></tr>
<tr><th id="48">48</th><td>  <b>class</b> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" id="llvm::Value">Value</a>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i class="doc">/// An individual mapping from virtual register number to SUnit.</i></td></tr>
<tr><th id="51">51</th><td>  <b>struct</b> <dfn class="type def" id="llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</dfn> {</td></tr>
<tr><th id="52">52</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::VReg2SUnit::VirtReg" title='llvm::VReg2SUnit::VirtReg' data-ref="llvm::VReg2SUnit::VirtReg">VirtReg</dfn>;</td></tr>
<tr><th id="53">53</th><td>    <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="54">54</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <dfn class="decl def" id="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE" title='llvm::VReg2SUnit::VReg2SUnit' data-ref="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE">VReg2SUnit</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="117VReg" title='VReg' data-type='unsigned int' data-ref="117VReg">VReg</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="118LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="118LaneMask">LaneMask</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="119SU" title='SU' data-type='llvm::SUnit *' data-ref="119SU">SU</dfn>)</td></tr>
<tr><th id="57">57</th><td>      : <a class="member" href="#llvm::VReg2SUnit::VirtReg" title='llvm::VReg2SUnit::VirtReg' data-ref="llvm::VReg2SUnit::VirtReg">VirtReg</a>(<a class="local col7 ref" href="#117VReg" title='VReg' data-ref="117VReg">VReg</a>), <a class="member" href="#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a><a class="ref" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col8 ref" href="#118LaneMask" title='LaneMask' data-ref="118LaneMask">LaneMask</a>), <a class="member" href="#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>(<a class="local col9 ref" href="#119SU" title='SU' data-ref="119SU">SU</a>) {}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10VReg2SUnit17getSparseSetIndexEv" title='llvm::VReg2SUnit::getSparseSetIndex' data-ref="_ZNK4llvm10VReg2SUnit17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>      <b>return</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="member" href="#llvm::VReg2SUnit::VirtReg" title='llvm::VReg2SUnit::VirtReg' data-ref="llvm::VReg2SUnit::VirtReg">VirtReg</a>);</td></tr>
<tr><th id="61">61</th><td>    }</td></tr>
<tr><th id="62">62</th><td>  };</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// Mapping from virtual register to SUnit including an operand index.</i></td></tr>
<tr><th id="65">65</th><td>  <b>struct</b> <dfn class="type def" id="llvm::VReg2SUnitOperIdx" title='llvm::VReg2SUnitOperIdx' data-ref="llvm::VReg2SUnitOperIdx">VReg2SUnitOperIdx</dfn> : <b>public</b> <a class="type" href="#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> {</td></tr>
<tr><th id="66">66</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::VReg2SUnitOperIdx::OperandIndex" title='llvm::VReg2SUnitOperIdx::OperandIndex' data-ref="llvm::VReg2SUnitOperIdx::OperandIndex">OperandIndex</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <dfn class="decl def" id="_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE" title='llvm::VReg2SUnitOperIdx::VReg2SUnitOperIdx' data-ref="_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE">VReg2SUnitOperIdx</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="120VReg" title='VReg' data-type='unsigned int' data-ref="120VReg">VReg</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="121LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="121LaneMask">LaneMask</dfn>,</td></tr>
<tr><th id="69">69</th><td>                      <em>unsigned</em> <dfn class="local col2 decl" id="122OperandIndex" title='OperandIndex' data-type='unsigned int' data-ref="122OperandIndex">OperandIndex</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="123SU" title='SU' data-type='llvm::SUnit *' data-ref="123SU">SU</dfn>)</td></tr>
<tr><th id="70">70</th><td>      : <a class="type" href="#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a><a class="ref" href="#_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE" title='llvm::VReg2SUnit::VReg2SUnit' data-ref="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE">(</a><a class="local col0 ref" href="#120VReg" title='VReg' data-ref="120VReg">VReg</a>, <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#121LaneMask" title='LaneMask' data-ref="121LaneMask">LaneMask</a>, <a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>), <a class="member" href="#llvm::VReg2SUnitOperIdx::OperandIndex" title='llvm::VReg2SUnitOperIdx::OperandIndex' data-ref="llvm::VReg2SUnitOperIdx::OperandIndex">OperandIndex</a>(<a class="local col2 ref" href="#122OperandIndex" title='OperandIndex' data-ref="122OperandIndex">OperandIndex</a>) {}</td></tr>
<tr><th id="71">71</th><td>  };</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// Record a physical register access.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// For non-data-dependent uses, OpIdx == -1.</i></td></tr>
<tr><th id="75">75</th><td>  <b>struct</b> <dfn class="type def" id="llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</dfn> {</td></tr>
<tr><th id="76">76</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::PhysRegSUOper::SU" title='llvm::PhysRegSUOper::SU' data-ref="llvm::PhysRegSUOper::SU">SU</dfn>;</td></tr>
<tr><th id="77">77</th><td>    <em>int</em> <dfn class="decl" id="llvm::PhysRegSUOper::OpIdx" title='llvm::PhysRegSUOper::OpIdx' data-ref="llvm::PhysRegSUOper::OpIdx">OpIdx</dfn>;</td></tr>
<tr><th id="78">78</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::PhysRegSUOper::Reg" title='llvm::PhysRegSUOper::Reg' data-ref="llvm::PhysRegSUOper::Reg">Reg</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>    <dfn class="decl def" id="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij" title='llvm::PhysRegSUOper::PhysRegSUOper' data-ref="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij">PhysRegSUOper</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="124su" title='su' data-type='llvm::SUnit *' data-ref="124su">su</dfn>, <em>int</em> <dfn class="local col5 decl" id="125op" title='op' data-type='int' data-ref="125op">op</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126R" title='R' data-type='unsigned int' data-ref="126R">R</dfn>): <a class="member" href="#llvm::PhysRegSUOper::SU" title='llvm::PhysRegSUOper::SU' data-ref="llvm::PhysRegSUOper::SU">SU</a>(<a class="local col4 ref" href="#124su" title='su' data-ref="124su">su</a>), <a class="member" href="#llvm::PhysRegSUOper::OpIdx" title='llvm::PhysRegSUOper::OpIdx' data-ref="llvm::PhysRegSUOper::OpIdx">OpIdx</a>(<a class="local col5 ref" href="#125op" title='op' data-ref="125op">op</a>), <a class="member" href="#llvm::PhysRegSUOper::Reg" title='llvm::PhysRegSUOper::Reg' data-ref="llvm::PhysRegSUOper::Reg">Reg</a>(<a class="local col6 ref" href="#126R" title='R' data-ref="126R">R</a>) {}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13PhysRegSUOper17getSparseSetIndexEv" title='llvm::PhysRegSUOper::getSparseSetIndex' data-ref="_ZNK4llvm13PhysRegSUOper17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::PhysRegSUOper::Reg" title='llvm::PhysRegSUOper::Reg' data-ref="llvm::PhysRegSUOper::Reg">Reg</a>; }</td></tr>
<tr><th id="83">83</th><td>  };</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Use a SparseMultiSet to track physical registers. Storage is only</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// allocated once for the pass. It can be cleared in constant time and reused</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// without any frees.</i></td></tr>
<tr><th id="88">88</th><td>  <b>using</b> <dfn class="typedef" id="llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</dfn> =</td></tr>
<tr><th id="89">89</th><td>      <a class="type" href="../ADT/SparseMultiSet.h.html#llvm::SparseMultiSet" title='llvm::SparseMultiSet' data-ref="llvm::SparseMultiSet">SparseMultiSet</a>&lt;<a class="type" href="#llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</a>, <a class="type" href="../ADT/STLExtras.h.html#llvm::identity" title='llvm::identity' data-ref="llvm::identity">identity</a>&lt;<em>unsigned</em>&gt;, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// Use SparseSet as a SparseMap by relying on the fact that it never</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// compares ValueT's, only unsigned keys. This allows the set to be cleared</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// between scheduling regions in constant time as long as ValueT does not</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// require a destructor.</i></td></tr>
<tr><th id="95">95</th><td>  <b>using</b> <dfn class="typedef" id="llvm::VReg2SUnitMap" title='llvm::VReg2SUnitMap' data-type='SparseSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitMap">VReg2SUnitMap</dfn> = <a class="type" href="../ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="type" href="#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt;;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i class="doc">/// Track local uses of virtual registers. These uses are gathered by the DAG</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// builder and may be consulted by the scheduler to avoid iterating an entire</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// vreg use list.</i></td></tr>
<tr><th id="100">100</th><td>  <b>using</b> <dfn class="typedef" id="llvm::VReg2SUnitMultiMap" title='llvm::VReg2SUnitMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitMultiMap">VReg2SUnitMultiMap</dfn> = <a class="type" href="../ADT/SparseMultiSet.h.html#llvm::SparseMultiSet" title='llvm::SparseMultiSet' data-ref="llvm::SparseMultiSet">SparseMultiSet</a>&lt;<a class="type" href="#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt;;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <b>using</b> <dfn class="typedef" id="llvm::VReg2SUnitOperIdxMultiMap" title='llvm::VReg2SUnitOperIdxMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitOperIdxMultiMap">VReg2SUnitOperIdxMultiMap</dfn> =</td></tr>
<tr><th id="103">103</th><td>      <a class="type" href="../ADT/SparseMultiSet.h.html#llvm::SparseMultiSet" title='llvm::SparseMultiSet' data-ref="llvm::SparseMultiSet">SparseMultiSet</a>&lt;<a class="type" href="#llvm::VReg2SUnitOperIdx" title='llvm::VReg2SUnitOperIdx' data-ref="llvm::VReg2SUnitOperIdx">VReg2SUnitOperIdx</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt;;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</dfn> = <a class="type" href="../ADT/PointerUnion.h.html#llvm::PointerUnion" title='llvm::PointerUnion' data-ref="llvm::PointerUnion">PointerUnion</a>&lt;<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *&gt;;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>struct</b> <dfn class="type def" id="llvm::UnderlyingObject" title='llvm::UnderlyingObject' data-ref="llvm::UnderlyingObject">UnderlyingObject</dfn> : <a class="type" href="../ADT/PointerIntPair.h.html#llvm::PointerIntPair" title='llvm::PointerIntPair' data-ref="llvm::PointerIntPair">PointerIntPair</a>&lt;<a class="typedef" href="#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a>, <var>1</var>, <em>bool</em>&gt; {</td></tr>
<tr><th id="108">108</th><td>    <dfn class="decl def" id="_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb" title='llvm::UnderlyingObject::UnderlyingObject' data-ref="_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb">UnderlyingObject</dfn>(<a class="typedef" href="#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col7 decl" id="127V" title='V' data-type='ValueType' data-ref="127V">V</dfn>, <em>bool</em> <dfn class="local col8 decl" id="128MayAlias" title='MayAlias' data-type='bool' data-ref="128MayAlias">MayAlias</dfn>)</td></tr>
<tr><th id="109">109</th><td>        : <a class="type" href="../ADT/PointerIntPair.h.html#llvm::PointerIntPair" title='llvm::PointerIntPair' data-ref="llvm::PointerIntPair">PointerIntPair</a>&lt;<a class="typedef" href="#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a>, <var>1</var>, <em>bool</em>&gt;<a class="ref" href="../ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a><a class="ref fake" href="../ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col7 ref" href="#127V" title='V' data-ref="127V">V</a>, <a class="local col8 ref" href="#128MayAlias" title='MayAlias' data-ref="128MayAlias">MayAlias</a>) {}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <a class="typedef" href="#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="decl def" id="_ZNK4llvm16UnderlyingObject8getValueEv" title='llvm::UnderlyingObject::getValue' data-ref="_ZNK4llvm16UnderlyingObject8getValueEv">getValue</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>(); }</td></tr>
<tr><th id="112">112</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16UnderlyingObject8mayAliasEv" title='llvm::UnderlyingObject::mayAlias' data-ref="_ZNK4llvm16UnderlyingObject8mayAliasEv">mayAlias</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair6getIntEv" title='llvm::PointerIntPair::getInt' data-ref="_ZNK4llvm14PointerIntPair6getIntEv">getInt</a>(); }</td></tr>
<tr><th id="113">113</th><td>  };</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>using</b> <dfn class="typedef" id="llvm::UnderlyingObjectsVector" title='llvm::UnderlyingObjectsVector' data-type='SmallVector&lt;llvm::UnderlyingObject, 4&gt;' data-ref="llvm::UnderlyingObjectsVector">UnderlyingObjectsVector</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::UnderlyingObject" title='llvm::UnderlyingObject' data-ref="llvm::UnderlyingObject">UnderlyingObject</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc">/// A ScheduleDAG for scheduling lists of MachineInstr.</i></td></tr>
<tr><th id="118">118</th><td>  <b>class</b> <dfn class="type def" id="llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</dfn> : <b>public</b> <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> {</td></tr>
<tr><th id="119">119</th><td>  <b>protected</b>:</td></tr>
<tr><th id="120">120</th><td>    <em>const</em> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::MLI" title='llvm::ScheduleDAGInstrs::MLI' data-ref="llvm::ScheduleDAGInstrs::MLI">MLI</dfn>;</td></tr>
<tr><th id="121">121</th><td>    <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="decl" id="llvm::ScheduleDAGInstrs::MFI" title='llvm::ScheduleDAGInstrs::MFI' data-ref="llvm::ScheduleDAGInstrs::MFI">MFI</dfn>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <i class="doc">/// TargetSchedModel provides an interface to the machine model.</i></td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <i class="doc">/// True if the DAG builder should remove kill flags (in preparation for</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">    /// rescheduling).</i></td></tr>
<tr><th id="128">128</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::RemoveKillFlags" title='llvm::ScheduleDAGInstrs::RemoveKillFlags' data-ref="llvm::ScheduleDAGInstrs::RemoveKillFlags">RemoveKillFlags</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <i class="doc">/// The standard DAG builder does not normally include terminators as DAG</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">    /// nodes because it does not create the necessary dependencies to prevent</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">    /// reordering. A specialized scheduler can override</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">    /// TargetInstrInfo::isSchedulingBoundary then enable this flag to indicate</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">    /// it has taken responsibility for scheduling the terminator correctly.</i></td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::CanHandleTerminators" title='llvm::ScheduleDAGInstrs::CanHandleTerminators' data-ref="llvm::ScheduleDAGInstrs::CanHandleTerminators">CanHandleTerminators</dfn> = <b>false</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <i class="doc">/// Whether lane masks should get tracked.</i></td></tr>
<tr><th id="138">138</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <i>// State specific to the current scheduling region.</i></td></tr>
<tr><th id="141">141</th><td><i>    // ------------------------------------------------</i></td></tr>
<tr><th id="142">142</th><td><i></i></td></tr>
<tr><th id="143">143</th><td><i>    /// The block in which to insert instructions</i></td></tr>
<tr><th id="144">144</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i class="doc">/// The beginning of the range to be scheduled.</i></td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i class="doc">/// The end of the range to be scheduled.</i></td></tr>
<tr><th id="150">150</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <i class="doc">/// Instructions in this region (distance(RegionBegin, RegionEnd)).</i></td></tr>
<tr><th id="153">153</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::NumRegionInstrs" title='llvm::ScheduleDAGInstrs::NumRegionInstrs' data-ref="llvm::ScheduleDAGInstrs::NumRegionInstrs">NumRegionInstrs</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <i class="doc">/// After calling BuildSchedGraph, each machine instruction in the current</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">    /// scheduling region is mapped to an SUnit.</i></td></tr>
<tr><th id="157">157</th><td>    <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</dfn>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>    <i>// State internal to DAG building.</i></td></tr>
<tr><th id="160">160</th><td><i>    // -------------------------------</i></td></tr>
<tr><th id="161">161</th><td><i></i></td></tr>
<tr><th id="162">162</th><td><i>    /// Defs, Uses - Remember where defs and uses of each register are as we</i></td></tr>
<tr><th id="163">163</th><td><i>    /// iterate upward through the instructions. This is allocated here instead</i></td></tr>
<tr><th id="164">164</th><td><i>    /// of inside BuildSchedGraph to avoid the need for it to be initialized and</i></td></tr>
<tr><th id="165">165</th><td><i>    /// destructed for each block.</i></td></tr>
<tr><th id="166">166</th><td>    <a class="typedef" href="#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</dfn>;</td></tr>
<tr><th id="167">167</th><td>    <a class="typedef" href="#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</dfn>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>    <i class="doc">/// Tracks the last instruction(s) in this region defining each virtual</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">    /// register. There may be multiple current definitions for a register with</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">    /// disjunct lanemasks.</i></td></tr>
<tr><th id="172">172</th><td>    <a class="typedef" href="#llvm::VReg2SUnitMultiMap" title='llvm::VReg2SUnitMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitMultiMap">VReg2SUnitMultiMap</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</dfn>;</td></tr>
<tr><th id="173">173</th><td>    <i class="doc">/// Tracks the last instructions in this region using each virtual register.</i></td></tr>
<tr><th id="174">174</th><td>    <a class="typedef" href="#llvm::VReg2SUnitOperIdxMultiMap" title='llvm::VReg2SUnitOperIdxMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitOperIdxMultiMap">VReg2SUnitOperIdxMultiMap</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</dfn>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>    <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::AAForDep" title='llvm::ScheduleDAGInstrs::AAForDep' data-ref="llvm::ScheduleDAGInstrs::AAForDep">AAForDep</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <i class="doc">/// Remember a generic side-effecting instruction as we proceed.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">    /// No other SU ever gets scheduled around it (except in the special</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">    /// case of a huge region that gets reduced).</i></td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>public</b>:</td></tr>
<tr><th id="184">184</th><td>    <i class="doc">/// A list of SUnits, used in Value2SUsMap, during DAG construction.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">    /// Note: to gain speed it might be worth investigating an optimized</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">    /// implementation of this data structure, such as a singly linked list</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">    /// with a memory pool (SmallVector was tried but slow and SparseSet is not</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">    /// applicable).</i></td></tr>
<tr><th id="189">189</th><td>    <b>using</b> <dfn class="typedef" id="llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>protected</b>:</td></tr>
<tr><th id="192">192</th><td>    <i class="doc">/// A map from ValueType to SUList, used during DAG construction, as</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">    /// a means of remembering which SUs depend on which memory locations.</i></td></tr>
<tr><th id="194">194</th><td>    <b>class</b> <dfn class="type" id="llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</dfn>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <i class="doc">/// Reduces maps in FIFO order, by N SUs. This is better than turning</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">    /// every Nth memory SU into BarrierChain in buildSchedGraph(), since</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">    /// it avoids unnecessary edges between seen SUs above the new BarrierChain,</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">    /// and those below it.</i></td></tr>
<tr><th id="200">200</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j" title='llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps' data-ref="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j">reduceHugeMemNodeMaps</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col9 decl" id="129stores" title='stores' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="129stores">stores</dfn>,</td></tr>
<tr><th id="201">201</th><td>                               <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col0 decl" id="130loads" title='loads' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="130loads">loads</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131N" title='N' data-type='unsigned int' data-ref="131N">N</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <i class="doc">/// Adds a chain edge between SUa and SUb, but only if both</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">    /// AliasAnalysis and Target fail to deny the dependency.</i></td></tr>
<tr><th id="205">205</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j" title='llvm::ScheduleDAGInstrs::addChainDependency' data-ref="_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j">addChainDependency</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="132SUa" title='SUa' data-type='llvm::SUnit *' data-ref="132SUa">SUa</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="133SUb" title='SUb' data-type='llvm::SUnit *' data-ref="133SUb">SUb</dfn>,</td></tr>
<tr><th id="206">206</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="134Latency" title='Latency' data-type='unsigned int' data-ref="134Latency">Latency</dfn> = <var>0</var>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>    <i class="doc">/// Adds dependencies as needed from all SUs in list to SU.</i></td></tr>
<tr><th id="209">209</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj">addChainDependencies</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="135SU" title='SU' data-type='llvm::SUnit *' data-ref="135SU">SU</dfn>, <a class="typedef" href="#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a> &amp;<dfn class="local col6 decl" id="136SUs" title='SUs' data-type='SUList &amp;' data-ref="136SUs">SUs</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137Latency" title='Latency' data-type='unsigned int' data-ref="137Latency">Latency</dfn>) {</td></tr>
<tr><th id="210">210</th><td>      <b>for</b> (<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="138Entry" title='Entry' data-type='llvm::SUnit *' data-ref="138Entry">Entry</dfn> : <a class="local col6 ref" href="#136SUs" title='SUs' data-ref="136SUs">SUs</a>)</td></tr>
<tr><th id="211">211</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j" title='llvm::ScheduleDAGInstrs::addChainDependency' data-ref="_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j">addChainDependency</a>(<a class="local col5 ref" href="#135SU" title='SU' data-ref="135SU">SU</a>, <a class="local col8 ref" href="#138Entry" title='Entry' data-ref="138Entry">Entry</a>, <a class="local col7 ref" href="#137Latency" title='Latency' data-ref="137Latency">Latency</a>);</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <i class="doc">/// Adds dependencies as needed from all SUs in map, to SU.</i></td></tr>
<tr><th id="215">215</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="139SU" title='SU' data-type='llvm::SUnit *' data-ref="139SU">SU</dfn>, <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col0 decl" id="140Val2SUsMap" title='Val2SUsMap' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="140Val2SUsMap">Val2SUsMap</dfn>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i class="doc">/// Adds dependencies as needed to SU, from all SUs mapped to V.</i></td></tr>
<tr><th id="218">218</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="141SU" title='SU' data-type='llvm::SUnit *' data-ref="141SU">SU</dfn>, <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col2 decl" id="142Val2SUsMap" title='Val2SUsMap' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="142Val2SUsMap">Val2SUsMap</dfn>,</td></tr>
<tr><th id="219">219</th><td>                              <a class="typedef" href="#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col3 decl" id="143V" title='V' data-type='ValueType' data-ref="143V">V</dfn>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i class="doc">/// Adds barrier chain edges from all SUs in map, and then clear the map.</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">    /// This is equivalent to insertBarrierChain(), but optimized for the common</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">    /// case where the new BarrierChain (a global memory object) has a higher</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">    /// NodeNum than all SUs in map. It is assumed BarrierChain has been set</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">    /// before calling this.</i></td></tr>
<tr><th id="226">226</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col4 decl" id="144map" title='map' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="144map">map</dfn>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <i class="doc">/// Inserts a barrier chain in a huge region, far below current SU.</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">    /// Adds barrier chain edges from all SUs in map with higher NodeNums than</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">    /// this new BarrierChain, and remove them from map. It is assumed</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">    /// BarrierChain has been set before calling this.</i></td></tr>
<tr><th id="232">232</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::insertBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE">insertBarrierChain</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col5 decl" id="145map" title='map' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="145map">map</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <i class="doc">/// For an unanalyzable memory access, this Value is used in maps.</i></td></tr>
<tr><th id="235">235</th><td>    <a class="type" href="../IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</dfn>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <i class="doc">/// Topo - A topological ordering for SUnits which permits fast IsReachable</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">    /// and similar queries.</i></td></tr>
<tr><th id="240">240</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</dfn>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>    <b>using</b> <dfn class="typedef" id="llvm::ScheduleDAGInstrs::DbgValueVector" title='llvm::ScheduleDAGInstrs::DbgValueVector' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;' data-ref="llvm::ScheduleDAGInstrs::DbgValueVector">DbgValueVector</dfn> =</td></tr>
<tr><th id="243">243</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;;</td></tr>
<tr><th id="244">244</th><td>    <i class="doc">/// Remember instruction that precedes DBG_VALUE.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">    /// These are generated by buildSchedGraph but persist so they can be</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">    /// referenced when emitting the final schedule.</i></td></tr>
<tr><th id="247">247</th><td>    <a class="typedef" href="#llvm::ScheduleDAGInstrs::DbgValueVector" title='llvm::ScheduleDAGInstrs::DbgValueVector' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;' data-ref="llvm::ScheduleDAGInstrs::DbgValueVector">DbgValueVector</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</dfn>;</td></tr>
<tr><th id="248">248</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <i class="doc">/// Set of live physical registers for updating kill flags.</i></td></tr>
<tr><th id="251">251</th><td>    <a class="type" href="LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="decl" id="llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>public</b>:</td></tr>
<tr><th id="254">254</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb" title='llvm::ScheduleDAGInstrs::ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb">ScheduleDAGInstrs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="146mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="146mf">mf</dfn>,</td></tr>
<tr><th id="255">255</th><td>                               <em>const</em> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="local col7 decl" id="147mli" title='mli' data-type='const llvm::MachineLoopInfo *' data-ref="147mli">mli</dfn>,</td></tr>
<tr><th id="256">256</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="148RemoveKillFlags" title='RemoveKillFlags' data-type='bool' data-ref="148RemoveKillFlags">RemoveKillFlags</dfn> = <b>false</b>);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrsD1Ev" title='llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsD1Ev">~ScheduleDAGInstrs</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <i class="doc">/// Gets the machine model for instruction scheduling.</i></td></tr>
<tr><th id="261">261</th><td>    <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</dfn>() <em>const</em> { <b>return</b> &amp;<a class="member" href="#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>; }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <i class="doc">/// Resolves and cache a resolved scheduling class for an SUnit.</i></td></tr>
<tr><th id="264">264</th><td>    <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="149SU" title='SU' data-type='llvm::SUnit *' data-ref="149SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="265">265</th><td>      <b>if</b> (!<a class="local col9 ref" href="#149SU" title='SU' data-ref="149SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::SchedClass" title='llvm::SUnit::SchedClass' data-ref="llvm::SUnit::SchedClass">SchedClass</a> &amp;&amp; <a class="member" href="#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="266">266</th><td>        <a class="local col9 ref" href="#149SU" title='SU' data-ref="149SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::SchedClass" title='llvm::SUnit::SchedClass' data-ref="llvm::SUnit::SchedClass">SchedClass</a> = <a class="member" href="#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col9 ref" href="#149SU" title='SU' data-ref="149SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="267">267</th><td>      <b>return</b> <a class="local col9 ref" href="#149SU" title='SU' data-ref="149SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::SchedClass" title='llvm::SUnit::SchedClass' data-ref="llvm::SUnit::SchedClass">SchedClass</a>;</td></tr>
<tr><th id="268">268</th><td>    }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <i class="doc">/// Returns an iterator to the top of the current scheduling region.</i></td></tr>
<tr><th id="271">271</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>; }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <i class="doc">/// Returns an iterator to the bottom of the current scheduling region.</i></td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>; }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <i class="doc">/// Creates a new SUnit and return a ptr to it.</i></td></tr>
<tr><th id="277">277</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="#_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::newSUnit' data-ref="_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE">newSUnit</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="150MI" title='MI' data-type='llvm::MachineInstr *' data-ref="150MI">MI</dfn>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>    <i class="doc">/// Returns an existing SUnit for this MI, or nullptr.</i></td></tr>
<tr><th id="280">280</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="151MI" title='MI' data-type='llvm::MachineInstr *' data-ref="151MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <i class="doc">/// If this method returns true, handling of the scheduling regions</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">    /// themselves (in case of a scheduling boundary in MBB) will be done</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">    /// beginning with the topmost region of MBB.</i></td></tr>
<tr><th id="285">285</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGInstrs24doMBBSchedRegionsTopDownEv" title='llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm17ScheduleDAGInstrs24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <i class="doc">/// Prepares to perform scheduling in the given block.</i></td></tr>
<tr><th id="288">288</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="152BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="152BB">BB</dfn>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <i class="doc">/// Cleans up after scheduling in the given block.</i></td></tr>
<tr><th id="291">291</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</dfn>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i class="doc">/// Initialize the DAG and common scheduler state for a new</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">    /// scheduling region. This does not actually create the DAG, only clears</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">    /// it. The scheduling driver may call BuildSchedGraph multiple times per</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">    /// scheduling region.</i></td></tr>
<tr><th id="297">297</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="153bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="153bb">bb</dfn>,</td></tr>
<tr><th id="298">298</th><td>                             <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="154begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="154begin">begin</dfn>,</td></tr>
<tr><th id="299">299</th><td>                             <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="155end" title='end' data-type='MachineBasicBlock::iterator' data-ref="155end">end</dfn>,</td></tr>
<tr><th id="300">300</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="156regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="156regioninstrs">regioninstrs</dfn>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <i class="doc">/// Called when the scheduler has finished scheduling the current region.</i></td></tr>
<tr><th id="303">303</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</dfn>();</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <i class="doc">/// Builds SUnits for the current region.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">    /// If<span class="command"> \p</span> <span class="arg">RPTracker</span> is non-null, compute register pressure as a side effect.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">    /// The DAG builder is an efficient place to do it because it already visits</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">    /// operands.</i></td></tr>
<tr><th id="309">309</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</dfn>(<a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col7 decl" id="157AA" title='AA' data-type='AliasAnalysis *' data-ref="157AA">AA</dfn>,</td></tr>
<tr><th id="310">310</th><td>                         <a class="type" href="#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> *<dfn class="local col8 decl" id="158RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker *' data-ref="158RPTracker">RPTracker</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="311">311</th><td>                         <a class="type" href="#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a> *<dfn class="local col9 decl" id="159PDiffs" title='PDiffs' data-type='llvm::PressureDiffs *' data-ref="159PDiffs">PDiffs</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="312">312</th><td>                         <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="160LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="160LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="313">313</th><td>                         <em>bool</em> <dfn class="local col1 decl" id="161TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="161TrackLaneMasks">TrackLaneMasks</dfn> = <b>false</b>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <i class="doc">/// Adds dependencies from instructions in the current list of</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">    /// instructions being scheduled to scheduling barrier. We want to make sure</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">    /// instructions which define registers that are either used by the</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">    /// terminator or are live-out are properly scheduled. This is especially</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">    /// important when the definition latency of the return value(s) are too</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">    /// high to be hidden by the branch or when the liveout registers used by</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">    /// instructions in the fallthrough block.</i></td></tr>
<tr><th id="322">322</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv" title='llvm::ScheduleDAGInstrs::addSchedBarrierDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv">addSchedBarrierDeps</dfn>();</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <i class="doc">/// Orders nodes according to selected style.</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">    /// Typically, a scheduling algorithm will implement schedule() without</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">    /// overriding enterRegion() or exitRegion().</i></td></tr>
<tr><th id="328">328</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17ScheduleDAGInstrs8scheduleEv" title='llvm::ScheduleDAGInstrs::schedule' data-ref="_ZN4llvm17ScheduleDAGInstrs8scheduleEv">schedule</dfn>() = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    <i class="doc">/// Allow targets to perform final scheduling actions at the level of the</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">    /// whole MachineFunction. By default does nothing.</i></td></tr>
<tr><th id="332">332</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrs16finalizeScheduleEv" title='llvm::ScheduleDAGInstrs::finalizeSchedule' data-ref="_ZN4llvm17ScheduleDAGInstrs16finalizeScheduleEv">finalizeSchedule</dfn>() {}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</dfn>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col2 decl" id="162SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="162SU">SU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="335">335</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</dfn>() <em>const</em> override;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>    <i class="doc">/// Returns a label for a DAG node that points to an instruction.</i></td></tr>
<tr><th id="338">338</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelEPKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getGraphNodeLabel' data-ref="_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelEPKNS_5SUnitE">getGraphNodeLabel</dfn>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="163SU" title='SU' data-type='const llvm::SUnit *' data-ref="163SU">SU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <i class="doc">/// Returns a label for the region of code covered by the DAG.</i></td></tr>
<tr><th id="341">341</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv" title='llvm::ScheduleDAGInstrs::getDAGName' data-ref="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv">getDAGName</dfn>() <em>const</em> override;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <i class="doc">/// Fixes register kill flags that scheduling has made invalid.</i></td></tr>
<tr><th id="344">344</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::fixupKills' data-ref="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE">fixupKills</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="164MBB">MBB</dfn>);</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <i class="doc">/// True if an edge can be added from PredSU to SuccSU without creating</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">    /// a cycle.</i></td></tr>
<tr><th id="348">348</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_" title='llvm::ScheduleDAGInstrs::canAddEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_">canAddEdge</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="165SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="165SuccSU">SuccSU</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="166PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="166PredSU">PredSU</dfn>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <i class="doc">/// Add a DAG edge to the given SU with the given predecessor</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">    /// dependence data.</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">    /// <span class="command">\returns</span> true if the edge may be added without creating a cycle OR if an</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">    /// equivalent edge already existed (false indicates failure).</i></td></tr>
<tr><th id="355">355</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="167SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="167SuccSU">SuccSU</dfn>, <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="168PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="168PredDep">PredDep</dfn>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <b>protected</b>:</td></tr>
<tr><th id="358">358</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv" title='llvm::ScheduleDAGInstrs::initSUnits' data-ref="_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv">initSUnits</dfn>();</td></tr>
<tr><th id="359">359</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDataDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj">addPhysRegDataDeps</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="169SU" title='SU' data-type='llvm::SUnit *' data-ref="169SU">SU</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="170OperIdx" title='OperIdx' data-type='unsigned int' data-ref="170OperIdx">OperIdx</dfn>);</td></tr>
<tr><th id="360">360</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj">addPhysRegDeps</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="171SU" title='SU' data-type='llvm::SUnit *' data-ref="171SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="172OperIdx" title='OperIdx' data-type='unsigned int' data-ref="172OperIdx">OperIdx</dfn>);</td></tr>
<tr><th id="361">361</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegDefDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj">addVRegDefDeps</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="173SU" title='SU' data-type='llvm::SUnit *' data-ref="173SU">SU</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174OperIdx" title='OperIdx' data-type='unsigned int' data-ref="174OperIdx">OperIdx</dfn>);</td></tr>
<tr><th id="362">362</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegUseDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj">addVRegUseDeps</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="175SU" title='SU' data-type='llvm::SUnit *' data-ref="175SU">SU</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="176OperIdx" title='OperIdx' data-type='unsigned int' data-ref="176OperIdx">OperIdx</dfn>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <i class="doc">/// Initializes register live-range state for updating kills.</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">    /// PostRA helper for rewriting kill flags.</i></td></tr>
<tr><th id="366">366</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs18startBlockForKillsEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlockForKills' data-ref="_ZN4llvm17ScheduleDAGInstrs18startBlockForKillsEPNS_17MachineBasicBlockE">startBlockForKills</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="177BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="177BB">BB</dfn>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <i class="doc">/// Toggles a register operand kill flag.</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">    /// Other adjustments may be made to the instruction if necessary. Return</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">    /// true if the operand has been deleted, false if not.</i></td></tr>
<tr><th id="372">372</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ScheduleDAGInstrs14toggleKillFlagERNS_12MachineInstrERNS_14MachineOperandE" title='llvm::ScheduleDAGInstrs::toggleKillFlag' data-ref="_ZN4llvm17ScheduleDAGInstrs14toggleKillFlagERNS_12MachineInstrERNS_14MachineOperandE">toggleKillFlag</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="178MI">MI</dfn>, <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="179MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="179MO">MO</dfn>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <i class="doc">/// Returns a mask for which lanes get read/written by the given (register)</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">    /// machine operand.</i></td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE" title='llvm::ScheduleDAGInstrs::getLaneMaskForMO' data-ref="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE">getLaneMaskForMO</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="180MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="180MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="377">377</th><td>  };</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i class="doc">/// Creates a new SUnit and return a ptr to it.</i></td></tr>
<tr><th id="380">380</th><td>  <b>inline</b> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::newSUnit' data-ref="_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE">newSUnit</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr *' data-ref="181MI">MI</dfn>) {</td></tr>
<tr><th id="381">381</th><td><u>#<span data-ppcond="381">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="382">382</th><td>    <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="182Addr" title='Addr' data-type='const llvm::SUnit *' data-ref="182Addr">Addr</dfn> = <a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() ? <b>nullptr</b> : &amp;<a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="383">383</th><td><u>#<span data-ppcond="381">endif</span></u></td></tr>
<tr><th id="384">384</th><td>    <a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>, (<em>unsigned</em>)<a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="385">385</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Addr == nullptr || Addr == &amp;SUnits[0]) &amp;&amp; &quot;SUnits std::vector reallocated on the fly!&quot;) ? void (0) : __assert_fail (&quot;(Addr == nullptr || Addr == &amp;SUnits[0]) &amp;&amp; \&quot;SUnits std::vector reallocated on the fly!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h&quot;, 386, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#182Addr" title='Addr' data-ref="182Addr">Addr</a> == <b>nullptr</b> || <a class="local col2 ref" href="#182Addr" title='Addr' data-ref="182Addr">Addr</a> == &amp;<a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<var>0</var>]) &amp;&amp;</td></tr>
<tr><th id="386">386</th><td>           <q>"SUnits std::vector reallocated on the fly!"</q>);</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> &amp;<a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i class="doc">/// Returns an existing SUnit for this MI, or nullptr.</i></td></tr>
<tr><th id="391">391</th><td>  <b>inline</b> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="183MI" title='MI' data-type='llvm::MachineInstr *' data-ref="183MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;::<a class="typedef" href="../ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,llvm::SUnit*,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineIns4693436" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::SUnit *&gt; &gt;, llvm::MachineInstr *, llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::SUnit *&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::SUnit *&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,llvm::SUnit*,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineIns4693436">const_iterator</a> <dfn class="local col4 decl" id="184I" title='I' data-type='DenseMap&lt;MachineInstr *, SUnit *&gt;::const_iterator' data-ref="184I">I</dfn> = <a class="member" href="#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a>.<a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>);</td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a> <a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="member" href="#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a>.<a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="394">394</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a><a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/DFAPacketizer.cpp.html'>llvm/llvm/lib/CodeGen/DFAPacketizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
