// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_1_0,
        kernel_data_V_1_1,
        kernel_data_V_1_2,
        kernel_data_V_1_3,
        kernel_data_V_1_4,
        kernel_data_V_1_5,
        kernel_data_V_1_6,
        kernel_data_V_1_7,
        kernel_data_V_1_8,
        kernel_data_V_1_9,
        kernel_data_V_1_10,
        kernel_data_V_1_11,
        kernel_data_V_1_12,
        kernel_data_V_1_13,
        kernel_data_V_1_14,
        kernel_data_V_1_15,
        kernel_data_V_1_16,
        kernel_data_V_1_17,
        kernel_data_V_1_18,
        kernel_data_V_1_19,
        kernel_data_V_1_20,
        kernel_data_V_1_21,
        kernel_data_V_1_22,
        kernel_data_V_1_23,
        kernel_data_V_1_24,
        kernel_data_V_1_25,
        kernel_data_V_1_26,
        kernel_data_V_1_27,
        kernel_data_V_1_28,
        kernel_data_V_1_29,
        kernel_data_V_1_30,
        kernel_data_V_1_31,
        kernel_data_V_1_32,
        kernel_data_V_1_33,
        kernel_data_V_1_34,
        kernel_data_V_1_35,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_1_0;
input  [15:0] kernel_data_V_1_1;
input  [15:0] kernel_data_V_1_2;
input  [15:0] kernel_data_V_1_3;
input  [15:0] kernel_data_V_1_4;
input  [15:0] kernel_data_V_1_5;
input  [15:0] kernel_data_V_1_6;
input  [15:0] kernel_data_V_1_7;
input  [15:0] kernel_data_V_1_8;
input  [15:0] kernel_data_V_1_9;
input  [15:0] kernel_data_V_1_10;
input  [15:0] kernel_data_V_1_11;
input  [15:0] kernel_data_V_1_12;
input  [15:0] kernel_data_V_1_13;
input  [15:0] kernel_data_V_1_14;
input  [15:0] kernel_data_V_1_15;
input  [15:0] kernel_data_V_1_16;
input  [15:0] kernel_data_V_1_17;
input  [15:0] kernel_data_V_1_18;
input  [15:0] kernel_data_V_1_19;
input  [15:0] kernel_data_V_1_20;
input  [15:0] kernel_data_V_1_21;
input  [15:0] kernel_data_V_1_22;
input  [15:0] kernel_data_V_1_23;
input  [15:0] kernel_data_V_1_24;
input  [15:0] kernel_data_V_1_25;
input  [15:0] kernel_data_V_1_26;
input  [15:0] kernel_data_V_1_27;
input  [15:0] kernel_data_V_1_28;
input  [15:0] kernel_data_V_1_29;
input  [15:0] kernel_data_V_1_30;
input  [15:0] kernel_data_V_1_31;
input  [15:0] kernel_data_V_1_32;
input  [15:0] kernel_data_V_1_33;
input  [15:0] kernel_data_V_1_34;
input  [15:0] kernel_data_V_1_35;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln129_fu_788_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] outidx_address0;
reg    outidx_ce0;
wire   [1:0] outidx_q0;
wire   [7:0] w6_V_address0;
reg    w6_V_ce0;
wire  signed [5:0] w6_V_q0;
reg   [7:0] w_index30_reg_232;
reg   [31:0] in_index_0_i_i29_reg_246;
reg   [31:0] p_Val2_19_0_i28_reg_352;
reg   [31:0] p_Val2_19_1_i26_reg_366;
reg   [31:0] p_Val2_19_2_i24_reg_380;
reg   [31:0] p_Val2_19_3_i22_reg_394;
reg   [31:0] acc_0_V_020_reg_408;
reg   [31:0] acc_1_V_019_reg_422;
reg   [31:0] acc_2_V_018_reg_436;
reg   [31:0] acc_3_V_017_reg_450;
wire   [5:0] trunc_ln139_fu_614_p1;
wire   [7:0] w_index_fu_618_p2;
reg   [7:0] w_index_reg_923;
wire   [31:0] select_ln148_fu_780_p3;
reg   [31:0] select_ln148_reg_1113;
reg   [0:0] icmp_ln129_reg_1118;
reg   [0:0] icmp_ln129_reg_1118_pp0_iter1_reg;
reg   [1:0] out_index_reg_1122;
wire  signed [20:0] mul_ln728_fu_908_p2;
reg  signed [20:0] mul_ln728_reg_1127;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] ap_phi_mux_w_index30_phi_fu_236_p6;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_260;
reg  signed [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260;
reg   [31:0] ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8;
reg   [31:0] ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8;
reg   [31:0] ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8;
reg   [31:0] ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8;
reg   [31:0] ap_phi_mux_acc_0_V_1_phi_fu_522_p8;
reg   [31:0] ap_phi_mux_acc_1_V_1_phi_fu_504_p8;
reg   [31:0] ap_phi_mux_acc_2_V_1_phi_fu_486_p8;
reg   [31:0] ap_phi_mux_acc_3_V_1_phi_fu_468_p8;
wire   [31:0] acc_0_V_fu_826_p2;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_3_V_1_reg_464;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_2_V_1_reg_482;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_1_V_1_reg_500;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_0_V_1_reg_518;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_19_37_i_reg_536;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_19_25_i_reg_554;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_19_13_i_reg_572;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_19_01_i_reg_590;
wire   [63:0] zext_ln133_fu_608_p1;
wire   [31:0] in_index_fu_768_p2;
wire   [0:0] icmp_ln148_fu_774_p2;
wire   [21:0] shl_ln_fu_802_p3;
wire  signed [31:0] sext_ln728_fu_809_p1;
wire   [31:0] tmp_fu_813_p6;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_439;
reg    ap_condition_408;
reg    ap_condition_40;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
end

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx #(
    .DataWidth( 2 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V #(
    .DataWidth( 6 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
w6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w6_V_address0),
    .ce0(w6_V_ce0),
    .q0(w6_V_q0)
);

myproject_axi_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
myproject_axi_mux_42_32_1_1_U126(
    .din0(acc_0_V_020_reg_408),
    .din1(acc_1_V_019_reg_422),
    .din2(acc_2_V_018_reg_436),
    .din3(acc_3_V_017_reg_450),
    .din4(out_index_reg_1122),
    .dout(tmp_fu_813_p6)
);

myproject_axi_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_1_1_U127(
    .din0(w6_V_q0),
    .din1(ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260),
    .dout(mul_ln728_fu_908_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= {{ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= {{ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= {{ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_3_preg <= {{ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_0_V_020_reg_408 <= ap_phi_mux_acc_0_V_1_phi_fu_522_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_020_reg_408 <= 32'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_1_V_019_reg_422 <= ap_phi_mux_acc_1_V_1_phi_fu_504_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_019_reg_422 <= 32'd4294965248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_2_V_018_reg_436 <= ap_phi_mux_acc_2_V_1_phi_fu_486_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_018_reg_436 <= 32'd10240;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_3_V_017_reg_450 <= ap_phi_mux_acc_3_V_1_phi_fu_468_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_017_reg_450 <= 32'd6144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((1'b1 == ap_condition_408)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_35;
        end else if ((trunc_ln139_fu_614_p1 == 6'd34)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_34;
        end else if ((trunc_ln139_fu_614_p1 == 6'd33)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_33;
        end else if ((trunc_ln139_fu_614_p1 == 6'd32)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_32;
        end else if ((trunc_ln139_fu_614_p1 == 6'd31)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_31;
        end else if ((trunc_ln139_fu_614_p1 == 6'd30)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_30;
        end else if ((trunc_ln139_fu_614_p1 == 6'd29)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_29;
        end else if ((trunc_ln139_fu_614_p1 == 6'd28)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_28;
        end else if ((trunc_ln139_fu_614_p1 == 6'd27)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_27;
        end else if ((trunc_ln139_fu_614_p1 == 6'd26)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_26;
        end else if ((trunc_ln139_fu_614_p1 == 6'd25)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_25;
        end else if ((trunc_ln139_fu_614_p1 == 6'd24)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_24;
        end else if ((trunc_ln139_fu_614_p1 == 6'd23)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_23;
        end else if ((trunc_ln139_fu_614_p1 == 6'd22)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_22;
        end else if ((trunc_ln139_fu_614_p1 == 6'd21)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_21;
        end else if ((trunc_ln139_fu_614_p1 == 6'd20)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_20;
        end else if ((trunc_ln139_fu_614_p1 == 6'd19)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_19;
        end else if ((trunc_ln139_fu_614_p1 == 6'd18)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_18;
        end else if ((trunc_ln139_fu_614_p1 == 6'd17)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_17;
        end else if ((trunc_ln139_fu_614_p1 == 6'd16)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_16;
        end else if ((trunc_ln139_fu_614_p1 == 6'd15)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_15;
        end else if ((trunc_ln139_fu_614_p1 == 6'd14)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_14;
        end else if ((trunc_ln139_fu_614_p1 == 6'd13)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_13;
        end else if ((trunc_ln139_fu_614_p1 == 6'd12)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_12;
        end else if ((trunc_ln139_fu_614_p1 == 6'd11)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_11;
        end else if ((trunc_ln139_fu_614_p1 == 6'd10)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_10;
        end else if ((trunc_ln139_fu_614_p1 == 6'd9)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_9;
        end else if ((trunc_ln139_fu_614_p1 == 6'd8)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_8;
        end else if ((trunc_ln139_fu_614_p1 == 6'd7)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_7;
        end else if ((trunc_ln139_fu_614_p1 == 6'd6)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_6;
        end else if ((trunc_ln139_fu_614_p1 == 6'd5)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_5;
        end else if ((trunc_ln139_fu_614_p1 == 6'd4)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_4;
        end else if ((trunc_ln139_fu_614_p1 == 6'd3)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_3;
        end else if ((trunc_ln139_fu_614_p1 == 6'd2)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_2;
        end else if ((trunc_ln139_fu_614_p1 == 6'd1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_1;
        end else if ((trunc_ln139_fu_614_p1 == 6'd0)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_260 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_260;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i_i29_reg_246 <= select_ln148_reg_1113;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i_i29_reg_246 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_0_i28_reg_352 <= ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_19_0_i28_reg_352 <= 32'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_1_i26_reg_366 <= ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_19_1_i26_reg_366 <= 32'd4294965248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_2_i24_reg_380 <= ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_19_2_i24_reg_380 <= 32'd10240;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_3_i22_reg_394 <= ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_19_3_i22_reg_394 <= 32'd6144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_reg_1118 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index30_reg_232 <= w_index_reg_923;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index30_reg_232 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_1118 <= icmp_ln129_fu_788_p2;
        icmp_ln129_reg_1118_pp0_iter1_reg <= icmp_ln129_reg_1118;
        mul_ln728_reg_1127 <= mul_ln728_fu_908_p2;
        out_index_reg_1122 <= outidx_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln148_reg_1113 <= select_ln148_fu_780_p3;
        w_index_reg_923 <= w_index_fu_618_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_522_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd2) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_acc_0_V_1_phi_fu_522_p8 = acc_0_V_020_reg_408;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_522_p8 = ap_phi_reg_pp0_iter2_acc_0_V_1_reg_518;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd1)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_504_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd2) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_acc_1_V_1_phi_fu_504_p8 = acc_1_V_019_reg_422;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_504_p8 = ap_phi_reg_pp0_iter2_acc_1_V_1_reg_500;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd2)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_486_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_486_p8 = acc_2_V_018_reg_436;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_486_p8 = ap_phi_reg_pp0_iter2_acc_2_V_1_reg_482;
    end
end

always @ (*) begin
    if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd2))) begin
        ap_phi_mux_acc_3_V_1_phi_fu_468_p8 = acc_3_V_017_reg_450;
    end else if ((out_index_reg_1122 == 2'd3)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_468_p8 = acc_0_V_fu_826_p2;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_468_p8 = ap_phi_reg_pp0_iter2_acc_3_V_1_reg_464;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_439)) begin
        if ((icmp_ln129_reg_1118 == 1'd1)) begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6 = 32'd0;
        end else if ((icmp_ln129_reg_1118 == 1'd0)) begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6 = select_ln148_reg_1113;
        end else begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6 = in_index_0_i_i29_reg_246;
        end
    end else begin
        ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6 = in_index_0_i_i29_reg_246;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd0)) begin
        ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd2) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8 = p_Val2_19_0_i28_reg_352;
    end else begin
        ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8 = ap_phi_reg_pp0_iter2_p_Val2_19_01_i_reg_590;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd1)) begin
        ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd2) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8 = p_Val2_19_1_i26_reg_366;
    end else begin
        ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8 = ap_phi_reg_pp0_iter2_p_Val2_19_13_i_reg_572;
    end
end

always @ (*) begin
    if ((out_index_reg_1122 == 2'd2)) begin
        ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8 = acc_0_V_fu_826_p2;
    end else if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd3))) begin
        ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8 = p_Val2_19_2_i24_reg_380;
    end else begin
        ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8 = ap_phi_reg_pp0_iter2_p_Val2_19_25_i_reg_554;
    end
end

always @ (*) begin
    if (((out_index_reg_1122 == 2'd0) | (out_index_reg_1122 == 2'd1) | (out_index_reg_1122 == 2'd2))) begin
        ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8 = p_Val2_19_3_i22_reg_394;
    end else if ((out_index_reg_1122 == 2'd3)) begin
        ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8 = acc_0_V_fu_826_p2;
    end else begin
        ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8 = ap_phi_reg_pp0_iter2_p_Val2_19_37_i_reg_536;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_439)) begin
        if ((icmp_ln129_reg_1118 == 1'd1)) begin
            ap_phi_mux_w_index30_phi_fu_236_p6 = 8'd0;
        end else if ((icmp_ln129_reg_1118 == 1'd0)) begin
            ap_phi_mux_w_index30_phi_fu_236_p6 = w_index_reg_923;
        end else begin
            ap_phi_mux_w_index30_phi_fu_236_p6 = w_index30_reg_232;
        end
    end else begin
        ap_phi_mux_w_index30_phi_fu_236_p6 = w_index30_reg_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_fu_788_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = {{ap_phi_mux_p_Val2_19_01_i_phi_fu_594_p8[21:6]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = {{ap_phi_mux_p_Val2_19_13_i_phi_fu_576_p8[21:6]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = {{ap_phi_mux_p_Val2_19_25_i_phi_fu_558_p8[21:6]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_1118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_3 = {{ap_phi_mux_p_Val2_19_37_i_phi_fu_540_p8[21:6]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce0 = 1'b1;
    end else begin
        w6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_826_p2 = ($signed(sext_ln728_fu_809_p1) + $signed(tmp_fu_813_p6));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_40 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_408 = ((trunc_ln139_fu_614_p1 == 6'd35) | ((trunc_ln139_fu_614_p1 == 6'd36) | ((trunc_ln139_fu_614_p1 == 6'd37) | ((trunc_ln139_fu_614_p1 == 6'd38) | ((trunc_ln139_fu_614_p1 == 6'd39) | ((trunc_ln139_fu_614_p1 == 6'd40) | ((trunc_ln139_fu_614_p1 == 6'd41) | ((trunc_ln139_fu_614_p1 == 6'd42) | ((trunc_ln139_fu_614_p1 == 6'd43) | ((trunc_ln139_fu_614_p1 == 6'd44) | ((trunc_ln139_fu_614_p1 == 6'd45) | ((trunc_ln139_fu_614_p1 == 6'd46) | ((trunc_ln139_fu_614_p1 == 6'd47) | ((trunc_ln139_fu_614_p1 == 6'd48) | ((trunc_ln139_fu_614_p1 == 6'd49) | ((trunc_ln139_fu_614_p1 == 6'd50) | ((trunc_ln139_fu_614_p1 == 6'd51) | ((trunc_ln139_fu_614_p1 == 6'd52) | ((trunc_ln139_fu_614_p1 == 6'd53) | ((trunc_ln139_fu_614_p1 == 6'd54) | ((trunc_ln139_fu_614_p1 == 6'd55) | ((trunc_ln139_fu_614_p1 == 6'd56) | ((trunc_ln139_fu_614_p1 == 6'd57) | ((trunc_ln139_fu_614_p1 == 6'd58) | ((trunc_ln139_fu_614_p1 == 6'd59) | ((trunc_ln139_fu_614_p1 == 6'd60) | ((trunc_ln139_fu_614_p1 == 6'd61) | ((trunc_ln139_fu_614_p1 == 6'd62) | (trunc_ln139_fu_614_p1 == 6'd63)))))))))))))))))))))))))))));
end

always @ (*) begin
    ap_condition_439 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_0_V_1_reg_518 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_1_V_1_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_2_V_1_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_3_V_1_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_19_01_i_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_19_13_i_reg_572 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_19_25_i_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_19_37_i_reg_536 = 'bx;

assign icmp_ln129_fu_788_p2 = ((ap_phi_mux_w_index30_phi_fu_236_p6 == 8'd143) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_774_p2 = (($signed(in_index_fu_768_p2) > $signed(32'd35)) ? 1'b1 : 1'b0);

assign in_index_fu_768_p2 = (ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6 + 32'd1);

assign outidx_address0 = zext_ln133_fu_608_p1;

assign select_ln148_fu_780_p3 = ((icmp_ln148_fu_774_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_768_p2);

assign sext_ln728_fu_809_p1 = $signed(shl_ln_fu_802_p3);

assign shl_ln_fu_802_p3 = {{mul_ln728_reg_1127}, {1'd0}};

assign trunc_ln139_fu_614_p1 = ap_phi_mux_in_index_0_i_i29_phi_fu_250_p6[5:0];

assign w6_V_address0 = zext_ln133_fu_608_p1;

assign w_index_fu_618_p2 = (8'd1 + ap_phi_mux_w_index30_phi_fu_236_p6);

assign zext_ln133_fu_608_p1 = ap_phi_mux_w_index30_phi_fu_236_p6;

endmodule //dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
