Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 11 19:53:14 2023
| Host         : amass-MacBookPro running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.316     -340.476                     24                57692        0.050        0.000                      0                57692        0.264        0.000                       0                 20193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             20.193        0.000                      0                 1247        0.190        0.000                      0                 1247       15.373        0.000                       0                   228  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.292        0.000                      0                 8722        0.060        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                      0.038        0.000                      0                31743        0.051        0.000                      0                31743        8.750        0.000                       0                 16553  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.535        0.000                      0                   31        0.155        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.715        0.000                      0                   81        0.158        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -14.316     -340.476                     24                   24        4.221        0.000                      0                   24  
clk_core            clkout1                   3.802        0.000                      0                  155        1.044        0.000                      0                  155  
clkout1             clk_core                  3.308        0.000                      0                   91        0.050        0.000                      0                   91  
tck_dtmcs           clk_core                 12.947        0.000                      0                    2        2.269        0.000                      0                    2  
clk_core            tck_dtmcs                10.625        0.000                      0                   32        1.705        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 6.104        0.000                      0                15474        0.594        0.000                      0                15474  
**async_default**  clkout1            clkout1                  0.791        0.000                      0                  326        0.700        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.193ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.914ns  (logic 0.580ns (5.314%)  route 10.334ns (94.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 28.858 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.410     6.442    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/pwropt_4
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.566 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_127_LOPT_REMAP/O
                         net (fo=1, routed)           1.925     8.490    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_99
    RAMB36_X0Y15         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.544    28.858    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    29.268    
                         clock uncertainty           -0.142    29.126    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.683    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.683    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 20.193    

Slack (MET) :             20.253ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.580ns (5.341%)  route 10.280ns (94.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 28.864 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.405     6.437    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/pwropt_4
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.561 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_129_LOPT_REMAP/O
                         net (fo=1, routed)           1.875     8.436    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_100
    RAMB36_X0Y16         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.550    28.864    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410    29.274    
                         clock uncertainty           -0.142    29.132    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.689    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.689    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 20.253    

Slack (MET) :             20.577ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 28.873 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.265     6.297    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     6.421 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_180_LOPT_REMAP/O
                         net (fo=1, routed)           1.700     8.121    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_127
    RAMB36_X0Y18         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.559    28.873    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410    29.283    
                         clock uncertainty           -0.142    29.141    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.698    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.698    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 20.577    

Slack (MET) :             20.666ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 0.580ns (5.549%)  route 9.873ns (94.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 28.870 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.275     6.307    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     6.431 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_178_LOPT_REMAP/O
                         net (fo=1, routed)           1.598     8.029    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_126
    RAMB36_X0Y17         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.556    28.870    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    29.280    
                         clock uncertainty           -0.142    29.138    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.695    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.695    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 20.666    

Slack (MET) :             21.000ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 0.580ns (5.729%)  route 9.544ns (94.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 28.875 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.048     6.080    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt_4
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.124     6.204 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_187_LOPT_REMAP/O
                         net (fo=1, routed)           1.495     7.700    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_131
    RAMB36_X0Y19         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.561    28.875    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    29.285    
                         clock uncertainty           -0.142    29.143    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.700    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.700    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 21.000    

Slack (MET) :             21.352ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 0.580ns (5.940%)  route 9.185ns (94.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 28.859 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          7.886     5.918    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt_4
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.124     6.042 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_189_LOPT_REMAP/O
                         net (fo=1, routed)           1.299     7.341    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_132
    RAMB36_X0Y20         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.545    28.859    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.418    29.277    
                         clock uncertainty           -0.142    29.135    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.692    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.692    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 21.352    

Slack (MET) :             21.374ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 0.580ns (5.954%)  route 9.161ns (94.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 28.858 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.270     6.302    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.124     6.426 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_195_LOPT_REMAP/O
                         net (fo=1, routed)           0.891     7.317    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_135
    RAMB36_X0Y21         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.544    28.858    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.418    29.276    
                         clock uncertainty           -0.142    29.134    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.691    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.691    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 21.374    

Slack (MET) :             21.402ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 0.580ns (5.972%)  route 9.132ns (94.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 28.856 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.289     6.321    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.124     6.445 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_197_LOPT_REMAP/O
                         net (fo=1, routed)           0.843     7.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_136
    RAMB36_X0Y22         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.542    28.856    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.418    29.274    
                         clock uncertainty           -0.142    29.132    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.689    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.689    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 21.402    

Slack (MET) :             21.644ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.580ns (6.128%)  route 8.885ns (93.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 28.852 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.598    -2.424    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.968 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          8.257     6.289    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.413 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_93_LOPT_REMAP/O
                         net (fo=1, routed)           0.629     7.042    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_81
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.538    28.852    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.418    29.270    
                         clock uncertainty           -0.142    29.128    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.685    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.685    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 21.644    

Slack (MET) :             21.835ns  (required time - arrival time)
  Source:                 swervolf/vga/sprite_row_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.950ns (32.041%)  route 6.257ns (67.959%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 28.808 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.611    -2.411    swervolf/vga/clk_31_5
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.518    -1.893 f  swervolf/vga/sprite_row_ff_reg[2]/Q
                         net (fo=9, routed)           1.172    -0.721    swervolf/vga/sprite_row[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    -0.597 r  swervolf/vga/vga_r_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    -0.597    swervolf/vga/vga_r_reg[3]_i_219_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  swervolf/vga/vga_r_reg_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    -0.047    swervolf/vga/vga_r_reg_reg[3]_i_163_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.067 r  swervolf/vga/vga_r_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.067    swervolf/vga/vga_r_reg_reg[3]_i_90_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.401 r  swervolf/vga/vga_r_reg_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.819     1.221    swervolf/vga/dtg/vga_output4[9]
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.303     1.524 r  swervolf/vga/dtg/vga_r_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     1.524    swervolf/vga/dtg/vga_r_reg[3]_i_36_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.094 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_8/CO[2]
                         net (fo=1, routed)           1.091     3.185    swervolf/vga/dtg/vga_output30_in
    SLICE_X47Y105        LUT4 (Prop_lut4_I0_O)        0.313     3.498 r  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.667     4.165    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.124     4.289 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          2.507     6.796    swervolf/vga/vga_r_reg
    SLICE_X62Y142        FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.494    28.808    swervolf/vga/clk_31_5
    SLICE_X62Y142        FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.489    29.297    
                         clock uncertainty           -0.142    29.155    
    SLICE_X62Y142        FDSE (Setup_fdse_C_S)       -0.524    28.631    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.631    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                 21.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.563    -0.851    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.595    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.833    -1.278    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.066    -0.785    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.563    -0.851    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.585    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.833    -1.278    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y148        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.070    -0.781    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.651%)  route 0.577ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554    -0.860    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y115        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  swervolf/vga/dtg/pix_num_reg[7]/Q
                         net (fo=65, routed)          0.577    -0.142    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.875    -1.235    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.544    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.361    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.643    -0.770    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.184    -0.445    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.918    -1.192    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.422    -0.770    
    SLICE_X48Y152        FDRE (Hold_fdre_C_D)         0.070    -0.700    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.658%)  route 0.615ns (81.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.553    -0.861    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y116        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  swervolf/vga/dtg/pix_num_reg[9]/Q
                         net (fo=65, routed)          0.615    -0.105    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.875    -1.235    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.544    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554    -0.860    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y115        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  swervolf/vga/dtg/pix_num_reg[7]/Q
                         net (fo=65, routed)          0.120    -0.598    swervolf/vga/dtg/addrb[7]
    SLICE_X53Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.490 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.490    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_4
    SLICE_X53Y115        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.822    -1.289    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y115        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[7]/C
                         clock pessimism              0.429    -0.860    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.105    -0.755    swervolf/vga/dtg/pix_num_reg[7]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_column_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.559    -0.855    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y101        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  swervolf/vga/dtg/pixel_column_reg[8]/Q
                         net (fo=20, routed)          0.120    -0.593    swervolf/vga/dtg/pixel_column[8]
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.485 r  swervolf/vga/dtg/pixel_column_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.485    swervolf/vga/dtg/data0[8]
    SLICE_X53Y101        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -1.282    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y101        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[8]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.750    swervolf/vga/dtg/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.487%)  route 0.391ns (73.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.553    -0.861    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y116        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  swervolf/vga/dtg/pix_num_reg[11]/Q
                         net (fo=65, routed)          0.391    -0.328    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.868    -1.242    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.463    -0.779    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.596    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.551    -0.863    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          0.119    -0.603    swervolf/vga/dtg/addrb[16]
    SLICE_X53Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.488 r  swervolf/vga/dtg/pix_num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.488    swervolf/vga/dtg/pix_num_reg[16]_i_1_n_7
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.818    -1.292    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y118        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
                         clock pessimism              0.429    -0.863    
    SLICE_X53Y118        FDRE (Hold_fdre_C_D)         0.105    -0.758    swervolf/vga/dtg/pix_num_reg[16]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.186%)  route 0.634ns (81.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554    -0.860    swervolf/vga/dtg/clk_31_5
    SLICE_X53Y115        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  swervolf/vga/dtg/pix_num_reg[4]/Q
                         net (fo=65, routed)          0.634    -0.084    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.875    -1.235    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.544    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.361    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y19     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y19     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y15     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y15     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y20     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y20     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y16     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y16     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y26     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y26     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X8Y154     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_186_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y116    swervolf/vga/dtg/pix_num_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y116    swervolf/vga/dtg/pix_num_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y116    swervolf/vga/dtg/pix_num_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y116    swervolf/vga/dtg/pix_num_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y117    swervolf/vga/dtg/pix_num_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y117    swervolf/vga/dtg/pix_num_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y117    swervolf/vga/dtg/pix_num_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y117    swervolf/vga/dtg/pix_num_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X53Y118    swervolf/vga/dtg/pix_num_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X50Y102    swervolf/vga/sprite_column_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X50Y100    swervolf/vga/sprite_row_ff_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X62Y142    swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X62Y142    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X62Y141    swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X62Y142    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X60Y137    swervolf/vga/vga_r_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X60Y137    swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         15.873      15.373     SLICE_X60Y137    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X8Y154     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_186_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.150    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.067    12.882    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     4.119    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.061    12.910    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     4.072    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.058    12.913    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478     3.484 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.867    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.216    12.755    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     4.044    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.028    12.943    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.983    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.081    12.890    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.794    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.016    12.933    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.141    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.277     0.901    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.060     0.961    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.199    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.066     0.954    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.155    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)        -0.001     0.887    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.230    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.072     0.960    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.222    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.063     0.951    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.276    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.277     0.901    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.971    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.356    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.958    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.518     6.878 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     7.068    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607     8.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.352     8.360    
                         clock uncertainty           -0.053     8.307    
    SLICE_X88Y86         FDPE (Setup_fdpe_C_D)       -0.016     8.291    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.518     6.871 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.772    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.275    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_CE)      -0.169    11.131    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.518     6.871 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.772    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.275    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_CE)      -0.169    11.131    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.518     6.871 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.772    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.275    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_CE)      -0.169    11.131    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.518     6.871 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.772    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.896 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.275    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_CE)      -0.169    11.131    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.773ns (41.515%)  route 1.089ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.478     6.831 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089     7.920    ddr2/ldc/reset_counter[1]
    SLICE_X88Y80         LUT3 (Prop_lut3_I0_O)        0.295     8.215 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.215    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_D)        0.081    11.381    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.799ns (42.098%)  route 1.099ns (57.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.478     6.831 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.099     7.930    ddr2/ldc/reset_counter[1]
    SLICE_X88Y80         LUT2 (Prop_lut2_I1_O)        0.321     8.251 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.251    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_D)        0.118    11.418    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.801ns (42.382%)  route 1.089ns (57.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.478     6.831 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089     7.920    ddr2/ldc/reset_counter[1]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.323     8.243 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.243    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X88Y80         FDSE (Setup_fdse_C_D)        0.118    11.418    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.478     6.831 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.883     7.714    ddr2/ldc/reset_counter[1]
    SLICE_X89Y80         LUT6 (Prop_lut6_I0_O)        0.295     8.009 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.009    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y80         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X89Y80         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.329    11.331    
                         clock uncertainty           -0.053    11.278    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.029    11.307    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.478     6.838 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.420     7.258    ddr2/ldc/iodelay_rst
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.329    
                         clock uncertainty           -0.053    11.276    
    SLICE_X88Y80         FDSE (Setup_fdse_C_S)       -0.695    10.581    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.046 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.102    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.551     1.882    
    SLICE_X88Y86         FDPE (Hold_fdpe_C_D)         0.060     1.942    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ddr2/ldc/ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y80         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/ic_reset_reg/Q
                         net (fo=2, routed)           0.120     2.139    ddr2/ldc/ic_reset
    SLICE_X89Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.184 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y80         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X89Y80         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.550     1.878    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.091     1.969    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.216    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I0_O)        0.048     2.264 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.264    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X88Y80         FDSE (Hold_fdse_C_D)         0.131     2.009    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.216    ddr2/ldc/reset_counter[2]
    SLICE_X88Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.261 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.261    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X88Y80         FDSE (Hold_fdse_C_D)         0.121     1.999    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.210ns (47.210%)  route 0.235ns (52.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.235     2.277    ddr2/ldc/reset_counter[0]
    SLICE_X88Y80         LUT2 (Prop_lut2_I0_O)        0.046     2.323 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.323    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X88Y80         FDSE (Hold_fdse_C_D)         0.131     2.009    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.091%)  route 0.235ns (52.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.164     2.042 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.235     2.277    ddr2/ldc/reset_counter[0]
    SLICE_X88Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.322 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.322    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X88Y80         FDSE (Hold_fdse_C_D)         0.120     1.998    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.148     2.030 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.163     2.193    ddr2/ldc/iodelay_rst
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.892    
    SLICE_X88Y80         FDSE (Hold_fdse_C_S)        -0.044     1.848    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.148     2.030 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.163     2.193    ddr2/ldc/iodelay_rst
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.892    
    SLICE_X88Y80         FDSE (Hold_fdse_C_S)        -0.044     1.848    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.148     2.030 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.163     2.193    ddr2/ldc/iodelay_rst
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.892    
    SLICE_X88Y80         FDSE (Hold_fdse_C_S)        -0.044     1.848    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y86         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDPE (Prop_fdpe_C_Q)         0.148     2.030 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.163     2.193    ddr2/ldc/iodelay_rst
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X88Y80         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.892    
    SLICE_X88Y80         FDSE (Hold_fdse_C_S)        -0.044     1.848    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y86     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y86     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y80     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y80     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y80     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y80     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y86     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y80     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.801ns (30.946%)  route 6.250ns (69.054%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.827    13.788    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y127        LUT6 (Prop_lut6_I2_O)        0.124    13.912 f  ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2/O
                         net (fo=5, routed)           0.607    14.519    ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2_n_0
    SLICE_X72Y129        LUT2 (Prop_lut2_I1_O)        0.149    14.668 r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.626    15.293    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X73Y129        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.568    15.968    ddr2/ldc/clk_0
    SLICE_X73Y129        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.311    16.279    
                         clock uncertainty           -0.057    16.223    
    SLICE_X73Y129        FDRE (Setup_fdre_C_R)       -0.637    15.586    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.769ns (30.051%)  route 6.445ns (69.949%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 15.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.022    13.983    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.107 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.693    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X64Y122        LUT2 (Prop_lut2_I1_O)        0.117    14.810 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.647    15.457    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.481    15.881    ddr2/ldc/clk_0
    SLICE_X62Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.311    16.192    
                         clock uncertainty           -0.057    16.136    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.377    15.759    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         15.759    
                         arrival time                         -15.457    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.769ns (30.239%)  route 6.388ns (69.761%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.022    13.983    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.107 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.693    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X64Y122        LUT2 (Prop_lut2_I1_O)        0.117    14.810 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.590    15.399    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.482    15.882    ddr2/ldc/clk_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.328    16.210    
                         clock uncertainty           -0.057    16.154    
    SLICE_X64Y122        FDRE (Setup_fdre_C_CE)      -0.413    15.741    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.769ns (30.239%)  route 6.388ns (69.761%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.022    13.983    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.107 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.693    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X64Y122        LUT2 (Prop_lut2_I1_O)        0.117    14.810 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.590    15.399    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.482    15.882    ddr2/ldc/clk_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.328    16.210    
                         clock uncertainty           -0.057    16.154    
    SLICE_X64Y122        FDRE (Setup_fdre_C_CE)      -0.413    15.741    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.769ns (30.239%)  route 6.388ns (69.761%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.022    13.983    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.107 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.693    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X64Y122        LUT2 (Prop_lut2_I1_O)        0.117    14.810 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.590    15.399    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.482    15.882    ddr2/ldc/clk_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.328    16.210    
                         clock uncertainty           -0.057    16.154    
    SLICE_X64Y122        FDRE (Setup_fdre_C_CE)      -0.413    15.741    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.769ns (30.239%)  route 6.388ns (69.761%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.022    13.983    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.107 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.693    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X64Y122        LUT2 (Prop_lut2_I1_O)        0.117    14.810 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.590    15.399    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.482    15.882    ddr2/ldc/clk_0
    SLICE_X64Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.328    16.210    
                         clock uncertainty           -0.057    16.154    
    SLICE_X64Y122        FDRE (Setup_fdre_C_CE)      -0.413    15.741    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.776ns (29.776%)  route 6.547ns (70.224%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 15.879 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.943    13.903    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y123        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.651    14.678    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X74Y123        LUT2 (Prop_lut2_I1_O)        0.124    14.802 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.763    15.565    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.479    15.879    ddr2/ldc/clk_0
    SLICE_X69Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.311    16.190    
                         clock uncertainty           -0.057    16.134    
    SLICE_X69Y125        FDRE (Setup_fdre_C_CE)      -0.205    15.929    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.776ns (29.776%)  route 6.547ns (70.224%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 15.879 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.943    13.903    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y123        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.651    14.678    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X74Y123        LUT2 (Prop_lut2_I1_O)        0.124    14.802 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.763    15.565    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.479    15.879    ddr2/ldc/clk_0
    SLICE_X69Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.311    16.190    
                         clock uncertainty           -0.057    16.134    
    SLICE_X69Y125        FDRE (Setup_fdre_C_CE)      -0.205    15.929    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 2.776ns (29.790%)  route 6.543ns (70.210%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 15.879 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.943    13.903    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y123        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.651    14.678    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X74Y123        LUT2 (Prop_lut2_I1_O)        0.124    14.802 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.759    15.561    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X70Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.479    15.879    ddr2/ldc/clk_0
    SLICE_X70Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.311    16.190    
                         clock uncertainty           -0.057    16.134    
    SLICE_X70Y125        FDRE (Setup_fdre_C_CE)      -0.169    15.965    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -15.561    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 2.776ns (29.790%)  route 6.543ns (70.210%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 15.879 - 10.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.242    ddr2/ldc/clk_0
    SLICE_X67Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  ddr2/ldc/sdram_bankmachine2_row_reg[5]/Q
                         net (fo=1, routed)           1.360     8.059    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[5]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.183    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.733 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.733    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_9_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.809     9.812    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.373    10.185 r  ddr2/ldc/sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.480    10.665    ddr2/ldc/sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.789 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           1.019    11.808    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.932 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.932    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X80Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.141 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.522    12.663    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    12.960 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.943    13.903    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y123        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.651    14.678    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X74Y123        LUT2 (Prop_lut2_I1_O)        0.124    14.802 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.759    15.561    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X70Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.479    15.879    ddr2/ldc/clk_0
    SLICE_X70Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.311    16.190    
                         clock uncertainty           -0.057    16.134    
    SLICE_X70Y125        FDRE (Setup_fdre_C_CE)      -0.169    15.965    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -15.561    
  -------------------------------------------------------------------
                         slack                                  0.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_w_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.645%)  route 0.161ns (53.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.586     1.865    ddr2/ldc/clk_0
    SLICE_X73Y112        FDRE                                         r  ddr2/ldc/write_w_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  ddr2/ldc/write_w_buffer_produce_reg[0]/Q
                         net (fo=6, routed)           0.161     2.168    ddr2/ldc/write_w_buffer_produce_reg[0]
    RAMB18_X2Y44         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.901     2.461    ddr2/ldc/clk_0
    RAMB18_X2Y44         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/CLKBWRCLK
                         clock pessimism             -0.536     1.925    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.108    ddr2/ldc/storage_10_reg_1
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.382%)  route 0.232ns (58.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.553     1.832    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDCE (Prop_fdce_C_Q)         0.164     1.996 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/Q
                         net (fo=2, routed)           0.232     2.229    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q[41]
    SLICE_X52Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.818     2.379    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/C
                         clock pessimism             -0.285     2.093    
    SLICE_X52Y118        FDCE (Hold_fdce_C_D)         0.072     2.165    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.290%)  route 0.248ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.581     1.860    ddr2/ldc/clk_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.248     2.249    ddr2/ldc/storage_8_reg_0_15_6_11/ADDRD0
    SLICE_X74Y121        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.852     2.412    ddr2/ldc/storage_8_reg_0_15_6_11/WCLK
    SLICE_X74Y121        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.537     1.874    
    SLICE_X74Y121        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.184    ddr2/ldc/storage_8_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y46    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y21    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y122   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 4.126ns (21.008%)  route 15.514ns (78.992%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 29.703 - 20.000 ) 
    Source Clock Delay      (SCD):    10.464ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.802    10.464    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.456    10.920 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=58, routed)          1.481    12.400    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I2_O)        0.124    12.524 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.809    13.333    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.457 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.740    14.197    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124    14.321 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.509    14.831    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.124    14.955 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__5/O
                         net (fo=4, routed)           0.626    15.581    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.705 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.705    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.237 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.622    16.858    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.982 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.821    17.804    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.928 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=57, routed)          0.971    18.899    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i1_rs2_en_d
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.119    19.018 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_8/O
                         net (fo=1, routed)           0.851    19.868    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_8_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.332    20.200 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_4__0/O
                         net (fo=11, routed)          0.980    21.181    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_4__0_n_0
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.152    21.333 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_2__11/O
                         net (fo=3, routed)           1.161    22.493    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_4__0_0
    SLICE_X15Y51         LUT4 (Prop_lut4_I3_O)        0.358    22.851 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_25__1/O
                         net (fo=33, routed)          1.154    24.006    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_25__1_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.332    24.338 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_12__0/O
                         net (fo=1, routed)           0.264    24.602    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_12__0_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.726 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[31]_i_3__36/O
                         net (fo=64, routed)          1.803    26.528    swervolf/swerv_eh1/swerv/exu/dec_i1_rs2_bypass_en_d
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.154    26.682 r  swervolf/swerv_eh1/swerv/exu/dout[22]_i_4__1/O
                         net (fo=3, routed)           0.617    27.299    swervolf/swerv_eh1/swerv/exu/dout[22]_i_4__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.327    27.626 r  swervolf/swerv_eh1/swerv/exu/dout[22]_i_1__3/O
                         net (fo=2, routed)           0.806    28.432    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/div_rs2_d[22]
    SLICE_X37Y71         LUT4 (Prop_lut4_I3_O)        0.124    28.556 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_4__19/O
                         net (fo=1, routed)           0.856    29.412    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_4__19_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__46/O
                         net (fo=1, routed)           0.444    29.980    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__46_n_0
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.124    30.104 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_1__127/O
                         net (fo=1, routed)           0.000    30.104    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_7[0]
    SLICE_X36Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.505    29.703    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/clk_core_BUFG
    SLICE_X36Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.472    30.175    
                         clock uncertainty           -0.062    30.112    
    SLICE_X36Y70         FDCE (Setup_fdce_C_D)        0.029    30.141    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         30.141    
                         arrival time                         -30.104    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.441ns  (logic 3.773ns (19.407%)  route 15.668ns (80.593%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.713ns = ( 29.713 - 20.000 ) 
    Source Clock Delay      (SCD):    10.464ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.802    10.464    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.456    10.920 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=58, routed)          1.481    12.400    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I2_O)        0.124    12.524 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.809    13.333    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.457 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.740    14.197    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124    14.321 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.509    14.831    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.124    14.955 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__5/O
                         net (fo=4, routed)           0.626    15.581    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.705 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.705    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.237 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.622    16.858    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.982 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.800    17.783    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.907 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          0.862    18.769    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dec_i1_rs1_en_d
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    18.893 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[8]_i_11__2/O
                         net (fo=5, routed)           0.847    19.741    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[17]
    SLICE_X23Y47         LUT6 (Prop_lut6_I0_O)        0.124    19.865 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[8]_i_5__3/O
                         net (fo=13, routed)          0.937    20.801    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[51]_0
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124    20.925 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_40__1/O
                         net (fo=1, routed)           0.279    21.204    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_22__0_3
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    21.328 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.587    21.916    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_12__1
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.120    22.036 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_22__0/O
                         net (fo=9, routed)           0.858    22.894    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[0]_3
    SLICE_X21Y48         LUT3 (Prop_lut3_I0_O)        0.355    23.249 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_11__5/O
                         net (fo=33, routed)          0.972    24.221    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[15]_i_5__2
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.326    24.547 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[0]_i_46/O
                         net (fo=1, routed)           0.590    25.137    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[0]_i_6__1
    SLICE_X14Y51         LUT6 (Prop_lut6_I3_O)        0.124    25.261 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[0]_i_24/O
                         net (fo=1, routed)           0.162    25.423    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[44]
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.547 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[0]_i_6__1/O
                         net (fo=1, routed)           1.295    26.842    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/i1_rs1_bypass_data_d[0]
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    26.966 r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout[0]_i_1__1036/O
                         net (fo=5, routed)           1.481    28.447    swervolf/swerv_eh1/swerv/exu/dout_reg[44]_4[0]
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    28.571 r  swervolf/swerv_eh1/swerv/exu/dout[0]_i_3__4/O
                         net (fo=1, routed)           0.728    29.299    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/exu_lsu_rs1_d[0]
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.124    29.423 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_1__167/O
                         net (fo=1, routed)           0.482    29.905    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X38Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.515    29.713    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.472    30.185    
                         clock uncertainty           -0.062    30.122    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)       -0.031    30.091    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -29.905    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.462ns  (logic 3.998ns (20.543%)  route 15.464ns (79.457%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns = ( 29.865 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.034    29.929    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.668    29.865    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[34]/C
                         clock pessimism              0.552    30.418    
                         clock uncertainty           -0.062    30.355    
    SLICE_X49Y33         FDCE (Setup_fdce_C_CE)      -0.205    30.150    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[34]
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                         -29.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.462ns  (logic 3.998ns (20.543%)  route 15.464ns (79.457%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns = ( 29.865 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.034    29.929    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.668    29.865    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/C
                         clock pessimism              0.552    30.418    
                         clock uncertainty           -0.062    30.355    
    SLICE_X49Y33         FDCE (Setup_fdce_C_CE)      -0.205    30.150    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                         -29.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[43]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.462ns  (logic 3.998ns (20.543%)  route 15.464ns (79.457%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns = ( 29.865 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.034    29.929    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.668    29.865    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[43]/C
                         clock pessimism              0.552    30.418    
                         clock uncertainty           -0.062    30.355    
    SLICE_X49Y33         FDCE (Setup_fdce_C_CE)      -0.205    30.150    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[43]
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                         -29.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.462ns  (logic 3.998ns (20.543%)  route 15.464ns (79.457%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns = ( 29.865 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.034    29.929    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.668    29.865    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[33]/C
                         clock pessimism              0.552    30.418    
                         clock uncertainty           -0.062    30.355    
    SLICE_X49Y33         FDCE (Setup_fdce_C_CE)      -0.205    30.150    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[33]
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                         -29.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 4.931ns (24.971%)  route 14.816ns (75.029%))
  Logic Levels:           30  (CARRY4=8 LUT3=1 LUT4=2 LUT5=7 LUT6=12)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.871ns = ( 29.871 - 20.000 ) 
    Source Clock Delay      (SCD):    10.299ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.637    10.299    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X15Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDCE (Prop_fdce_C_Q)         0.456    10.755 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          1.287    12.041    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X15Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.165 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.872    13.037    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X15Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.161 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.633    13.795    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X28Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.919 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           0.453    14.371    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124    14.495 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.323    14.818    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X32Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.942 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           1.057    15.999    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X48Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.123 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          1.235    17.358    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I4_O)        0.124    17.482 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__17/O
                         net (fo=12, routed)          0.518    18.000    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.124 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0/O
                         net (fo=1, routed)           0.502    18.627    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.751 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2/O
                         net (fo=2, routed)           0.555    19.305    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_n_0
    SLICE_X59Y44         LUT3 (Prop_lut3_I1_O)        0.124    19.429 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_3__8/O
                         net (fo=3, routed)           0.803    20.233    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[12]_5
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124    20.357 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.447    20.803    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X59Y44         LUT5 (Prop_lut5_I4_O)        0.124    20.927 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__36/O
                         net (fo=3, routed)           0.728    21.655    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[13]_9[0]
    SLICE_X59Y46         LUT6 (Prop_lut6_I2_O)        0.124    21.779 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[13]_i_2__17/O
                         net (fo=4, routed)           0.827    22.606    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[13]_1
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.730 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_5__9/O
                         net (fo=2, routed)           0.462    23.193    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[35]_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.317 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_1__44/O
                         net (fo=42, routed)          1.184    24.501    swervolf/swerv_eh1/swerv/dec/tlu/freeff/lsu_exc_valid_e4
    SLICE_X63Y44         LUT6 (Prop_lut6_I2_O)        0.124    24.625 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.604    25.228    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.124    25.352 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=9, routed)           0.537    25.889    swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout[3]_i_14__1_0
    SLICE_X66Y43         LUT5 (Prop_lut5_I4_O)        0.124    26.013 r  swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout[3]_i_15__1/O
                         net (fo=1, routed)           0.554    26.568    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_3
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_14__1/O
                         net (fo=1, routed)           0.000    26.692    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_14__1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.242 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    27.242    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.356 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.356    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.470    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.584 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.584    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.698 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.698    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.812 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.812    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.926    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.260 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_9/O[1]
                         net (fo=1, routed)           0.500    28.759    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[28]
    SLICE_X67Y45         LUT6 (Prop_lut6_I5_O)        0.303    29.062 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[29]_i_9__1/O
                         net (fo=1, routed)           0.291    29.354    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[29]_1
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124    29.478 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_4__1/O
                         net (fo=1, routed)           0.444    29.922    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_4__1_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I2_O)        0.124    30.046 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_1__23/O
                         net (fo=1, routed)           0.000    30.046    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[29]
    SLICE_X64Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.674    29.871    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X64Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/C
                         clock pessimism              0.472    30.343    
                         clock uncertainty           -0.062    30.281    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.029    30.310    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         30.310    
                         arrival time                         -30.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 3.998ns (20.667%)  route 15.347ns (79.333%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         0.917    29.812    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.665    29.862    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[45]/C
                         clock pessimism              0.552    30.415    
                         clock uncertainty           -0.062    30.352    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    30.147    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[45]
  -------------------------------------------------------------------
                         required time                         30.147    
                         arrival time                         -29.812    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 3.998ns (20.667%)  route 15.347ns (79.333%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         0.917    29.812    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.665    29.862    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.552    30.415    
                         clock uncertainty           -0.062    30.352    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    30.147    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.147    
                         arrival time                         -29.812    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 3.998ns (20.667%)  route 15.347ns (79.333%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456    10.924 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.042    11.966    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.152    12.118 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.672    12.790    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.116 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.661    13.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.116    13.893 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.767    14.660    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.354    15.014 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.509    15.523    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]_i_16_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326    15.849 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_20/O
                         net (fo=1, routed)           0.000    15.849    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.625    17.024    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.148 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.428    17.576    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.700 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         1.223    18.922    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124    19.046 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_23/O
                         net (fo=39, routed)          0.763    19.809    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i0_rs2_en_d
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_7/O
                         net (fo=2, routed)           1.074    21.007    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[21]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=14, routed)          1.215    22.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124    22.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=1, routed)           0.839    23.309    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.433 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          0.862    24.295    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.761    25.180    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.124    25.304 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=61, routed)          0.968    26.272    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    26.396 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.962    27.358    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/shift_ib3_ib2
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    27.508 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         1.059    28.567    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.328    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         0.917    29.812    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.665    29.862    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.552    30.415    
                         clock uncertainty           -0.062    30.352    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    30.147    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         30.147    
                         arrival time                         -29.812    
  -------------------------------------------------------------------
                         slack                                  0.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.276%)  route 0.215ns (56.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.164     3.441 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.215     3.656    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]_1
    SLICE_X53Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.900     4.161    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism             -0.622     3.539    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.066     3.605    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.444%)  route 0.223ns (54.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.552     3.199    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE (Prop_fdce_C_Q)         0.141     3.340 r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.223     3.564    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtrQ3_dff/fifo_addr[0]_84[0]
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.609 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtrQ3_dff/dout[0]_i_1__975/O
                         net (fo=1, routed)           0.000     3.609    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/fifo_data_in[0]_97[0]
    SLICE_X49Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.823     4.084    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -0.618     3.465    
    SLICE_X49Y71         FDCE (Hold_fdce_C_D)         0.092     3.557    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.921%)  route 0.252ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.632     3.280    swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDCE (Prop_fdce_C_Q)         0.141     3.421 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.252     3.672    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[9]_1
    SLICE_X53Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.900     4.161    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.622     3.539    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.075     3.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/gpio_module/rgpio_in_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_ints_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.371%)  route 0.219ns (48.629%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.596     3.243    swervolf/gpio_module/clk_core_BUFG
    SLICE_X77Y99         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDCE (Prop_fdce_C_Q)         0.141     3.384 r  swervolf/gpio_module/rgpio_in_reg[20]/Q
                         net (fo=3, routed)           0.163     3.547    swervolf/gpio_module/rgpio_in[20]
    SLICE_X76Y100        LUT6 (Prop_lut6_I5_O)        0.045     3.592 r  swervolf/gpio_module/rgpio_ints[20]_i_2/O
                         net (fo=1, routed)           0.056     3.648    swervolf/axi2wb/rgpio_ints0[20]
    SLICE_X76Y100        LUT6 (Prop_lut6_I1_O)        0.045     3.693 r  swervolf/axi2wb/rgpio_ints[20]_i_1/O
                         net (fo=1, routed)           0.000     3.693    swervolf/gpio_module/rgpio_ints_reg[31]_1[20]
    SLICE_X76Y100        FDCE                                         r  swervolf/gpio_module/rgpio_ints_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.867     4.128    swervolf/gpio_module/clk_core_BUFG
    SLICE_X76Y100        FDCE                                         r  swervolf/gpio_module/rgpio_ints_reg[20]/C
                         clock pessimism             -0.613     3.514    
    SLICE_X76Y100        FDCE (Hold_fdce_C_D)         0.120     3.634    swervolf/gpio_module/rgpio_ints_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X37Y122        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.264     3.609    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.824     4.085    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X38Y121        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.847     3.237    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.547    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.535ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.421%)  route 0.866ns (62.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.518     4.137 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.866     5.003    tap/dmi[20]
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.385   103.619    
                         clock uncertainty           -0.035   103.583    
    SLICE_X6Y125         FDRE (Setup_fdre_C_D)       -0.045   103.538    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.538    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 98.535    

Slack (MET) :             98.579ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.349%)  route 0.734ns (63.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.419     4.038 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.734     4.771    tap/dmi[23]
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.385   103.619    
                         clock uncertainty           -0.035   103.583    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)       -0.233   103.350    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        103.350    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 98.579    

Slack (MET) :             98.605ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.241%)  route 0.706ns (62.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.419     4.038 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.706     4.744    tap/dmi[27]
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.385   103.619    
                         clock uncertainty           -0.035   103.583    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)       -0.235   103.348    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        103.348    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 98.605    

Slack (MET) :             98.623ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.171%)  route 0.679ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.419     4.038 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.679     4.716    tap/dmi[24]
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.363   103.597    
                         clock uncertainty           -0.035   103.561    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)       -0.222   103.339    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.339    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 98.623    

Slack (MET) :             98.668ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.549%)  route 0.697ns (60.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 103.159 - 100.000 ) 
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.622    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     4.078 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.697     4.775    tap/dmi[7]
    SLICE_X8Y121         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.499   103.159    tap/dmi_tck
    SLICE_X8Y121         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.346   103.506    
                         clock uncertainty           -0.035   103.470    
    SLICE_X8Y121         FDSE (Setup_fdse_C_D)       -0.028   103.442    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.442    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 98.668    

Slack (MET) :             98.693ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.776%)  route 0.722ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 103.236 - 100.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.619     3.548    tap/dmi_tck
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     4.066 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.722     4.788    tap/dmi[31]
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.576   103.236    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.346   103.583    
                         clock uncertainty           -0.035   103.547    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)       -0.067   103.480    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.480    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                 98.693    

Slack (MET) :             98.707ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.320%)  route 0.651ns (55.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.518     4.137 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.651     4.787    tap/dmi[18]
    SLICE_X7Y125         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X7Y125         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.363   103.597    
                         clock uncertainty           -0.035   103.561    
    SLICE_X7Y125         FDRE (Setup_fdre_C_D)       -0.067   103.494    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.494    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                 98.707    

Slack (MET) :             98.728ns  (required time - arrival time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.179%)  route 0.599ns (58.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.419     4.038 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.599     4.636    tap/dmi[25]
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism              0.385   103.619    
                         clock uncertainty           -0.035   103.583    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)       -0.219   103.364    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                        103.364    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                 98.728    

Slack (MET) :             98.768ns  (required time - arrival time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.342%)  route 0.647ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 103.236 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     4.075 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.647     4.722    tap/dmi[10]
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.576   103.236    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism              0.346   103.583    
                         clock uncertainty           -0.035   103.547    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)       -0.058   103.489    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                        103.489    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 98.768    

Slack (MET) :             98.770ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.467%)  route 0.644ns (58.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.690     3.619    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     4.075 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.644     4.718    tap/dmi[11]
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.573   103.233    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.385   103.619    
                         clock uncertainty           -0.035   103.583    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)       -0.095   103.488    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.488    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 98.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.322    tap/dmi_tck
    SLICE_X7Y125         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.099     1.563    tap/dmi[17]
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.709    tap/dmi_tck
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.374     1.335    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.072     1.407    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.562     1.298    tap/dmi_tck
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.110     1.572    tap/dmi[1]
    SLICE_X8Y119         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.831     1.687    tap/dmi_tck
    SLICE_X8Y119         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.374     1.313    
    SLICE_X8Y119         FDSE (Hold_fdse_C_D)         0.059     1.372    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.322    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.128     1.450 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.124     1.574    tap/dmi[26]
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.709    tap/dmi_tck
    SLICE_X5Y125         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.374     1.335    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.018     1.353    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.322    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.157     1.620    tap/dmi[22]
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.709    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.374     1.335    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063     1.398    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.562     1.298    tap/dmi_tck
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.112     1.574    tap/dmi[3]
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.831     1.686    tap/dmi_tck
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.388     1.298    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.052     1.350    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.589     1.325    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.466 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.174     1.640    tap/dmi[30]
    SLICE_X5Y122         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.712    tap/dmi_tck
    SLICE_X5Y122         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.374     1.338    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.066     1.404    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.589     1.325    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.466 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.179     1.646    tap/dmi[9]
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.712    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism             -0.387     1.325    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.070     1.395    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.561     1.297    tap/dmi_tck
    SLICE_X8Y121         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDSE (Prop_fdse_C_Q)         0.164     1.461 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.172     1.634    tap/dmi[4]
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.831     1.686    tap/dmi_tck
    SLICE_X8Y120         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.374     1.312    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.063     1.375    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.322    tap/dmi_tck
    SLICE_X4Y125         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.231     1.694    tap/dmi[10]
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.712    tap/dmi_tck
    SLICE_X4Y122         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.072     1.431    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.586     1.322    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164     1.486 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.176     1.663    tap/dmi[21]
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.853     1.709    tap/dmi_tck
    SLICE_X6Y125         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.387     1.322    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063     1.385    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X8Y119   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y125   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y125   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y125   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y125   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X8Y119   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y125   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y125   tap/dmi_reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X8Y119   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y125   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   tap/dmi_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y125   tap/dmi_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y125   tap/dmi_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.715ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.773ns (33.202%)  route 1.555ns (66.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.611     3.400    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.478     3.878 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.555     5.433    tap/dtmcs[25]
    SLICE_X70Y74         LUT3 (Prop_lut3_I2_O)        0.295     5.728 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.728    tap/dtmcs[24]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.365   103.400    
                         clock uncertainty           -0.035   103.365    
    SLICE_X70Y74         FDRE (Setup_fdre_C_D)        0.079   103.444    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.444    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                 97.715    

Slack (MET) :             97.841ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.917%)  route 1.575ns (73.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           1.575     5.522    tap/dtmcs[17]
    SLICE_X79Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.646 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     5.646    tap/dtmcs[16]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.365   103.491    
                         clock uncertainty           -0.035   103.456    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.031   103.487    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.487    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 97.841    

Slack (MET) :             97.873ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.606ns (28.691%)  route 1.506ns (71.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.711     3.500    tap/dtmcs_tck
    SLICE_X83Y77         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.456     3.956 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.506     5.462    tap/dtmcs[34]
    SLICE_X77Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.612 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.612    tap/dtmcs[33]_i_2_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.446    
                         clock uncertainty           -0.035   103.411    
    SLICE_X77Y75         FDRE (Setup_fdre_C_D)        0.075   103.486    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.486    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 97.873    

Slack (MET) :             97.981ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.518ns (26.876%)  route 1.409ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.611     3.400    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.518     3.918 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.409     5.327    tap/dtmcs[22]
    SLICE_X79Y75         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X79Y75         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism              0.326   103.449    
                         clock uncertainty           -0.035   103.414    
    SLICE_X79Y75         FDRE (Setup_fdre_C_D)       -0.105   103.309    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                        103.309    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                 97.981    

Slack (MET) :             98.156ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.741ns (40.147%)  route 1.105ns (59.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.419     3.909 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           1.105     5.014    tap/dtmcs[5]
    SLICE_X79Y72         LUT3 (Prop_lut3_I2_O)        0.322     5.336 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.336    tap/dtmcs[4]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.326   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.075   103.492    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.492    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                 98.156    

Slack (MET) :             98.157ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.718ns (39.033%)  route 1.121ns (60.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.419     3.909 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           1.121     5.031    tap/dtmcs[8]
    SLICE_X75Y71         LUT3 (Prop_lut3_I2_O)        0.299     5.330 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.330    tap/dtmcs[7]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.365   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X75Y71         FDRE (Setup_fdre_C_D)        0.032   103.487    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.487    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 98.157    

Slack (MET) :             98.179ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.419ns (27.874%)  route 1.084ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 103.136 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.419     3.910 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.084     4.994    tap/dtmcs[2]
    SLICE_X83Y77         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.593   103.136    tap/dtmcs_tck
    SLICE_X83Y77         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.326   103.462    
                         clock uncertainty           -0.035   103.427    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)       -0.253   103.174    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.174    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 98.179    

Slack (MET) :             98.213ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.381%)  route 1.158ns (66.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.158     5.105    tap/dtmcs[16]
    SLICE_X77Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.229 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.229    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.326   103.446    
                         clock uncertainty           -0.035   103.411    
    SLICE_X77Y75         FDRE (Setup_fdre_C_D)        0.031   103.442    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.442    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 98.213    

Slack (MET) :             98.262ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.580ns (34.180%)  route 1.117ns (65.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.117     5.063    tap/dtmcs[18]
    SLICE_X79Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.187 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.187    tap/dtmcs[17]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.326   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.032   103.449    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.449    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 98.262    

Slack (MET) :             98.283ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.743ns (42.286%)  route 1.014ns (57.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.419     3.909 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.014     4.923    tap/dtmcs[9]
    SLICE_X75Y71         LUT3 (Prop_lut3_I2_O)        0.324     5.247 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.247    tap/dtmcs[8]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.365   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X75Y71         FDRE (Setup_fdre_C_D)        0.075   103.530    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.530    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 98.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.124     1.520    tap/dtmcs[12]
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.342     1.292    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.070     1.362    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.259    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.400 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.120     1.520    tap/dtmcs[37]
    SLICE_X82Y75         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X82Y75         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.364     1.271    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.066     1.337    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.261    tap/dtmcs_tck
    SLICE_X82Y77         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           0.125     1.527    tap/dtmcs[39]
    SLICE_X82Y76         FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.636    tap/dtmcs_tck
    SLICE_X82Y76         FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism             -0.364     1.272    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.070     1.342    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.259    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.400 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.130     1.530    tap/dtmcs[36]
    SLICE_X82Y77         FDRE                                         r  tap/dtmcs_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.863     1.638    tap/dtmcs_tck
    SLICE_X82Y77         FDRE                                         r  tap/dtmcs_reg[35]/C
                         clock pessimism             -0.364     1.274    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.070     1.344    tap/dtmcs_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.261    tap/dtmcs_tck
    SLICE_X82Y77         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.124     1.526    tap/dtmcs[38]
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.636    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_reg[37]/C
                         clock pessimism             -0.364     1.272    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.066     1.338    tap/dtmcs_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.121%)  route 0.146ns (50.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.252    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.146     1.539    tap/dtmcs[18]
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.365     1.266    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.085     1.351    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.261    tap/dtmcs_tck
    SLICE_X82Y77         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.132     1.534    tap/dtmcs[35]
    SLICE_X82Y76         FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.636    tap/dtmcs_tck
    SLICE_X82Y76         FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.364     1.272    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.070     1.342    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.252    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.128     1.380 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.117     1.497    tap/dtmcs[9]
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X75Y70         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism             -0.365     1.267    
    SLICE_X75Y70         FDRE (Hold_fdre_C_D)         0.018     1.285    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.130%)  route 0.127ns (49.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.128     1.383 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.127     1.511    tap/dtmcs[4]
    SLICE_X79Y71         FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X79Y71         FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism             -0.364     1.269    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.018     1.287    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.173%)  route 0.106ns (29.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.553     1.220    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.148     1.368 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.106     1.474    tap/dtmcs[26]
    SLICE_X70Y74         LUT3 (Prop_lut3_I2_O)        0.101     1.575 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.575    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.597    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism             -0.377     1.220    
    SLICE_X70Y74         FDRE (Hold_fdre_C_D)         0.131     1.351    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y78   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y71   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y71   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y71   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y75   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y73   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y73   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y78   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y71   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y71   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y78   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y76   tap/dtmcs_r_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y75   tap/dtmcs_r_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y75   tap/dtmcs_r_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y78   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y71   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y71   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack      -14.316ns,  Total Violation     -340.476ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.316ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_row_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.442%)  route 0.485ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        -13.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1457.402 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.296ns = ( 1470.296 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.634  1470.295    swervolf/btn/clk_core_BUFG
    SLICE_X44Y99         FDRE                                         r  swervolf/btn/btn_row_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456  1470.751 r  swervolf/btn/btn_row_reg_reg[6]/Q
                         net (fo=2, routed)           0.485  1471.237    swervolf/vga/sprite_row_ff_reg[11]_0[6]
    SLICE_X45Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.516  1457.402    swervolf/vga/clk_31_5
    SLICE_X45Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[6]/C
                         clock pessimism              0.000  1457.402    
                         clock uncertainty           -0.441  1456.961    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)       -0.040  1456.921    swervolf/vga/sprite_row_ff_reg[6]
  -------------------------------------------------------------------
                         required time                       1456.921    
                         arrival time                       -1471.237    
  -------------------------------------------------------------------
                         slack                                -14.316    

Slack (VIOLATED) :        -14.244ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.862ns  (logic 0.518ns (60.123%)  route 0.344ns (39.877%))
  Logic Levels:           0  
  Clock Path Skew:        -13.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 1457.375 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.287ns = ( 1470.286 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.625  1470.286    swervolf/btn/clk_core_BUFG
    SLICE_X56Y99         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518  1470.804 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=2, routed)           0.344  1471.148    swervolf/vga/D[2]
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.490  1457.375    swervolf/vga/clk_31_5
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[2]/C
                         clock pessimism              0.000  1457.375    
                         clock uncertainty           -0.441  1456.934    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.030  1456.904    swervolf/vga/sprite_column_ff_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.904    
                         arrival time                       -1471.148    
  -------------------------------------------------------------------
                         slack                                -14.244    

Slack (VIOLATED) :        -14.231ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_row_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.860ns  (logic 0.518ns (60.225%)  route 0.342ns (39.775%))
  Logic Levels:           0  
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 1457.375 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.274ns = ( 1470.274 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.613  1470.274    swervolf/btn/clk_core_BUFG
    SLICE_X56Y102        FDRE                                         r  swervolf/btn/btn_row_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518  1470.792 r  swervolf/btn/btn_row_reg_reg[2]/Q
                         net (fo=2, routed)           0.342  1471.134    swervolf/vga/sprite_row_ff_reg[11]_0[2]
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.490  1457.375    swervolf/vga/clk_31_5
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[2]/C
                         clock pessimism              0.000  1457.375    
                         clock uncertainty           -0.441  1456.934    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.031  1456.903    swervolf/vga/sprite_row_ff_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.903    
                         arrival time                       -1471.134    
  -------------------------------------------------------------------
                         slack                                -14.231    

Slack (VIOLATED) :        -14.228ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.803%)  route 0.334ns (39.197%))
  Logic Levels:           0  
  Clock Path Skew:        -13.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1457.396 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X60Y99         FDRE                                         r  swervolf/btn/btn_col_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518  1470.808 r  swervolf/btn/btn_col_reg_reg[3]/Q
                         net (fo=2, routed)           0.334  1471.142    swervolf/vga/D[3]
    SLICE_X59Y98         FDRE                                         r  swervolf/vga/sprite_column_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.510  1457.396    swervolf/vga/clk_31_5
    SLICE_X59Y98         FDRE                                         r  swervolf/vga/sprite_column_ff_reg[3]/C
                         clock pessimism              0.000  1457.396    
                         clock uncertainty           -0.441  1456.955    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)       -0.040  1456.915    swervolf/vga/sprite_column_ff_reg[3]
  -------------------------------------------------------------------
                         required time                       1456.915    
                         arrival time                       -1471.142    
  -------------------------------------------------------------------
                         slack                                -14.228    

Slack (VIOLATED) :        -14.227ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.862ns  (logic 0.518ns (60.113%)  route 0.344ns (39.887%))
  Logic Levels:           0  
  Clock Path Skew:        -13.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 1457.375 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.287ns = ( 1470.286 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.625  1470.286    swervolf/btn/clk_core_BUFG
    SLICE_X56Y99         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518  1470.804 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=2, routed)           0.344  1471.148    swervolf/vga/D[8]
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.490  1457.375    swervolf/vga/clk_31_5
    SLICE_X56Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[8]/C
                         clock pessimism              0.000  1457.375    
                         clock uncertainty           -0.441  1456.934    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.013  1456.921    swervolf/vga/sprite_column_ff_reg[8]
  -------------------------------------------------------------------
                         required time                       1456.921    
                         arrival time                       -1471.148    
  -------------------------------------------------------------------
                         slack                                -14.227    

Slack (VIOLATED) :        -14.194ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.792ns  (logic 0.456ns (57.597%)  route 0.336ns (42.403%))
  Logic Levels:           0  
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 1457.374 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.273ns = ( 1470.273 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.612  1470.273    swervolf/btn/clk_core_BUFG
    SLICE_X52Y102        FDRE                                         r  swervolf/btn/btn_col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.456  1470.729 r  swervolf/btn/btn_col_reg_reg[1]/Q
                         net (fo=2, routed)           0.336  1471.065    swervolf/vga/D[1]
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.489  1457.374    swervolf/vga/clk_31_5
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[1]/C
                         clock pessimism              0.000  1457.374    
                         clock uncertainty           -0.441  1456.933    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.062  1456.871    swervolf/vga/sprite_column_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       1456.871    
                         arrival time                       -1471.065    
  -------------------------------------------------------------------
                         slack                                -14.194    

Slack (VIOLATED) :        -14.194ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.633ns  (logic 0.419ns (66.150%)  route 0.214ns (33.850%))
  Logic Levels:           0  
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 1457.373 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.611  1470.272    swervolf/btn/clk_core_BUFG
    SLICE_X53Y103        FDRE                                         r  swervolf/btn/btn_col_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.419  1470.691 r  swervolf/btn/btn_col_reg_reg[0]/Q
                         net (fo=2, routed)           0.214  1470.905    swervolf/vga/D[0]
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.488  1457.373    swervolf/vga/clk_31_5
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[0]/C
                         clock pessimism              0.000  1457.373    
                         clock uncertainty           -0.441  1456.932    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)       -0.220  1456.712    swervolf/vga/sprite_column_ff_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.712    
                         arrival time                       -1470.906    
  -------------------------------------------------------------------
                         slack                                -14.194    

Slack (VIOLATED) :        -14.184ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.207%)  route 0.341ns (42.793%))
  Logic Levels:           0  
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 1457.375 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.274ns = ( 1470.274 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.613  1470.274    swervolf/btn/clk_core_BUFG
    SLICE_X57Y101        FDRE                                         r  swervolf/btn/btn_row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456  1470.730 r  swervolf/btn/btn_row_reg_reg[5]/Q
                         net (fo=2, routed)           0.341  1471.071    swervolf/vga/sprite_row_ff_reg[11]_0[5]
    SLICE_X57Y102        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.490  1457.375    swervolf/vga/clk_31_5
    SLICE_X57Y102        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[5]/C
                         clock pessimism              0.000  1457.375    
                         clock uncertainty           -0.441  1456.934    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.047  1456.887    swervolf/vga/sprite_row_ff_reg[5]
  -------------------------------------------------------------------
                         required time                       1456.887    
                         arrival time                       -1471.071    
  -------------------------------------------------------------------
                         slack                                -14.184    

Slack (VIOLATED) :        -14.184ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_row_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.804ns  (logic 0.456ns (56.701%)  route 0.348ns (43.299%))
  Logic Levels:           0  
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 1457.400 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.296ns = ( 1470.296 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.634  1470.295    swervolf/btn/clk_core_BUFG
    SLICE_X44Y99         FDRE                                         r  swervolf/btn/btn_row_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456  1470.751 r  swervolf/btn/btn_row_reg_reg[0]/Q
                         net (fo=2, routed)           0.348  1471.100    swervolf/vga/sprite_row_ff_reg[11]_0[0]
    SLICE_X47Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.514  1457.400    swervolf/vga/clk_31_5
    SLICE_X47Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[0]/C
                         clock pessimism              0.000  1457.400    
                         clock uncertainty           -0.441  1456.959    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.043  1456.916    swervolf/vga/sprite_row_ff_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.916    
                         arrival time                       -1471.100    
  -------------------------------------------------------------------
                         slack                                -14.184    

Slack (VIOLATED) :        -14.182ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.079%)  route 0.343ns (42.921%))
  Logic Levels:           0  
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 1457.374 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.273ns = ( 1470.273 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.612  1470.273    swervolf/btn/clk_core_BUFG
    SLICE_X52Y102        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.456  1470.729 r  swervolf/btn/btn_col_reg_reg[4]/Q
                         net (fo=2, routed)           0.343  1471.072    swervolf/vga/D[4]
    SLICE_X52Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         1.489  1457.374    swervolf/vga/clk_31_5
    SLICE_X52Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[4]/C
                         clock pessimism              0.000  1457.374    
                         clock uncertainty           -0.441  1456.933    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)       -0.043  1456.890    swervolf/vga/sprite_column_ff_reg[4]
  -------------------------------------------------------------------
                         required time                       1456.890    
                         arrival time                       -1471.072    
  -------------------------------------------------------------------
                         slack                                -14.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.221ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_row_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.883%)  route 0.116ns (45.117%))
  Logic Levels:           0  
  Clock Path Skew:        -4.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.563     3.210    swervolf/btn/clk_core_BUFG
    SLICE_X48Y100        FDRE                                         r  swervolf/btn/btn_row_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     3.351 r  swervolf/btn/btn_row_reg_reg[11]/Q
                         net (fo=2, routed)           0.116     3.467    swervolf/vga/sprite_row_ff_reg[11]_0[11]
    SLICE_X47Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.838    -1.273    swervolf/vga/clk_31_5
    SLICE_X47Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[11]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.441    -0.832    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.078    -0.754    swervolf/vga/sprite_row_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.222ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X53Y103        FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=2, routed)           0.111     3.459    swervolf/vga/D[11]
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -1.282    swervolf/vga/clk_31_5
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[11]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.441    -0.841    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.078    -0.763    swervolf/vga/sprite_column_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.228ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.564     3.211    swervolf/btn/clk_core_BUFG
    SLICE_X51Y99         FDRE                                         r  swervolf/btn/btn_col_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     3.352 r  swervolf/btn/btn_col_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     3.472    swervolf/vga/D[7]
    SLICE_X51Y98         FDRE                                         r  swervolf/vga/sprite_column_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.836    -1.275    swervolf/vga/clk_31_5
    SLICE_X51Y98         FDRE                                         r  swervolf/vga/sprite_column_ff_reg[7]/C
                         clock pessimism              0.000    -1.275    
                         clock uncertainty            0.441    -0.834    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.078    -0.756    swervolf/vga/sprite_column_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.228ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.347%)  route 0.114ns (44.653%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.561     3.208    swervolf/btn/clk_core_BUFG
    SLICE_X52Y102        FDRE                                         r  swervolf/btn/btn_col_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  swervolf/btn/btn_col_reg_reg[9]/Q
                         net (fo=2, routed)           0.114     3.463    swervolf/vga/D[9]
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -1.282    swervolf/vga/clk_31_5
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[9]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.441    -0.841    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.076    -0.765    swervolf/vga/sprite_column_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_row_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.565     3.212    swervolf/btn/clk_core_BUFG
    SLICE_X49Y98         FDRE                                         r  swervolf/btn/btn_row_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     3.353 r  swervolf/btn/btn_row_reg_reg[4]/Q
                         net (fo=2, routed)           0.122     3.475    swervolf/vga/sprite_row_ff_reg[11]_0[4]
    SLICE_X49Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.838    -1.273    swervolf/vga/clk_31_5
    SLICE_X49Y99         FDRE                                         r  swervolf/vga/sprite_row_ff_reg[4]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.441    -0.832    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.078    -0.754    swervolf/vga/sprite_row_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.233ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.561     3.208    swervolf/btn/clk_core_BUFG
    SLICE_X52Y102        FDRE                                         r  swervolf/btn/btn_col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  swervolf/btn/btn_col_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     3.463    swervolf/vga/D[1]
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -1.282    swervolf/vga/clk_31_5
    SLICE_X55Y102        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[1]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.441    -0.841    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.071    -0.770    swervolf/vga/sprite_column_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X53Y103        FDRE                                         r  swervolf/btn/btn_col_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  swervolf/btn/btn_col_reg_reg[6]/Q
                         net (fo=2, routed)           0.119     3.467    swervolf/vga/D[6]
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.827    -1.283    swervolf/vga/clk_31_5
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[6]/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.441    -0.842    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.076    -0.766    swervolf/vga/sprite_column_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.234ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_row_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_row_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X57Y101        FDRE                                         r  swervolf/btn/btn_row_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_row_reg_reg[3]/Q
                         net (fo=2, routed)           0.122     3.472    swervolf/vga/sprite_row_ff_reg[11]_0[3]
    SLICE_X57Y102        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.830    -1.281    swervolf/vga/clk_31_5
    SLICE_X57Y102        FDRE                                         r  swervolf/vga/sprite_row_ff_reg[3]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.441    -0.840    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.078    -0.762    swervolf/vga/sprite_row_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.419%)  route 0.080ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X53Y103        FDRE                                         r  swervolf/btn/btn_col_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.128     3.335 r  swervolf/btn/btn_col_reg_reg[0]/Q
                         net (fo=2, routed)           0.080     3.416    swervolf/vga/D[0]
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.827    -1.283    swervolf/vga/clk_31_5
    SLICE_X52Y103        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[0]/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.441    -0.842    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.022    -0.820    swervolf/vga/sprite_column_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/sprite_column_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.634%)  route 0.122ns (46.366%))
  Logic Levels:           0  
  Clock Path Skew:        -4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.561     3.208    swervolf/btn/clk_core_BUFG
    SLICE_X52Y102        FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  swervolf/btn/btn_col_reg_reg[4]/Q
                         net (fo=2, routed)           0.122     3.471    swervolf/vga/D[4]
    SLICE_X52Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -1.282    swervolf/vga/clk_31_5
    SLICE_X52Y101        FDRE                                         r  swervolf/vga/sprite_column_ff_reg[4]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.441    -0.841    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.076    -0.765    swervolf/vga/sprite_column_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  4.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.642ns (33.755%)  route 1.260ns (66.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDRE (Prop_fdre_C_Q)         0.518    10.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           1.260    12.059    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X71Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.183 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[16]_i_1/O
                         net (fo=1, routed)           0.000    12.183    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[15]
    SLICE_X71Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X71Y103        FDCE (Setup_fdce_C_D)        0.029    15.985    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.718ns (38.026%)  route 1.170ns (61.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    10.279ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.618    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.419    10.698 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           1.170    11.868    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X69Y109        LUT4 (Prop_lut4_I0_O)        0.299    12.167 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    12.167    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[62]
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.172    15.954    
    SLICE_X69Y109        FDCE (Setup_fdce_C_D)        0.032    15.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.686%)  route 1.047ns (59.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.362ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.701    10.362    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDRE (Prop_fdre_C_Q)         0.419    10.781 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           1.047    11.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][52]
    SLICE_X71Y106        LUT4 (Prop_lut4_I0_O)        0.299    12.127 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    12.127    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X71Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X71Y106        FDCE (Setup_fdce_C_D)        0.031    15.987    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.580ns (31.489%)  route 1.262ns (68.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.617    10.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y109        FDRE (Prop_fdre_C_Q)         0.456    10.734 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/Q
                         net (fo=1, routed)           1.262    11.996    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][29]
    SLICE_X71Y110        LUT4 (Prop_lut4_I0_O)        0.124    12.120 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[29]_i_1/O
                         net (fo=1, routed)           0.000    12.120    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[28]
    SLICE_X71Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.172    15.954    
    SLICE_X71Y110        FDCE (Setup_fdce_C_D)        0.031    15.985    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.718ns (38.169%)  route 1.163ns (61.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.419    10.700 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/Q
                         net (fo=1, routed)           1.163    11.863    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][60]
    SLICE_X70Y100        LUT4 (Prop_lut4_I0_O)        0.299    12.162 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[60]_i_1/O
                         net (fo=1, routed)           0.000    12.162    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[59]
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.172    15.957    
    SLICE_X70Y100        FDCE (Setup_fdce_C_D)        0.079    16.036    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.774ns (42.666%)  route 1.040ns (57.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDRE (Prop_fdre_C_Q)         0.478    10.759 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][64]/Q
                         net (fo=1, routed)           1.040    11.799    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][64]
    SLICE_X71Y103        LUT4 (Prop_lut4_I3_O)        0.296    12.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000    12.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[63]
    SLICE_X71Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X71Y103        FDCE (Setup_fdce_C_D)        0.031    15.987    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.716ns (39.481%)  route 1.098ns (60.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    10.279ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.618    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.419    10.698 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           1.098    11.796    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X69Y110        LUT4 (Prop_lut4_I3_O)        0.297    12.093 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000    12.093    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[60]
    SLICE_X69Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.172    15.954    
    SLICE_X69Y110        FDCE (Setup_fdce_C_D)        0.032    15.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.715ns (38.089%)  route 1.162ns (61.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    10.279ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.618    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.419    10.698 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           1.162    11.860    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X73Y108        LUT4 (Prop_lut4_I3_O)        0.296    12.156 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    12.156    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[58]
    SLICE_X73Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578    15.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.232    16.210    
                         clock uncertainty           -0.172    16.038    
    SLICE_X73Y108        FDCE (Setup_fdce_C_D)        0.031    16.069    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         16.069    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.580ns (32.978%)  route 1.179ns (67.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.277ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.616    10.277    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456    10.733 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           1.179    11.912    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][3]
    SLICE_X65Y105        LUT4 (Prop_lut4_I3_O)        0.124    12.036 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.036    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[2]
    SLICE_X65Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X65Y105        FDCE (Setup_fdce_C_D)        0.029    15.985    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.518ns (31.457%)  route 1.129ns (68.543%))
  Logic Levels:           0  
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    10.273ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.612    10.273    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDCE (Prop_fdce_C_Q)         0.518    10.791 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.129    11.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X65Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    15.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X65Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.123    
                         clock uncertainty           -0.172    15.951    
    SLICE_X65Y113        FDCE (Setup_fdce_C_D)       -0.081    15.870    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.870    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  3.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.054     3.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][36]
    SLICE_X74Y103        LUT4 (Prop_lut4_I3_O)        0.045     3.481 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[35]
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X74Y103        FDCE (Hold_fdce_C_D)         0.121     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           0.054     3.435    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][72]
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.045     3.480 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000     3.480    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[71]
    SLICE_X76Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X76Y108        FDCE (Hold_fdce_C_D)         0.121     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.054     3.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][44]
    SLICE_X70Y100        LUT4 (Prop_lut4_I3_O)        0.045     3.453 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[43]
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121     2.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.555     3.202    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X59Y118        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141     3.343 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           0.052     3.396    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][26]
    SLICE_X58Y118        LUT4 (Prop_lut4_I0_O)        0.045     3.441 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000     3.441    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[26]
    SLICE_X58Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     2.382    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.280     2.101    
                         clock uncertainty            0.172     2.274    
    SLICE_X58Y118        FDCE (Hold_fdce_C_D)         0.121     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][24]/Q
                         net (fo=1, routed)           0.087     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][24]
    SLICE_X74Y106        LUT4 (Prop_lut4_I3_O)        0.045     3.514 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     3.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[23]
    SLICE_X74Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X74Y106        FDCE (Hold_fdce_C_D)         0.120     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           0.087     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][35]
    SLICE_X76Y106        LUT4 (Prop_lut4_I3_O)        0.045     3.514 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000     3.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[34]
    SLICE_X76Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X76Y106        FDCE (Hold_fdce_C_D)         0.120     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/Q
                         net (fo=1, routed)           0.087     3.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][28]
    SLICE_X70Y100        LUT4 (Prop_lut4_I3_O)        0.045     3.486 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     3.486    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.120     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           0.089     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][51]
    SLICE_X76Y106        LUT4 (Prop_lut4_I3_O)        0.045     3.516 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.516    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[50]
    SLICE_X76Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X76Y106        FDCE (Hold_fdce_C_D)         0.121     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           0.089     3.470    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.045     3.515 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000     3.515    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X76Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X76Y108        FDCE (Hold_fdce_C_D)         0.121     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.563     3.210    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.141     3.351 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/Q
                         net (fo=1, routed)           0.087     3.439    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][13]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.045     3.484 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.484    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X70Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.833     2.393    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.280     2.112    
                         clock uncertainty            0.172     2.285    
    SLICE_X70Y107        FDCE (Hold_fdce_C_D)         0.120     2.405    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  1.079    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.674%)  route 9.641ns (94.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 16.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    16.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.456    16.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           9.641    26.442    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][52]
    SLICE_X79Y80         LUT4 (Prop_lut4_I0_O)        0.124    26.566 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    26.566    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[49]
    SLICE_X79Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.586    29.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.232    30.016    
                         clock uncertainty           -0.173    29.843    
    SLICE_X79Y80         FDCE (Setup_fdce_C_D)        0.031    29.874    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         29.874    
                         arrival time                         -26.566    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.162ns  (logic 0.776ns (7.636%)  route 9.386ns (92.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 16.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    16.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDRE (Prop_fdre_C_Q)         0.478    16.823 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           9.386    26.209    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][8]
    SLICE_X81Y79         LUT4 (Prop_lut4_I3_O)        0.298    26.507 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    26.507    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[5]
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X81Y79         FDCE (Setup_fdce_C_D)        0.032    29.878    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         29.878    
                         arrival time                         -26.507    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.879ns  (logic 0.580ns (6.532%)  route 8.299ns (93.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.689ns = ( 29.689 - 20.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 16.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.243    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_fdre_C_Q)         0.456    16.699 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/Q
                         net (fo=1, routed)           8.299    24.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][69]
    SLICE_X60Y112        LUT4 (Prop_lut4_I3_O)        0.124    25.122 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    25.122    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[66]
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.492    29.689    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.232    29.921    
                         clock uncertainty           -0.173    29.748    
    SLICE_X60Y112        FDCE (Setup_fdce_C_D)        0.081    29.829    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         29.829    
                         arrival time                         -25.122    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.778ns  (logic 0.580ns (6.607%)  route 8.198ns (93.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.801ns = ( 29.801 - 20.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 16.358 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725    16.358    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.456    16.814 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           8.198    25.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X83Y87         LUT4 (Prop_lut4_I3_O)        0.124    25.136 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    25.136    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[8]
    SLICE_X83Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.603    29.801    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.232    30.033    
                         clock uncertainty           -0.173    29.860    
    SLICE_X83Y87         FDCE (Setup_fdce_C_D)        0.029    29.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -25.136    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.758ns  (logic 0.718ns (8.198%)  route 8.040ns (91.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.801ns = ( 29.801 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 16.359 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.726    16.359    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.419    16.778 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           8.040    24.818    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X85Y87         LUT4 (Prop_lut4_I0_O)        0.299    25.117 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    25.117    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X85Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.603    29.801    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.232    30.033    
                         clock uncertainty           -0.173    29.860    
    SLICE_X85Y87         FDCE (Setup_fdce_C_D)        0.029    29.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -25.117    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.601ns  (logic 0.642ns (7.464%)  route 7.959ns (92.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    6.342ns = ( 16.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.709    16.342    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.518    16.860 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/Q
                         net (fo=1, routed)           7.959    24.819    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][19]
    SLICE_X77Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.943 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    24.943    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[16]
    SLICE_X77Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.586    29.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.232    30.016    
                         clock uncertainty           -0.173    29.843    
    SLICE_X77Y82         FDCE (Setup_fdce_C_D)        0.029    29.872    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         29.872    
                         arrival time                         -24.943    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.804ns = ( 29.804 - 20.000 ) 
    Source Clock Delay      (SCD):    6.362ns = ( 16.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.729    16.362    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    16.880 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/Q
                         net (fo=1, routed)           7.929    24.809    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][29]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.124    24.933 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    24.933    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[26]
    SLICE_X85Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.606    29.804    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism              0.232    30.036    
                         clock uncertainty           -0.173    29.863    
    SLICE_X85Y91         FDCE (Setup_fdce_C_D)        0.031    29.894    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         29.894    
                         arrival time                         -24.933    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.257ns  (logic 0.774ns (9.374%)  route 7.483ns (90.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.794ns = ( 29.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.351ns = ( 16.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718    16.351    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.478    16.829 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           7.483    24.312    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X83Y80         LUT4 (Prop_lut4_I0_O)        0.296    24.608 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    24.608    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[31]
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.596    29.794    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    30.026    
                         clock uncertainty           -0.173    29.853    
    SLICE_X83Y80         FDCE (Setup_fdce_C_D)        0.032    29.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         29.885    
                         arrival time                         -24.608    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.194ns  (logic 0.642ns (7.835%)  route 7.552ns (92.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.794ns = ( 29.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.351ns = ( 16.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718    16.351    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518    16.869 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           7.552    24.420    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X83Y80         LUT4 (Prop_lut4_I0_O)        0.124    24.544 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    24.544    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[15]
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.596    29.794    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.232    30.026    
                         clock uncertainty           -0.173    29.853    
    SLICE_X83Y80         FDCE (Setup_fdce_C_D)        0.029    29.882    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         29.882    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.082ns  (logic 0.580ns (7.176%)  route 7.502ns (92.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.799ns = ( 29.799 - 20.000 ) 
    Source Clock Delay      (SCD):    6.354ns = ( 16.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.721    16.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.456    16.810 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           7.502    24.312    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][42]
    SLICE_X83Y84         LUT4 (Prop_lut4_I3_O)        0.124    24.436 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[42]_i_1__0/O
                         net (fo=1, routed)           0.000    24.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[39]
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.601    29.799    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.232    30.031    
                         clock uncertainty           -0.173    29.858    
    SLICE_X83Y84         FDCE (Setup_fdce_C_D)        0.031    29.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -24.436    
  -------------------------------------------------------------------
                         slack                                  5.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.627ns (13.523%)  route 4.010ns (86.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592     5.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDRE (Prop_fdre_C_Q)         0.385     6.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           4.010    10.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X79Y80         LUT4 (Prop_lut4_I3_O)        0.242    10.629 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    10.629    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[53]
    SLICE_X79Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.707    10.369    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.232    10.136    
                         clock uncertainty            0.173    10.309    
    SLICE_X79Y80         FDCE (Hold_fdce_C_D)         0.270    10.579    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                        -10.579    
                         arrival time                          10.629    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.518ns (11.153%)  route 4.126ns (88.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.381ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.600     6.001    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.418     6.419 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           4.126    10.545    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][50]
    SLICE_X86Y81         LUT4 (Prop_lut4_I0_O)        0.100    10.645 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    10.645    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[47]
    SLICE_X86Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.232    10.148    
                         clock uncertainty            0.173    10.321    
    SLICE_X86Y81         FDCE (Hold_fdce_C_D)         0.270    10.591    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                        -10.591    
                         arrival time                          10.645    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.467ns (9.908%)  route 4.246ns (90.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.382ns
    Source Clock Delay      (SCD):    6.004ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.603     6.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.367     6.371 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           4.246    10.617    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][66]
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.100    10.717 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    10.717    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[63]
    SLICE_X84Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.720    10.382    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.232    10.149    
                         clock uncertainty            0.173    10.322    
    SLICE_X84Y83         FDCE (Hold_fdce_C_D)         0.331    10.653    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                        -10.653    
                         arrival time                          10.717    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.467ns (10.029%)  route 4.189ns (89.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns
    Source Clock Delay      (SCD):    6.010ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.609     6.010    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.367     6.377 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/Q
                         net (fo=1, routed)           4.189    10.566    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][27]
    SLICE_X87Y93         LUT4 (Prop_lut4_I3_O)        0.100    10.666 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    10.666    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[24]
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.730    10.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.232    10.159    
                         clock uncertainty            0.173    10.332    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.269    10.601    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.601    
                         arrival time                          10.666    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.467ns (10.019%)  route 4.194ns (89.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.383ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.367     6.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/Q
                         net (fo=1, routed)           4.194    10.559    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][14]
    SLICE_X83Y84         LUT4 (Prop_lut4_I3_O)        0.100    10.659 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    10.659    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[11]
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.721    10.383    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.232    10.150    
                         clock uncertainty            0.173    10.323    
    SLICE_X83Y84         FDCE (Hold_fdce_C_D)         0.269    10.592    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.592    
                         arrival time                          10.659    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.467ns (10.015%)  route 4.196ns (89.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.371ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.367     6.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           4.196    10.560    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.100    10.660 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.660    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[1]
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.709    10.371    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.232    10.138    
                         clock uncertainty            0.173    10.311    
    SLICE_X81Y79         FDCE (Hold_fdce_C_D)         0.270    10.581    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.581    
                         arrival time                          10.660    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.518ns (11.092%)  route 4.152ns (88.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.260ns
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.481     5.881    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X62Y127        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.418     6.299 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][2]/Q
                         net (fo=1, routed)           4.152    10.451    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[1]
    SLICE_X61Y127        LUT4 (Prop_lut4_I1_O)        0.100    10.551 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.551    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[1]
    SLICE_X61Y127        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.599    10.260    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X61Y127        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.232    10.028    
                         clock uncertainty            0.173    10.201    
    SLICE_X61Y127        FDCE (Hold_fdce_C_D)         0.271    10.472    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.472    
                         arrival time                          10.551    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.467ns (9.852%)  route 4.273ns (90.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.274ns
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490     5.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.367     6.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           4.273    10.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][70]
    SLICE_X62Y113        LUT4 (Prop_lut4_I0_O)        0.100    10.630 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.630    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[67]
    SLICE_X62Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.613    10.274    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.232    10.042    
                         clock uncertainty            0.173    10.215    
    SLICE_X62Y113        FDCE (Hold_fdce_C_D)         0.333    10.548    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                        -10.548    
                         arrival time                          10.630    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.577ns (12.176%)  route 4.162ns (87.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.274ns
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490     5.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_fdre_C_Q)         0.337     6.227 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           4.162    10.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][72]
    SLICE_X62Y113        LUT4 (Prop_lut4_I3_O)        0.240    10.629 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    10.629    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[69]
    SLICE_X62Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.613    10.274    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.232    10.042    
                         clock uncertainty            0.173    10.215    
    SLICE_X62Y113        FDCE (Hold_fdce_C_D)         0.331    10.546    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                        -10.546    
                         arrival time                          10.629    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.467ns (9.988%)  route 4.209ns (90.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.388ns
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.608     6.009    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.367     6.376 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           4.209    10.584    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X85Y90         LUT4 (Prop_lut4_I0_O)        0.100    10.684 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    10.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X85Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.726    10.388    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.232    10.155    
                         clock uncertainty            0.173    10.328    
    SLICE_X85Y90         FDCE (Hold_fdce_C_D)         0.270    10.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                        -10.598    
                         arrival time                          10.684    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 0.456ns (3.462%)  route 12.716ns (96.538%))
  Logic Levels:           0  
  Clock Path Skew:        6.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.793ns = ( 29.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.503    tap/dtmcs_tck
    SLICE_X83Y78         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.456     3.959 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          12.716    16.675    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X84Y78         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.595    29.793    tap/clk_core_BUFG
    SLICE_X84Y78         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.793    
                         clock uncertainty           -0.140    29.653    
    SLICE_X84Y78         FDCE (Setup_fdce_C_D)       -0.031    29.622    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.622    
                         arrival time                         -16.675    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.259ns  (logic 0.419ns (3.418%)  route 11.840ns (96.582%))
  Logic Levels:           0  
  Clock Path Skew:        6.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.793ns = ( 29.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.503    tap/dtmcs_tck
    SLICE_X83Y78         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     3.922 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          11.840    15.762    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X84Y78         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.595    29.793    tap/clk_core_BUFG
    SLICE_X84Y78         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.793    
                         clock uncertainty           -0.140    29.653    
    SLICE_X84Y78         FDCE (Setup_fdce_C_D)       -0.203    29.450    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.450    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 13.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.128ns (2.423%)  route 5.154ns (97.577%))
  Logic Levels:           0  
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.261    tap/dtmcs_tck
    SLICE_X83Y78         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.128     1.389 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.154     6.543    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X84Y78         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.864     4.125    tap/clk_core_BUFG
    SLICE_X84Y78         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.125    
                         clock uncertainty            0.140     4.265    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.009     4.274    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           6.543    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.141ns (2.343%)  route 5.876ns (97.657%))
  Logic Levels:           0  
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.261    tap/dtmcs_tck
    SLICE_X83Y78         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.876     7.278    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X84Y78         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.864     4.125    tap/clk_core_BUFG
    SLICE_X84Y78         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.125    
                         clock uncertainty            0.140     4.265    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.059     4.324    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           7.278    
  -------------------------------------------------------------------
                         slack                                  2.955    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.625ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.032ns  (logic 0.609ns (29.978%)  route 1.423ns (70.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.456    90.812 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           1.423    92.235    tap/dmi_reg_rdata[24]
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.153    92.388 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    92.388    tap/dtmcs[26]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X70Y74         FDRE (Setup_fdre_C_D)        0.118   103.013    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.013    
                         arrival time                         -92.388    
  -------------------------------------------------------------------
                         slack                                 10.625    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.704ns  (logic 0.580ns (34.037%)  route 1.124ns (65.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.355ns = ( 90.354 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.693    90.354    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDCE (Prop_fdce_C_Q)         0.456    90.810 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           1.124    91.935    tap/dmi_reg_rdata[22]
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.124    92.059 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    92.059    tap/dtmcs[24]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X70Y74         FDRE (Setup_fdre_C_D)        0.079   102.974    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        102.974    
                         arrival time                         -92.059    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.664ns  (logic 0.613ns (36.845%)  route 1.051ns (63.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.456    90.812 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.051    91.863    tap/dmi_reg_rdata[27]
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.157    92.020 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    92.020    tap/dtmcs[29]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X70Y74         FDRE (Setup_fdre_C_D)        0.118   103.013    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.013    
                         arrival time                         -92.020    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             10.999ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.619ns  (logic 0.642ns (39.666%)  route 0.977ns (60.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDCE (Prop_fdce_C_Q)         0.518    90.874 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.977    91.851    tap/dmi_reg_rdata[26]
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.124    91.975 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.975    tap/dtmcs[28]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X70Y74         FDRE (Setup_fdre_C_D)        0.079   102.974    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        102.974    
                         arrival time                         -91.975    
  -------------------------------------------------------------------
                         slack                                 10.999    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.659ns  (logic 0.667ns (40.193%)  route 0.992ns (59.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDCE (Prop_fdce_C_Q)         0.518    90.874 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.992    91.867    tap/dmi_reg_rdata[31]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.149    92.016 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    92.016    tap/dtmcs[33]_i_2_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   103.120    
                         clock uncertainty           -0.140   102.980    
    SLICE_X77Y75         FDRE (Setup_fdre_C_D)        0.075   103.055    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                         -92.016    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.600ns  (logic 0.642ns (40.126%)  route 0.958ns (59.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    10.367ns = ( 90.367 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.705    90.366    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518    90.884 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.958    91.842    tap/dmi_reg_rdata[8]
    SLICE_X75Y71         LUT3 (Prop_lut3_I0_O)        0.124    91.966 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    91.966    tap/dtmcs[10]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.125    
                         clock uncertainty           -0.140   102.985    
    SLICE_X75Y71         FDRE (Setup_fdre_C_D)        0.029   103.014    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.014    
                         arrival time                         -91.966    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.599ns  (logic 0.580ns (36.273%)  route 1.019ns (63.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.456    90.812 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           1.019    91.831    tap/dmi_reg_rdata[28]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.955 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    91.955    tap/dtmcs[30]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.120    
                         clock uncertainty           -0.140   102.980    
    SLICE_X77Y75         FDRE (Setup_fdre_C_D)        0.031   103.011    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.011    
                         arrival time                         -91.955    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.574ns  (logic 0.580ns (36.837%)  route 0.994ns (63.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.456    90.815 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.994    91.810    tap/dmi_reg_rdata[16]
    SLICE_X75Y71         LUT3 (Prop_lut3_I0_O)        0.124    91.934 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    91.934    tap/dtmcs[18]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.125    
                         clock uncertainty           -0.140   102.985    
    SLICE_X75Y71         FDRE (Setup_fdre_C_D)        0.031   103.016    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.016    
                         arrival time                         -91.934    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.581ns  (logic 0.606ns (38.323%)  route 0.975ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.456    90.815 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.975    91.791    tap/dmi_reg_rdata[11]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.150    91.941 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    91.941    tap/dtmcs[13]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.075   103.061    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                         -91.941    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.123ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.575ns  (logic 0.610ns (38.719%)  route 0.965ns (61.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    10.357ns = ( 90.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.695    90.356    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y74         FDCE (Prop_fdce_C_Q)         0.456    90.812 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.965    91.778    tap/dmi_reg_rdata[29]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.154    91.932 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    91.932    tap/dtmcs[31]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.120    
                         clock uncertainty           -0.140   102.980    
    SLICE_X77Y75         FDRE (Setup_fdre_C_D)        0.075   103.055    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                         -91.932    
  -------------------------------------------------------------------
                         slack                                 11.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.553     3.200    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141     3.341 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.186     3.528    tap/dmi_reg_rdata[23]
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.046     3.574 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     3.574    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.597    tap/dtmcs_tck
    SLICE_X70Y74         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.140     1.737    
    SLICE_X70Y74         FDRE (Hold_fdre_C_D)         0.131     1.868    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.583     3.230    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDCE (Prop_fdce_C_Q)         0.141     3.371 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.189     3.561    tap/dmi_reg_rdata[19]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.045     3.606 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.606    tap/dtmcs[21]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.627    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.140     1.767    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.107     1.874    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.190ns (49.115%)  route 0.197ns (50.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.583     3.230    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDCE (Prop_fdce_C_Q)         0.141     3.371 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.197     3.568    tap/dmi_reg_rdata[6]
    SLICE_X75Y71         LUT3 (Prop_lut3_I0_O)        0.049     3.617 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.617    tap/dtmcs[8]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y71         FDRE (Hold_fdre_C_D)         0.107     1.878    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.583     3.230    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDCE (Prop_fdce_C_Q)         0.141     3.371 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.210     3.582    tap/dmi_reg_rdata[18]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.042     3.624 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.624    tap/dtmcs[20]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.627    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.140     1.767    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.107     1.874    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.402%)  route 0.198ns (51.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.582     3.229    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.141     3.370 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.198     3.569    tap/dmi_reg_rdata[17]
    SLICE_X75Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.614 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.614    tap/dtmcs[19]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y71         FDRE (Hold_fdre_C_D)         0.092     1.863    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.184ns (45.310%)  route 0.222ns (54.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.584     3.231    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70         FDCE (Prop_fdce_C_Q)         0.141     3.372 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.222     3.594    tap/dmi_reg_rdata[3]
    SLICE_X75Y71         LUT3 (Prop_lut3_I0_O)        0.043     3.637 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.637    tap/dtmcs[5]_i_1_n_0
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y71         FDRE (Hold_fdre_C_D)         0.107     1.878    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.557%)  route 0.196ns (48.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDCE (Prop_fdce_C_Q)         0.164     3.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.196     3.596    tap/dmi_reg_rdata[14]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.641 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     3.641    tap/dtmcs[16]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.092     1.864    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.598%)  route 0.251ns (57.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDCE (Prop_fdce_C_Q)         0.141     3.376 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.251     3.627    tap/dmi_reg_rdata[0]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.672 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     3.672    tap/dtmcs[2]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.107     1.879    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.877%)  route 0.238ns (56.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.582     3.229    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDCE (Prop_fdce_C_Q)         0.141     3.370 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.238     3.608    tap/dmi_reg_rdata[30]
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.045     3.653 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     3.653    tap/dtmcs[32]_i_1_n_0
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.627    tap/dtmcs_tck
    SLICE_X77Y75         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.140     1.767    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.092     1.859    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.544%)  route 0.222ns (51.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.222     3.618    tap/dmi_reg_rdata[9]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.663 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.663    tap/dtmcs[11]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.091     1.863    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  1.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 0.580ns (4.324%)  route 12.835ns (95.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.803    23.785    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X18Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X18Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.472    30.356    
                         clock uncertainty           -0.062    30.294    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    29.889    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -23.785    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 0.580ns (4.324%)  route 12.835ns (95.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.803    23.785    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X18Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X18Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.472    30.356    
                         clock uncertainty           -0.062    30.294    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    29.889    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -23.785    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.411ns  (logic 0.580ns (4.325%)  route 12.831ns (95.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.798    23.780    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X19Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X19Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.472    30.356    
                         clock uncertainty           -0.062    30.294    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.405    29.889    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.411ns  (logic 0.580ns (4.325%)  route 12.831ns (95.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.798    23.780    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X19Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X19Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.472    30.356    
                         clock uncertainty           -0.062    30.294    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.405    29.889    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.411ns  (logic 0.580ns (4.325%)  route 12.831ns (95.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.798    23.780    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X19Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X19Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism              0.472    30.356    
                         clock uncertainty           -0.062    30.294    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.405    29.889    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.580ns (4.371%)  route 12.688ns (95.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.656    23.638    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[25]_2
    SLICE_X28Y9          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.884    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.884    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.580ns (4.371%)  route 12.688ns (95.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.656    23.638    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[25]_2
    SLICE_X28Y9          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.884    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         29.884    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.580ns (4.371%)  route 12.688ns (95.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.656    23.638    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[25]_2
    SLICE_X28Y9          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.884    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.884    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.580ns (4.371%)  route 12.688ns (95.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.656    23.638    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[25]_2
    SLICE_X28Y9          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.884    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         29.884    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 0.580ns (4.373%)  route 12.684ns (95.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.708    10.370    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X82Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDCE (Prop_fdce_C_Q)         0.456    10.826 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.032    11.858    clk_gen/dout_reg[0][0]
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.982 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       11.651    23.633    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X29Y9          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X29Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.884    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         29.884    
                         arrival time                         -23.633    
  -------------------------------------------------------------------
                         slack                                  6.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.141ns (5.459%)  route 2.442ns (94.541%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.442     5.829    swervolf/timer_ptc/rst_core
    SLICE_X59Y106        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    clk_gen/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I0_O)        0.056     3.834 r  clk_gen/swervolfn_0_36611_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.188     5.022    swervolfn_0_36611_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     5.051 r  swervolfn_0_36611_BUFG_inst/O
                         net (fo=32, routed)          0.832     5.884    swervolf/timer_ptc/swervolfn_0_36611_BUFG
    SLICE_X59Y106        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[0]/C
                         clock pessimism             -0.557     5.327    
    SLICE_X59Y106        FDCE (Remov_fdce_C_CLR)     -0.092     5.235    swervolf/timer_ptc/rptc_hrc_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.235    
                         arrival time                           5.829    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.141ns (5.459%)  route 2.442ns (94.541%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.442     5.829    swervolf/timer_ptc/rst_core
    SLICE_X59Y106        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    clk_gen/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I0_O)        0.056     3.834 r  clk_gen/swervolfn_0_36611_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.188     5.022    swervolfn_0_36611_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     5.051 r  swervolfn_0_36611_BUFG_inst/O
                         net (fo=32, routed)          0.832     5.884    swervolf/timer_ptc/swervolfn_0_36611_BUFG
    SLICE_X59Y106        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[7]/C
                         clock pessimism             -0.557     5.327    
    SLICE_X59Y106        FDCE (Remov_fdce_C_CLR)     -0.092     5.235    swervolf/timer_ptc/rptc_hrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.235    
                         arrival time                           5.829    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.242%)  route 0.377ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.377     3.764    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/rst_core
    SLICE_X85Y74         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.860     4.121    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X85Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                         clock pessimism             -0.869     3.251    
    SLICE_X85Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.159    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.141ns (5.338%)  route 2.500ns (94.662%))
  Logic Levels:           0  
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.843ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.500     5.888    swervolf/timer_ptc/rst_core
    SLICE_X58Y106        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_lrc[31]_i_5/O
                         net (fo=1, routed)           1.063     4.897    swervolf_n_466
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113     5.010 r  rptc_lrc_reg[31]_i_3/O
                         net (fo=32, routed)          0.832     5.843    swervolf/timer_ptc/rptc_lrc_reg[31]_1
    SLICE_X58Y106        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[0]/C
                         clock pessimism             -0.557     5.286    
    SLICE_X58Y106        FDCE (Remov_fdce_C_CLR)     -0.067     5.219    swervolf/timer_ptc/rptc_lrc_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.141ns (5.338%)  route 2.500ns (94.662%))
  Logic Levels:           0  
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.843ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.500     5.888    swervolf/timer_ptc/rst_core
    SLICE_X58Y106        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_lrc[31]_i_5/O
                         net (fo=1, routed)           1.063     4.897    swervolf_n_466
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113     5.010 r  rptc_lrc_reg[31]_i_3/O
                         net (fo=32, routed)          0.832     5.843    swervolf/timer_ptc/rptc_lrc_reg[31]_1
    SLICE_X58Y106        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[7]/C
                         clock pessimism             -0.557     5.286    
    SLICE_X58Y106        FDCE (Remov_fdce_C_CLR)     -0.067     5.219    swervolf/timer_ptc/rptc_lrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[27]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.141ns (5.321%)  route 2.509ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.509     5.896    swervolf/timer_ptc/rst_core
    SLICE_X59Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_lrc[31]_i_5/O
                         net (fo=1, routed)           1.063     4.897    swervolf_n_466
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113     5.010 r  rptc_lrc_reg[31]_i_3/O
                         net (fo=32, routed)          0.831     5.842    swervolf/timer_ptc/rptc_lrc_reg[31]_1
    SLICE_X59Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[27]/C
                         clock pessimism             -0.557     5.285    
    SLICE_X59Y108        FDCE (Remov_fdce_C_CLR)     -0.092     5.193    swervolf/timer_ptc/rptc_lrc_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.193    
                         arrival time                           5.896    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[29]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.141ns (5.321%)  route 2.509ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        2.509     5.896    swervolf/timer_ptc/rst_core
    SLICE_X59Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_lrc[31]_i_5/O
                         net (fo=1, routed)           1.063     4.897    swervolf_n_466
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113     5.010 r  rptc_lrc_reg[31]_i_3/O
                         net (fo=32, routed)          0.831     5.842    swervolf/timer_ptc/rptc_lrc_reg[31]_1
    SLICE_X59Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[29]/C
                         clock pessimism             -0.557     5.285    
    SLICE_X59Y108        FDCE (Remov_fdce_C_CLR)     -0.092     5.193    swervolf/timer_ptc/rptc_lrc_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.193    
                         arrival time                           5.896    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.072%)  route 0.498ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.498     3.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X81Y78         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.860     4.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y78         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/C
                         clock pessimism             -0.847     3.273    
    SLICE_X81Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.072%)  route 0.498ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.599     3.246    clk_gen/clk_core_BUFG
    SLICE_X85Y66         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     3.387 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.498     3.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X81Y78         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.860     4.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y78         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/C
                         clock pessimism             -0.847     3.273    
    SLICE_X81Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.185ns (29.324%)  route 0.446ns (70.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.591     3.238    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X85Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.141     3.379 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.300     3.679    clk_gen/dmcontrol_reg_0
    SLICE_X86Y73         LUT2 (Prop_lut2_I1_O)        0.044     3.723 f  clk_gen/dout[31]_i_2__128/O
                         net (fo=258, routed)         0.146     3.869    swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]_2
    SLICE_X87Y74         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.861     4.122    swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/clk_core_BUFG
    SLICE_X87Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]/C
                         clock pessimism             -0.847     3.274    
    SLICE_X87Y74         FDCE (Remov_fdce_C_CLR)     -0.154     3.120    swervolf/swerv_eh1/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X71Y104        FDCE (Recov_fdce_C_CLR)     -0.577    15.494    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X71Y104        FDCE (Recov_fdce_C_CLR)     -0.577    15.494    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.533    15.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.533    15.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.533    15.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.533    15.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.491    15.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.491    15.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.491    15.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.478ns (5.731%)  route 7.863ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730     6.363    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.478     6.841 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.863    14.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.057    16.071    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.491    15.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.652%)  route 0.690ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.690     2.723    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.280     2.143    
    SLICE_X74Y103        FDCE (Remov_fdce_C_CLR)     -0.120     2.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.652%)  route 0.690ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.690     2.723    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.280     2.143    
    SLICE_X74Y103        FDCE (Remov_fdce_C_CLR)     -0.120     2.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.652%)  route 0.690ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.690     2.723    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.280     2.143    
    SLICE_X74Y103        FDCE (Remov_fdce_C_CLR)     -0.120     2.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.652%)  route 0.690ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.690     2.723    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.280     2.143    
    SLICE_X74Y103        FDCE (Remov_fdce_C_CLR)     -0.120     2.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.148ns (15.269%)  route 0.821ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.821     2.854    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.280     2.141    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.996    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.148ns (15.269%)  route 0.821ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.821     2.854    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.280     2.141    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.996    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.148ns (15.269%)  route 0.821ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.821     2.854    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y102        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.280     2.141    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.996    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.148ns (15.421%)  route 0.812ns (84.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.812     2.844    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.834     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.280     2.113    
    SLICE_X68Y104        FDCE (Remov_fdce_C_CLR)     -0.145     1.968    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.148ns (15.421%)  route 0.812ns (84.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.812     2.844    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.834     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.280     2.113    
    SLICE_X68Y104        FDCE (Remov_fdce_C_CLR)     -0.145     1.968    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.148ns (15.421%)  route 0.812ns (84.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X88Y89         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDPE (Prop_fdpe_C_Q)         0.148     2.032 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.812     2.844    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.834     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.280     2.113    
    SLICE_X68Y104        FDCE (Remov_fdce_C_CLR)     -0.145     1.968    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.876    





