// Seed: 3941190345
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output supply1 id_2
);
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    output supply0 id_4
);
  logic [7:0] id_6, id_7, id_8;
  wire id_9;
  id_10(
      .id_0(id_2), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  wire id_11;
  assign id_8[-1'd0 : 1] = id_1;
endmodule
