Source Block: hdl/library/util_dacfifo/util_dacfifo.v@100:110@HdlIdDef
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;
  wire    [(DATA_WIDTH-1):0]          dac_data_s;

  // write interface

  always @(posedge dma_clk) begin

Diff Content:
- 105   wire                                dma_wren;
+ 105   wire                                dma_wren_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@101:111
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;
  wire    [(DATA_WIDTH-1):0]          dac_data_s;

  // write interface

  always @(posedge dma_clk) begin
    if(dma_rst == 1'b1) begin

