

Implementation tool: Xilinx Vivado v.2024.1
Project:             array_mult
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Fri Jan 30 10:51:56 +0000 2026

#=== Post-Implementation Resource usage ===
SLICE:          718
LUT:           1348
FF:            2190
DSP:             15
BRAM:             4
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      9.670
CP achieved post-implementation: 10.155
Timing not met
