Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 14:00:28 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                             Path #1                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                           8.630 |                     0.445 |
| Logic Delay               | 0.093(9%)                 | 3.136(37%)                                                                                                                                                      | 0.097(22%)                |
| Net Delay                 | 0.951(91%)                | 5.494(63%)                                                                                                                                                      | 0.348(78%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                           0.315 |                    -1.112 |
| Slack                     |                       inf |                                                                                                                                                          -4.751 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                         | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                          | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                             173 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                              30 |                         0 |
| Routes                    |                         1 |                                                                                                                                                              30 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                               0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                              16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                           | sr_p.sr_1[411]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[411]/D                                                                                                                                                | delay_block[0][411]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                             Path #2                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                           8.628 |                     0.562 |
| Logic Delay               | 0.093(9%)                 | 3.139(37%)                                                                                                                                                      | 0.096(18%)                |
| Net Delay                 | 0.951(91%)                | 5.489(63%)                                                                                                                                                      | 0.466(82%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                           0.318 |                    -1.112 |
| Slack                     |                       inf |                                                                                                                                                          -4.746 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                         | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                          | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                             173 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                              30 |                         0 |
| Routes                    |                         1 |                                                                                                                                                              30 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                               0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                              16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                           | sr_p.sr_1[396]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[396]/D                                                                                                                                                | delay_block[0][396]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #3                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                      8.623 |                     0.516 |
| Logic Delay               | 0.093(9%)                 | 3.098(36%)                                                                                                                                                 | 0.096(19%)                |
| Net Delay                 | 0.951(91%)                | 5.525(64%)                                                                                                                                                 | 0.420(81%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                      0.323 |                    -1.118 |
| Slack                     |                       inf |                                                                                                                                                     -4.736 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                    | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        167 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                      | sr_p.sr_1[394]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[394]/D                                                                                                                                           | delay_block[0][394]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #4                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.404 |                                                                                                                                                                          8.669 |                     1.061 |
| Logic Delay               | 0.095(24%)                | 3.290(38%)                                                                                                                                                                     | 0.096(10%)                |
| Net Delay                 | 0.309(76%)                | 5.379(62%)                                                                                                                                                                     | 0.965(90%)                |
| Clock Skew                |                    -0.475 |                                                                                                                                                                          0.372 |                    -1.142 |
| Slack                     |                       inf |                                                                                                                                                                         -4.733 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 8% x 1%                                                                                                                                                                        | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                            179 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              0 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                             17 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[22]/C     | sr_p.sr_1[21]/C                                                                                                                                                                | sr_p.sr_1[136]/C          |
| End Point Pin             | sr_p.sr_1[21]/D           | sr_p.sr_1[136]/D                                                                                                                                                               | delay_block[0][136]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #5                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.404 |                                                                                                                                                                          8.666 |                     0.526 |
| Logic Delay               | 0.095(24%)                | 3.292(38%)                                                                                                                                                                     | 0.096(19%)                |
| Net Delay                 | 0.309(76%)                | 5.374(62%)                                                                                                                                                                     | 0.430(81%)                |
| Clock Skew                |                    -0.475 |                                                                                                                                                                          0.372 |                    -1.133 |
| Slack                     |                       inf |                                                                                                                                                                         -4.730 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 8% x 1%                                                                                                                                                                        | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                            179 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                             17 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[22]/C     | sr_p.sr_1[21]/C                                                                                                                                                                | sr_p.sr_1[151]/C          |
| End Point Pin             | sr_p.sr_1[21]/D           | sr_p.sr_1[151]/D                                                                                                                                                               | delay_block[0][151]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #6                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.404 |                                                                                                                                                                          8.668 |                     0.545 |
| Logic Delay               | 0.095(24%)                | 3.238(38%)                                                                                                                                                                     | 0.096(18%)                |
| Net Delay                 | 0.309(76%)                | 5.430(62%)                                                                                                                                                                     | 0.449(82%)                |
| Clock Skew                |                    -0.475 |                                                                                                                                                                          0.377 |                    -1.149 |
| Slack                     |                       inf |                                                                                                                                                                         -4.727 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 8% x 1%                                                                                                                                                                        | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                            179 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                             17 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[22]/C     | sr_p.sr_1[21]/C                                                                                                                                                                | sr_p.sr_1[138]/C          |
| End Point Pin             | sr_p.sr_1[21]/D           | sr_p.sr_1[138]/D                                                                                                                                                               | delay_block[0][138]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #7                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                      8.611 |                     0.450 |
| Logic Delay               | 0.093(9%)                 | 3.101(37%)                                                                                                                                                 | 0.096(22%)                |
| Net Delay                 | 0.951(91%)                | 5.510(63%)                                                                                                                                                 | 0.354(78%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                      0.324 |                    -1.122 |
| Slack                     |                       inf |                                                                                                                                                     -4.723 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                    | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        167 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                      | sr_p.sr_1[407]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[407]/D                                                                                                                                           | delay_block[0][407]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                             Path #8                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                           8.601 |                     0.611 |
| Logic Delay               | 0.093(9%)                 | 3.224(38%)                                                                                                                                                      | 0.097(16%)                |
| Net Delay                 | 0.951(91%)                | 5.377(62%)                                                                                                                                                      | 0.514(84%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                           0.316 |                    -1.121 |
| Slack                     |                       inf |                                                                                                                                                          -4.721 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                         | 0% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                          | (0, 1)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                             173 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                              30 |                         0 |
| Routes                    |                         1 |                                                                                                                                                              30 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                               0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                              16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                           | sr_p.sr_1[320]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[320]/D                                                                                                                                                | delay_block[0][320]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #9                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                      8.600 |                     0.603 |
| Logic Delay               | 0.093(9%)                 | 3.100(37%)                                                                                                                                                 | 0.096(16%)                |
| Net Delay                 | 0.951(91%)                | 5.500(63%)                                                                                                                                                 | 0.507(84%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                      0.322 |                    -1.116 |
| Slack                     |                       inf |                                                                                                                                                     -4.714 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                    | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        167 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                      | sr_p.sr_1[390]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[390]/D                                                                                                                                           | delay_block[0][390]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                             Path #10                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     1.044 |                                                                                                                                                           8.584 |                     0.576 |
| Logic Delay               | 0.093(9%)                 | 3.146(37%)                                                                                                                                                      | 0.095(17%)                |
| Net Delay                 | 0.951(91%)                | 5.438(63%)                                                                                                                                                      | 0.481(83%)                |
| Clock Skew                |                    -0.441 |                                                                                                                                                           0.316 |                    -1.104 |
| Slack                     |                       inf |                                                                                                                                                          -4.704 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 5% x 1%                                                                                                                                                         | 0% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                          | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                             173 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                              30 |                         0 |
| Routes                    |                         1 |                                                                                                                                                              30 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                               0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                              16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[112]/C    | sr_p.sr_1_fast[111]/C                                                                                                                                           | sr_p.sr_1[382]/C          |
| End Point Pin             | sr_p.sr_1_fast[111]/D     | sr_p.sr_1[382]/D                                                                                                                                                | delay_block[0][382]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  7 | 8 | 28 | 29 | 30 | 31 | 32 | 33 |
+-----------------+-------------+----+---+----+----+----+----+----+----+
| clk             | 3.572ns     | 30 | 2 |  5 | 30 | 66 | 75 | 55 | 25 |
+-----------------+-------------+----+---+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 288 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                                       Module                                       | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |     LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                                            wrapper | 0.71 |           4.08 |            4900 | 0(0.0%) | 40(1.0%) | 156(4.0%) | 1004(25.6%) | 1889(48.2%) | 831(21.2%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I032_O032_D000_BITONIC_SEL_TOPVHDL_PT4BIT-freq280x400retfan10000_rev_1 | 0.71 |           4.67 |            3803 | 0(0.0%) | 21(0.6%) | 131(3.4%) |  931(24.5%) | 1889(49.7%) | 831(21.9%) |          0 |   0 |    0 |    0 |    0 |
+-----------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       103% | (CLEM_X70Y453,CLEL_R_X71Y456) | wrapper(100%) |            0% |       4.90625 | 95%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        99% | (CLEM_X69Y450,CLEM_X69Y450)   | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       106% | (CLEM_X70Y442,CLEL_R_X70Y443) | wrapper(100%) |            0% |       5.15625 | 100%         | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        83% | (CLEM_X64Y460,CLEM_X64Y460)   | wrapper(100%) |            0% |         4.375 | 87%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.005% | (CLEM_X70Y442,CLEM_X71Y445)   | wrapper(100%) |            0% |       4.95833 | 98%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                2 |           0.010% | (CLEM_X70Y450,CLEM_X71Y456)   | wrapper(100%) |            0% |       4.97619 | 96%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.011% | (CLEM_X66Y447,CLEM_X69Y450)   | wrapper(100%) |            0% |       5.09896 | 100%         | 0%         |   0% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.001% | (CLEM_X70Y468,CLEM_X70Y469)   |               |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.073% | (CLEL_R_X62Y448,CLEM_X67Y461) | wrapper(100%) |            0% |       4.33829 | 88%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.049% | (CLEL_R_X68Y452,CLEM_X71Y455) | wrapper(100%) |            0% |         4.975 | 96%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.099% | (CLEM_X64Y442,CLEM_X71Y457)   | wrapper(100%) |            0% |       4.83398 | 96%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                1 |           0.006% | (CLEM_X69Y440,CLEM_X71Y440)   | wrapper(100%) |            0% |         4.875 | 96%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X70Y453 | 408             | 462          | 56%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y454 | 408             | 461          | 56%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y455 | 408             | 460          | 55%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y438 | 408             | 478          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y439 | 408             | 477          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y440 | 408             | 476          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y456 | 408             | 459          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y441 | 408             | 475          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y442 | 408             | 474          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y452 | 408             | 463          | 49%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X70Y452 | 408             | 463          | 25%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y453 | 408             | 462          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X69Y458   | 402             | 457          | 22%                  | wrapper(100%) | Y                   |
| CLEM_X71Y452   | 409             | 463          | 22%                  | wrapper(100%) | Y                   |
| CLEM_X69Y460   | 402             | 455          | 22%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y454 | 408             | 461          | 22%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y454 | 386             | 461          | 22%                  | wrapper(100%) | Y                   |
| CLEL_R_X68Y447 | 399             | 469          | 21%                  | wrapper(100%) | Y                   |
| CLEL_R_X68Y458 | 399             | 457          | 21%                  | wrapper(100%) | Y                   |
| CLEM_X70Y452   | 406             | 463          | 21%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


