----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 08/14/2014 12:18:30 PM
-- Design Name: 
-- Module Name: tb_vhdl - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

LIBRARY work;
USE work.xlconstant;

ENTITY ex2_top_xlconstant_1_0 IS
  PORT (
    dout : OUT STD_LOGIC_VECTOR(2048-1 DOWNTO 0)
  );
END ex2_top_xlconstant_1_0;

ARCHITECTURE ex2_top_xlconstant_1_0_arch OF ex2_top_xlconstant_1_0 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : string;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF ex2_top_xlconstant_1_0_arch: ARCHITECTURE IS "yes";

  COMPONENT xlconstant IS
    GENERIC (
      CONST_VAL : STD_LOGIC_VECTOR(2048-1 DOWNTO 0);
      CONST_WIDTH : INTEGER
    );
    PORT (
      dout : OUT STD_LOGIC_VECTOR(2048-1 DOWNTO 0)
    );
  END COMPONENT xlconstant;
BEGIN
  U0 : xlconstant
    GENERIC MAP (
      CONST_VAL => "00000000000000000000000000000000000000000000000000000000000000000000000000001001001110001000100111001111011111011010111011001100000111110110101100101101011001001100110101011011001000100110011010010100101111011101010110110101011010100001101110011101011101000001011110101101011011010101001111001000110011101100011000111111101011011011000011100111000111100111000010011011000001001110111110110101001000111011110011100011001000011110110001100001011001000000100001111110011111101000110110011101010000010100011011000101000101011101110001011100111111011001110110011110000001100110011011011000010110011010011000010111100001001100011100110111010100011101001011010101100010110111000000111110111010100000010011100101000110010101111110011010101000100100111110011011000001010100111010100011010100111100100011011000010010100101101101110000111010000001001101111001100110111100011110110011110000010001100001111110100100110001001101101100010010100010001000110101001001100101001101100001000010001010111111100000101000100110011000110000001011001110011100100011100101101110101110000000110100101101011001011110110101000010010110110110000000011011111100010000010011110000101100010000001001111100111010001111100001011000100011000111101000100001100000111011000100100111111010101100110110001001010110111001011100011101011001110110111111100111011000000000011000000100100111011110110000110010011010000100101011010110110011000001101000000000001010111011010011101011001010100001100010101010111110010100100000111011100001100111101101111011110010010110110011100111100010100001010001111110110011100100111010010010000011000011001100000010111011100000011011010000100011001001100100101001011111111100000100000010011000111011101100011101111111010110010101101101001111000011110111110011010001110111000100101011001000110000010100011111001111001111101101110101101100001111110110000011110110001000101011011101000011100110100000100010110011101101110101001010011100011110010110010111011010010111110000100000111000000010011110111110100001001110110000000000111110000011011001010001010101100100",
      CONST_WIDTH => 2048
    )
    PORT MAP (
      dout => dout 
    );
END ex2_top_xlconstant_1_0_arch;
