//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2 // -- Begin function triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2
.visible .entry triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_6,
	.param .u32 triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<37>;
	.reg .f32 	%f<25>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:21:33
	shl.b32 	%r20, %r1, 8;
	ld.param.u64 	%rd14, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_2];
	ld.param.u64 	%rd15, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_3];
	.loc	1 22 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:22:36
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 1;
	ld.param.u64 	%rd16, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_4];
	and.b32  	%r23, %r22, 254;
	ld.param.u64 	%rd17, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_5];
	.loc	1 22 23                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:22:23
	or.b32  	%r24, %r20, %r23;
	ld.param.u64 	%rd18, [triton_poi_fused_leaky_relu_leaky_relu_backward_native_group_norm_2_param_6];
	.loc	1 25 19                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:25:19
	bfe.s32 	%r25, %r1, 23, 1;
	shr.u32 	%r26, %r25, 28;
	add.s32 	%r27, %r24, %r26;
	shr.s32 	%r28, %r27, 4;
	.loc	1 26 27                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:26:27
	shr.s32 	%r29, %r27, 31;
	shr.u32 	%r30, %r29, 26;
	add.s32 	%r31, %r28, %r30;
	and.b32  	%r32, %r31, -64;
	sub.s32 	%r33, %r28, %r32;
	.loc	1 27 30                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:27:30
	cvt.s64.s32 	%rd19, %r24;
	mul.wide.s32 	%rd20, %r24, 4;
	add.s64 	%rd1, %rd13, %rd20;
	mov.pred 	%p1, -1;
	.loc	1 27 35                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:27:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 28 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:28:36
	shr.u32 	%r34, %r25, 26;
	add.s32 	%r35, %r24, %r34;
	shr.s32 	%r36, %r35, 6;
	.loc	1 28 30                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:28:30
	mul.wide.s32 	%rd21, %r36, 4;
	add.s64 	%rd2, %rd14, %rd21;
	.loc	1 28 40                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:28:40
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:29:30
	add.s64 	%rd4, %rd15, %rd21;
	.loc	1 29 40                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:29:40
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 30 31                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:30:31
	mul.wide.s32 	%rd22, %r33, 4;
	add.s64 	%rd6, %rd16, %rd22;
	.loc	1 30 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:30:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 31 31                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:31:31
	add.s64 	%rd8, %rd17, %rd22;
	.loc	1 31 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:31:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%r14, 1115684864;
	.loc	1 34 18                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:34:18
	// begin inline asm
	div.full.f32 %r12, %r13, %r14;
	// end inline asm
	mov.b32 	%f1, %r12;
	// begin inline asm
	div.full.f32 %r15, %r16, %r14;
	// end inline asm
	mov.b32 	%f2, %r15;
	.loc	1 36 18                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:36:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 37 27                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:37:27
	rsqrt.approx.ftz.f32 	%f5, %f3;
	rsqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 28 40                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:28:40
	mov.b32 	%f7, %r5;
	mov.b32 	%f8, %r4;
	.loc	1 31 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:31:36
	mov.b32 	%f9, %r11;
	mov.b32 	%f10, %r10;
	.loc	1 30 36                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:30:36
	mov.b32 	%f11, %r9;
	mov.b32 	%f12, %r8;
	.loc	1 47 28                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:47:28
	add.s64 	%rd10, %rd12, %rd20;
	.loc	1 48 25                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:48:25
	add.s64 	%rd11, %rd18, %rd19;
	.loc	1 27 35                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:27:35
	mov.b32 	%f13, %r3;
	mov.b32 	%f14, %r2;
	.loc	1 32 18                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:32:18
	sub.f32 	%f15, %f14, %f8;
	sub.f32 	%f16, %f13, %f7;
	.loc	1 38 18                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:38:18
	mul.f32 	%f17, %f16, %f6;
	mul.f32 	%f18, %f15, %f5;
	.loc	1 40 20                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:40:20
	fma.rn.f32 	%f19, %f18, %f12, %f10;
	fma.rn.f32 	%f20, %f17, %f11, %f9;
	.loc	1 42 20                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:42:20
	setp.gt.f32 	%p12, %f20, 0f00000000;
	setp.gt.f32 	%p13, %f19, 0f00000000;
	.loc	1 44 20                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:44:20
	mul.f32 	%f21, %f20, 0f3E4CCCCD;
	mul.f32 	%f22, %f19, 0f3E4CCCCD;
	.loc	1 45 35                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:45:35
	selp.f32 	%f23, %f19, %f22, %p13;
	selp.f32 	%f24, %f20, %f21, %p12;
	.loc	1 46 20                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:46:20
	setp.gt.f32 	%p14, %f24, 0f00000000;
	setp.gt.f32 	%p15, %f23, 0f00000000;
	.loc	1 45 35                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:45:35
	mov.b32 	%r18, %f23;
	mov.b32 	%r19, %f24;
	.loc	1 47 40                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:47:40
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r18, %r19 };
	// end inline asm
	.loc	1 48 37                         // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:48:37
	selp.u16 	%rs2, 1, 0, %p15;
	selp.u16 	%rs3, 1, 0, %p14;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd11 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 48 4                          // ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/h4/ch42pvu47kwbvtkp7b6xyp7reostm3mjlqopowhghtokd4s3leoq.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 104
.b8 52
.b8 50
.b8 112
.b8 118
.b8 117
.b8 52
.b8 55
.b8 107
.b8 119
.b8 98
.b8 118
.b8 116
.b8 107
.b8 112
.b8 55
.b8 98
.b8 54
.b8 120
.b8 121
.b8 112
.b8 55
.b8 114
.b8 101
.b8 111
.b8 115
.b8 116
.b8 109
.b8 51
.b8 109
.b8 106
.b8 108
.b8 113
.b8 111
.b8 112
.b8 111
.b8 119
.b8 104
.b8 103
.b8 104
.b8 116
.b8 111
.b8 107
.b8 100
.b8 52
.b8 115
.b8 51
.b8 108
.b8 101
.b8 111
.b8 113
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 104
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
