# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rom_at_zero.srcs/sources_1/new/TopLevel.vhd" \
"../../../../rom_at_zero.srcs/sources_1/new/controller.vhd" \
"../../../../rom_at_zero.srcs/sources_1/imports/new/rom.vhd" \
"../../../../rom_at_zero.srcs/sim_1/imports/new/ROMat0_tb.vhd" \

# Do not sort compile order
nosort
