Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 03:02:30 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w1_g4_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50fgga484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 10849 |     0 |     32600 | 33.28 |
|   LUT as Logic             | 10721 |     0 |     32600 | 32.89 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  2871 |     0 |     65200 |  4.40 |
|   Register as Flip Flop    |  2871 |     0 |     65200 |  4.40 |
|   Register as Latch        |     0 |     0 |     65200 |  0.00 |
| F7 Muxes                   |    77 |     0 |     16300 |  0.47 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 557   |          Yes |           - |          Set |
| 2186  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  2952 |     0 |      8150 | 36.22 |
|   SLICEL                                  |  2038 |     0 |           |       |
|   SLICEM                                  |   914 |     0 |           |       |
| LUT as Logic                              | 10721 |     0 |     32600 | 32.89 |
|   using O5 output only                    |     1 |       |           |       |
|   using O6 output only                    |  8784 |       |           |       |
|   using O5 and O6                         |  1936 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2385 |     0 |     32600 |  7.32 |
|   fully used LUT-FF pairs                 |   272 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  1593 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  2085 |       |           |       |
| Unique Control Sets                       |   137 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        75 |  1.33 |
|   RAMB36/FIFO*    |    0 |     0 |        75 |  0.00 |
|   RAMB18          |    2 |     0 |       150 |  1.33 |
|     RAMB18E1 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       120 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4950 |                 LUT |
| LUT5     | 2301 |                 LUT |
| FDCE     | 2186 |        Flop & Latch |
| LUT2     | 2128 |                 LUT |
| LUT3     | 2003 |                 LUT |
| LUT4     | 1249 |                 LUT |
| FDPE     |  557 |        Flop & Latch |
| CARRY4   |  400 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| MUXF7    |   77 |               MuxFx |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   26 |                 LUT |
| RAMB18E1 |    2 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 03:02:46 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w1_g4_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[13][DATA][0]/CE
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ACLK rise@15.000ns - ACLK rise@0.000ns)
  Data Path Delay:        14.565ns  (logic 2.773ns (19.039%)  route 11.792ns (80.961%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 18.872 - 15.000 ) 
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    F21                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.617    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.698 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3003, routed)        1.518     4.216    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  CORE/PRE_PROC/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.433     4.649 r  CORE/PRE_PROC/curr_state_reg[0]/Q
                         net (fo=82, routed)          1.129     5.778    CORE/PRE_PROC/I_BUF/Q[0]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.105     5.883 r  CORE/PRE_PROC/I_BUF/i___310_i_1/O
                         net (fo=32, routed)          0.518     6.400    CORE/PRE_PROC/I_BUF/curr_queue_reg[2][DATA][0]_3
    SLICE_X13Y106        LUT6 (Prop_lut6_I0_O)        0.105     6.505 f  CORE/PRE_PROC/I_BUF/i___270_i_5/O
                         net (fo=1, routed)           0.468     6.973    CORE/PRE_PROC/I_BUF/i___270_i_5_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.105     7.078 f  CORE/PRE_PROC/I_BUF/i___270_i_2/O
                         net (fo=41, routed)          0.728     7.806    CORE/PRE_PROC/I_BUF/curr_queue_reg[7][DATA][5]_11
    SLICE_X9Y104         LUT3 (Prop_lut3_I0_O)        0.108     7.914 r  CORE/PRE_PROC/I_BUF/i___195_i_2/O
                         net (fo=19, routed)          0.858     8.772    CORE/PRE_PROC/I_BUF/i___195_i_2_n_0
    SLICE_X9Y105         LUT5 (Prop_lut5_I1_O)        0.267     9.039 f  CORE/PRE_PROC/I_BUF/i___213_i_5/O
                         net (fo=2, routed)           0.667     9.706    CORE/PRE_PROC/I_BUF/i___213_i_5_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.105     9.811 f  CORE/PRE_PROC/I_BUF/i___213_i_3/O
                         net (fo=5, routed)           0.699    10.509    CORE/PRE_PROC/I_BUF_n_272
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.105    10.614 r  CORE/PRE_PROC/i___218/O
                         net (fo=1, routed)           0.853    11.467    CORE/PRE_PROC/I_BUF/curr_queue_reg[3][VAL]_12
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.105    11.572 r  CORE/PRE_PROC/I_BUF/i___185_i_10/O
                         net (fo=2, routed)           0.701    12.273    CORE/PRE_PROC/I_BUF/i___185_i_10_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I4_O)        0.105    12.378 f  CORE/PRE_PROC/I_BUF/i___185_i_5/O
                         net (fo=1, routed)           0.661    13.039    CORE/PRE_PROC/I_BUF/i___185_i_5_n_0
    SLICE_X18Y108        LUT6 (Prop_lut6_I2_O)        0.105    13.144 r  CORE/PRE_PROC/I_BUF/i___185_i_2/O
                         net (fo=15, routed)          0.656    13.800    CORE/PRE_PROC/I_BUF/i___185_i_2_n_0
    SLICE_X20Y107        LUT2 (Prop_lut2_I0_O)        0.126    13.926 r  CORE/PRE_PROC/I_BUF/i___185_i_1/O
                         net (fo=9, routed)           0.611    14.536    CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][5]_1
    SLICE_X18Y108        LUT5 (Prop_lut5_I1_O)        0.275    14.811 r  CORE/PRE_PROC/I_BUF/i___166_i_1/O
                         net (fo=22, routed)          0.658    15.469    CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][0]_3
    SLICE_X13Y112        LUT6 (Prop_lut6_I3_O)        0.105    15.574 r  CORE/PRE_PROC/I_BUF/i___123_i_2/O
                         net (fo=1, routed)           0.527    16.102    CORE/PRE_PROC/I_BUF/i___123_i_2_n_0
    SLICE_X12Y112        LUT3 (Prop_lut3_I1_O)        0.126    16.228 f  CORE/PRE_PROC/I_BUF/i___123_i_1/O
                         net (fo=24, routed)          0.661    16.889    CORE/PRE_PROC/I_BUF/curr_queue_reg[15][DATA][0]_1
    SLICE_X12Y111        LUT5 (Prop_lut5_I0_O)        0.283    17.172 f  CORE/PRE_PROC/I_BUF/i___142_i_1/O
                         net (fo=8, routed)           0.531    17.703    CORE/PRE_PROC/I_BUF_n_207
    SLICE_X12Y111        LUT2 (Prop_lut2_I0_O)        0.105    17.808 f  CORE/PRE_PROC/i___142/O
                         net (fo=8, routed)           0.401    18.208    CORE/PRE_PROC/I_BUF/curr_queue_reg[12][VAL]_5
    SLICE_X11Y112        LUT6 (Prop_lut6_I0_O)        0.105    18.313 r  CORE/PRE_PROC/I_BUF/curr_queue[13][DATA][7]_i_1/O
                         net (fo=8, routed)           0.467    18.781    CORE/PRE_PROC/I_BUF/curr_queue[13][DATA][7]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[13][DATA][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      15.000    15.000 r  
    F21                                               0.000    15.000 r  ACLK (IN)
                         net (fo=0)                   0.000    15.000    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.793    15.793 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    17.397    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.474 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3003, routed)        1.398    18.872    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[13][DATA][0]/C
                         clock pessimism              0.297    19.169    
                         clock uncertainty           -0.035    19.133    
    SLICE_X9Y111         FDCE (Setup_fdce_C_CE)      -0.168    18.965    CORE/PRE_PROC/I_BUF/curr_queue_reg[13][DATA][0]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                  0.185    




