Time resolution is 1 ps
$finish called at time : 260 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/sipo_ce/sipo_ce.srcs/sim_1/new/sipo_ce_tb.v" Line 75
