Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Oct 19 13:41:03 2023
| Host         : ubuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2 -file /home/chenchingwen/Course2023/SoC/lab3/lab-fir/fir/fir_axilite_axistream/fir_time_rpt.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (77)
6. checking no_output_delay (153)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

fir_mac_op/count_idx_ps_reg[0]_LDC/G
fir_mac_op/count_idx_ps_reg[10]_LDC/G
fir_mac_op/count_idx_ps_reg[11]_LDC/G
fir_mac_op/count_idx_ps_reg[1]_LDC/G
fir_mac_op/count_idx_ps_reg[2]_LDC/G
fir_mac_op/count_idx_ps_reg[3]_LDC/G
fir_mac_op/count_idx_ps_reg[4]_LDC/G
fir_mac_op/count_idx_ps_reg[5]_LDC/G
fir_mac_op/count_idx_ps_reg[6]_LDC/G
fir_mac_op/count_idx_ps_reg[7]_LDC/G
fir_mac_op/count_idx_ps_reg[8]_LDC/G
fir_mac_op/count_idx_ps_reg[9]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[0]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[0]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[10]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[10]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[11]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[11]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[1]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[1]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[2]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[2]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[3]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[3]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[4]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[4]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[5]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[5]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[6]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[6]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[7]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[7]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[8]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[8]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: count_sm_mac_r_reg[9]/Q (HIGH)

fir_mac_op/count_idx_ps_reg[9]_LDC/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

fir_mac_op/count_idx_ps_reg[0]_LDC/CLR
fir_mac_op/count_idx_ps_reg[10]_LDC/CLR
fir_mac_op/count_idx_ps_reg[11]_LDC/CLR
fir_mac_op/count_idx_ps_reg[1]_LDC/CLR
fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
fir_mac_op/count_idx_ps_reg[8]_LDC/CLR
fir_mac_op/count_idx_ps_reg[9]_LDC/CLR

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

araddr[4]
araddr[5]
araddr[6]
araddr[7]
arvalid
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (153)
---------------------------------
 There are 153 ports with no output delay specified. (HIGH)

arready
awready
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.826        0.000                      0                  228        0.137        0.000                      0                  228        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            3.826        0.000                      0                  205        0.137        0.000                      0                  205        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 7.406        0.000                      0                   23        0.514        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.043ns (33.836%)  route 3.995ns (66.164%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[7]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[7]
                                                                      f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[7]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[7]_LDC/Q
                         net (fo=4, unplaced)         1.135     6.551    fir_mac_op/count_idx_ps_reg[7]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[9]_P_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.675 f  fir_mac_op/count_idx_ps[9]_P_i_5/O
                         net (fo=2, unplaced)         1.122     7.797    fir_mac_op/count_idx_ps[9]_P_i_5_n_0
                                                                      f  fir_mac_op/count_idx_ps[9]_P_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  fir_mac_op/count_idx_ps[9]_P_i_4/O
                         net (fo=1, unplaced)         0.449     8.370    fir_mac_op/count_idx_ps[9]_P_i_4_n_0
                                                                      r  fir_mac_op/count_idx_ps[9]_P_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.494 r  fir_mac_op/count_idx_ps[9]_P_i_1/O
                         net (fo=1, unplaced)         0.000     8.494    fir_mac_op/count_idx_ps[9]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[9]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[9]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.043ns (34.780%)  route 3.831ns (65.220%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[4]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[4]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[4]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[9]_C_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  fir_mac_op/count_idx_ps[9]_C_i_4/O
                         net (fo=1, unplaced)         0.964     7.633    fir_mac_op/count_idx_ps[9]_C_i_4_n_0
                                                                      r  fir_mac_op/count_idx_ps[9]_C_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.757 r  fir_mac_op/count_idx_ps[9]_C_i_3/O
                         net (fo=1, unplaced)         0.449     8.206    fir_mac_op/count_idx_ps[9]_C_i_3_n_0
                                                                      r  fir_mac_op/count_idx_ps[9]_C_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  fir_mac_op/count_idx_ps[9]_C_i_1/O
                         net (fo=1, unplaced)         0.000     8.330    fir_mac_op/count_idx_ps[9]_C_i_1_n_0
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[9]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[9]_C
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.795ns (42.505%)  route 2.428ns (57.495%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[5]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[5]
                                                                      f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[5]_LDC/Q
                         net (fo=5, unplaced)         1.139     6.555    fir_mac_op/count_idx_ps_reg[5]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[4]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  fir_mac_op/count_idx_ps[4]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.679    fir_mac_op/count_idx_ps[4]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[4]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.795ns (42.505%)  route 2.428ns (57.495%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[6]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[6]
                                                                      f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[6]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[6]_LDC/Q
                         net (fo=5, unplaced)         1.139     6.555    fir_mac_op/count_idx_ps_reg[6]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[5]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  fir_mac_op/count_idx_ps[5]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.679    fir_mac_op/count_idx_ps[5]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[5]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[5]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.795ns (42.546%)  route 2.424ns (57.454%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[3]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[3]
                                                                      f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[3]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[3]_LDC/Q
                         net (fo=4, unplaced)         1.135     6.551    fir_mac_op/count_idx_ps_reg[3]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[2]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  fir_mac_op/count_idx_ps[2]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.675    fir_mac_op/count_idx_ps[2]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[2]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.795ns (42.546%)  route 2.424ns (57.454%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[7]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[7]
                                                                      f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[7]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[7]_LDC/Q
                         net (fo=4, unplaced)         1.135     6.551    fir_mac_op/count_idx_ps_reg[7]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[6]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  fir_mac_op/count_idx_ps[6]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.675    fir_mac_op/count_idx_ps[6]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[6]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[6]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.795ns (42.606%)  route 2.418ns (57.394%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[1]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  fir_mac_op/count_idx_ps[1]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.669    fir_mac_op/count_idx_ps[1]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[1]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.795ns (42.606%)  route 2.418ns (57.394%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[4]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[4]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[4]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[3]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  fir_mac_op/count_idx_ps[3]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.669    fir_mac_op/count_idx_ps[3]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[3]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.795ns (42.606%)  route 2.418ns (57.394%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[8]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[8]
                                                                      f  fir_mac_op/count_idx_ps_reg[8]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[8]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[8]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[8]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[8]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[8]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[7]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  fir_mac_op/count_idx_ps[7]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.669    fir_mac_op/count_idx_ps[7]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[7]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.795ns (42.606%)  route 2.418ns (57.394%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[9]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[9]
                                                                      f  fir_mac_op/count_idx_ps_reg[9]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[9]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[9]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[9]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[9]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[9]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[8]_P_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  fir_mac_op/count_idx_ps[8]_P_i_1/O
                         net (fo=1, unplaced)         0.000     6.669    fir_mac_op/count_idx_ps[8]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[8]_P/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Setup_fdpe_C_D)        0.044    12.320    fir_mac_op/count_idx_ps_reg[8]_P
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sm_finish_cal1y_rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ss_state_ps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_finish_cal1y_rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_finish_cal1y_rr_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    sm_finish_cal1y_rr
                                                                      r  FSM_sequential_ss_state_ps[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  FSM_sequential_ss_state_ps[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    FSM_sequential_ss_state_ps[0]_i_1_n_0
                         FDCE                                         r  FSM_sequential_ss_state_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ss_state_ps_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_sequential_ss_state_ps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_start_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_start_reg_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_start_reg_reg_n_0
                                                                      r  ap_start_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  ap_start_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    ap_start_reg_i_1_n_0
                         FDCE                                         r  ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fir_mac_op/count_idx_ps_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_mac_op/count_idx_ps_reg[10]_C/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_mac_op/count_idx_ps_reg[10]_C_n_0
                                                                      r  fir_mac_op/count_idx_ps[10]_C_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  fir_mac_op/count_idx_ps[10]_C_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    fir_mac_op/count_idx_ps[10]_C_i_1_n_0
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[10]_C/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_mac_op/count_idx_ps_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FSM_onehot_sm_state_ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_sm_state_ps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_sm_state_ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_sm_state_ps_reg[1]/Q
                         net (fo=4, unplaced)         0.141     0.966    FSM_onehot_sm_state_ps_reg_n_0_[1]
                                                                      r  FSM_onehot_sm_state_ps[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  FSM_onehot_sm_state_ps[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    FSM_onehot_sm_state_ps[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_sm_state_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_sm_state_ps_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_sm_state_ps_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_ar_state_ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ar_state_ps_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_ar_state_ps_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    FSM_onehot_ar_state_ps_reg_n_0_[1]
                                                                      r  FSM_onehot_ar_state_ps[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  FSM_onehot_ar_state_ps[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    FSM_onehot_ar_state_ps[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    FSM_onehot_ar_state_ps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_ar_state_ps_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ar_state_ps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  FSM_onehot_ar_state_ps_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    FSM_onehot_ar_state_ps_reg_n_0_[0]
                                                                      r  FSM_onehot_ar_state_ps[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  FSM_onehot_ar_state_ps[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    FSM_onehot_ar_state_ps[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_ar_state_ps_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_ar_state_ps_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ar_state_ps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  FSM_onehot_ar_state_ps_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    FSM_onehot_ar_state_ps_reg_n_0_[0]
                                                                      r  FSM_onehot_ar_state_ps[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  FSM_onehot_ar_state_ps[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    FSM_onehot_ar_state_ps[3]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_ar_state_ps_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      r  fir_mac_op/count_idx_ps[0]_P_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  fir_mac_op/count_idx_ps[0]_P_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_mac_op/count_idx_ps[0]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[0]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_mac_op/count_idx_ps_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir_mac_op/count_idx_ps_reg[9]_C_0[3]
                                                                      r  fir_mac_op/count_idx_ps[1]_P_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  fir_mac_op/count_idx_ps[1]_P_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_mac_op/count_idx_ps[1]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[1]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_mac_op/count_idx_ps_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      r  fir_mac_op/count_idx_ps[2]_P_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  fir_mac_op/count_idx_ps[2]_P_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_mac_op/count_idx_ps[2]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[2]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_mac_op/count_idx_ps_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_ar_state_ps_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                FSM_onehot_aw_state_ps_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_aw_state_ps_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_aw_state_ps_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_ar_state_ps_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[10]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[10]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[10]
                                                                      r  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[10]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[10]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[10]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[2]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[2]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[2]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[3]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[3]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[3]
                                                                      r  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[3]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[3]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[3]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[4]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      r  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[4]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[4]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[4]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[5]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[5]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[5]
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[5]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[5]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[6]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[6]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[6]
                                                                      r  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[6]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[6]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[6]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[7]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[7]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[7]
                                                                      r  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[7]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[7]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[7]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[8]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[8]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[8]
                                                                      r  fir_mac_op/count_idx_ps_reg[8]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[8]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[8]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[8]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[8]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[9]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[9]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[9]
                                                                      r  fir_mac_op/count_idx_ps_reg[9]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 f  fir_mac_op/count_idx_ps_reg[9]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[9]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[9]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[9]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 count_sm_mac_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[0]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.773ns (37.634%)  route 1.281ns (62.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_sm_mac_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  count_sm_mac_r_reg[0]/Q
                         net (fo=4, unplaced)         0.494     3.428    fir_mac_op/count_idx_ps_reg[9]_C_0[0]
                                                                      r  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.723 f  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.510    fir_mac_op/count_idx_ps_reg[0]_LDC_i_2_n_0
                         FDCE                                         f  fir_mac_op/count_idx_ps_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439    12.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/count_idx_ps_reg[0]_C/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    fir_mac_op/count_idx_ps_reg[0]_C
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  7.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[0]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.245ns (43.192%)  route 0.322ns (56.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_sm_mac_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[0]/Q
                         net (fo=4, unplaced)         0.208     1.033    fir_mac_op/count_idx_ps_reg[9]_C_0[0]
                                                                      f  fir_mac_op/count_idx_ps_reg[0]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.131 f  fir_mac_op/count_idx_ps_reg[0]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.245    fir_mac_op/count_idx_ps_reg[0]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[0]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[1]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.245ns (43.192%)  route 0.322ns (56.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[1]/Q
                         net (fo=4, unplaced)         0.208     1.033    fir_mac_op/count_idx_ps_reg[9]_C_0[1]
                                                                      f  fir_mac_op/count_idx_ps_reg[1]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.131 f  fir_mac_op/count_idx_ps_reg[1]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.245    fir_mac_op/count_idx_ps_reg[1]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[1]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[11]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.245ns (43.064%)  route 0.324ns (56.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[11]/Q
                         net (fo=5, unplaced)         0.210     1.034    fir_mac_op/count_idx_ps_reg[9]_C_0[11]
                                                                      f  fir_mac_op/count_idx_ps_reg[11]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.132 f  fir_mac_op/count_idx_ps_reg[11]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.246    fir_mac_op/count_idx_ps_reg[11]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[11]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[10]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[10]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[10]
                                                                      f  fir_mac_op/count_idx_ps_reg[10]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[10]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[10]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[10]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[2]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[2]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[2]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[3]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[3]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[3]
                                                                      f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[3]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[3]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[4]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[4]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[4]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[5]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[5]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[5]
                                                                      f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[5]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[5]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[6]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[6]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[6]
                                                                      f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[6]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[6]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 count_sm_mac_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[7]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.937%)  route 0.326ns (57.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_sm_mac_r_reg[7]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[7]
                                                                      f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_1/O
                         net (fo=2, unplaced)         0.114     1.248    fir_mac_op/count_idx_ps_reg[7]_LDC_i_1_n_0
                         FDPE                                         f  fir_mac_op/count_idx_ps_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[7]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    fir_mac_op/count_idx_ps_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.518    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 5.000ns (47.383%)  route 5.552ns (52.617%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.800     1.771    fir_mac_op/axis_rst_n_IBUF
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     2.682    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.580 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         1.129     4.709    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.833 f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/O
                         net (fo=4, unplaced)         1.135     5.968    fir_mac_op/tap_A_OBUF[5]_inst_i_6_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[4]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.092 f  fir_mac_op/tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     6.994    fir_mac_op/tap_A_OBUF[4]_inst_i_3_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.118 r  fir_mac_op/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.918    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.553 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.553    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.348ns  (logic 5.000ns (48.322%)  route 5.347ns (51.678%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.800     1.771    fir_mac_op/axis_rst_n_IBUF
                                                                      f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     2.682    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.580 f  fir_mac_op/count_idx_ps_reg[5]_LDC/Q
                         net (fo=5, unplaced)         1.139     4.719    fir_mac_op/count_idx_ps_reg[5]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.843 r  fir_mac_op/tap_A_OBUF[5]_inst_i_7/O
                         net (fo=3, unplaced)         0.920     5.763    fir_mac_op/tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[3]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.887 f  fir_mac_op/tap_A_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     6.789    fir_mac_op/tap_A_OBUF[3]_inst_i_4_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.913 r  fir_mac_op/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.713    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.348 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.348    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 5.000ns (48.341%)  route 5.343ns (51.659%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.800     1.771    fir_mac_op/axis_rst_n_IBUF
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     2.682    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.580 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         1.129     4.709    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.833 f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/O
                         net (fo=4, unplaced)         0.926     5.759    fir_mac_op/tap_A_OBUF[5]_inst_i_6_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.883 f  fir_mac_op/tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.785    fir_mac_op/tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  fir_mac_op/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.709    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.344 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.344    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 5.000ns (50.708%)  route 4.860ns (49.292%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.800     1.771    fir_mac_op/axis_rst_n_IBUF
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     2.682    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.580 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         0.437     4.017    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[1]_C_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.141 r  fir_mac_op/count_idx_ps[1]_C_i_2/O
                         net (fo=4, unplaced)         1.135     5.276    fir_mac_op/count_idx_ps[1]_C_i_2_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.400 r  fir_mac_op/tap_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     6.302    fir_mac_op/tap_A_OBUF[2]_inst_i_3_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[2]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.426 r  fir_mac_op/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.226    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.861 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.861    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.880ns (64.923%)  route 2.096ns (35.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[15]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     2.418    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.342    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.977 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.977    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.245ns (26.983%)  route 0.664ns (73.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[11]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[11]_LDC_i_2/O
                         net (fo=1, unplaced)         0.327     0.910    fir_mac_op/count_idx_ps_reg[11]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[0]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[10]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[1]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[1]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[1]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[3]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[4]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[6]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.245ns (26.846%)  route 0.669ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=25, unplaced)        0.337     0.538    fir_mac_op/axis_rst_n_IBUF
                                                                      r  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     0.914    fir_mac_op/count_idx_ps_reg[7]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.932ns  (logic 4.677ns (47.094%)  route 5.255ns (52.906%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/O
                         net (fo=4, unplaced)         1.135     7.804    fir_mac_op/tap_A_OBUF[5]_inst_i_6_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[4]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.928 f  fir_mac_op/tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     8.830    fir_mac_op/tap_A_OBUF[4]_inst_i_3_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.954 r  fir_mac_op/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.754    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.389 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.389    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.677ns (48.087%)  route 5.050ns (51.913%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[5]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[5]
                                                                      f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[5]_LDC/Q
                         net (fo=5, unplaced)         1.139     6.555    fir_mac_op/count_idx_ps_reg[5]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  fir_mac_op/tap_A_OBUF[5]_inst_i_7/O
                         net (fo=3, unplaced)         0.920     7.599    fir_mac_op/tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[3]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.723 f  fir_mac_op/tap_A_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     8.625    fir_mac_op/tap_A_OBUF[3]_inst_i_4_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.749 r  fir_mac_op/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.549    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.184 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.184    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 4.677ns (48.106%)  route 5.046ns (51.894%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         1.129     6.545    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.669 f  fir_mac_op/tap_A_OBUF[5]_inst_i_6/O
                         net (fo=4, unplaced)         0.926     7.595    fir_mac_op/tap_A_OBUF[5]_inst_i_6_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.719 f  fir_mac_op/tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     8.621    fir_mac_op/tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  fir_mac_op/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  fir_mac_op/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.545    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.180 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.180    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.240ns  (logic 4.677ns (50.621%)  route 4.563ns (49.379%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.502     3.436    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.731 r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.787     4.518    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.416 f  fir_mac_op/count_idx_ps_reg[2]_LDC/Q
                         net (fo=3, unplaced)         0.437     5.853    fir_mac_op/count_idx_ps_reg[2]_LDC_n_0
                                                                      f  fir_mac_op/count_idx_ps[1]_C_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.977 r  fir_mac_op/count_idx_ps[1]_C_i_2/O
                         net (fo=4, unplaced)         1.135     7.112    fir_mac_op/count_idx_ps[1]_C_i_2_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.236 r  fir_mac_op/tap_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     8.138    fir_mac_op/tap_A_OBUF[2]_inst_i_3_n_0
                                                                      r  fir_mac_op/tap_A_OBUF[2]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  fir_mac_op/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.062    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.697 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.697    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sm_state_ps_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 3.655ns (49.497%)  route 3.730ns (50.503%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_sm_state_ps_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_sm_state_ps_reg[2]/Q
                         net (fo=77, unplaced)        0.899     3.833    fir_mac_op/count_idx_ps_reg[9]_P_0[1]
                                                                      r  fir_mac_op/data_A_OBUF[5]_inst_i_14/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.128 f  fir_mac_op/data_A_OBUF[5]_inst_i_14/O
                         net (fo=3, unplaced)         1.129     5.257    fir_mac_op/data_A_OBUF[5]_inst_i_14_n_0
                                                                      f  fir_mac_op/data_A_OBUF[3]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.381 f  fir_mac_op/data_A_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     6.283    fir_mac_op/data_A_OBUF[3]_inst_i_4_n_0
                                                                      f  fir_mac_op/data_A_OBUF[3]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.407 r  fir_mac_op/data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.842 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.842    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_mac_op/x_idx_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 3.655ns (50.136%)  route 3.636ns (49.864%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/x_idx_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_mac_op/x_idx_r_reg[3]/Q
                         net (fo=7, unplaced)         1.000     3.934    fir_mac_op/x_idx_r[3]
                                                                      r  fir_mac_op/tap_A_OBUF[5]_inst_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 r  fir_mac_op/tap_A_OBUF[5]_inst_i_10/O
                         net (fo=6, unplaced)         0.934     5.163    fir_mac_op/tap_A_OBUF[5]_inst_i_10_n_0
                                                                      r  fir_mac_op/data_A_OBUF[2]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.287 f  fir_mac_op/data_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     6.189    fir_mac_op/data_A_OBUF[2]_inst_i_3_n_0
                                                                      f  fir_mac_op/data_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.313 r  fir_mac_op/data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.113    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.748 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.748    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_ss_readx_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 3.681ns (51.052%)  route 3.530ns (48.948%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_ss_readx_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  count_ss_readx_r_reg[10]/Q
                         net (fo=8, unplaced)         0.508     3.442    count_ss_readx_r_reg_n_0_[10]
                                                                      f  data_A_OBUF[5]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.763 r  data_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         1.111     4.874    data_A_OBUF[5]_inst_i_7_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     6.109    fir_mac_op/data_A[5]
                                                                      f  fir_mac_op/data_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.233 r  fir_mac_op/data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.033    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.668 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.668    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init_data_mem_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 3.655ns (52.130%)  route 3.357ns (47.870%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_data_mem_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  init_data_mem_cnt_reg[6]/Q
                         net (fo=6, unplaced)         0.997     3.931    sel0[5]
                                                                      f  data_A_OBUF[4]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.226 f  data_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.675    data_A_OBUF[4]_inst_i_7_n_0
                                                                      f  data_A_OBUF[4]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.799 r  data_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     5.910    fir_mac_op/data_A[4]
                                                                      r  fir_mac_op/data_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.034 r  fir_mac_op/data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.834    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.469 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.469    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ss_state_ps_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.679ns (58.663%)  route 2.593ns (41.337%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ss_state_ps_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_ss_state_ps_reg[2]/Q
                         net (fo=12, unplaced)        0.789     3.723    ss_state_ps[2]
                                                                      f  data_WE_OBUF[3]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.042 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.526    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.650 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     5.170    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.294 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.094    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.729 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.729    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ss_state_ps_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.679ns (58.663%)  route 2.593ns (41.337%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ss_state_ps_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_ss_state_ps_reg[2]/Q
                         net (fo=12, unplaced)        0.789     3.723    ss_state_ps[2]
                                                                      f  data_WE_OBUF[3]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.042 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.526    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.650 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     5.170    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.094    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.729 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.729    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_sm_mac_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.245ns (31.329%)  route 0.537ns (68.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[11]/Q
                         net (fo=5, unplaced)         0.210     1.034    fir_mac_op/count_idx_ps_reg[9]_C_0[11]
                                                                      r  fir_mac_op/count_idx_ps_reg[11]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.132 f  fir_mac_op/count_idx_ps_reg[11]_LDC_i_2/O
                         net (fo=1, unplaced)         0.327     1.460    fir_mac_op/count_idx_ps_reg[11]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.245ns (31.211%)  route 0.540ns (68.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_sm_mac_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[0]/Q
                         net (fo=4, unplaced)         0.208     1.033    fir_mac_op/count_idx_ps_reg[9]_C_0[0]
                                                                      r  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.131 f  fir_mac_op/count_idx_ps_reg[0]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.463    fir_mac_op/count_idx_ps_reg[0]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.245ns (31.211%)  route 0.540ns (68.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[1]/Q
                         net (fo=4, unplaced)         0.208     1.033    fir_mac_op/count_idx_ps_reg[9]_C_0[1]
                                                                      r  fir_mac_op/count_idx_ps_reg[1]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.131 f  fir_mac_op/count_idx_ps_reg[1]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.463    fir_mac_op/count_idx_ps_reg[1]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[10]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[10]
                                                                      r  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[10]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[10]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[2]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[2]
                                                                      r  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[2]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[2]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[3]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[3]
                                                                      r  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[3]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[3]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[4]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[4]
                                                                      r  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[4]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[4]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[5]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[5]
                                                                      r  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[5]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[5]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[6]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[6]
                                                                      r  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[6]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[6]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sm_mac_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.245ns (31.078%)  route 0.543ns (68.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_sm_mac_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_sm_mac_r_reg[7]/Q
                         net (fo=6, unplaced)         0.212     1.036    fir_mac_op/count_idx_ps_reg[9]_C_0[7]
                                                                      r  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.134 f  fir_mac_op/count_idx_ps_reg[7]_LDC_i_2/O
                         net (fo=2, unplaced)         0.332     1.466    fir_mac_op/count_idx_ps_reg[7]_LDC_i_2_n_0
                         LDCE                                         f  fir_mac_op/count_idx_ps_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.851ns  (logic 8.952ns (75.535%)  route 2.899ns (24.465%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mac_op/o_out_r_nx1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mac_op/o_out_r_nx1_carry__0_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_mac_op/o_out_r_nx1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_mac_op/o_out_r_nx1_carry__1_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_mac_op/o_out_r_nx0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    fir_mac_op/o_out_r_nx0_carry__5_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_mac_op/o_out_r_nx0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_mac_op/o_out_r_nx0_carry__5_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  fir_mac_op/o_out_r_nx0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    11.544    fir_mac_op/o_out_r_nx0_carry__6_n_4
                                                                      r  fir_mac_op/o_out_r_ps[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.851 r  fir_mac_op/o_out_r_ps[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.851    fir_mac_op/o_out_r_ps[31]_i_2_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.734ns  (logic 8.835ns (75.291%)  route 2.899ns (24.709%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_mac_op/o_out_r_nx1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_mac_op/o_out_r_nx1_carry__0_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_mac_op/o_out_r_nx0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    fir_mac_op/o_out_r_nx0_carry__4_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_mac_op/o_out_r_nx0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_mac_op/o_out_r_nx0_carry__4_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  fir_mac_op/o_out_r_nx0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    11.427    fir_mac_op/o_out_r_nx0_carry__5_n_4
                                                                      r  fir_mac_op/o_out_r_ps[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.734 r  fir_mac_op/o_out_r_ps[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.734    fir_mac_op/o_out_r_ps[27]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 8.871ns (76.444%)  route 2.733ns (23.556%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mac_op/o_out_r_nx1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mac_op/o_out_r_nx1_carry__0_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_mac_op/o_out_r_nx1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_mac_op/o_out_r_nx1_carry__1_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_mac_op/o_out_r_nx0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    fir_mac_op/o_out_r_nx0_carry__5_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_mac_op/o_out_r_nx0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_mac_op/o_out_r_nx0_carry__5_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  fir_mac_op/o_out_r_nx0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    11.303    fir_mac_op/o_out_r_nx0_carry__6_n_5
                                                                      r  fir_mac_op/o_out_r_ps[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.604 r  fir_mac_op/o_out_r_ps[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.604    fir_mac_op/o_out_r_ps[30]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mac_op/o_out_r_nx1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mac_op/o_out_r_nx1_carry__0_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_mac_op/o_out_r_nx1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_mac_op/o_out_r_nx1_carry__1_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_mac_op/o_out_r_nx0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    fir_mac_op/o_out_r_nx0_carry__5_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_mac_op/o_out_r_nx0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_mac_op/o_out_r_nx0_carry__5_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  fir_mac_op/o_out_r_nx0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    11.244    fir_mac_op/o_out_r_nx0_carry__6_n_6
                                                                      r  fir_mac_op/o_out_r_ps[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.550 r  fir_mac_op/o_out_r_ps[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    fir_mac_op/o_out_r_ps[29]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.504ns  (logic 8.614ns (74.875%)  route 2.890ns (25.125%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_mac_op/o_out_r_nx1_carry/O[3]
                         net (fo=1, unplaced)         0.618     9.565    fir_mac_op/o_out_r_nx1_carry_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  fir_mac_op/o_out_r_nx0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.872    fir_mac_op/o_out_r_nx0_carry__3_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  fir_mac_op/o_out_r_nx0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    fir_mac_op/o_out_r_nx0_carry__3_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  fir_mac_op/o_out_r_nx0_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    11.197    fir_mac_op/o_out_r_nx0_carry__4_n_4
                                                                      r  fir_mac_op/o_out_r_ps[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.504 r  fir_mac_op/o_out_r_ps[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.504    fir_mac_op/o_out_r_ps[23]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.487ns  (logic 8.754ns (76.204%)  route 2.733ns (23.796%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_mac_op/o_out_r_nx1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_mac_op/o_out_r_nx1_carry__0_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_mac_op/o_out_r_nx0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    fir_mac_op/o_out_r_nx0_carry__4_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_mac_op/o_out_r_nx0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_mac_op/o_out_r_nx0_carry__4_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  fir_mac_op/o_out_r_nx0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    11.186    fir_mac_op/o_out_r_nx0_carry__5_n_5
                                                                      r  fir_mac_op/o_out_r_ps[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.487 r  fir_mac_op/o_out_r_ps[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.487    fir_mac_op/o_out_r_ps[26]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_mac_op/o_out_r_nx1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_mac_op/o_out_r_nx1_carry__0_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_mac_op/o_out_r_nx0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    fir_mac_op/o_out_r_nx0_carry__4_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_mac_op/o_out_r_nx0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_mac_op/o_out_r_nx0_carry__4_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  fir_mac_op/o_out_r_nx0_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    11.127    fir_mac_op/o_out_r_nx0_carry__5_n_6
                                                                      r  fir_mac_op/o_out_r_ps[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.433 r  fir_mac_op/o_out_r_ps[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    fir_mac_op/o_out_r_ps[25]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mac_op/o_out_r_nx1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mac_op/o_out_r_nx1_carry__0_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_mac_op/o_out_r_nx1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_mac_op/o_out_r_nx1_carry__1_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_mac_op/o_out_r_nx0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    fir_mac_op/o_out_r_nx0_carry__5_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_mac_op/o_out_r_nx0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_mac_op/o_out_r_nx0_carry__5_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  fir_mac_op/o_out_r_nx0_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    11.138    fir_mac_op/o_out_r_nx0_carry__6_n_7
                                                                      r  fir_mac_op/o_out_r_ps[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.433 r  fir_mac_op/o_out_r_ps[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    fir_mac_op/o_out_r_ps[28]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mac_op/o_out_r_nx1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mac_op/o_out_r_nx1_carry_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_mac_op/o_out_r_nx1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_mac_op/o_out_r_nx1_carry__0_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_mac_op/o_out_r_nx0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    fir_mac_op/o_out_r_nx0_carry__4_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_mac_op/o_out_r_nx0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_mac_op/o_out_r_nx0_carry__4_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  fir_mac_op/o_out_r_nx0_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    11.021    fir_mac_op/o_out_r_nx0_carry__5_n_7
                                                                      r  fir_mac_op/o_out_r_ps[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.316 r  fir_mac_op/o_out_r_ps[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    fir_mac_op/o_out_r_ps[24]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mac_op/o_out_r_ps_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.257ns  (logic 8.533ns (75.798%)  route 2.724ns (24.202%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_mac_op/data_Do_IBUF[16]
                                                                      r  fir_mac_op/o_out_r_nx1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mac_op/o_out_r_nx1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mac_op/o_out_r_nx1__0_n_106
                                                                      r  fir_mac_op/o_out_r_nx1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mac_op/o_out_r_nx1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mac_op/o_out_r_nx1__1_n_105
                                                                      r  fir_mac_op/o_out_r_nx1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mac_op/o_out_r_nx1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mac_op/o_out_r_nx1_carry_i_3_n_0
                                                                      r  fir_mac_op/o_out_r_nx1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_mac_op/o_out_r_nx1_carry/O[3]
                         net (fo=1, unplaced)         0.618     9.565    fir_mac_op/o_out_r_nx1_carry_n_4
                                                                      r  fir_mac_op/o_out_r_nx0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  fir_mac_op/o_out_r_nx0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.872    fir_mac_op/o_out_r_nx0_carry__3_i_1_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  fir_mac_op/o_out_r_nx0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    fir_mac_op/o_out_r_nx0_carry__3_n_0
                                                                      r  fir_mac_op/o_out_r_nx0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  fir_mac_op/o_out_r_nx0_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    10.956    fir_mac_op/o_out_r_nx0_carry__4_n_5
                                                                      r  fir_mac_op/o_out_r_ps[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.257 r  fir_mac_op/o_out_r_ps[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.257    fir_mac_op/o_out_r_ps[22]_i_1_n_0
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.439     2.128    fir_mac_op/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_mac_op/o_out_r_ps_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_mac_op/count_idx_ps_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            fir_mac_op/count_idx_ps_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.223ns (52.796%)  route 0.199ns (47.204%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_mac_op/count_idx_ps_reg[11]_LDC/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_mac_op/count_idx_ps_reg[11]_LDC/Q
                         net (fo=4, unplaced)         0.199     0.377    fir_mac_op/count_idx_ps_reg[11]_LDC_n_0
                                                                      r  fir_mac_op/count_idx_ps[10]_P_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.422 r  fir_mac_op/count_idx_ps[10]_P_i_1/O
                         net (fo=1, unplaced)         0.000     0.422    fir_mac_op/count_idx_ps[10]_P_i_1_n_0
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    fir_mac_op/axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_mac_op/count_idx_ps_reg[10]_P/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            ap_done_reg_reg/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    ss_tlast_IBUF
                         FDCE                                         r  ap_done_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg_reg/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            ap_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    ss_tlast_IBUF
                         FDCE                                         r  ap_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg_reg/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            FSM_onehot_ar_state_ps_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      f  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      f  FSM_onehot_ar_state_ps[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  FSM_onehot_ar_state_ps[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_ar_state_ps[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_ar_state_ps_reg[0]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            FSM_onehot_ar_state_ps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  FSM_onehot_ar_state_ps[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  FSM_onehot_ar_state_ps[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_ar_state_ps[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[1]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            FSM_onehot_ar_state_ps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      f  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  araddr_IBUF[4]_inst/O
                         net (fo=26, unplaced)        0.337     0.538    araddr_IBUF[4]
                                                                      f  FSM_onehot_ar_state_ps[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  FSM_onehot_ar_state_ps[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_ar_state_ps[2]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[2]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            FSM_onehot_ar_state_ps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  FSM_onehot_ar_state_ps[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  FSM_onehot_ar_state_ps[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_ar_state_ps[3]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[3]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            FSM_onehot_ar_state_ps_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=26, unplaced)        0.337     0.538    araddr_IBUF[5]
                                                                      r  FSM_onehot_ar_state_ps[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  FSM_onehot_ar_state_ps[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_ar_state_ps[5]_i_1_n_0
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_ar_state_ps_reg[5]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            FSM_onehot_aw_state_ps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      f  FSM_onehot_aw_state_ps[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  FSM_onehot_aw_state_ps[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_aw_state_ps[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_aw_state_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_aw_state_ps_reg[1]/C

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            FSM_onehot_aw_state_ps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      f  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awaddr_IBUF[7]
                                                                      f  FSM_onehot_aw_state_ps[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  FSM_onehot_aw_state_ps[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_onehot_aw_state_ps[2]_i_1_n_0
                         FDCE                                         r  FSM_onehot_aw_state_ps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=130, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_aw_state_ps_reg[2]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+
axis_clk  | araddr[4]   | FDCE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | araddr[5]   | FDCE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | araddr[6]   | FDCE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | araddr[7]   | FDCE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | arvalid     | FDPE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | awaddr[4]   | FDCE    | -     |     0.373 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | awaddr[5]   | FDCE    | -     |     0.373 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | awaddr[6]   | FDCE    | -     |     0.387 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | awaddr[7]   | FDCE    | -     |     0.383 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | awvalid     | FDCE    | -     |     0.131 (r) | FAST    |     1.049 (r) | SLOW    |          |
axis_clk  | axis_rst_n  | FDPE    | -     |     4.512 (r) | SLOW    |     0.244 (r) | FAST    |          |
axis_clk  | data_Do[0]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[1]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[2]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[3]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[4]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[5]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[6]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[7]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[8]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[9]  | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[10] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[11] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[12] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[13] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[14] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[15] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[16] | FDCE    | -     |     9.704 (r) | SLOW    |    -0.703 (r) | FAST    |          |
axis_clk  | data_Do[17] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[18] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[19] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[20] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[21] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[22] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[23] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[24] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[25] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[26] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[27] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[28] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[29] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[30] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | data_Do[31] | FDCE    | -     |     7.751 (r) | SLOW    |    -0.970 (r) | FAST    |          |
axis_clk  | ss_tlast    | FDCE    | -     |     0.150 (r) | FAST    |     1.087 (r) | SLOW    |          |
axis_clk  | ss_tvalid   | FDPE    | -     |     0.516 (r) | SLOW    |     1.049 (r) | SLOW    |          |
axis_clk  | tap_Do[0]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[1]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[2]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[3]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[4]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[5]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[6]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[7]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[8]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[9]   | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[10]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[11]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[12]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[13]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[14]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[15]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[16]  | FDCE    | -     |     9.519 (r) | SLOW    |    -0.665 (r) | FAST    |          |
axis_clk  | tap_Do[17]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[18]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[19]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[20]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[21]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[22]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[23]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[24]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[25]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[26]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[27]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[28]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[29]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[30]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
axis_clk  | tap_Do[31]  | FDCE    | -     |     7.751 (r) | SLOW    |    -0.951 (r) | FAST    |          |
----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+--------------+--------+-------+----------------+---------+----------------+---------+----------+
axis_clk  | arready      | FDCE   | -     |      7.465 (r) | SLOW    |      2.530 (r) | FAST    |          |
axis_clk  | awready      | FDCE   | -     |      7.504 (r) | SLOW    |      2.554 (r) | FAST    |          |
axis_clk  | data_A[1]    | FDCE   | -     |      7.545 (r) | SLOW    |      2.540 (r) | FAST    |          |
axis_clk  | data_A[2]    | FDCE   | -     |      9.773 (r) | SLOW    |      2.921 (r) | FAST    |          |
axis_clk  | data_A[3]    | FDCE   | -     |      9.867 (r) | SLOW    |      2.815 (r) | FAST    |          |
axis_clk  | data_A[4]    | FDCE   | -     |      9.494 (r) | SLOW    |      2.923 (r) | FAST    |          |
axis_clk  | data_A[5]    | FDCE   | -     |      9.693 (r) | SLOW    |      2.903 (r) | FAST    |          |
axis_clk  | data_Di[0]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.689 (r) | FAST    |          |
axis_clk  | data_Di[1]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.689 (r) | FAST    |          |
axis_clk  | data_Di[2]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.689 (r) | FAST    |          |
axis_clk  | data_Di[3]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.689 (r) | FAST    |          |
axis_clk  | data_Di[4]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[5]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[6]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[7]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[8]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[9]   | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[10]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[11]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[12]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[13]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[14]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[15]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[16]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[17]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[18]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[19]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[20]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[21]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[22]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[23]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[24]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[25]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[26]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[27]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[28]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[29]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[30]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_Di[31]  | FDCE   | -     |      8.754 (r) | SLOW    |      2.791 (r) | FAST    |          |
axis_clk  | data_EN      | FDCE   | -     |      8.172 (r) | SLOW    |      2.615 (r) | FAST    |          |
axis_clk  | data_WE[0]   | FDCE   | -     |      8.110 (r) | SLOW    |      2.605 (r) | FAST    |          |
axis_clk  | data_WE[1]   | FDCE   | -     |      8.110 (r) | SLOW    |      2.605 (r) | FAST    |          |
axis_clk  | data_WE[2]   | FDCE   | -     |      8.110 (r) | SLOW    |      2.605 (r) | FAST    |          |
axis_clk  | data_WE[3]   | FDCE   | -     |      8.110 (r) | SLOW    |      2.605 (r) | FAST    |          |
axis_clk  | rdata[0]     | FDCE   | -     |      7.686 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[1]     | FDCE   | -     |      7.654 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[2]     | FDCE   | -     |      8.084 (r) | SLOW    |      2.686 (r) | FAST    |          |
axis_clk  | rdata[3]     | FDCE   | -     |      8.084 (r) | SLOW    |      2.967 (r) | FAST    |          |
axis_clk  | rdata[4]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[5]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[6]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[7]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[8]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[9]     | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[10]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[11]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[12]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[13]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[14]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[15]    | FDCE   | -     |      8.145 (r) | SLOW    |      2.970 (r) | FAST    |          |
axis_clk  | rdata[16]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[17]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[18]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[19]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[20]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[21]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[22]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[23]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[24]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[25]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[26]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[27]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[28]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[29]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[30]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rdata[31]    | FDCE   | -     |      7.425 (r) | SLOW    |      2.696 (r) | FAST    |          |
axis_clk  | rvalid       | FDCE   | -     |      7.255 (r) | SLOW    |      2.533 (r) | FAST    |          |
axis_clk  | sm_tdata[0]  | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[1]  | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[2]  | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[3]  | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[4]  | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[5]  | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[6]  | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[7]  | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[8]  | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[9]  | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[10] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[11] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[12] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[13] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[14] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[15] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[16] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[17] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[18] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[19] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[20] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[21] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[22] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[23] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[24] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[25] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[26] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[27] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[28] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[29] | FDCE   | -     |      7.448 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | sm_tdata[30] | FDCE   | -     |      7.472 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tdata[31] | FDCE   | -     |      7.465 (r) | SLOW    |      2.551 (r) | FAST    |          |
axis_clk  | sm_tvalid    | FDCE   | -     |      7.259 (r) | SLOW    |      2.559 (r) | FAST    |          |
axis_clk  | ss_tready    | FDCE   | -     |      7.205 (r) | SLOW    |      2.537 (r) | FAST    |          |
axis_clk  | tap_A[2]     | FDCE   | -     |     11.722 (r) | SLOW    |      2.827 (r) | FAST    |          |
axis_clk  | tap_A[3]     | FDCE   | -     |     12.209 (r) | SLOW    |      2.980 (r) | FAST    |          |
axis_clk  | tap_A[4]     | FDCE   | -     |     12.414 (r) | SLOW    |      2.827 (r) | FAST    |          |
axis_clk  | tap_A[5]     | FDCE   | -     |     12.205 (r) | SLOW    |      2.827 (r) | FAST    |          |
axis_clk  | tap_Di[0]    | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[1]    | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[2]    | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[3]    | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[4]    | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[5]    | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[6]    | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[7]    | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[8]    | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[9]    | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[10]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[11]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[12]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[13]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[14]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[15]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[16]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[17]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[18]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[19]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[20]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[21]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[22]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[23]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[24]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[25]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[26]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[27]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[28]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[29]   | FDCE   | -     |      7.240 (r) | SLOW    |      2.618 (r) | FAST    |          |
axis_clk  | tap_Di[30]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_Di[31]   | FDCE   | -     |      7.266 (r) | SLOW    |      2.619 (r) | FAST    |          |
axis_clk  | tap_EN       | FDCE   | -     |      7.576 (r) | SLOW    |      2.548 (r) | FAST    |          |
axis_clk  | tap_WE[0]    | FDCE   | -     |      6.569 (r) | SLOW    |      2.342 (r) | FAST    |          |
axis_clk  | tap_WE[1]    | FDCE   | -     |      6.569 (r) | SLOW    |      2.342 (r) | FAST    |          |
axis_clk  | tap_WE[2]    | FDCE   | -     |      6.569 (r) | SLOW    |      2.342 (r) | FAST    |          |
axis_clk  | tap_WE[3]    | FDCE   | -     |      6.569 (r) | SLOW    |      2.342 (r) | FAST    |          |
axis_clk  | wready       | FDCE   | -     |      7.504 (r) | SLOW    |      2.554 (r) | FAST    |          |
----------+--------------+--------+-------+----------------+---------+----------------+---------+----------+


Combinational Delays

-------------+-------------+-----------+---------+-----------+---------+
From         | To          |   Max     | Process |   Min     | Process |
Port         | Port        | Delay(ns) | Corner  | Delay(ns) | Corner  |
-------------+-------------+-----------+---------+-----------+---------+
araddr[0]    | tap_A[2]    |     6.119 | SLOW    |     2.396 | FAST    |
araddr[1]    | tap_A[3]    |     6.440 | SLOW    |     2.521 | FAST    |
araddr[2]    | tap_A[4]    |     6.119 | SLOW    |     2.396 | FAST    |
araddr[3]    | tap_A[5]    |     6.145 | SLOW    |     2.397 | FAST    |
araddr[4]    | rdata[0]    |     5.903 | SLOW    |     2.305 | FAST    |
araddr[4]    | rdata[1]    |     5.903 | SLOW    |     2.305 | FAST    |
araddr[4]    | rdata[2]    |     5.873 | SLOW    |     2.293 | FAST    |
araddr[4]    | rdata[3]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[4]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[5]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[6]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[7]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[8]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[9]    |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[10]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[11]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[12]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[13]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[14]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[15]   |     5.943 | SLOW    |     2.313 | FAST    |
araddr[4]    | rdata[16]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[17]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[18]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[19]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[20]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[21]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[22]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[23]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[24]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[25]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[26]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[27]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[28]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[29]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[30]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[4]    | rdata[31]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[0]    |     5.903 | SLOW    |     2.305 | FAST    |
araddr[5]    | rdata[1]    |     5.903 | SLOW    |     2.305 | FAST    |
araddr[5]    | rdata[2]    |     5.873 | SLOW    |     2.293 | FAST    |
araddr[5]    | rdata[3]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[4]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[5]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[6]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[7]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[8]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[9]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[10]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[11]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[12]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[13]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[14]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[15]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[5]    | rdata[16]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[17]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[18]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[19]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[20]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[21]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[22]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[23]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[24]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[25]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[26]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[27]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[28]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[29]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[30]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[5]    | rdata[31]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[0]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[1]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[2]    |     5.914 | SLOW    |     2.310 | FAST    |
araddr[6]    | rdata[3]    |     5.914 | SLOW    |     2.310 | FAST    |
araddr[6]    | rdata[4]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[5]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[6]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[7]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[8]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[9]    |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[10]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[11]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[12]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[13]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[14]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[15]   |     5.977 | SLOW    |     2.313 | FAST    |
araddr[6]    | rdata[16]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[17]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[18]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[19]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[20]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[21]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[22]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[23]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[24]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[25]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[26]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[27]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[28]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[29]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[30]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[6]    | rdata[31]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[0]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[1]    |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[2]    |     5.914 | SLOW    |     2.310 | FAST    |
araddr[7]    | rdata[3]    |     5.914 | SLOW    |     2.310 | FAST    |
araddr[7]    | rdata[4]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[5]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[6]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[7]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[8]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[9]    |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[10]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[11]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[12]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[13]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[14]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[15]   |     5.973 | SLOW    |     2.313 | FAST    |
araddr[7]    | rdata[16]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[17]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[18]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[19]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[20]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[21]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[22]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[23]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[24]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[25]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[26]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[27]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[28]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[29]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[30]   |     5.330 | SLOW    |     2.071 | FAST    |
araddr[7]    | rdata[31]   |     5.330 | SLOW    |     2.071 | FAST    |
awaddr[0]    | tap_A[2]    |     5.330 | SLOW    |     2.071 | FAST    |
awaddr[1]    | tap_A[3]    |     6.565 | SLOW    |     2.525 | FAST    |
awaddr[2]    | tap_A[4]    |     6.119 | SLOW    |     2.071 | FAST    |
awaddr[3]    | tap_A[5]    |     5.330 | SLOW    |     2.071 | FAST    |
axis_rst_n   | tap_A[2]    |     9.861 | SLOW    |     3.314 | FAST    |
axis_rst_n   | tap_A[3]    |    10.348 | SLOW    |     3.291 | FAST    |
axis_rst_n   | tap_A[4]    |    10.553 | SLOW    |     3.317 | FAST    |
axis_rst_n   | tap_A[5]    |    10.344 | SLOW    |     3.323 | FAST    |
data_Do[0]   | rdata[0]    |     5.903 | SLOW    |     2.305 | FAST    |
data_Do[1]   | rdata[1]    |     5.903 | SLOW    |     2.305 | FAST    |
data_Do[2]   | rdata[2]    |     5.873 | SLOW    |     2.293 | FAST    |
data_Do[3]   | rdata[3]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[4]   | rdata[4]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[5]   | rdata[5]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[6]   | rdata[6]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[7]   | rdata[7]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[8]   | rdata[8]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[9]   | rdata[9]    |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[10]  | rdata[10]   |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[11]  | rdata[11]   |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[12]  | rdata[12]   |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[13]  | rdata[13]   |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[14]  | rdata[14]   |     5.330 | SLOW    |     2.071 | FAST    |
data_Do[15]  | rdata[15]   |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[0]  | data_Di[0]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[1]  | data_Di[1]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[2]  | data_Di[2]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[3]  | data_Di[3]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[4]  | data_Di[4]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[5]  | data_Di[5]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[6]  | data_Di[6]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[7]  | data_Di[7]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[8]  | data_Di[8]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[9]  | data_Di[9]  |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[10] | data_Di[10] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[11] | data_Di[11] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[12] | data_Di[12] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[13] | data_Di[13] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[14] | data_Di[14] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[15] | data_Di[15] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[16] | data_Di[16] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[17] | data_Di[17] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[18] | data_Di[18] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[19] | data_Di[19] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[20] | data_Di[20] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[21] | data_Di[21] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[22] | data_Di[22] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[23] | data_Di[23] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[24] | data_Di[24] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[25] | data_Di[25] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[26] | data_Di[26] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[27] | data_Di[27] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[28] | data_Di[28] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[29] | data_Di[29] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[30] | data_Di[30] |     5.330 | SLOW    |     2.071 | FAST    |
ss_tdata[31] | data_Di[31] |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[0]    | rdata[0]    |     5.903 | SLOW    |     2.305 | FAST    |
tap_Do[1]    | rdata[1]    |     5.903 | SLOW    |     2.305 | FAST    |
tap_Do[2]    | rdata[2]    |     5.873 | SLOW    |     2.293 | FAST    |
tap_Do[3]    | rdata[3]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[4]    | rdata[4]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[5]    | rdata[5]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[6]    | rdata[6]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[7]    | rdata[7]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[8]    | rdata[8]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[9]    | rdata[9]    |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[10]   | rdata[10]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[11]   | rdata[11]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[12]   | rdata[12]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[13]   | rdata[13]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[14]   | rdata[14]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[15]   | rdata[15]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[16]   | rdata[16]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[17]   | rdata[17]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[18]   | rdata[18]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[19]   | rdata[19]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[20]   | rdata[20]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[21]   | rdata[21]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[22]   | rdata[22]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[23]   | rdata[23]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[24]   | rdata[24]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[25]   | rdata[25]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[26]   | rdata[26]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[27]   | rdata[27]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[28]   | rdata[28]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[29]   | rdata[29]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[30]   | rdata[30]   |     5.330 | SLOW    |     2.071 | FAST    |
tap_Do[31]   | rdata[31]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[0]     | data_Di[0]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[0]     | data_Di[4]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[0]     | tap_Di[0]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[1]     | data_Di[1]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[1]     | data_Di[5]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[1]     | tap_Di[1]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[2]     | data_Di[2]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[2]     | data_Di[6]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[2]     | tap_Di[2]   |     5.322 | SLOW    |     2.074 | FAST    |
wdata[3]     | data_Di[3]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[3]     | data_Di[7]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[3]     | tap_Di[3]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[4]     | data_Di[4]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[4]     | data_Di[8]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[4]     | tap_Di[4]   |     5.322 | SLOW    |     2.074 | FAST    |
wdata[5]     | data_Di[5]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[5]     | data_Di[9]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[5]     | tap_Di[5]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[6]     | data_Di[6]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[6]     | data_Di[10] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[6]     | tap_Di[6]   |     5.322 | SLOW    |     2.074 | FAST    |
wdata[7]     | data_Di[7]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[7]     | data_Di[11] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[7]     | tap_Di[7]   |     5.330 | SLOW    |     2.071 | FAST    |
wdata[8]     | data_Di[8]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[8]     | data_Di[12] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[8]     | tap_Di[8]   |     5.322 | SLOW    |     2.074 | FAST    |
wdata[9]     | data_Di[9]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[9]     | data_Di[13] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[9]     | tap_Di[9]   |     5.322 | SLOW    |     2.074 | FAST    |
wdata[10]    | data_Di[10] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[10]    | data_Di[14] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[10]    | tap_Di[10]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[11]    | data_Di[11] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[11]    | data_Di[15] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[11]    | tap_Di[11]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[12]    | data_Di[12] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[12]    | data_Di[16] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[12]    | tap_Di[12]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[13]    | data_Di[13] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[13]    | data_Di[17] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[13]    | tap_Di[13]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[14]    | data_Di[14] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[14]    | data_Di[18] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[14]    | tap_Di[14]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[15]    | data_Di[15] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[15]    | data_Di[19] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[15]    | tap_Di[15]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[16]    | data_Di[16] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[16]    | data_Di[20] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[16]    | tap_Di[16]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[17]    | data_Di[17] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[17]    | data_Di[21] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[17]    | tap_Di[17]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[18]    | data_Di[18] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[18]    | data_Di[22] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[18]    | tap_Di[18]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[19]    | data_Di[19] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[19]    | data_Di[23] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[19]    | tap_Di[19]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[20]    | data_Di[20] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[20]    | data_Di[24] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[20]    | tap_Di[20]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[21]    | data_Di[21] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[21]    | data_Di[25] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[21]    | tap_Di[21]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[22]    | data_Di[22] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[22]    | data_Di[26] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[22]    | tap_Di[22]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[23]    | data_Di[23] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[23]    | data_Di[27] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[23]    | tap_Di[23]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[24]    | data_Di[24] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[24]    | data_Di[28] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[24]    | tap_Di[24]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[25]    | data_Di[25] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[25]    | data_Di[29] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[25]    | tap_Di[25]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[26]    | data_Di[26] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[26]    | data_Di[30] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[26]    | tap_Di[26]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[27]    | data_Di[27] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[27]    | data_Di[31] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[27]    | tap_Di[27]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[28]    | data_Di[28] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[28]    | tap_Di[28]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[29]    | data_Di[29] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[29]    | tap_Di[29]  |     5.330 | SLOW    |     2.071 | FAST    |
wdata[30]    | data_Di[30] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[30]    | tap_Di[30]  |     5.322 | SLOW    |     2.074 | FAST    |
wdata[31]    | data_Di[31] |     5.330 | SLOW    |     2.071 | FAST    |
wdata[31]    | tap_Di[31]  |     5.322 | SLOW    |     2.074 | FAST    |
-------------+-------------+-----------+---------+-----------+---------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
axis_clk | axis_clk    |         6.174 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: axis_clk
Worst Case Data Window: 1.179 ns
Ideal Clock Offset to Actual Clock: 0.459 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
araddr[0]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[1]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[2]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[3]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[4]          |  0.131 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
araddr[5]          |  0.131 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
araddr[6]          |  0.131 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
araddr[7]          |  0.131 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
araddr[8]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[9]          |          - | -       |           - | -       |       inf |       inf |             - |
araddr[10]         |          - | -       |           - | -       |       inf |       inf |             - |
araddr[11]         |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.131 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: axis_clk
Worst Case Data Window: 1.435 ns
Ideal Clock Offset to Actual Clock: 0.331 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
awaddr[0]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[1]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[2]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[3]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[4]          |  0.373 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
awaddr[5]          |  0.373 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
awaddr[6]          |  0.387 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
awaddr[7]          |  0.383 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
awaddr[8]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[9]          |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[10]         |          - | -       |           - | -       |       inf |       inf |             - |
awaddr[11]         |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.387 (r) | FAST    |   1.049 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: axis_clk
Worst Case Data Window: 9.001 ns
Ideal Clock Offset to Actual Clock: -5.204 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
data_Do[0]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[1]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[2]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[3]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[4]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[5]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[6]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[7]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[8]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[9]         |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[10]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[11]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[12]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[13]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[14]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[15]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[16]        |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
data_Do[17]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[18]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[19]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[20]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[21]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[22]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[23]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[24]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[25]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[26]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[27]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[28]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[29]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[30]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
data_Do[31]        |   7.751 (r) | SLOW    | -0.970 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   9.704 (r) | SLOW    | -0.703 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: axis_clk
Worst Case Data Window: 8.854 ns
Ideal Clock Offset to Actual Clock: -5.092 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
tap_Do[0]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[1]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[2]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[3]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[4]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[5]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[6]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[7]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[8]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[9]          |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[10]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[11]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[12]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[13]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[14]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[15]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[16]         |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
tap_Do[17]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[18]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[19]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[20]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[21]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[22]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[23]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[24]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[25]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[26]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[27]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[28]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[29]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[30]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
tap_Do[31]         |   7.751 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   9.519 (r) | SLOW    | -0.665 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 2.322 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
data_A[0]          |           - | -       |           - | -       |        - |
data_A[1]          |   7.545 (r) | SLOW    |   2.540 (r) | FAST    |    0.000 |
data_A[2]          |   9.773 (r) | SLOW    |   2.921 (r) | FAST    |    2.228 |
data_A[3]          |   9.867 (r) | SLOW    |   2.815 (r) | FAST    |    2.322 |
data_A[4]          |   9.494 (r) | SLOW    |   2.923 (r) | FAST    |    1.949 |
data_A[5]          |   9.693 (r) | SLOW    |   2.903 (r) | FAST    |    2.148 |
data_A[6]          |           - | -       |           - | -       |        - |
data_A[7]          |           - | -       |           - | -       |        - |
data_A[8]          |           - | -       |           - | -       |        - |
data_A[9]          |           - | -       |           - | -       |        - |
data_A[10]         |           - | -       |           - | -       |        - |
data_A[11]         |           - | -       |           - | -       |        - |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.867 (r) | SLOW    |   2.540 (r) | FAST    |    2.322 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.102 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
data_Di[0]         |   8.754 (r) | SLOW    |   2.689 (r) | FAST    |    0.000 |
data_Di[1]         |   8.754 (r) | SLOW    |   2.689 (r) | FAST    |    0.000 |
data_Di[2]         |   8.754 (r) | SLOW    |   2.689 (r) | FAST    |    0.000 |
data_Di[3]         |   8.754 (r) | SLOW    |   2.689 (r) | FAST    |    0.000 |
data_Di[4]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[5]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[6]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[7]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[8]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[9]         |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[10]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[11]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[12]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[13]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[14]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[15]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[16]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[17]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[18]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[19]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[20]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[21]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[22]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[23]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[24]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[25]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[26]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[27]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[28]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[29]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[30]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
data_Di[31]        |   8.754 (r) | SLOW    |   2.791 (r) | FAST    |    0.102 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.754 (r) | SLOW    |   2.689 (r) | FAST    |    0.102 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
data_WE[0]         |   8.110 (r) | SLOW    |   2.605 (r) | FAST    |    0.000 |
data_WE[1]         |   8.110 (r) | SLOW    |   2.605 (r) | FAST    |    0.000 |
data_WE[2]         |   8.110 (r) | SLOW    |   2.605 (r) | FAST    |    0.000 |
data_WE[3]         |   8.110 (r) | SLOW    |   2.605 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.110 (r) | SLOW    |   2.605 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.720 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rdata[0]           |   7.686 (r) | SLOW    |   2.696 (r) | FAST    |    0.261 |
rdata[1]           |   7.654 (r) | SLOW    |   2.696 (r) | FAST    |    0.229 |
rdata[2]           |   8.084 (r) | SLOW    |   2.686 (r) | FAST    |    0.659 |
rdata[3]           |   8.084 (r) | SLOW    |   2.967 (r) | FAST    |    0.659 |
rdata[4]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[5]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[6]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[7]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[8]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[9]           |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[10]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[11]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[12]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[13]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[14]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[15]          |   8.145 (r) | SLOW    |   2.970 (r) | FAST    |    0.720 |
rdata[16]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[17]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[18]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[19]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[20]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[21]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[22]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[23]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[24]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[25]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[26]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[27]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[28]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[29]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[30]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
rdata[31]          |   7.425 (r) | SLOW    |   2.696 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.145 (r) | SLOW    |   2.686 (r) | FAST    |    0.720 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
sm_tdata[0]        |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[1]        |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[2]        |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[3]        |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[4]        |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[5]        |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[6]        |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[7]        |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[8]        |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[9]        |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[10]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[11]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[12]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[13]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[14]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[15]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[16]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[17]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[18]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[19]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[20]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[21]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[22]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[23]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[24]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[25]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[26]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[27]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[28]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[29]       |   7.448 (r) | SLOW    |   2.548 (r) | FAST    |    0.000 |
sm_tdata[30]       |   7.472 (r) | SLOW    |   2.551 (r) | FAST    |    0.024 |
sm_tdata[31]       |   7.465 (r) | SLOW    |   2.551 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.472 (r) | SLOW    |   2.548 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.692 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
tap_A[0]           |            - | -       |           - | -       |        - |
tap_A[1]           |            - | -       |           - | -       |        - |
tap_A[2]           |   11.722 (r) | SLOW    |   2.827 (r) | FAST    |    0.000 |
tap_A[3]           |   12.209 (r) | SLOW    |   2.980 (r) | FAST    |    0.487 |
tap_A[4]           |   12.414 (r) | SLOW    |   2.827 (r) | FAST    |    0.692 |
tap_A[5]           |   12.205 (r) | SLOW    |   2.827 (r) | FAST    |    0.483 |
tap_A[6]           |            - | -       |           - | -       |        - |
tap_A[7]           |            - | -       |           - | -       |        - |
tap_A[8]           |            - | -       |           - | -       |        - |
tap_A[9]           |            - | -       |           - | -       |        - |
tap_A[10]          |            - | -       |           - | -       |        - |
tap_A[11]          |            - | -       |           - | -       |        - |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.414 (r) | SLOW    |   2.827 (r) | FAST    |    0.692 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
tap_Di[0]          |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[1]          |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[2]          |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[3]          |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[4]          |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[5]          |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[6]          |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[7]          |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[8]          |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[9]          |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[10]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[11]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[12]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[13]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[14]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[15]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[16]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[17]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[18]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[19]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[20]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[21]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[22]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[23]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[24]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[25]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[26]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[27]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[28]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[29]         |   7.240 (r) | SLOW    |   2.618 (r) | FAST    |    0.000 |
tap_Di[30]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
tap_Di[31]         |   7.266 (r) | SLOW    |   2.619 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.266 (r) | SLOW    |   2.618 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: axis_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
tap_WE[0]          |   6.569 (r) | SLOW    |   2.342 (r) | FAST    |    0.000 |
tap_WE[1]          |   6.569 (r) | SLOW    |   2.342 (r) | FAST    |    0.000 |
tap_WE[2]          |   6.569 (r) | SLOW    |   2.342 (r) | FAST    |    0.000 |
tap_WE[3]          |   6.569 (r) | SLOW    |   2.342 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.569 (r) | SLOW    |   2.342 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+




