library IEEE;
use IEEE.std_logic_1164.all;

entity ej1a is
port( F, G : out std_logic;
x, y, z : in std_logic);
end entity ej1a;


