<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samdl/chip/samd_sysctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_4337429cd22fee4faa5e213f5157b3fd.html">samdl</a></li><li class="navelem"><a class="el" href="dir_ab85dced34d8e2201e86bb8a58470e6d.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">samd_sysctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samdl/chip/samd_sysctrl.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2014, 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * References:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   &quot;Atmel SAM D20J / SAM D20G / SAM D20E ARM-Based Microcontroller</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   Datasheet&quot;, 42129J–SAM–12/2013</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   &quot;Atmel SAM D21E / SAM D21G / SAM D21J SMART ARM-Based Microcontroller</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *   Datasheet&quot;, Atmel-42181E–SAM-D21_Datasheet–02/2015</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMDL_CHIP_SAMD_SYSCTRL_H</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMDL_CHIP_SAMD_SYSCTRL_H</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_FAMILY_SAMD20) || defined(CONFIG_ARCH_FAMILY_SAMD21)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* SYSCTRL register offsets *****************************************************************/</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SAM_SYSCTRL_INTENCLR_OFFSET     0x0000  </span><span class="comment">/* Interrupt enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_INTENSET_OFFSET     0x0004  </span><span class="comment">/* Interrupt enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_INTFLAG_OFFSET      0x0008  </span><span class="comment">/* Interrupt flag status and clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_PCLKSR_OFFSET       0x000c  </span><span class="comment">/* Power and clocks status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_XOSC_OFFSET         0x0010  </span><span class="comment">/* External multi-purpose crystal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_XOSC32K_OFFSET      0x0014  </span><span class="comment">/* 32kHz external crystal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSC32K_OFFSET       0x0018  </span><span class="comment">/* 32kHz internal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSCULP32K_OFFSET    0x001c  </span><span class="comment">/* 32kHz ultra low power internal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSC8M_OFFSET        0x0020  </span><span class="comment">/* 8MHz internal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLCTRL_OFFSET     0x0024  </span><span class="comment">/* DFLL48M control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLVAL_OFFSET      0x0028  </span><span class="comment">/* DFLL48M value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLMUL_OFFSET      0x002c  </span><span class="comment">/* DFLL48M multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLSYNC_OFFSET     0x0030  </span><span class="comment">/* DFLL48M synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_BOD33_OFFSET        0x0034  </span><span class="comment">/* 3.3V brown-out detector control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_VREG_OFFSET       0x003c  </span><span class="comment">/* Voltage regulator system control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SAM_SYSCTRL_VREF_OFFSET         0x0040  </span><span class="comment">/* Voltage references system control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLCTRLA_OFFSET  0x0044  </span><span class="comment">/* DPLL Control A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLRATIO_OFFSET  0x0048  </span><span class="comment">/* DPLL ratio control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLCTRLB_OFFSET  0x004c  </span><span class="comment">/* DPLL Control B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLSTATUS_OFFSET 0x0050  </span><span class="comment">/* DPLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* SYSCTRL register addresses ***************************************************************/</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SAM_SYSCTRL_INTENCLR            (SAM_SYSCTRL_BASE+SAM_SYSCTRL_INTENCLR_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_INTENSET            (SAM_SYSCTRL_BASE+SAM_SYSCTRL_INTENSET_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_INTFLAG             (SAM_SYSCTRL_BASE+SAM_SYSCTRL_INTFLAG_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_PCLKSR              (SAM_SYSCTRL_BASE+SAM_SYSCTRL_PCLKSR_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_XOSC                (SAM_SYSCTRL_BASE+SAM_SYSCTRL_XOSC_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_XOSC32K             (SAM_SYSCTRL_BASE+SAM_SYSCTRL_XOSC32K_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSC32K              (SAM_SYSCTRL_BASE+SAM_SYSCTRL_OSC32K_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSCULP32K           (SAM_SYSCTRL_BASE+SAM_SYSCTRL_OSCULP32K_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_OSC8M               (SAM_SYSCTRL_BASE+SAM_SYSCTRL_OSC8M_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLCTRL            (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DFLLCTRL_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLVAL             (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DFLLVAL_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLMUL             (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DFLLMUL_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_DFLLSYNC            (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DFLLSYNC_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_SYSCTRL_BOD33               (SAM_SYSCTRL_BASE+SAM_SYSCTRL_BOD33_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_VREG              (SAM_SYSCTRL_BASE+SAM_SYSCTRL_VREG_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SAM_SYSCTRL_VREF                (SAM_SYSCTRL_BASE+SAM_SYSCTRL_VREF_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLCTRLA         (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DPLLCTRLA_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLRATIO         (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DPLLRATIO_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLCTRLB         (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DPLLCTRLB_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_SYSCTRL_DPLLSTATUS        (SAM_SYSCTRL_BASE+SAM_SYSCTRL_DPLLSTATUS_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* SYSCTRL register bit definitions *********************************************************/</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Interrupt enable clear, Interrupt enable set, Interrupt flag status and clear, and</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * Power and clocks status registers.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SYSCTRL_INT_XOSCRDY             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  XOSC ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_XOSC32KRDY          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  XOSC32K ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_OSC32KRDY           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  OSC32K ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_OSC8MRDY            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  OSC8M ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_DFLLRDY             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  DFLL ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_DFLLOOB             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  DFLL out of bounds interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_DFLLLCKF            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  DFLL lock fine interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_DFLLLCKC            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  DFLL lock coarse interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_DFLLRCS             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  DFLL reference clock stopped interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_BOD33RDY            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  BOD33 ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_BOD33DET            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: BOD33 detection interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_INT_B33SRDY             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: BOD33 synchronization ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_FAMILY_SAMD20)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_BOD12RDY          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: BOD12 ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_BOD12DET          (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: BOD12 detection interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_B12SRDY           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: BOD12 synchronization ready interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#  define SYSCTRL_INT_ALL               (0x00007fff)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_ARCH_FAMILY_SAMD21)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_DPLLLCKR          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: DPLL lock rise interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_DPLLLCKF          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: DPLL lock fall interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_INT_DPLLLTO           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: DPLL lock timeout interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#  define SYSCTRL_INT_ALL               (0x00038fff)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* External multi-purpose crystal oscillator control register */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SYSCTRL_XOSC_ENABLE             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_XTALEN             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_RUNSTDBY           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_ONDEMAND           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  On demand control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_GAIN_SHIFT         (8)       </span><span class="comment">/* Bits 8-10: Oscillator gain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_GAIN_MASK          (7 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN(n)          ((n) &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN_2MHZ        (0 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT) </span><span class="comment">/* 2MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN_4MHZ        (1 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT) </span><span class="comment">/* 4MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN_8MHZ        (2 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT) </span><span class="comment">/* 8MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN_16MHZ       (3 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT) </span><span class="comment">/* 16MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_GAIN_30MHZ       (4 &lt;&lt; SYSCTRL_XOSC_GAIN_SHIFT) </span><span class="comment">/* 30MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_AMPGC              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Automatic amplitude gain control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_STARTUP_SHIFT      (12)      </span><span class="comment">/* Bits 12-15: Start-up time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_STARTUP_MASK       (15 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP(n)       ((n) &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_31US     (0 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 31µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_61US     (1 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 61µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_122US    (2 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 122µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_244US    (3 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 244µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_488US    (4 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 488µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_977US    (5 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 977µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_2MS      (6 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 1953µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_4MS      (7 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 3906µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_8MS      (8 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 7813µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_16MS     (9 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT)  </span><span class="comment">/* 15625µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_31MS     (10 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 31250µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_63MS     (11 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 62500µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_125MS    (12 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 125000µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_250MS    (13 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 250000µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_500MS    (14 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 500000µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC_STARTUP_1S       (15 &lt;&lt; SYSCTRL_XOSC_STARTUP_SHIFT) </span><span class="comment">/* 1000000µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* 32kHz external crystal oscillator control register */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SYSCTRL_XOSC32K_ENABLE          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_XTALEN          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_EN32K           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  32kHz Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_EN1K            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  1kHz Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_AAMPEN          (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Automatic amplitude control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_RUNSTDBY        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_ONDEMAND        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  On demand control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_STARTUP_SHIFT   (8)       </span><span class="comment">/* Bits 8-10: Oscillator start-up time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_STARTUP_MASK    (7 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP(n)    ((n) &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_122US (0 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 122µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_1MS   (1 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 1068µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_63MS  (2 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 62592µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_125MS (3 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 125092µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_500MS (4 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 500092µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_1S    (5 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 1000092µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_2S    (6 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 2000092µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_XOSC32K_STARTUP_4S    (7 &lt;&lt; SYSCTRL_XOSC32K_STARTUP_SHIFT) </span><span class="comment">/* 4000092µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_WRTLOCK         (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Write lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* 32kHz internal oscillator control register */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SYSCTRL_OSC32K_ENABLE           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_EN32K            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  32kHz Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD20</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_EN1K           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  1kHz Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SYSCTRL_OSC32K_RUNSTDBY         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_ONDEMAND         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  On demand control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_STARTUP_SHIFT    (8)       </span><span class="comment">/* Bits 8-10: Oscillator start-up time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_STARTUP_MASK     (7 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP(n)     ((n) &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_92US   (0 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 92µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_122US  (1 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 122µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_183US  (2 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 183µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_305US  (3 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 305µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_549US  (4 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 549µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_1MS    (5 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 1038µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_2MS    (6 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 2014µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_STARTUP_4MS    (7 &lt;&lt; SYSCTRL_OSC32K_STARTUP_SHIFT) </span><span class="comment">/* 3967µs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_WRTLOCK          (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Write lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_CALIB_SHIFT      (16)       </span><span class="comment">/* Bits 16-22: Oscillator calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_CALIB_MASK       (0x7f &lt;&lt; SYSCTRL_OSC32K_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC32K_CALIB(n)       ((n) &lt;&lt; SYSCTRL_OSC32K_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* 32kHz ultra low power internal oscillator control register */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SYSCTRL_OSCULP32K_CALIB_SHIFT   (0)       </span><span class="comment">/* Bits 0-4: Oscillator Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSCULP32K_CALIB_MASK    (0x7f &lt;&lt; SYSCTRL_OSCULP32K_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSCULP32K_CALIB(n)    ((n) &lt;&lt; SYSCTRL_OSCULP32K_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSCULP32K_WRTLOCK       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Write Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* 8MHz internal oscillator control register */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SYSCTRL_OSC8M_ENABLE            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_RUNSTDBY          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_ONDEMAND          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  On demand control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_PRESC_SHIFT       (8)       </span><span class="comment">/* Bits 8-9: Oscillator prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_PRESC_MASK        (3 &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_PRESC(n)        ((n) &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_PRESC_DIV1      (0 &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT) </span><span class="comment">/* 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_PRESC_DIV2      (1 &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT) </span><span class="comment">/* 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_PRESC_DIV3      (2 &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT) </span><span class="comment">/* 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_PRESC_DIV8      (3 &lt;&lt; SYSCTRL_OSC8M_PRESC_SHIFT) </span><span class="comment">/* 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_CALIB_SHIFT       (16)      </span><span class="comment">/* Bits 16-27: Oscillator calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_CALIB_MASK        (0xfff &lt;&lt; SYSCTRL_OSC8M_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_CALIB(n)        ((n) &lt;&lt; SYSCTRL_OSC8M_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_FRANGE_SHIFT      (30)      </span><span class="comment">/* Bits 30-31: Oscillator frequency range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_FRANGE_MASK       (3 &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_FRANGE(n)       ((n) &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_FRANGE_LOW      (0 &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT) </span><span class="comment">/* 4 to 6MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_FRANGE_MEDLOW   (1 &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT) </span><span class="comment">/* 6 to 8MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_FRANGE_MEDHI    (2 &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT) </span><span class="comment">/* 8 to 11MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_OSC8M_FRANGE_HI       (3 &lt;&lt; SYSCTRL_OSC8M_FRANGE_SHIFT) </span><span class="comment">/* 11 to 15MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* DFLL48M control register */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SYSCTRL_DFLLCTRL_ENABLE         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DFLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLCTRL_MODE           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Operating mode selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLCTRL_STABLE         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Stable DFLL frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLCTRL_LLAW           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Lose lock after wake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLCTRL_USBCRM       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  USB clock recovery mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLCTRL_RUNSTDBY     (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SYSCTRL_DFLLCTRL_ONDEMAND       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  On demand control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLCTRL_CCDIS          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Chill cycle disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLCTRL_QLDIS          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Quick Lock Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLCTRL_BPLCKC       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Bypass coards lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLCTRL_WAITLOCK     (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Wait lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* DFLL48M value register */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SYSCTRL_DFLLVAL_FINE_SHIFT      (0)       </span><span class="comment">/* Bits 0-9: Fine value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLVAL_FINE_MASK       (0x3ff &lt;&lt; SYSCTRL_DFLLVAL_FINE_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLVAL_FINE(n)       ((n) &lt;&lt; SYSCTRL_DFLLVAL_FINE_SHIFT)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLVAL_COARSE_SHIFT    (10)      </span><span class="comment">/* Bits 10-15: Coarse value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLVAL_COARSE_MASK     (0x3f &lt;&lt; SYSCTRL_DFLLVAL_COARSE_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLVAL_COARSE(n)     ((n) &lt;&lt; SYSCTRL_DFLLVAL_COARSE_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLVAL_DIFF_SHIFT      (16)      </span><span class="comment">/* Bits 16-31: Multiplication ratio difference */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLVAL_DIFF_MASK       (0xffff &lt;&lt; SYSCTRL_DFLLVAL_DIFF_SHIFT)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLVAL_DIFF(n)       ((n) &lt;&lt; SYSCTRL_DFLLVAL_DIFF_SHIFT)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* DFLL48M multiplier register */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SYSCTRL_DFLLMUL_MUL_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: DFLL multiply factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLMUL_MUL_MASK        (0xffff &lt;&lt; SYSCTRL_DFLLMUL_MUL_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLMUL_MUL(n)        ((n) &lt;&lt; SYSCTRL_DFLLMUL_MUL_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLMUL_FSTEP_SHIFT     (16)      </span><span class="comment">/* Bits 16-25: Fine maximum step */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLMUL_FSTEP_MASK      (0x3ff &lt;&lt; SYSCTRL_DFLLMUL_FSTEP_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLMUL_FSTEP(n)      ((n) &lt;&lt; SYSCTRL_DFLLMUL_FSTEP_SHIFT)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLMUL_CSTEP_SHIFT     (26)      </span><span class="comment">/* Bits 26-31: Coarse maximum step */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLLMUL_CSTEP_MASK      (0x3f &lt;&lt; SYSCTRL_DFLLMUL_CSTEP_SHIFT)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DFLLMUL_CSTEP(n)      ((n) &lt;&lt; SYSCTRL_DFLLMUL_CSTEP_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* DFLL48M synchronization register */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SYSCTRL_DFLLSYNC_READREQ        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Read request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* 3.3V brown-out detector control register */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SYSCTRL_BOD33_ENABLE            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_HYST              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_ACTION_SHIFT      (3)       </span><span class="comment">/* Bits 3-4: BOD33 action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_ACTION_MASK       (3 &lt;&lt; SYSCTRL_BOD33_ACTION_SHIFT)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_ACTION(n)       ((n) &lt;&lt; SYSCTRL_BOD33_ACTION_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_ACTION_NONE     (0 &lt;&lt; SYSCTRL_BOD33_ACTION_SHIFT) </span><span class="comment">/* No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_ACTION_RESET    (1 &lt;&lt; SYSCTRL_BOD33_ACTION_SHIFT) </span><span class="comment">/* BOD33 generates reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_ACTION_INTR     (2 &lt;&lt; SYSCTRL_BOD33_ACTION_SHIFT) </span><span class="comment">/* BOD33 generates interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_RUNSTDBY          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_MODE              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Operation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_CEN               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_PSEL_SHIFT        (12)      </span><span class="comment">/* Bits 12-15: Prescaler select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_PSEL_MASK         (15 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL(n)         ((n) &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV2       (0 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV4       (1 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV8       (2 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV16      (3 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV32      (4 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV64      (5 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV128     (6 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV256     (7 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV512     (8 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV1K      (9 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT)  </span><span class="comment">/* Divide clock by 1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV2K      (10 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV4K      (11 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 4096 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV8K      (12 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV16K     (13 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 16384 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV32K     (14 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 32768 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_PSEL_DIV64K     (15 &lt;&lt; SYSCTRL_BOD33_PSEL_SHIFT) </span><span class="comment">/* Divide clock by 65536 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_LEVEL_SHIFT       (16)      </span><span class="comment">/* Bits 16-21: BOD33 threshold level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_LEVEL_MASK        (0x3f &lt;&lt; SYSCTRL_BOD33_LEVEL_SHIFT)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_BOD33_LEVEL(n)        ((n) &lt;&lt; SYSCTRL_BOD33_LEVEL_SHIFT)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* Voltage regulator system control register */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_VREG_RUNSTDBY         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Run in Standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_VREG_FORCELDO         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Force LDO voltage regulator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* Voltage references system control register */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SYSCTRL_VREF_TSEN               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Temperature sensor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_BGOUTEN            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Bandgap output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_CALIB_SHIFT        (16)      </span><span class="comment">/* Bits 16-26: Bandgap voltage generator calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_CALIB_MASK         (0x7ff &lt;&lt; SYSCTRL_VREF_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_VREF_CALIB(n)         ((n) &lt;&lt; SYSCTRL_VREF_CALIB_SHIFT)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* DPLL Control A register */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLA_ENABLE      (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: DPLL Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLA_RUNSTDBY    (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Run in Standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLA_ONDEMAND    (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: On Demand Clock Activation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* DPLL ratio control registers */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLRATIO_LDR_SHIFT     (0)     </span><span class="comment">/* Bits 0-11:  Loop Divider Ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLRATIO_LDR_MASK      (0xfff &lt;&lt; SYSCTRL_DPLLRATIO_LDR_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLRATIO_LDR(n)      ((uint32_t)(n) &lt;&lt; SYSCTRL_DPLLRATIO_LDR_SHIFT)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLRATIO_LDRFRAC_SHIFT (16)    </span><span class="comment">/* Bits 16-19: Loop Divider Ratio Fractional Part */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLRATIO_LDRFRAC_MASK  (15 &lt;&lt; SYSCTRL_DPLLRATIO_LDRFRAC_SHIFT)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLRATIO_LDRFRAC(n)  ((uint32_t)(n) &lt;&lt; SYSCTRL_DPLLRATIO_LDRFRAC_SHIFT)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* DPLL Control B register */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_FILTER_SHIFT      (0)       </span><span class="comment">/* Bits 0-1: Proportional Integral Filter Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_FILTER_MASK       (3 &lt;&lt; SYSCTRL_DPLLCTRLB_FILTER_SHIFT)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_FILTER_DEFAULT  (0 &lt;&lt; SYSCTRL_DPLLCTRLB_FILTER_SHIFT) </span><span class="comment">/* Default filter mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_FILTER_LBFILT   (1 &lt;&lt; SYSCTRL_DPLLCTRLB_FILTER_SHIFT) </span><span class="comment">/* Low bandwidth filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_FILTER_HBFILT   (2 &lt;&lt; SYSCTRL_DPLLCTRLB_FILTER_SHIFT) </span><span class="comment">/* High bandwidth filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_FILTER_HDFILT   (3 &lt;&lt; SYSCTRL_DPLLCTRLB_FILTER_SHIFT) </span><span class="comment">/* High damping filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_LPEN              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Low-Power Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_WUF               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Wake Up Fast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_REFCLK_SHIFT      (4)       </span><span class="comment">/* Bits 4-5: Reference Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_REFCLK_MASK       (3 &lt;&lt; SYSCTRL_DPLLCTRLB_REFCLK_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_REFCLK_XOSC32   (0 &lt;&lt; SYSCTRL_DPLLCTRLB_REFCLK_SHIFT) </span><span class="comment">/* XOSC32 clock reference */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_REFCLK_XOSC     (1 &lt;&lt; SYSCTRL_DPLLCTRLB_REFCLK_SHIFT) </span><span class="comment">/* XOSC clock reference */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_REFCLK_GCLKDPLL (2 &lt;&lt; SYSCTRL_DPLLCTRLB_REFCLK_SHIFT) </span><span class="comment">/* GCLK_DPLL clock reference */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_LTIME_SHIFT       (8)    </span><span class="comment">/* Bits 8-10: Lock Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_LTIME_MASK        (7 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_LTIME_DEFAULT   (0 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT) </span><span class="comment">/* No time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_LTIME_8MS       (4 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT) </span><span class="comment">/* Time-out if no lock within 8 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_LTIME_9MS       (5 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT) </span><span class="comment">/* Time-out if no lock within 9 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_LTIME_10MS      (6 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT) </span><span class="comment">/* Time-out if no lock within 10 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_LTIME_11MS      (7 &lt;&lt; SYSCTRL_DPLLCTRLB_LTIME_SHIFT) </span><span class="comment">/* Time-out if no lock within 11 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_LBYPASS           (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12:  Lock Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_DIV_SHIFT         (16)       </span><span class="comment">/* Bits 16-26:  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLCTRLB_DIV_MASK          (0x7ff &lt;&lt; SYSCTRL_DPLLCTRLB_DIV_SHIFT)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define SYSCTRL_DPLLCTRLB_DIV(n)          ((uint32_t)(n) &lt;&lt; SYSCTRL_DPLLCTRLB_DIV_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* DPLL status register */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAMD21</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLSTATUS_LOCK       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DPLL Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLSTATUS_CLKRDY     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Output Clock Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLSTATUS_ENABLE     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  DPLL Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCTRL_DPLLSTATUS_DIV        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Divider Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_ARCH_FAMILY_SAMD20 || CONFIG_ARCH_FAMILY_SAMD21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMDL_CHIP_SAMD_SYSCTRL_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
