
use crate::metadata::ir::*;
pub(crate) static REGISTERS: IR = IR {
    blocks: &[Block {
        name: "Syscfg",
        extends: None,
        description: Some("SYSCFG address block description."),
        items: &[
            BlockItem {
                name: "seccfgr",
                description: Some("SYSCFG secure configuration register."),
                array: None,
                byte_offset: 0x0,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Seccfgr"),
                }),
            },
            BlockItem {
                name: "cfgr1",
                description: Some("SYSCFG configuration register 1."),
                array: None,
                byte_offset: 0x4,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cfgr1"),
                }),
            },
            BlockItem {
                name: "fpuimr",
                description: Some("SYSCFG FPU interrupt mask register."),
                array: None,
                byte_offset: 0x8,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Fpuimr"),
                }),
            },
            BlockItem {
                name: "cnslckr",
                description: Some("SYSCFG CPU nonsecure lock register."),
                array: None,
                byte_offset: 0xc,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cnslckr"),
                }),
            },
            BlockItem {
                name: "cslckr",
                description: Some("SYSCFG CPU secure lock register."),
                array: None,
                byte_offset: 0x10,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cslckr"),
                }),
            },
            BlockItem {
                name: "cfgr2",
                description: Some("SYSCFG configuration register 2."),
                array: None,
                byte_offset: 0x14,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cfgr2"),
                }),
            },
            BlockItem {
                name: "cccsr",
                description: Some("SYSCFG compensation cell control/status register."),
                array: None,
                byte_offset: 0x1c,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cccsr"),
                }),
            },
            BlockItem {
                name: "ccvr",
                description: Some("SYSCFG compensation cell value register."),
                array: None,
                byte_offset: 0x20,
                inner: BlockItemInner::Register(Register {
                    access: Access::Read,
                    bit_size: 32,
                    fieldset: Some("Ccvr"),
                }),
            },
            BlockItem {
                name: "cccr",
                description: Some("SYSCFG compensation cell code register."),
                array: None,
                byte_offset: 0x24,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Cccr"),
                }),
            },
            BlockItem {
                name: "rsscmdr",
                description: Some("SYSCFG RSS command register."),
                array: None,
                byte_offset: 0x2c,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("Rsscmdr"),
                }),
            },
        ],
    }],
    fieldsets: &[
        FieldSet {
            name: "Cccr",
            extends: None,
            description: Some("SYSCFG compensation cell code register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "ncc1",
                    description: Some("NMOS compensation code of the I/Os supplied by Vless thansub>DDless than/sub>."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pcc1",
                    description: Some("PMOS compensation code of the I/Os supplied by Vless thansub>DDless than/sub>."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 4 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "ncc2",
                    description: Some(
                        "NMOS compensation code of the I/Os supplied by Vless thansub>DDIO2less than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pcc2",
                    description: Some(
                        "PMOS compensation code of the I/Os supplied by Vless thansub>DDIO2less than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 12 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Cccsr",
            extends: None,
            description: Some("SYSCFG compensation cell control/status register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "en1",
                    description: Some("VDD I/O compensation cell enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "cs1",
                    description: Some("VDD I/O code selection."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "en2",
                    description: Some("VDDIO2 I/O compensation cell enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 2 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "cs2",
                    description: Some("VDDIO2 I/O code selection."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 3 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "rdy1",
                    description: Some("VDD I/O compensation cell ready flag."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "rdy2",
                    description: Some("VDDIO2 I/O compensation cell ready flag."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 9 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Ccvr",
            extends: None,
            description: Some("SYSCFG compensation cell value register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "ncv1",
                    description: Some(
                        "NMOS compensation value of the I/Os supplied by Vless thansub>DDless than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pcv1",
                    description: Some(
                        "PMOS compensation value of the I/Os supplied by Vless thansub>DDless than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 4 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "ncv2",
                    description: Some(
                        "NMOS compensation value of the I/Os supplied by Vless thansub>DDIO2less than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pcv2",
                    description: Some(
                        "PMOS compensation value of the I/Os supplied by Vless thansub>DDIO2less than/sub>.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 12 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Cfgr1",
            extends: None,
            description: Some("SYSCFG configuration register 1."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "ir_pol",
                    description: Some("IR output polarity selection."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 5 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "ir_mod",
                    description: Some("IR modulation envelope signal selection."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 6 }),
                    bit_size: 2,
                    array: None,
                    enumm: Some("IrMod"),
                },
                Field {
                    name: "boosten",
                    description: Some("I/O analog switch voltage booster enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "anaswvdd",
                    description: Some("GPIO analog switch control voltage selection."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 9 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pb6_fmp",
                    description: Some("Fast-mode Plus driving capability activation on PBi."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 16 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pb7_fmp",
                    description: Some("Fast-mode Plus driving capability activation on PBi."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 17 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pb8_fmp",
                    description: Some("Fast-mode Plus driving capability activation on PBi."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 18 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pb9_fmp",
                    description: Some("Fast-mode Plus driving capability activation on PBi."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 19 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Cfgr2",
            extends: None,
            description: Some("SYSCFG configuration register 2."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "cll",
                    description: Some("Cortex-M33 LOCKUP (HardFault) output enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "spl",
                    description: Some("SRAM2 parity bit."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "pvdl",
                    description: Some("PVD lock enable bit."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 2 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "eccl",
                    description: Some("ECC lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 3 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Cnslckr",
            extends: None,
            description: Some("SYSCFG CPU nonsecure lock register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "locknsvtor",
                    description: Some("VTOR_NS register lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "locknsmpu",
                    description: Some("Nonsecure MPU registers lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Cslckr",
            extends: None,
            description: Some("SYSCFG CPU secure lock register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "locksvtaircr",
                    description: Some("VTOR_S register and AIRCR register bits lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "locksmpu",
                    description: Some("Secure MPU registers lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "locksau",
                    description: Some("SAU register lock."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 2 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Fpuimr",
            extends: None,
            description: Some("SYSCFG FPU interrupt mask register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "fpu_ioie",
                    description: Some("Floating point unit interrupt enable bit-invalid operation."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpu_dzie",
                    description: Some("Floating point unit interrupt enable bit-divide-by-zero."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpu_ufie",
                    description: Some("Floating point unit interrupt enable bit-underflow."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 2 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpu_ofie",
                    description: Some("Floating point unit interrupt enable bit-overflow."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 3 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpu_idie",
                    description: Some("Floating point unit interrupt enable bit-input denormal."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 4 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpu_ix_ie",
                    description: Some("Floating point unit interrupt enable bit-inexact."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 5 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "Rsscmdr",
            extends: None,
            description: Some("SYSCFG RSS command register."),
            bit_size: 32,
            fields: &[Field {
                name: "rsscmd",
                description: Some("RSS commands."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                bit_size: 16,
                array: None,
                enumm: None,
            }],
        },
        FieldSet {
            name: "Seccfgr",
            extends: None,
            description: Some("SYSCFG secure configuration register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "syscfgsec",
                    description: Some(
                        "Security of SYSCFG clock control, memory erase status, and compensation cell registers.",
                    ),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "classbsec",
                    description: Some("Class B security."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "fpusec",
                    description: Some("FPU security."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 3 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
    ],
    enums: &[Enum {
        name: "IrMod",
        description: None,
        bit_size: 2,
        variants: &[
            EnumVariant {
                name: "TIM16",
                description: Some("TIM16."),
                value: 0,
            },
            EnumVariant {
                name: "USART1",
                description: Some("USART1."),
                value: 1,
            },
            EnumVariant {
                name: "UART4",
                description: Some("UART4."),
                value: 2,
            },
        ],
    }],
};
