[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/fixedClockNode:FixedClockBroadcast",
    "index":0.003401360544217687
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLXbar",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFIFOFixer",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_0:RingInputNode/extArb:HellaPeekingArbiter",
    "index":0.006802721088435374
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_0:RingInputNode/io_int_out_q:Queue",
    "index":0.007653061224489796
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_0:RingInputNode",
    "index":0.008503401360544218
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_1:RingInputNode/extArb:HellaPeekingArbiter",
    "index":0.00935374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_1:RingInputNode/io_int_out_q:Queue",
    "index":0.01020408163265306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/inNodes_1:RingInputNode",
    "index":0.011054421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/outNodes_0:RingOutputNode/intIn:Queue_2",
    "index":0.011904761904761904
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/outNodes_1:RingOutputNode_1/intIn:Queue_2",
    "index":0.013605442176870748
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/outNodes_2:RingOutputNode_2/intIn:Queue_2",
    "index":0.015306122448979591
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/outNodes_3:RingOutputNode_3/intIn:Queue_2",
    "index":0.017006802721088437
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/aRing:NetworkRing/outNodes_4:RingOutputNode_4/intIn:Queue_2",
    "index":0.01870748299319728
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_0:RingInputNode_2/extArb:HellaPeekingArbiter_2",
    "index":0.021258503401360544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_0:RingInputNode_2/io_int_out_q:Queue_7",
    "index":0.022108843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_0:RingInputNode_2",
    "index":0.02295918367346939
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_1:RingInputNode_2/extArb:HellaPeekingArbiter_2",
    "index":0.023809523809523808
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_1:RingInputNode_2/io_int_out_q:Queue_7",
    "index":0.02465986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_1:RingInputNode_2",
    "index":0.025510204081632654
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_2:RingInputNode_2/extArb:HellaPeekingArbiter_2",
    "index":0.026360544217687076
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_2:RingInputNode_2/io_int_out_q:Queue_7",
    "index":0.027210884353741496
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_2:RingInputNode_2",
    "index":0.02806122448979592
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_3:RingInputNode_2/extArb:HellaPeekingArbiter_2",
    "index":0.02891156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_3:RingInputNode_2/io_int_out_q:Queue_7",
    "index":0.02976190476190476
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_3:RingInputNode_2",
    "index":0.030612244897959183
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_4:RingInputNode_2/extArb:HellaPeekingArbiter_2",
    "index":0.031462585034013606
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_4:RingInputNode_2/io_int_out_q:Queue_7",
    "index":0.03231292517006803
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/inNodes_4:RingInputNode_2",
    "index":0.03316326530612245
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/outNodes_0:RingOutputNode_5/intIn:Queue_12",
    "index":0.034013605442176874
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/bRing:NetworkRing_1/outNodes_1:RingOutputNode_6/intIn:Queue_12",
    "index":0.03571428571428571
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_0:RingInputNode_7/extArb:HellaPeekingArbiter_7",
    "index":0.03826530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_0:RingInputNode_7/io_int_out_q:Queue_14",
    "index":0.0391156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_0:RingInputNode_7",
    "index":0.039965986394557826
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_1:RingInputNode_7/extArb:HellaPeekingArbiter_7",
    "index":0.04081632653061224
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_1:RingInputNode_7/io_int_out_q:Queue_14",
    "index":0.041666666666666664
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/inNodes_1:RingInputNode_7",
    "index":0.04251700680272109
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/outNodes_0:RingOutputNode_7/intIn:Queue_16",
    "index":0.04336734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/outNodes_1:RingOutputNode_8/intIn:Queue_16",
    "index":0.045068027210884355
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_18",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/outNodes_2:RingOutputNode_9/intIn:Queue_16",
    "index":0.0467687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/outNodes_3:RingOutputNode_10/intIn:Queue_16",
    "index":0.04846938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/cRing:NetworkRing_2/outNodes_4:RingOutputNode_11/intIn:Queue_16",
    "index":0.050170068027210885
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_0:RingInputNode_9/extArb:HellaPeekingArbiter_9",
    "index":0.05272108843537415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_0:RingInputNode_9/io_int_out_q:Queue_21",
    "index":0.05357142857142857
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_0:RingInputNode_9",
    "index":0.05442176870748299
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_1:RingInputNode_9/extArb:HellaPeekingArbiter_9",
    "index":0.055272108843537414
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_1:RingInputNode_9/io_int_out_q:Queue_21",
    "index":0.05612244897959184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_1:RingInputNode_9",
    "index":0.05697278911564626
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_2:RingInputNode_9/extArb:HellaPeekingArbiter_9",
    "index":0.05782312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_2:RingInputNode_9/io_int_out_q:Queue_21",
    "index":0.058673469387755105
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_2:RingInputNode_9",
    "index":0.05952380952380952
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_3:RingInputNode_9/extArb:HellaPeekingArbiter_9",
    "index":0.06037414965986394
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_3:RingInputNode_9/io_int_out_q:Queue_21",
    "index":0.061224489795918366
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_3:RingInputNode_9",
    "index":0.06207482993197279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_4:RingInputNode_9/extArb:HellaPeekingArbiter_9",
    "index":0.06292517006802721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_25",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_4:RingInputNode_9/io_int_out_q:Queue_21",
    "index":0.06377551020408163
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/inNodes_4:RingInputNode_9",
    "index":0.06462585034013606
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_26",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/outNodes_0:RingOutputNode_12/intIn:Queue_26",
    "index":0.06547619047619048
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_27",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/dRing:NetworkRing_3/outNodes_1:RingOutputNode_13/intIn:Queue_26",
    "index":0.06717687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_0:RingInputNode_14/extArb:HellaPeekingArbiter_14",
    "index":0.06972789115646258
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_0:RingInputNode_14/io_int_out_q:Queue_28",
    "index":0.070578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_0:RingInputNode_14",
    "index":0.07142857142857142
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|HellaPeekingArbiter_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_1:RingInputNode_14/extArb:HellaPeekingArbiter_14",
    "index":0.07227891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_1:RingInputNode_14/io_int_out_q:Queue_28",
    "index":0.07312925170068027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RingInputNode_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/inNodes_1:RingInputNode_14",
    "index":0.07397959183673469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_30",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/outNodes_0:RingOutputNode_14/intIn:Queue_30",
    "index":0.07482993197278912
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_31",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/outNodes_1:RingOutputNode_15/intIn:Queue_30",
    "index":0.07653061224489796
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_32",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/outNodes_2:RingOutputNode_16/intIn:Queue_30",
    "index":0.0782312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_33",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/outNodes_3:RingOutputNode_17/intIn:Queue_30",
    "index":0.07993197278911565
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_34",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:RingSystemBus/system_bus_ring:TLRingNetwork/eRing:NetworkRing_4/outNodes_4:RingOutputNode_18/intIn:Queue_30",
    "index":0.08163265306122448
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLWidthWidget_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/fixedClockNode:FixedClockBroadcast",
    "index":0.09438775510204081
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_35",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer/bundleOut_0_a_q:Queue_35",
    "index":0.09863945578231292
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_36",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer/bundleIn_0_d_q:Queue_36",
    "index":0.09948979591836735
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer",
    "index":0.10034013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_37",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer/bundleOut_0_a_q:Queue_35",
    "index":0.10204081632653061
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_38",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer/bundleIn_0_d_q:Queue_36",
    "index":0.10289115646258504
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer",
    "index":0.10374149659863946
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1/repeater:Repeater_2",
    "index":0.10799319727891156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1",
    "index":0.10884353741496598
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5",
    "index":0.1096938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1/repeater:Repeater_2",
    "index":0.11054421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1",
    "index":0.11139455782312925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5",
    "index":0.11224489795918367
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_fbus:FrontBus/fixedClockNode:FixedClockBroadcast_2",
    "index":0.11564625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_40",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/buffer:TLBuffer_4/bundleIn_0_d_q:Queue_40",
    "index":0.12670068027210885
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_43",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/wrapped_error_device:ErrorDeviceWrapper/buffer:TLBuffer_5/bundleIn_0_d_q:Queue_40",
    "index":0.13180272108843538
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_l2_ctrl:TLInterconnectCoupler_7/fragmenter:TLFragmenter_3/repeater:Repeater_4",
    "index":0.13690476190476192
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_l2_ctrl:TLInterconnectCoupler_7/fragmenter:TLFragmenter_3",
    "index":0.1377551020408163
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_clint:TLInterconnectCoupler_10/fragmenter:TLFragmenter_3/repeater:Repeater_4",
    "index":0.1445578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_clint:TLInterconnectCoupler_10/fragmenter:TLFragmenter_3",
    "index":0.14540816326530612
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLWidthWidget_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_46",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleOut_0_a_q:Queue_46",
    "index":0.1522108843537415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_47",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleIn_0_d_q:Queue_47",
    "index":0.15306122448979592
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8",
    "index":0.15391156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7/repeater:Repeater_8",
    "index":0.15476190476190477
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7",
    "index":0.1556122448979592
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer_1:TLBuffer_9",
    "index":0.1564625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14",
    "index":0.15731292517006804
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_48",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleOut_0_a_q:Queue_46",
    "index":0.15816326530612246
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_49",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleIn_0_d_q:Queue_47",
    "index":0.15901360544217688
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8",
    "index":0.1598639455782313
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Repeater_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7/repeater:Repeater_8",
    "index":0.16071428571428573
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7",
    "index":0.16156462585034015
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer_1:TLBuffer_9",
    "index":0.16241496598639457
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLInterconnectCoupler_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14",
    "index":0.16326530612244897
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_mbus:MemoryBus/fixedClockNode:FixedClockBroadcast_2",
    "index":0.16666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_50",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_mbus:MemoryBus/coupler_to_memory_controller_port_named_tl_mem:TLInterconnectCoupler_16/buffer:TLBuffer_13/bundleOut_0_a_q:Queue_50",
    "index":0.1717687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AXI4UserYanker",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AXI4IdIndexer",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLToAXI4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLWidthWidget_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/fixedClockNode:FixedClockBroadcast_2",
    "index":0.1836734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_53",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceA:SourceA/io_a_q:Queue_50",
    "index":0.18622448979591838
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceA",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceA:SourceA",
    "index":0.1870748299319728
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceB",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceB:SourceB",
    "index":0.1879251700680272
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceC:SourceC/queue:QueueCompatibility",
    "index":0.18877551020408162
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceC",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceC:SourceC",
    "index":0.18962585034013604
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceD:SourceD/queue:QueueCompatibility_1",
    "index":0.19047619047619047
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Atomics",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceD:SourceD/atomics:Atomics",
    "index":0.1913265306122449
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceD",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceD:SourceD",
    "index":0.1921768707482993
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_54",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceE:SourceE/io_e_q:Queue_54",
    "index":0.19302721088435373
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceE",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceE:SourceE",
    "index":0.19387755102040816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_55",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceX:SourceX/io_x_q:Queue_55",
    "index":0.19472789115646258
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceX",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceX:SourceX",
    "index":0.195578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkA:SinkA/putbuffer:ListBuffer",
    "index":0.19642857142857142
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkA",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkA:SinkA",
    "index":0.19727891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_56",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkC:SinkC/c:Queue_56",
    "index":0.19812925170068027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_57",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkC:SinkC/io_bs_adr_q:Queue_57",
    "index":0.1989795918367347
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkC:SinkC/putbuffer:ListBuffer_1",
    "index":0.19982993197278912
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkC",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkC:SinkC",
    "index":0.20068027210884354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_58",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkD:SinkD/d:Queue_58",
    "index":0.20153061224489796
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkD",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkD:SinkD",
    "index":0.20238095238095238
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkE",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkE:SinkE",
    "index":0.2032312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_59",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkX:SinkX/x:Queue_59",
    "index":0.20408163265306123
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkX",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkX:SinkX",
    "index":0.20493197278911565
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_60",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/directory:Directory/write:Queue_60",
    "index":0.20578231292517007
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/directory:Directory/victimLFSR_prng:MaxPeriodFibonacciLFSR",
    "index":0.2066326530612245
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Directory",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/directory:Directory",
    "index":0.20748299319727892
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BankedStore",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/bankedStore:BankedStore",
    "index":0.20833333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/requests:ListBuffer_2",
    "index":0.20918367346938777
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_0:MSHR",
    "index":0.2100340136054422
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_1:MSHR",
    "index":0.2108843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_2:MSHR",
    "index":0.21173469387755103
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_3:MSHR",
    "index":0.21258503401360543
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_4:MSHR",
    "index":0.21343537414965985
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_5:MSHR",
    "index":0.21428571428571427
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_6:MSHR",
    "index":0.2151360544217687
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_7:MSHR",
    "index":0.21598639455782312
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_8:MSHR",
    "index":0.21683673469387754
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_9:MSHR",
    "index":0.21768707482993196
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/bc_mshr:MSHR",
    "index":0.2185374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/c_mshr:MSHR",
    "index":0.2193877551020408
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Scheduler",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler",
    "index":0.22023809523809523
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_61",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceA:SourceA/io_a_q:Queue_50",
    "index":0.22108843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceA_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceA:SourceA",
    "index":0.22193877551020408
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceB_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceB:SourceB",
    "index":0.2227891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceC:SourceC/queue:QueueCompatibility",
    "index":0.22363945578231292
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceC_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceC:SourceC",
    "index":0.22448979591836735
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceD:SourceD/queue:QueueCompatibility_1",
    "index":0.22534013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Atomics_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceD:SourceD/atomics:Atomics",
    "index":0.2261904761904762
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceD_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceD:SourceD",
    "index":0.22704081632653061
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_62",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceE:SourceE/io_e_q:Queue_54",
    "index":0.22789115646258504
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceE_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceE:SourceE",
    "index":0.22874149659863946
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_63",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceX:SourceX/io_x_q:Queue_55",
    "index":0.22959183673469388
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceX_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sourceX:SourceX",
    "index":0.2304421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkA:SinkA/putbuffer:ListBuffer",
    "index":0.23129251700680273
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkA_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkA:SinkA",
    "index":0.23214285714285715
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_64",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkC:SinkC/c:Queue_56",
    "index":0.23299319727891157
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_65",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkC:SinkC/io_bs_adr_q:Queue_57",
    "index":0.233843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkC:SinkC/putbuffer:ListBuffer_1",
    "index":0.23469387755102042
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkC_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkC:SinkC",
    "index":0.23554421768707484
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_66",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkD:SinkD/d:Queue_58",
    "index":0.23639455782312926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkD_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkD:SinkD",
    "index":0.2372448979591837
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkE_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkE:SinkE",
    "index":0.23809523809523808
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_67",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkX:SinkX/x:Queue_59",
    "index":0.2389455782312925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkX_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/sinkX:SinkX",
    "index":0.23979591836734693
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_68",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/directory:Directory/write:Queue_60",
    "index":0.24064625850340135
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/directory:Directory/victimLFSR_prng:MaxPeriodFibonacciLFSR",
    "index":0.24149659863945577
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Directory_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/directory:Directory",
    "index":0.2423469387755102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BankedStore_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/bankedStore:BankedStore",
    "index":0.24319727891156462
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/requests:ListBuffer_2",
    "index":0.24404761904761904
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_0:MSHR",
    "index":0.24489795918367346
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_1:MSHR",
    "index":0.2457482993197279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_2:MSHR",
    "index":0.2465986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_3:MSHR",
    "index":0.24744897959183673
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_4:MSHR",
    "index":0.24829931972789115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_5:MSHR",
    "index":0.24914965986394558
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_18",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_6:MSHR",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_7:MSHR",
    "index":0.2508503401360544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_8:MSHR",
    "index":0.25170068027210885
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/abc_mshrs_9:MSHR",
    "index":0.25255102040816324
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/bc_mshr:MSHR",
    "index":0.2534013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler/c_mshr:MSHR",
    "index":0.2542517006802721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Scheduler_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_1:Scheduler",
    "index":0.25510204081632654
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_69",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceA:SourceA/io_a_q:Queue_50",
    "index":0.25595238095238093
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceA_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceA:SourceA",
    "index":0.2568027210884354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceB_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceB:SourceB",
    "index":0.2576530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceC:SourceC/queue:QueueCompatibility",
    "index":0.2585034013605442
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceC_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceC:SourceC",
    "index":0.2593537414965986
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceD:SourceD/queue:QueueCompatibility_1",
    "index":0.2602040816326531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Atomics_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceD:SourceD/atomics:Atomics",
    "index":0.26105442176870747
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceD_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceD:SourceD",
    "index":0.2619047619047619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_70",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceE:SourceE/io_e_q:Queue_54",
    "index":0.2627551020408163
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceE_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceE:SourceE",
    "index":0.26360544217687076
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_71",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceX:SourceX/io_x_q:Queue_55",
    "index":0.26445578231292516
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceX_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sourceX:SourceX",
    "index":0.2653061224489796
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkA:SinkA/putbuffer:ListBuffer",
    "index":0.266156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkA_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkA:SinkA",
    "index":0.26700680272108845
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_72",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkC:SinkC/c:Queue_56",
    "index":0.26785714285714285
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_73",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkC:SinkC/io_bs_adr_q:Queue_57",
    "index":0.2687074829931973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkC:SinkC/putbuffer:ListBuffer_1",
    "index":0.2695578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkC_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkC:SinkC",
    "index":0.27040816326530615
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_74",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkD:SinkD/d:Queue_58",
    "index":0.27125850340136054
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkD_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkD:SinkD",
    "index":0.272108843537415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkE_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkE:SinkE",
    "index":0.2729591836734694
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_75",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkX:SinkX/x:Queue_59",
    "index":0.27380952380952384
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkX_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/sinkX:SinkX",
    "index":0.27465986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_76",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/directory:Directory/write:Queue_60",
    "index":0.2755102040816326
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/directory:Directory/victimLFSR_prng:MaxPeriodFibonacciLFSR",
    "index":0.2763605442176871
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Directory_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/directory:Directory",
    "index":0.27721088435374147
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BankedStore_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/bankedStore:BankedStore",
    "index":0.2780612244897959
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/requests:ListBuffer_2",
    "index":0.2789115646258503
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_0:MSHR",
    "index":0.27976190476190477
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_25",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_1:MSHR",
    "index":0.28061224489795916
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_26",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_2:MSHR",
    "index":0.2814625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_27",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_3:MSHR",
    "index":0.282312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_4:MSHR",
    "index":0.28316326530612246
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_5:MSHR",
    "index":0.28401360544217685
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_30",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_6:MSHR",
    "index":0.2848639455782313
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_31",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_7:MSHR",
    "index":0.2857142857142857
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_32",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_8:MSHR",
    "index":0.28656462585034015
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_33",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/abc_mshrs_9:MSHR",
    "index":0.28741496598639454
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_34",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/bc_mshr:MSHR",
    "index":0.288265306122449
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_35",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler/c_mshr:MSHR",
    "index":0.2891156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Scheduler_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_2:Scheduler",
    "index":0.28996598639455784
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_77",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceA:SourceA/io_a_q:Queue_50",
    "index":0.29081632653061223
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceA_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceA:SourceA",
    "index":0.2916666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceB_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceB:SourceB",
    "index":0.2925170068027211
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceC:SourceC/queue:QueueCompatibility",
    "index":0.29336734693877553
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceC_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceC:SourceC",
    "index":0.2942176870748299
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceD:SourceD/queue:QueueCompatibility_1",
    "index":0.2950680272108844
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Atomics_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceD:SourceD/atomics:Atomics",
    "index":0.29591836734693877
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceD_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceD:SourceD",
    "index":0.2967687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_78",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceE:SourceE/io_e_q:Queue_54",
    "index":0.2976190476190476
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceE_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceE:SourceE",
    "index":0.29846938775510207
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_79",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceX:SourceX/io_x_q:Queue_55",
    "index":0.29931972789115646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SourceX_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sourceX:SourceX",
    "index":0.30017006802721086
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkA:SinkA/putbuffer:ListBuffer",
    "index":0.3010204081632653
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkA_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkA:SinkA",
    "index":0.3018707482993197
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_80",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkC:SinkC/c:Queue_56",
    "index":0.30272108843537415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_81",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkC:SinkC/io_bs_adr_q:Queue_57",
    "index":0.30357142857142855
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkC:SinkC/putbuffer:ListBuffer_1",
    "index":0.304421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkC_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkC:SinkC",
    "index":0.3052721088435374
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_82",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkD:SinkD/d:Queue_58",
    "index":0.30612244897959184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkD_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkD:SinkD",
    "index":0.30697278911564624
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkE_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkE:SinkE",
    "index":0.3078231292517007
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_83",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkX:SinkX/x:Queue_59",
    "index":0.3086734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|SinkX_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/sinkX:SinkX",
    "index":0.30952380952380953
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_84",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/directory:Directory/write:Queue_60",
    "index":0.31037414965986393
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/directory:Directory/victimLFSR_prng:MaxPeriodFibonacciLFSR",
    "index":0.3112244897959184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Directory_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/directory:Directory",
    "index":0.3120748299319728
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BankedStore_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/bankedStore:BankedStore",
    "index":0.3129251700680272
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ListBuffer_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/requests:ListBuffer_2",
    "index":0.3137755102040816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_36",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_0:MSHR",
    "index":0.31462585034013607
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_37",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_1:MSHR",
    "index":0.31547619047619047
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_38",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_2:MSHR",
    "index":0.3163265306122449
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_39",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_3:MSHR",
    "index":0.3171768707482993
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_40",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_4:MSHR",
    "index":0.31802721088435376
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_41",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_5:MSHR",
    "index":0.31887755102040816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_42",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_6:MSHR",
    "index":0.3197278911564626
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_43",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_7:MSHR",
    "index":0.320578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_44",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_8:MSHR",
    "index":0.32142857142857145
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_45",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/abc_mshrs_9:MSHR",
    "index":0.32227891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_46",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/bc_mshr:MSHR",
    "index":0.3231292517006803
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MSHR_47",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler/c_mshr:MSHR",
    "index":0.3239795918367347
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Scheduler_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_3:Scheduler",
    "index":0.32482993197278914
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_85",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleOut_0_a_q:Queue_85",
    "index":0.3273809523809524
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_86",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleIn_0_d_q:Queue_86",
    "index":0.3282312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_87",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleOut_1_a_q:Queue_85",
    "index":0.32908163265306123
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_88",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleIn_1_d_q:Queue_86",
    "index":0.3299319727891156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_89",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleOut_2_a_q:Queue_85",
    "index":0.3307823129251701
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_90",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleIn_2_d_q:Queue_86",
    "index":0.33163265306122447
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_91",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleOut_3_a_q:Queue_85",
    "index":0.3324829931972789
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_92",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/InclusiveCache_inner_TLBuffer:TLBuffer_14/bundleIn_3_d_q:Queue_86",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IDPool",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/pool:IDPool",
    "index":0.3358843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_93",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q:Queue_58",
    "index":0.336734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_94",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_1:Queue_58",
    "index":0.33758503401360546
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IDPool_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/pool_1:IDPool",
    "index":0.33843537414965985
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_95",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_2:Queue_58",
    "index":0.3392857142857143
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_96",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_3:Queue_58",
    "index":0.3401360544217687
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IDPool_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/pool_2:IDPool",
    "index":0.34098639455782315
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_97",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_4:Queue_58",
    "index":0.34183673469387754
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_98",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_5:Queue_58",
    "index":0.342687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IDPool_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/pool_3:IDPool",
    "index":0.3435374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_99",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_6:Queue_58",
    "index":0.34438775510204084
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_100",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_7:Queue_58",
    "index":0.34523809523809523
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLXbar_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|BundleBridgeNexus_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.3596938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PMPChecker",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/pmp:PMPChecker",
    "index":0.36054421768707484
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier:OptimizationBarrier",
    "index":0.36139455782312924
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_1:OptimizationBarrier",
    "index":0.3622448979591837
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_2:OptimizationBarrier",
    "index":0.3630952380952381
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_3:OptimizationBarrier",
    "index":0.36394557823129253
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_4:OptimizationBarrier",
    "index":0.3647959183673469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_5:OptimizationBarrier",
    "index":0.3656462585034014
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_6:OptimizationBarrier",
    "index":0.3664965986394558
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_7:OptimizationBarrier",
    "index":0.3673469387755102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_8:OptimizationBarrier",
    "index":0.3681972789115646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_9:OptimizationBarrier",
    "index":0.36904761904761907
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_10:OptimizationBarrier",
    "index":0.36989795918367346
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_11:OptimizationBarrier",
    "index":0.3707482993197279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_12:OptimizationBarrier",
    "index":0.3715986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLB",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB",
    "index":0.37244897959183676
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.37329931972789115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PMPChecker_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/pmp:PMPChecker",
    "index":0.3741496598639456
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier:OptimizationBarrier",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_1:OptimizationBarrier",
    "index":0.3758503401360544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_2:OptimizationBarrier",
    "index":0.37670068027210885
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_18",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_3:OptimizationBarrier",
    "index":0.37755102040816324
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_4:OptimizationBarrier",
    "index":0.3784013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_5:OptimizationBarrier",
    "index":0.3792517006802721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_6:OptimizationBarrier",
    "index":0.38010204081632654
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_7:OptimizationBarrier",
    "index":0.38095238095238093
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_8:OptimizationBarrier",
    "index":0.3818027210884354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_9:OptimizationBarrier",
    "index":0.3826530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_25",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_10:OptimizationBarrier",
    "index":0.3835034013605442
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_26",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_11:OptimizationBarrier",
    "index":0.3843537414965986
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_27",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_12:OptimizationBarrier",
    "index":0.3852040816326531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|DCacheModuleImpl_Anon",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB",
    "index":0.38605442176870747
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/lfsr_prng:MaxPeriodFibonacciLFSR_4",
    "index":0.3869047619047619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_101",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/reader:StreamReader/core:StreamReaderCore/tlb_q:Queue_101",
    "index":0.3937074829931973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_102",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/reader:StreamReader/core:StreamReaderCore/translate_q:Queue_101",
    "index":0.3945578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_104",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/writer:StreamWriter/tlb_q:Queue_101",
    "index":0.4005102040816326
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_105",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/writer:StreamWriter/translate_q:Queue_101",
    "index":0.4013605442176871
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_106",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer:TLBuffer_16/bundleOut_0_a_q:Queue_106",
    "index":0.4030612244897959
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_107",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer:TLBuffer_16/bundleIn_0_d_q:Queue_107",
    "index":0.4039115646258503
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer:TLBuffer_16",
    "index":0.40476190476190477
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_108",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer_1:TLBuffer_16/bundleOut_0_a_q:Queue_106",
    "index":0.40561224489795916
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_109",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer_1:TLBuffer_16/bundleIn_0_d_q:Queue_107",
    "index":0.4064625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer_1:TLBuffer_16",
    "index":0.407312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_110",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer_2:TLBuffer_18/bundleOut_0_a_q:Queue_110",
    "index":0.40816326530612246
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_111",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/buffer_2:TLBuffer_18/bundleIn_0_d_q:Queue_111",
    "index":0.40901360544217685
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RRArbiter",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/arb:RRArbiter",
    "index":0.41581632653061223
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_in_to_rec_fn:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.4166666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_in_to_rec_fn:INToRecFN",
    "index":0.4175170068027211
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.41836734693877553
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.4192176870748299
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.4200680272108844
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.42091836734693877
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_muladder:MulAddRecFN",
    "index":0.4217687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe/out_bits_data_rec_fn_to_in:RecFNToIN",
    "index":0.4226190476190476
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScalePipe",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe:ScalePipe",
    "index":0.42346938775510207
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RRArbiter_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/arb_1:RRArbiter",
    "index":0.42431972789115646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_in_to_rec_fn:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.42517006802721086
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_in_to_rec_fn:INToRecFN",
    "index":0.4260204081632653
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.4268707482993197
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.42772108843537415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.42857142857142855
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.429421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_muladder:MulAddRecFN",
    "index":0.4302721088435374
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe/out_bits_data_rec_fn_to_in:RecFNToIN",
    "index":0.43112244897959184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScalePipe_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_1:ScalePipe",
    "index":0.43197278911564624
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RRArbiter_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/arb_2:RRArbiter_2",
    "index":0.4328231292517007
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_in_to_rec_fn:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.4336734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_in_to_rec_fn:INToRecFN",
    "index":0.43452380952380953
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.43537414965986393
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.4362244897959184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.4370748299319728
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.4379251700680272
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_muladder:MulAddRecFN",
    "index":0.4387755102040816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2/out_bits_data_rec_fn_to_in:RecFNToIN",
    "index":0.43962585034013607
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScalePipe_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_2:ScalePipe_2",
    "index":0.44047619047619047
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RRArbiter_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/arb_3:RRArbiter_2",
    "index":0.4413265306122449
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_in_to_rec_fn:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.4421768707482993
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_in_to_rec_fn:INToRecFN",
    "index":0.44302721088435376
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.44387755102040816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.4447278911564626
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.445578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.44642857142857145
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_muladder:MulAddRecFN",
    "index":0.44727891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2/out_bits_data_rec_fn_to_in:RecFNToIN",
    "index":0.4481292517006803
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScalePipe_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/vsm:VectorScalarMultiplier/pipe_3:ScalePipe_2",
    "index":0.4489795918367347
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_116",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_0:ScratchpadBank/q:Queue_116",
    "index":0.4532312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScratchpadBank",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_0:ScratchpadBank",
    "index":0.45408163265306123
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_117",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_1:ScratchpadBank/q:Queue_116",
    "index":0.4549319727891156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScratchpadBank_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_1:ScratchpadBank",
    "index":0.4557823129251701
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_118",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_2:ScratchpadBank/q:Queue_116",
    "index":0.45663265306122447
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScratchpadBank_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_2:ScratchpadBank",
    "index":0.4574829931972789
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_119",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_3:ScratchpadBank/q:Queue_116",
    "index":0.4583333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ScratchpadBank_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/spad_mems_3:ScratchpadBank",
    "index":0.45918367346938777
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/dma_read_pipe_p:Pipeline_1",
    "index":0.46003401360544216
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/ex_read_pipe_p:Pipeline_1",
    "index":0.4608843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/dma_read_pipe_p_1:Pipeline_1",
    "index":0.461734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/ex_read_pipe_p_1:Pipeline_1",
    "index":0.46258503401360546
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/dma_read_pipe_p_2:Pipeline_1",
    "index":0.46343537414965985
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/ex_read_pipe_p_2:Pipeline_1",
    "index":0.4642857142857143
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/dma_read_pipe_p_3:Pipeline_1",
    "index":0.4651360544217687
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Pipeline_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/ex_read_pipe_p_3:Pipeline_1",
    "index":0.46598639455782315
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn:INToRecFN_4/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_8",
    "index":0.46683673469387754
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn:INToRecFN_4",
    "index":0.467687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.4685374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.46938775510204084
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.47023809523809523
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.4710884353741497
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder:MulAddRecFN",
    "index":0.4719387755102041
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_rec_fn_to_in:RecFNToIN_4",
    "index":0.47278911564625853
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_1:INToRecFN_4/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_8",
    "index":0.4736394557823129
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_1:INToRecFN_4",
    "index":0.4744897959183674
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_1:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.47534013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_1:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.47619047619047616
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_1:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.4770408163265306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_1:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.477891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_1:MulAddRecFN",
    "index":0.47874149659863946
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_rec_fn_to_in_1:RecFNToIN_4",
    "index":0.47959183673469385
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_2:INToRecFN_4/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_8",
    "index":0.4804421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_2:INToRecFN_4",
    "index":0.4812925170068027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_2:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.48214285714285715
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_2:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.48299319727891155
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_2:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.483843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_2:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.4846938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_2:MulAddRecFN",
    "index":0.48554421768707484
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_rec_fn_to_in_2:RecFNToIN_4",
    "index":0.48639455782312924
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_3:INToRecFN_4/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_8",
    "index":0.4872448979591837
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|INToRecFN_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_in_to_rec_fn_3:INToRecFN_4",
    "index":0.4880952380952381
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_preMul_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_3:MulAddRecFN/mulAddRecFNToRaw_preMul:MulAddRecFNToRaw_preMul",
    "index":0.48894557823129253
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_3:MulAddRecFN/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.4897959183673469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_3:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.4906462585034014
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_3:MulAddRecFN/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.4914965986394558
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFN_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_muladder_3:MulAddRecFN",
    "index":0.4923469387755102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RecFNToIN_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_scale_unit:AccumulatorScale/pipe_out_p:Pipeline_9/io_out_bits_activated_rdata_e_scaled_rec_fn_to_in_3:RecFNToIN_4",
    "index":0.4931972789115646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccPipe",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_adders:AccPipeShared/m:AccPipe",
    "index":0.4957482993197279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccPipe_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_adders:AccPipeShared/m_1:AccPipe",
    "index":0.4965986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccPipe_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_adders:AccPipeShared/m_2:AccPipe",
    "index":0.49744897959183676
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccPipe_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_adders:AccPipeShared/m_3:AccPipe",
    "index":0.49829931972789115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TwoPortSyncMem",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_0:AccumulatorMem/mem:TwoPortSyncMem",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_120",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_0:AccumulatorMem/q:Queue_120",
    "index":0.5008503401360545
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccumulatorMem",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_0:AccumulatorMem",
    "index":0.5017006802721088
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TwoPortSyncMem_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_1:AccumulatorMem/mem:TwoPortSyncMem",
    "index":0.5025510204081632
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_121",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_1:AccumulatorMem/q:Queue_120",
    "index":0.5034013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AccumulatorMem_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/spad:Scratchpad/acc_mems_1:AccumulatorMem",
    "index":0.5042517006802721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.5076530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier:OptimizationBarrier",
    "index":0.5093537414965986
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_30",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier_1:OptimizationBarrier",
    "index":0.5102040816326531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_31",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier_2:OptimizationBarrier",
    "index":0.5110544217687075
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_32",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier_3:OptimizationBarrier",
    "index":0.5119047619047619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_33",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier_4:OptimizationBarrier",
    "index":0.5127551020408163
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_34",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/tlb:FrontendTLB/tlbs_0:DecoupledTLB/tlb:TLB_1/entries_barrier_5:OptimizationBarrier",
    "index":0.5136054421768708
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_123",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/mod:LoopConv/cmd:Queue_123",
    "index":0.5289115646258503
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_124",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/mod_1:LoopMatmul/cmd:Queue_123",
    "index":0.5357142857142857
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_125",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/unrolled_cmd:Queue_123",
    "index":0.5391156462585034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_127",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/store_controller:StoreController/cmd:Queue_123",
    "index":0.5425170068027211
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_0_0:PE",
    "index":0.548469387755102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_0_1:PE",
    "index":0.5493197278911565
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_0_2:PE",
    "index":0.5501700680272109
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_0_3:PE",
    "index":0.5510204081632653
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_1_0:PE",
    "index":0.5518707482993197
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_1_1:PE",
    "index":0.5527210884353742
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_1_2:PE",
    "index":0.5535714285714286
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_1_3:PE",
    "index":0.5544217687074829
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_2_0:PE",
    "index":0.5552721088435374
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_2_1:PE",
    "index":0.5561224489795918
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_2_2:PE",
    "index":0.5569727891156463
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_2_3:PE",
    "index":0.5578231292517006
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_3_0:PE",
    "index":0.5586734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_3_1:PE",
    "index":0.5595238095238095
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_3_2:PE",
    "index":0.560374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/transposer:AlwaysOutTransposer/pes_3_3:PE",
    "index":0.5612244897959183
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_0:Tile/tile_0_0:PE_16",
    "index":0.5629251700680272
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_0:Tile",
    "index":0.5637755102040817
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_1:Tile/tile_0_0:PE_16",
    "index":0.564625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_1:Tile",
    "index":0.5654761904761905
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_18",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_2:Tile/tile_0_0:PE_16",
    "index":0.5663265306122449
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_2:Tile",
    "index":0.5671768707482994
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_3:Tile/tile_0_0:PE_16",
    "index":0.5680272108843537
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_0_3:Tile",
    "index":0.5688775510204082
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_0:Tile/tile_0_0:PE_16",
    "index":0.5697278911564626
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_0:Tile",
    "index":0.5705782312925171
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_1:Tile/tile_0_0:PE_16",
    "index":0.5714285714285714
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_1:Tile",
    "index":0.5722789115646258
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_2:Tile/tile_0_0:PE_16",
    "index":0.5731292517006803
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_2:Tile",
    "index":0.5739795918367347
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_3:Tile/tile_0_0:PE_16",
    "index":0.5748299319727891
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_1_3:Tile",
    "index":0.5756802721088435
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_0:Tile/tile_0_0:PE_16",
    "index":0.576530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_0:Tile",
    "index":0.5773809523809523
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_25",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_1:Tile/tile_0_0:PE_16",
    "index":0.5782312925170068
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_1:Tile",
    "index":0.5790816326530612
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_26",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_2:Tile/tile_0_0:PE_16",
    "index":0.5799319727891157
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_2:Tile",
    "index":0.58078231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_27",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_3:Tile/tile_0_0:PE_16",
    "index":0.5816326530612245
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_2_3:Tile",
    "index":0.5824829931972789
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_0:Tile/tile_0_0:PE_16",
    "index":0.5833333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_0:Tile",
    "index":0.5841836734693877
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_1:Tile/tile_0_0:PE_16",
    "index":0.5850340136054422
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_1:Tile",
    "index":0.5858843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_30",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_2:Tile/tile_0_0:PE_16",
    "index":0.5867346938775511
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_2:Tile",
    "index":0.5875850340136054
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PE_31",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_3:Tile/tile_0_0:PE_16",
    "index":0.5884353741496599
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Tile_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/ex_controller:ExecuteController/mesh:MeshWithDelays/mesh:Mesh/mesh_3_3:Tile",
    "index":0.5892857142857143
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Arbiter_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/req_arb:Arbiter_4",
    "index":0.5960884353741497
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Arbiter_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/req_arb_1:Arbiter_4",
    "index":0.5969387755102041
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Arbiter_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/req_arb_2:Arbiter_4",
    "index":0.5977891156462585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Arbiter_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/gemmini:Gemmini/req_arb_3:Arbiter_4",
    "index":0.5986394557823129
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MaxPeriodFibonacciLFSR_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/icache:ICache/repl_way_v0_prng:MaxPeriodFibonacciLFSR_4",
    "index":0.6011904761904762
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_35",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.6037414965986394
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_36",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier:OptimizationBarrier",
    "index":0.6054421768707483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_37",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_1:OptimizationBarrier",
    "index":0.6062925170068028
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_38",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_2:OptimizationBarrier",
    "index":0.6071428571428571
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_39",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_3:OptimizationBarrier",
    "index":0.6079931972789115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_40",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_4:OptimizationBarrier",
    "index":0.608843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_41",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_5:OptimizationBarrier",
    "index":0.6096938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_42",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_6:OptimizationBarrier",
    "index":0.6105442176870748
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_43",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_7:OptimizationBarrier",
    "index":0.6113945578231292
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_44",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_8:OptimizationBarrier",
    "index":0.6122448979591837
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_45",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_9:OptimizationBarrier",
    "index":0.6130952380952381
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_46",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_10:OptimizationBarrier",
    "index":0.6139455782312925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_47",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_11:OptimizationBarrier",
    "index":0.6147959183673469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|OptimizationBarrier_48",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_2/entries_barrier_12:OptimizationBarrier",
    "index":0.6156462585034014
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLFragmenter_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLWidthWidget_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|MulAddRecFNToRaw_postMul_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/sfma:FPUFMAPipe/fma:MulAddRecFNPipe/mulAddRecFNToRaw_postMul:MulAddRecFNToRaw_postMul",
    "index":0.6224489795918368
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/sfma:FPUFMAPipe/fma:MulAddRecFNPipe/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.6232993197278912
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundRawFNToRecFN_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/sfma:FPUFMAPipe/fma:MulAddRecFNPipe/roundRawFNToRecFN:RoundRawFNToRecFN",
    "index":0.6241496598639455
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/dfma:FPUFMAPipe_1/fma:MulAddRecFNPipe_1/roundRawFNToRecFN:RoundRawFNToRecFN_9/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_20",
    "index":0.6386054421768708
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/divSqrt:DivSqrtRecFN_small/roundRawFNToRecFN:RoundRawFNToRecFN_10/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.6437074829931972
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|RoundAnyRawFNToRecFN_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/divSqrt_1:DivSqrtRecFN_small_1/roundRawFNToRecFN:RoundRawFNToRecFN_11/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_20",
    "index":0.6479591836734694
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|FixedClockBroadcast_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/clockNode:FixedClockBroadcast_2",
    "index":0.6717687074829932
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_133",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/buffer_1:TLBuffer_20/bundleOut_0_a_q:Queue_110",
    "index":0.673469387755102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_134",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/buffer_1:TLBuffer_20/bundleIn_0_d_q:Queue_111",
    "index":0.6743197278911565
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsink_1:IntSyncSyncCrossingSink_1",
    "index":0.6828231292517006
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsink_2:IntSyncSyncCrossingSink_1",
    "index":0.6836734693877551
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_1:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.685374149659864
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_1:IntSyncCrossingSource_1",
    "index":0.6862244897959183
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_2:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.6870748299319728
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_2:IntSyncCrossingSource_1",
    "index":0.6879251700680272
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_3:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.6887755102040817
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_3:IntSyncCrossingSource_1",
    "index":0.689625850340136
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|LevelGateway",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/gateways_gateway:LevelGateway",
    "index":0.6930272108843537
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|LevelGateway_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/gateways_gateway_1:LevelGateway",
    "index":0.6938775510204082
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PLICFanIn",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/fanin:PLICFanIn",
    "index":0.6947278911564626
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|PLICFanIn_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/fanin_1:PLICFanIn",
    "index":0.6955782312925171
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntXbar_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntXbar_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_1:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.7066326530612245
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_1:IntSyncCrossingSource_1",
    "index":0.7074829931972789
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_2:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.7083333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_2:IntSyncCrossingSource_1",
    "index":0.7091836734693877
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_1:IntSyncSyncCrossingSink_1",
    "index":0.7108843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_2:IntSyncSyncCrossingSink_1",
    "index":0.7117346938775511
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_3:IntSyncSyncCrossingSink_1",
    "index":0.7125850340136054
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/buffer:TLBuffer_23",
    "index":0.7151360544217688
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/intsource:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.7159863945578231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/intsource:IntSyncCrossingSource_1",
    "index":0.7168367346938775
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/txq:QueueCompatibility_9",
    "index":0.7193877551020408
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/rxq:QueueCompatibility_9",
    "index":0.7210884353741497
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_4:IntSyncSyncCrossingSink_1",
    "index":0.7236394557823129
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|TLBuffer_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/buffer:TLBuffer_23",
    "index":0.7244897959183674
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/intsource:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.7253401360544217
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncCrossingSource_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/intsource:IntSyncCrossingSource_1",
    "index":0.7261904761904762
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/fifo:SPIFIFO/txq:QueueCompatibility_9",
    "index":0.7270408163265306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/fifo:SPIFIFO/rxq:QueueCompatibility_9",
    "index":0.7278911564625851
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|IntSyncSyncCrossingSink_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_5:IntSyncSyncCrossingSink_1",
    "index":0.7329931972789115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_0:AsyncResetRegVec_w1_i1",
    "index":0.733843537414966
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_1:AsyncResetRegVec_w1_i1",
    "index":0.7346938775510204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_2:AsyncResetRegVec_w1_i1",
    "index":0.7355442176870748
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_3:AsyncResetRegVec_w1_i1",
    "index":0.7363945578231292
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_4:AsyncResetRegVec_w1_i1",
    "index":0.7372448979591837
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_5:AsyncResetRegVec_w1_i1",
    "index":0.7380952380952381
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetRegVec_w1_i1_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI:ClockSinkDomain_4/chipyardPRCI:TileClockGater/regs_6:AsyncResetRegVec_w1_i1",
    "index":0.7389455782312925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ClockGroupParameterModifier_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_3:ClockGroupParameterModifier_1",
    "index":0.7448979591836735
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ClockGroupCombiner",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_4:ClockGroupParameterModifier_1",
    "index":0.7457482993197279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7465986394557823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7474489795918368
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7482993197278912
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_1_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7491496598639455
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_1_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_system_bus_1_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7508503401360545
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7517006802721088
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7525510204081632
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7534013605442177
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7542517006802721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7551020408163265
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7559523809523809
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7568027210884354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7576530612244898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7585034013605442
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7593537414965986
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7602040816326531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7610544217687075
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.7619047619047619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.7627551020408163
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/chipyardPRCI_5:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3",
    "index":0.7636054421768708
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|GenericDigitalInIOCell",
    "duplicate":"~ChipTop|ChipTop/iocell_custom_boot:GenericDigitalInIOCell",
    "index":0.7687074829931972
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|GenericDigitalInIOCell_1",
    "duplicate":"~ChipTop|ChipTop/iocell_clock_clock:GenericDigitalInIOCell",
    "index":0.7695578231292517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|GenericDigitalInIOCell_2",
    "duplicate":"~ChipTop|ChipTop/iocell_reset:GenericDigitalInIOCell",
    "index":0.7704081632653061
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ResetCatchAndSync_d3_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_145",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_146",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_147",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_148",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_149",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_150",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_151",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_152",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_153",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_154",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_155",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_156",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_157",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_158",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_159",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|Queue_160",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|QueueCompatibility_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ClockCrossingReg_w61",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncQueueSink",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|ClockCrossingReg_w61_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncQueueSink_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncQueueSource_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncQueueSource_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_45",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_46",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_47",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_48",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AsyncValidSync_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|UIntToAnalog_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AnalogToUInt_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|UIntToAnalog_1_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|UIntToAnalog_1_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|UIntToAnalog_1_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU440FPGATestHarness|AnalogToUInt_1_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/firrtl_black_box_resource_files.top.f"
  },
  {
    "class":"barstools.tapeout.transforms.ReParentCircuitAnnotation",
    "target":"~ChipTop|ChipTop"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessConfAnnotation",
    "harnessConf":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessFirAnnotation",
    "harnessFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.harness.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessDotfOutAnnotation",
    "harnessDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessAnnoOutAnnotation",
    "harnessAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.harness.anno.json"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopFirAnnotation",
    "topFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.top.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopDotfOutAnnotation",
    "topDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/firrtl_black_box_resource_files.top.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopAnnoOutAnnotation",
    "topAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.top.anno.json"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.GenericDigitalInIOCell",
    "name":"IOCell.v",
    "text":"// See LICENSE for license details\n\n`timescale 1ns/1ps\n\nmodule GenericAnalogIOCell(\n    inout pad,\n    inout core\n);\n\n    assign core = 1'bz;\n    assign pad = core;\n\nendmodule\n\nmodule GenericDigitalGPIOCell(\n    inout pad,\n    output i,\n    input ie,\n    input o,\n    input oe\n);\n\n    assign pad = oe ? o : 1'bz;\n    assign i = ie ? pad : 1'b0;\n\nendmodule\n\nmodule GenericDigitalInIOCell(\n    input pad,\n    output i,\n    input ie\n);\n\n    assign i = ie ? pad : 1'b0;\n\nendmodule\n\nmodule GenericDigitalOutIOCell(\n    output pad,\n    input o,\n    input oe\n);\n\n    assign pad = oe ? o : 1'bz;\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.ClockDividerN",
    "name":"ClockDividerN.sv",
    "text":"// See LICENSE for license details.\n\n/**\n  * An unsynthesizable divide-by-N clock divider.\n  * Duty cycle is 100 * (ceil(DIV / 2)) / DIV.\n  */\n\nmodule ClockDividerN #(parameter DIV = 1)(output logic clk_out = 1'b0, input clk_in);\n\n    localparam CWIDTH = $clog2(DIV);\n    localparam LOW_CYCLES = DIV / 2;\n    localparam HIGH_TRANSITION = LOW_CYCLES - 1;\n    localparam LOW_TRANSITION = DIV - 1;\n\n    generate\n        if (DIV == 1) begin\n            // This needs to be procedural because of the assignment on declaration\n            always @(clk_in) begin\n                clk_out = clk_in;\n            end\n        end else begin\n            reg [CWIDTH - 1: 0] count = HIGH_TRANSITION[CWIDTH-1:0];\n            // The blocking assignment to clock out is used to conform what was done\n            // in RC's clock dividers.\n            // It should have the effect of preventing registers in the divided clock\n            // domain latching register updates launched by the fast clock-domain edge\n            // that occurs at the same simulated time (as the divided clock edge).\n            always @(posedge clk_in) begin\n                if (count == LOW_TRANSITION[CWIDTH-1:0]) begin\n                    clk_out = 1'b0;\n                    count <= '0;\n                end\n                else begin\n                    if (count == HIGH_TRANSITION[CWIDTH-1:0]) begin\n                        clk_out = 1'b1;\n                    end\n                    count <= count + 1'b1;\n                end\n            end\n        end\n    endgenerate\nendmodule // ClockDividerN\n"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_6"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"VCU440FPGATestHarness.DigitalTop",
    "mapping":[
      {
        "range":{
          "base":12288,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "error-device@3000"
        ]
      },
      {
        "range":{
          "base":16384,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "boot-address-reg@4000"
        ]
      },
      {
        "range":{
          "base":65536,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":false,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "rom@10000"
        ]
      },
      {
        "range":{
          "base":1048576,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clock-gater@100000"
        ]
      },
      {
        "range":{
          "base":1114112,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "tile-reset-setter@110000"
        ]
      },
      {
        "range":{
          "base":33554432,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clint@2000000"
        ]
      },
      {
        "range":{
          "base":33619968,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "cache-controller@2010000"
        ]
      },
      {
        "range":{
          "base":201326592,
          "size":67108864
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "interrupt-controller@c000000"
        ]
      },
      {
        "range":{
          "base":1677721600,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "serial@64000000"
        ]
      },
      {
        "range":{
          "base":1677725696,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "spi@64001000"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":2147483648
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":true
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.TileResetSetter",
    "regMappingSer":{
      "displayName":"TileResetSetter",
      "deviceName":"TileResetSetter",
      "baseAddress":1114112,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.TileClockGater",
    "regMappingSer":{
      "displayName":"TileClockGater",
      "deviceName":"TileClockGater",
      "baseAddress":1048576,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField4_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField8_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegFieldc_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField10_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField14_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField18_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.TLSPI",
    "regMappingSer":{
      "displayName":"TLSPI",
      "deviceName":"TLSPI",
      "baseAddress":1677725696,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":12,
          "name":"sckdiv",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"sckmode_pha",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock phase",
          "group":"sckmode",
          "groupDesc":"Serial clock mode",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":1,
          "bitWidth":1,
          "name":"sckmode_pol",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock polarity",
          "group":"sckmode",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csid",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select id",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csdef0",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select 0 default",
          "group":"csdef",
          "groupDesc":"Chip select default",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":2,
          "name":"csmode",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select mode",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x28",
          "bitOffset":0,
          "bitWidth":8,
          "name":"cssck",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"CS to SCK delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2a",
          "bitOffset":0,
          "bitWidth":8,
          "name":"sckcs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SCK to CS delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"intercs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum CS inactive time",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2e",
          "bitOffset":0,
          "bitWidth":8,
          "name":"interxfr",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum interframe delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":0,
          "bitWidth":2,
          "name":"proto",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Protocol",
          "group":"fmt",
          "groupDesc":"Serial frame format",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":2,
          "bitWidth":1,
          "name":"endian",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Endianness",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":3,
          "bitWidth":1,
          "name":"iodir",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI I/O Direction",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x42",
          "bitOffset":0,
          "bitWidth":4,
          "name":"len",
          "resetValue":8,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of bits per frame",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x50",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x54",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"SPI interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"SPI interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":0,
          "bitWidth":12,
          "name":"extradel_coarse",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Coarse grain sample delay",
          "group":"extradel",
          "groupDesc":"delay from the sck edge",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":12,
          "bitWidth":0,
          "name":"extradel_fine",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Fine grain sample delay",
          "group":"extradel",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x3c",
          "bitOffset":0,
          "bitWidth":5,
          "name":"sampledel_sd",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of delay stages from slave to the SPI controller",
          "group":"sampledel",
          "groupDesc":"Number of delay stages from slave to SPI controller",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_23"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.TLUART",
    "regMappingSer":{
      "displayName":"TLUART",
      "deviceName":"TLUART",
      "baseAddress":1677721600,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit enable",
          "group":"txctrl",
          "groupDesc":"Serial transmit control",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":1,
          "bitWidth":1,
          "name":"nstop",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of stop bits",
          "group":"txctrl",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"rxen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive enable",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xa",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xe",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"Serial interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"Serial interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":16,
          "name":"div",
          "resetValue":868,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Baud rate divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.plusarg_reader_2",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|BundleBridgeNexus_15>outputs_0"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.CLINT",
    "regMappingSer":{
      "displayName":"CLINT",
      "deviceName":"CLINT",
      "baseAddress":33554432,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"msip_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"MSIP bit for Hart 0",
          "group":"msip",
          "groupDesc":"MSIP Bits",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":1,
          "bitWidth":31,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"msip",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtimecmp_0_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"MTIMECMP for hart 0",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtimecmp_0_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtimecmp_0_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtimecmp_0_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtimecmp_0_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtimecmp_0_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtimecmp_0_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtimecmp_0_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtime_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"Timer Register",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtime_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtime_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtime_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtime_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtime_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtime_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtime_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU440FPGATestHarness.CLINT",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.CLINTParams",
    "params":{
      "baseAddress":33554432,
      "intStages":0
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.TLPLIC",
    "regMappingSer":{
      "displayName":"TLPLIC",
      "deviceName":"TLPLIC",
      "baseAddress":201326592,
      "regFields":[
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 1",
          "group":"priority_1",
          "groupDesc":"Acting priority of interrupt source 1",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 2",
          "group":"priority_2",
          "groupDesc":"Acting priority of interrupt source 2",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":1,
          "bitWidth":1,
          "name":"pending_1",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 1 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":2,
          "bitWidth":1,
          "name":"pending_2",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 2 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_0",
          "groupDesc":"Enable bits for each interrupt source for target 0. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_1",
          "groupDesc":"Enable bits for each interrupt source for target 1. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 0. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 0. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 1. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 1. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU440FPGATestHarness.TLPLIC",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.PLICParams",
    "params":{
      "baseAddress":201326592,
      "maxPriorities":7,
      "intStages":0,
      "maxHarts":15872
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_19"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.FixedClockBroadcast_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TileResetDomain"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.plusarg_reader_1",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU440FPGATestHarness.RocketTile",
    "paramsClassName":"freechips.rocketchip.tile.RocketTileParams",
    "params":{
      "name":"tile",
      "dataScratchpadBytes":0,
      "btb":{
        "nEntries":28,
        "nMatchBits":14,
        "nPages":6,
        "nRAS":6,
        "bhtParams":{
          "nEntries":512,
          "counterLength":1,
          "historyLength":8,
          "historyBits":3
        },
        "updatesOutOfOrder":false
      },
      "hartId":0,
      "icache":{
        "nSets":64,
        "nWays":4,
        "rowBits":128,
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "cacheIdBits":0,
        "tagECC":"identity",
        "dataECC":"identity",
        "prefetch":false,
        "blockBytes":64,
        "latency":2,
        "fetchBytes":4
      },
      "boundaryBuffers":false,
      "core":{
        "bootFreqHz":0,
        "useVM":true,
        "useUser":false,
        "useSupervisor":false,
        "useHypervisor":false,
        "useDebug":true,
        "useAtomics":true,
        "useAtomicsOnlyForIO":false,
        "useCompressed":true,
        "useRVE":false,
        "useSCIE":false,
        "nLocalInterrupts":0,
        "useNMI":false,
        "nBreakpoints":1,
        "useBPWatch":false,
        "mcontextWidth":0,
        "scontextWidth":0,
        "nPMPs":8,
        "nPerfCounters":0,
        "haveBasicCounters":true,
        "haveCFlush":false,
        "misaWritable":true,
        "nL2TLBEntries":1024,
        "nL2TLBWays":1,
        "nPTECacheEntries":8,
        "mtvecInit":0,
        "mtvecWritable":true,
        "fastLoadWord":true,
        "fastLoadByte":false,
        "branchPredictionModeCSR":false,
        "clockGate":false,
        "mvendorid":0,
        "mimpid":538447876,
        "mulDiv":{
          "mulUnroll":1,
          "divUnroll":1,
          "mulEarlyOut":false,
          "divEarlyOut":false,
          "divEarlyOutGranularity":1
        },
        "fpu":{
          "minFLen":32,
          "fLen":64,
          "divSqrt":true,
          "sfmaLatency":3,
          "dfmaLatency":4
        }
      },
      "dcache":{
        "nSets":64,
        "nWays":4,
        "rowBits":128,
        "replacementPolicy":"random",
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "tagECC":"identity",
        "dataECC":"identity",
        "dataECCBytes":1,
        "nMSHRs":0,
        "nSDQ":17,
        "nRPQ":16,
        "nMMIOs":1,
        "blockBytes":64,
        "separateUncachedResp":false,
        "acquireBeforeRelease":false,
        "pipelineWayMux":false,
        "clockGate":false
      },
      "clockSinkParams":{
        "phaseDeg":0.0,
        "phaseErrorDeg":5.0,
        "freqErrorPPM":10000.0,
        "jitterPS":200.0
      }
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.PTW.l2_tlb_ram",
    "address_width":10,
    "name":"l2_tlb_ram",
    "data_width":44,
    "depth":1024,
    "description":"L2 TLB",
    "write_mask_granularity":44
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU440FPGATestHarness.FPUFMAPipe_1"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU440FPGATestHarness.FPToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU440FPGATestHarness.IntToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU440FPGATestHarness.FPToInt"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU440FPGATestHarness.FPUFMAPipe"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"freechips.rocketchip.util.TraceItype",
    "definition":{
      "ITBrNTaken":4,
      "ITBrTaken":5,
      "ITReserved7":7,
      "ITExcReturn":3,
      "ITInterrupt":2,
      "ITException":1,
      "ITCoSwap":12,
      "ITUnCall":8,
      "ITReserved6":6,
      "ITNothing":0,
      "ITReturn":13,
      "ITInTail":11,
      "ITInCall":9,
      "ITInJump":15,
      "ITUnJump":14,
      "ITUnTail":10
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU440FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BHTParams",
    "params":{
      "nEntries":512,
      "counterLength":1,
      "historyLength":8,
      "historyBits":3
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU440FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BTBParams",
    "params":{
      "nPages":6,
      "nMatchBits":14,
      "nEntries":28,
      "bhtParams":{
        "nEntries":512,
        "counterLength":1,
        "historyLength":8,
        "historyBits":3
      },
      "nRAS":6,
      "updatesOutOfOrder":false
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.ICache.data_arrays_3",
    "address_width":8,
    "name":"data_arrays_3",
    "data_width":128,
    "depth":256,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.ICache.data_arrays_2",
    "address_width":8,
    "name":"data_arrays_2",
    "data_width":128,
    "depth":256,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.ICache.data_arrays_1",
    "address_width":8,
    "name":"data_arrays_1",
    "data_width":128,
    "depth":256,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.ICache.data_arrays_0",
    "address_width":8,
    "name":"data_arrays_0",
    "data_width":128,
    "depth":256,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.ICache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":84,
    "depth":64,
    "description":"ICache Tag Array",
    "write_mask_granularity":21
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ICache>s1_hit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|Im2Col>im2col_spad_bank"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ExecuteController>complete_bits_count"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ExecuteController>read_a_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ExecuteController>io_im2col_req_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|MeshWithDelays>out_matmul_id"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.TransposePreloadUnroller._state_T_4",
    "enumTypeName":"gemmini.TransposePreloadUnroller$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.TransposePreloadUnroller._state_T_3",
    "enumTypeName":"gemmini.TransposePreloadUnroller$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.TransposePreloadUnroller$State",
    "definition":{
      "idle":0,
      "first_compute":1,
      "second_preload":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.TransposePreloadUnroller.state",
    "enumTypeName":"gemmini.TransposePreloadUnroller$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.StoreController._control_state_T_1",
    "enumTypeName":"gemmini.StoreController$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.StoreController.next_state",
    "enumTypeName":"gemmini.StoreController$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.StoreController$State",
    "definition":{
      "waiting_for_command":0,
      "waiting_for_dma_req_ready":1,
      "sending_rows":2,
      "pooling":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.StoreController.control_state",
    "enumTypeName":"gemmini.StoreController$State"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|LoopMatmul>loops_configured"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopMatmulStC$State",
    "definition":{
      "idle":0,
      "st":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulStC.state",
    "enumTypeName":"gemmini.LoopMatmulStC$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulExecute._state_T_5",
    "enumTypeName":"gemmini.LoopMatmulExecute$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopMatmulExecute$State",
    "definition":{
      "idle":0,
      "pre":1,
      "comp":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulExecute.state",
    "enumTypeName":"gemmini.LoopMatmulExecute$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopMatmulLdD$State",
    "definition":{
      "idle":0,
      "ld":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulLdD.state",
    "enumTypeName":"gemmini.LoopMatmulLdD$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopMatmulLdB$State",
    "definition":{
      "idle":0,
      "ld":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulLdB.state",
    "enumTypeName":"gemmini.LoopMatmulLdB$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopMatmulLdA$State",
    "definition":{
      "idle":0,
      "ld":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopMatmulLdA.state",
    "enumTypeName":"gemmini.LoopMatmulLdA$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvSt._state_T_12",
    "enumTypeName":"gemmini.LoopConvSt$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvSt._state_T_11",
    "enumTypeName":"gemmini.LoopConvSt$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvSt._state_T_7",
    "enumTypeName":"gemmini.LoopConvSt$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopConvSt$State",
    "definition":{
      "st":1,
      "pre_pool_config":2,
      "post_pool_config":4,
      "pool":3,
      "idle":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvSt.state",
    "enumTypeName":"gemmini.LoopConvSt$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvExecute._state_T_13",
    "enumTypeName":"gemmini.LoopConvExecute$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopConvExecute$State",
    "definition":{
      "idle":0,
      "config":1,
      "pre":2,
      "comp":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvExecute.state",
    "enumTypeName":"gemmini.LoopConvExecute$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdWeight._state_T_7",
    "enumTypeName":"gemmini.LoopConvLdWeight$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopConvLdWeight$State",
    "definition":{
      "idle":0,
      "config":1,
      "ld":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdWeight.state",
    "enumTypeName":"gemmini.LoopConvLdWeight$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdInput._state_T_15",
    "enumTypeName":"gemmini.LoopConvLdInput$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopConvLdInput$State",
    "definition":{
      "idle":0,
      "config":1,
      "ld":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdInput.state",
    "enumTypeName":"gemmini.LoopConvLdInput$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdBias._state_T_7",
    "enumTypeName":"gemmini.LoopConvLdBias$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopConvLdBias$State",
    "definition":{
      "idle":0,
      "config":1,
      "ld":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChipTop.LoopConvLdBias.state",
    "enumTypeName":"gemmini.LoopConvLdBias$State"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_st_3_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_st_2_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_st_1_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_st_0_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_15_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_14_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_13_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_12_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_11_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_10_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_9_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_8_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_7_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_6_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_5_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_4_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_3_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_2_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_1_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ex_0_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_7_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_6_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_5_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_4_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_3_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_2_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_1_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>entries_ld_0_bits_allocated_at"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.plusarg_reader",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>min_pop_count"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>pop_count_packed_deps_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>packed_deps_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>issueds_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>functs_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>valids_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_q"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_is_config"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_is_acc_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_accumulate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_read_full_acc_row"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_garbage"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_garbage_bit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_start_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_is_acc_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_accumulate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_read_full_acc_row"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_garbage"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_garbage_bit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_end_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_bits_wraps_around"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opa_is_dst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_is_acc_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_accumulate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_read_full_acc_row"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_garbage"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_garbage_bit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_start_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_is_acc_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_accumulate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_read_full_acc_row"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_garbage"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_garbage_bit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_end_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_opb_bits_wraps_around"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_issued"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_complete_on_issue"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_funct"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_rs2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_rs1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_xd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_xs1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_xs2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_rd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_inst_opcode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_rs1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_rs2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_debug"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_cease"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_wfi"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_isa"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_dprv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_dv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_prv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_v"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_zero2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mpv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_gva"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mbe"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sbe"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sxl"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_uxl"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sd_rv32"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_zero1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_tsr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_tw"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_tvm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mxr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sum"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mprv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_xs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_fs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mpp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_vs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_spp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mpie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_ube"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_spie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_upie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_mie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_hie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_sie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_cmd_status_uie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_rob_id_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_rob_id_bits"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_from_matmul_fsm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_cmd_from_conv_fsm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ld_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_ex_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_st_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_st_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_st_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_deps_st_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>new_entry_allocated_at"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ReservationStation>instructions_allocated"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_lg_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_0_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_1_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_2_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_mask_3_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_vaddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_is_full"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_bytes_written"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_bytes_written_per_beat_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_bytes_written_per_beat_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_bytes_written_per_beat_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_2_bytes_written_per_beat_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_lg_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_0_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_1_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_2_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_mask_3_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_vaddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_is_full"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_bytes_written"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_bytes_written_per_beat_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_bytes_written_per_beat_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_bytes_written_per_beat_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_1_bytes_written_per_beat_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_lg_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_0_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_1_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_2_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_mask_3_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_vaddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_is_full"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_bytes_written"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_bytes_written_per_beat_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_bytes_written_per_beat_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_bytes_written_per_beat_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|StreamWriter>write_packets_0_bytes_written_per_beat_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>s2_victim_dirty"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>s2_valid_cached_miss"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.DCacheModuleImpl_Anon_2"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.DCacheDataArray.data_arrays_1",
    "address_width":8,
    "name":"data_arrays_1",
    "data_width":256,
    "depth":256,
    "description":"DCache Data Array",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.DCacheDataArray.data_arrays_0",
    "address_width":8,
    "name":"data_arrays_0",
    "data_width":256,
    "depth":256,
    "description":"DCache Data Array",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.DCache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":88,
    "depth":64,
    "description":"DCache Tag Array",
    "write_mask_granularity":22
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.DCacheModuleImpl_Anon_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLB"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_s1_data_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_s1_data_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_tag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_cmd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_signed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_dprv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_dv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_replay"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_has_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data_word_bypass"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data_raw"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_store_data"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.BundleBridgeNexus_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_18"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLJbar"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_15"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLFilter"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_7",
    "address_width":13,
    "name":"cc_banks_7",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_6",
    "address_width":13,
    "name":"cc_banks_6",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_5",
    "address_width":13,
    "name":"cc_banks_5",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_4",
    "address_width":13,
    "name":"cc_banks_4",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_3",
    "address_width":13,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_2",
    "address_width":13,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_1",
    "address_width":13,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_3.cc_banks_0",
    "address_width":13,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.Directory_3.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":136,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":17
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_7",
    "address_width":13,
    "name":"cc_banks_7",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_6",
    "address_width":13,
    "name":"cc_banks_6",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_5",
    "address_width":13,
    "name":"cc_banks_5",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_4",
    "address_width":13,
    "name":"cc_banks_4",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_3",
    "address_width":13,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_2",
    "address_width":13,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_1",
    "address_width":13,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_2.cc_banks_0",
    "address_width":13,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.Directory_2.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":136,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":17
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_7",
    "address_width":13,
    "name":"cc_banks_7",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_6",
    "address_width":13,
    "name":"cc_banks_6",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_5",
    "address_width":13,
    "name":"cc_banks_5",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_4",
    "address_width":13,
    "name":"cc_banks_4",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_3",
    "address_width":13,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_2",
    "address_width":13,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_1",
    "address_width":13,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore_1.cc_banks_0",
    "address_width":13,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.Directory_1.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":136,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":17
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_7",
    "address_width":13,
    "name":"cc_banks_7",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_6",
    "address_width":13,
    "name":"cc_banks_6",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_5",
    "address_width":13,
    "name":"cc_banks_5",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_4",
    "address_width":13,
    "name":"cc_banks_4",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_3",
    "address_width":13,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_2",
    "address_width":13,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_1",
    "address_width":13,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.BankedStore.cc_banks_0",
    "address_width":13,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":8192,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU440FPGATestHarness.Directory.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":136,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":17
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.InclusiveCache",
    "regMappingSer":{
      "displayName":"InclusiveCache",
      "deviceName":"InclusiveCache",
      "baseAddress":33619968,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"Banks",
          "resetValue":4,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of banks in the cache",
          "group":"Config",
          "groupDesc":"Information about the Cache Configuration",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"Ways",
          "resetValue":8,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of ways per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"lgSets",
          "resetValue":10,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the sets per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"lgBlockBytes",
          "resetValue":6,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the bytes per cache block",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200",
          "bitOffset":0,
          "bitWidth":64,
          "name":"Flush64",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the phsyical address equal to the 64-bit written data from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x240",
          "bitOffset":0,
          "bitWidth":32,
          "name":"Flush32",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the physical address equal to the 32-bit written data << 4 from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_12"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_9"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_13"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_2"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU440FPGATestHarness.PeripheryBus",
    "regMappingSer":{
      "displayName":"PeripheryBus",
      "deviceName":"PeripheryBus",
      "baseAddress":16384,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"unnamedRegField0_8",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"unnamedRegField0_16",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"unnamedRegField0_24",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":32,
          "bitWidth":8,
          "name":"unnamedRegField0_32",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":40,
          "bitWidth":8,
          "name":"unnamedRegField0_40",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":48,
          "bitWidth":8,
          "name":"unnamedRegField0_48",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":56,
          "bitWidth":8,
          "name":"unnamedRegField0_56",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLXbar_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.InterruptBusWrapper"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessTopAnnotation",
    "harnessTop":"VCU440FPGATestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.stage.SynTopAnnotation",
    "synTop":"ChipTop"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessOutputAnnotation",
    "harnessOutput":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.harness.v"
  },
  {
    "class":"firrtl.stage.OutputFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.top.v"
  },
  {
    "class":"firrtl.stage.AllowUnrecognizedAnnotations$"
  },
  {
    "class":"firrtl.stage.InfoModeAnnotation",
    "modeName":"use"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config"
  },
  {
    "class":"firrtl.passes.memlib.MemLibOutConfigFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config/chipyard.fpga.vcu440.VCU440FPGATestHarness.CustomVCU440Config.top.mems.conf",
    "annotatedMemories":[
      "mem cc_dir_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<17>[8]\n  depth => 1024\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem cc_banks_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<64>\n  depth => 8192\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem data_arrays_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<8>[32]\n  depth => 256\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem tag_array_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<22>[4]\n  depth => 64\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem mem_ext : @[Scratchpad.scala 128:26]\n  data-type => UInt<8>[4]\n  depth => 8192\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem mem_0_ext : @[SyncMem.scala 45:24]\n  data-type => UInt<8>[16]\n  depth => 2048\n  read-latency => 1\n  write-latency => 1\n  reader => R0\n  writer => W0\n  read-under-write => undefined",
      "mem tag_array_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<21>[4]\n  depth => 64\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem data_arrays_0_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<32>[4]\n  depth => 256\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem l2_tlb_ram_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<44>[1]\n  depth => 1024\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined"
    ]
  }
]