// Seed: 1915007293
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  always @(posedge "" or posedge id_2 - 1) begin
    id_3 = 1;
    id_3 <= 1;
  end
endmodule
