
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.90.1.el7.x86_64) on Mon Sep 11 21:14:45 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/8_10/alveo_U50_simple_model/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/8_10/alveo_U50_simple_model/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/myproject.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/8_10/alveo_U50_simple_model/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:70:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:70:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:72:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:72:27
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:48:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:58:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:78:5
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file /home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/8_10/alveo_U50_simple_model/src/myproject.cpp:55:82
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file /home/YL_HUANG/8_10/alveo_U50_simple_model/src/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/8_10/alveo_U50_simple_model/src/alveo_hls4ml.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 90723 ; free virtual = 121145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 90723 ; free virtual = 121145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:131).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:125).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:122).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:118).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:598).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:183).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:388).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1054.801 ; gain = 534.762 ; free physical = 90712 ; free virtual = 121137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1054.801 ; gain = 534.762 ; free physical = 90694 ; free virtual = 121121
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_pack.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:151).
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PadRight' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:124) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/alveo_hls4ml.cpp:43) in function 'fillWeights<576u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:59) in function 'kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PadRight' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:124) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:358) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:80:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:80) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyMain' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:121) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:47) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:23) in function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:48) in function 'kernel' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:59) in function 'kernel' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:59) in function 'kernel' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:78) in function 'kernel' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:169) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:345) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:363) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:372) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:406) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:187) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:111) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:80) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:82) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:83) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:89) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:91) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:139) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.i'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 8.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:105) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:105) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:341) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:58) to a process function for dataflow in function 'kernel'.
WARNING: [XFORM 203-713] Reading dataflow channel 'w2.V.2' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'w2.V.2' has read operations in process function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'w2.V.4' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'w2.V.4' has read operations in process function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel', detected/extracted 4 process function(s): 
	 'kernel_Block_codeRepl1_proc'
	 'kernel_Loop_1_proc71'
	 'myproject'
	 'kernel_Block__proc72'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:167:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1054.801 ; gain = 534.762 ; free physical = 90655 ; free virtual = 121084
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:167:21) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:107)
WARNING: [XFORM 203-631] Renaming function 'nnet::product_dense<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_dense_resource.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl_me<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:376)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'cnnshift_arr<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2>' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_conv2d_stream.h:98)
INFO: [XFORM 203-811] Inferring bus burst write of length 72 on port 'in.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:82:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 72 on port 'in.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:50:2).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 576 on port 'iWeightsIn.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/alveo_hls4ml.cpp:44:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'w2.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/alveo_hls4ml.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'in_bigbuf.V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/kernel.cpp:50:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1182.047 ; gain = 662.008 ; free physical = 90577 ; free virtual = 121006
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4>' to 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2>' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>>' to 'product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2>' to 'conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_Block__proc72' to 'kernel_Block_proc72'.
WARNING: [SYN 201-103] Legalizing function name 'fillWeights<576u>' to 'fillWeights_576u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Block_codeRepl1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.71 seconds; current allocated memory: 274.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_1_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 275.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 276.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain'.
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:125) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
WARNING: [SCHED 204-68] The II Violation in module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' (Loop: PadMain): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:125) and fifo write on port 'res_V_V' (/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:26->/home/YL_HUANG/8_10/alveo_U50_simple_model/src/nnet_utils/nnet_padding_stream.h:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 276.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 276.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 277.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 278.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 278.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Block_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 279.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 280.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fillWeights_576u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 280.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 281.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Block_codeRepl1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Block_codeRepl1_proc13'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_1_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_1_proc71'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 289.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_0' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_0' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_1' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_1' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_roweOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_2' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_2' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_3' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_3' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_4' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_4' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_5' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_5' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_6' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_6' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_7' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_7' to 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_layer_in_rowqcK' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 291.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 292.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 293.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 296.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Block_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Block_proc72'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 298.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 301.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fillWeights_576u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fillWeights_576u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 302.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/con' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'con', 'in_V', 'in_w2_V' and 'out_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 304.562 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.19 MHz
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_V_U(alveo_hls4ml_fifo_w16_d25_A)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_kernel_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_kernel_in_bigbuf_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_offset_c_U(alveo_hls4ml_fifo_w63_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_V_V_U(alveo_hls4ml_fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_kernel_Block_proc72_U0_U(alveo_hls4ml_start_for_kernel_Block_proc72_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_alveo_hls4ml_w2_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_kernel_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_kernel_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1246.047 ; gain = 726.008 ; free physical = 90550 ; free virtual = 120998
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_kernel_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_kernel_in_bigbuf_V_memcore using a single memory for all blocks

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 21:15:58 2023...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 82.92 seconds; peak allocated memory: 304.562 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Sep 11 21:16:08 2023...
