Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 45dcfb0e01b041e0bb6744f2f2220a66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot clock_divider_tb_func_synth xil_defaultlib.clock_divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_0
Compiling module xil_defaultlib.dff_1
Compiling module xil_defaultlib.dff_2
Compiling module xil_defaultlib.dff_3
Compiling module xil_defaultlib.dff_4
Compiling module xil_defaultlib.dff_5
Compiling module xil_defaultlib.dff_6
Compiling module xil_defaultlib.dff_7
Compiling module xil_defaultlib.dff_8
Compiling module xil_defaultlib.dff_9
Compiling module xil_defaultlib.dff_10
Compiling module xil_defaultlib.dff_11
Compiling module xil_defaultlib.dff_12
Compiling module xil_defaultlib.dff_13
Compiling module xil_defaultlib.dff_14
Compiling module xil_defaultlib.dff_15
Compiling module xil_defaultlib.dff_16
Compiling module xil_defaultlib.dff_17
Compiling module xil_defaultlib.dff_18
Compiling module xil_defaultlib.dff_19
Compiling module xil_defaultlib.dff_20
Compiling module xil_defaultlib.dff_21
Compiling module xil_defaultlib.dff_22
Compiling module xil_defaultlib.dff_23
Compiling module xil_defaultlib.dff_24
Compiling module xil_defaultlib.dff_25
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.clock_divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_divider_tb_func_synth
