{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686534101450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686534101455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:41:41 2023 " "Processing started: Sun Jun 11 18:41:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686534101455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534101455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534101455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686534101881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686534101883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_access_to_one_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_access_to_one_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_access_to_one_state_machine " "Found entity 1: shared_access_to_one_state_machine" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686534111235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534111235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(29) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(29): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(30) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(30): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(31) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(31): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(32) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(32): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(33) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(33): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(35) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(35): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(36) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(36): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(37) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(37): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111237 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(38) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(38): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111238 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(39) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(39): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534111238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shared_access_to_one_state_machine " "Elaborating entity \"shared_access_to_one_state_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686534111250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686534111779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686534112342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686534112342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686534112396 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686534112396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686534112396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686534112396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686534112416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 18:41:52 2023 " "Processing ended: Sun Jun 11 18:41:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686534112416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686534112416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686534112416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534112416 ""}
