# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831196

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 8080  
				add                 sp, sp, t1
i0000000000:	li                  x29, 10   
i0000000001:	addi                a4, sp, 444
i0000000002:	andi                s1, s1, 9 
i0000000003:	sh                  t2, 1772(sp)        
i0000000004:	srli                a0, a0, 2 
i0000000005:	lwu                 gp, 680(sp)         
i0000000006:	sw                  a4, -1600(sp)       
i0000000007:	srai                a5, a0, 51
i0000000008:	lw                  a0, 28(sp)          
i0000000009:	divuw               s1, t0, t1
i000000000a:	srai                a0, a0, 2 
i000000000b:	addi                a5, sp, 384
i000000000c:	xor                 a5, a5, a2
i000000000d:	fence                         
i000000000e:	addi                sp, sp, 176
i000000000f:	addi                s0, sp, 156
i0000000010:	lh                  t1, 30(sp)          
i0000000011:	remw                s8, a2, t0
i0000000012:	remuw               t3, gp, a2
i0000000013:	xor                 a2, a2, a5
i0000000014:	sw                  a2, 36(sp)          
i0000000015:	srli                a4, a4, 14
i0000000016:	fence.i                       
i0000000017:	srai                s1, s1, 14
				la                  sp, begin_signature
				li                  t1, 4272  
				add                 sp, sp, t1
i0000000018:	sw                  t5, 64(sp)          
i0000000019:	srli                a4, a4, 14
				la                  sp, begin_signature
				li                  t1, 11416 
				add                 sp, sp, t1
i000000001a:	lwu                 a4, -1532(sp)       
i000000001b:	add                 a2, zero, t2
i000000001c:	srli                a4, a4, 7 
i000000001d:	add                 s11, zero, t0
i000000001e:	lw                  a0, 52(sp)          
				la                  sp, begin_signature
				li                  t1, 7104  
				add                 sp, sp, t1
i000000001f:	lwu                 s0, 1052(sp)        
i0000000020:	add                 s1, zero, a0
i0000000021:	lb                  a0, -978(sp)        
i0000000022:	sd                  t0, 240(sp)         
i0000000023:	addiw               a0, a0, 13
i0000000024:	divw                s5, a4, a4
i0000000025:	srli                a0, a0, 5 
i0000000026:	addiw               a2, a2, -24
i0000000027:	fence.i                       
i0000000028:	sraiw               a0, a0, 20
				la                  sp, begin_signature
				li                  t1, 7984  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 10600 
				add                 sp, sp, t1
				sw                  s1, 28(sp)          
				sd                  s6, -832(sp)        
				srai                a5, a5, 11
				slli                a5, a5, 2 
				srliw               s5, a5, 5 
				lw                  a4, 28(sp)          
				sltiu               tp, s9, 1969
	
b0000000029:
				jal                 x1, i000000003e     
	
				divu                a6, s6, s0
				sltiu               s8, s3, -905
				sh                  t2, 1376(sp)        
				mulh                s0, a5, a4
				divu                s6, s1, s1
				addi                sp, sp, -496
				add                 a4, s9, s11
i0000000029:	ld                  a1, -1024(sp)       
i000000002a:	lw                  a2, 8(sp)           
i000000002b:	lwu                 a0, 760(sp)         
i000000002c:	srai                a2, a2, 15
i000000002d:	sw                  a0, 24(sp)          
i000000002e:	sw                  a0, 356(sp)         
				la                  sp, begin_signature
				li                  t1, 7744  
				add                 sp, sp, t1
i000000002f:	sd                  s1, 48(sp)          
i0000000030:	add                 s11, zero, a4
i0000000031:	mulhsu              s2, a0, a0
i0000000032:	addi                a1, sp, 468
i0000000033:	divu                s7, a6, zero
i0000000034:	mulhu               s10, a2, a4
i0000000035:	srai                a5, a5, 12
i0000000036:	fence                         
i0000000037:	and                 a2, a2, s1
i0000000038:	sd                  s6, 0(sp)           
i0000000039:	addiw               a0, a4, -311
i000000003a:	xor                 a4, a4, s0
i000000003b:	sd                  a1, 96(sp)          
i000000003c:	fence                         
i000000003d:	addi                sp, sp, -32
i000000003e:	remu                a0, a4, a4
i000000003f:	srli                a4, a4, 6 
i0000000040:	fence                         
i0000000041:	mulh                a6, a2, a4
i0000000042:	sw                  a4, 124(sp)         
i0000000043:	lwu                 a4, 20(sp)          
i0000000044:	addiw               s1, s1, -31
i0000000045:	or                  a0, a0, a0
i0000000046:	lwu                 s6, 68(sp)          
i0000000047:	xori                t1, gp, -972
i0000000048:	or                  a3, a3, s1
i0000000049:	lwu                 a0, 1336(sp)        
i000000004a:	addw                s0, s0, a4
i000000004b:	remw                gp, a4, a0
i000000004c:	sd                  s4, 240(sp)         
i000000004d:	sb                  a4, -1513(sp)       
				la                  sp, begin_signature
				li                  t1, 2928  
				add                 sp, sp, t1
i000000004e:	lh                  a4, -382(sp)        
i000000004f:	fence                         
i0000000050:	sltu                a4, s9, tp
				li                  x19, 12   
				addi                x29, x29, 1
				ld                  t2, 616(sp)         
				or                  a5, a5, a5
				sd                  s0, 32(sp)          
				addi                sp, sp, 176
				subw                s1, s1, s1
				mulh                a5, a4, a4
				ld                  a4, -1272(sp)       
	
b0000000051:
				beq                 x29, x19, 1f        
				jal                 x10, i0000000049    
				1: li x29, 10                           
	
				or                  s0, s0, s1
				srai                a5, a5, 28
				mul                 a5, a5, s1
				lwu                 a4, 1944(sp)        
				ld                  a5, 112(sp)         
				srli                s0, s0, 5 
				addi                sp, sp, -80
i0000000051:	addiw               s4, s3, -263
i0000000052:	addi                a2, sp, 24
i0000000053:	sw                  a1, 52(sp)          
i0000000054:	sw                  a0, 44(sp)          
i0000000055:	remuw               a2, a0, a0
				la                  sp, begin_signature
				li                  t1, 7576  
				add                 sp, sp, t1
i0000000056:	lw                  a0, 20(sp)          
i0000000057:	srlw                s4, a3, t6
i0000000058:	ld                  s0, 56(sp)          
i0000000059:	sllw                a2, s10, t3
				la                  sp, begin_signature
				li                  t1, 6912  
				add                 sp, sp, t1
i000000005a:	ld                  a2, -1584(sp)       
i000000005b:	mulw                a5, a4, a4
i000000005c:	divuw               a7, s11, s7
i000000005d:	fence.i                       
i000000005e:	mulh                s2, a0, a4
i000000005f:	srai                a2, a2, 15
i0000000060:	mulw                a4, t3, s10
i0000000061:	divu                s7, a0, a0
i0000000062:	mulhsu              a4, a2, a2
i0000000063:	srai                a2, a2, 9 
i0000000064:	lh                  a4, 1678(sp)        
i0000000065:	sll                 a0, a0, a0
i0000000066:	lbu                 t5, 1799(sp)        
i0000000067:	add                 a4, a4, a4
i0000000068:	lui                 a0, 15    
i0000000069:	lwu                 a0, 1568(sp)        
i000000006a:	subw                s1, s1, a5
i000000006b:	ld                  s1, 424(sp)         
i000000006c:	sw                  a3, 4(sp)           
i000000006d:	andi                a5, a5, -25
i000000006e:	sraiw               a4, s2, 3 
i000000006f:	addi                sp, sp, -160
i0000000070:	addi                s0, sp, 12
i0000000071:	ld                  a0, 928(sp)         
i0000000072:	srli                s0, s0, 15
i0000000073:	lwu                 a3, -732(sp)        
i0000000074:	fence                         
i0000000075:	addi                a4, sp, 324
i0000000076:	lw                  a3, 28(sp)          
				la                  sp, begin_signature
				li                  t1, 11072 
				add                 sp, sp, t1
i0000000077:	ld                  a0, -1072(sp)       
i0000000078:	add                 a3, a3, a2
				li                  x21, 0    
				remuw               s8, s0, a5
				sraw                zero, t6, a6
				mul                 s0, s10, t3
				srai                s0, s0, 4 
				addi                sp, sp, -176
				fence                         
				srli                s0, s0, 13
	
b0000000079:
				pre_branch_macro                        
				beq                 x29, x21, i0000000057
				post_branch_macro                       
	
				ld                  s6, -152(sp)        
				or                  s8, s3, s6
				lw                  t3, 116(sp)         
				srli                a5, a5, 27
				and                 s1, s1, a4
				subw                s0, s0, s1
				div                 a5, a4, a4
				li                  x29, 10   
i0000000079:	srai                a4, gp, 40
i000000007a:	mulhsu              a4, a5, s6
i000000007b:	srai                a2, a2, 9 
i000000007c:	remw                s10, a6, zero
i000000007d:	subw                a1, a1, s0
i000000007e:	sd                  a2, 64(sp)          
i000000007f:	srli                t0, a0, 38
i0000000080:	fence                         
i0000000081:	fence                         
i0000000082:	lwu                 a0, 1148(sp)        
i0000000083:	srai                a1, a1, 14
i0000000084:	sd                  s7, 128(sp)         
i0000000085:	ld                  a2, 24(sp)          
i0000000086:	remuw               s11, tp, a3
i0000000087:	addi                sp, sp, -192
i0000000088:	addi                a0, s11, -473
i0000000089:	fence.i                       
i000000008a:	mulh                a2, a0, a2
i000000008b:	sw                  a4, 48(sp)          
i000000008c:	ld                  a4, -888(sp)        
i000000008d:	addi                s1, sp, 232
i000000008e:	srli                a0, a0, 9 
i000000008f:	srai                a2, a2, 10
				la                  sp, begin_signature
				li                  t1, 4696  
				add                 sp, sp, t1
i0000000090:	lhu                 a0, -1370(sp)       
i0000000091:	srlw                t2, t3, zero
i0000000092:	srai                a1, a1, 7 
i0000000093:	fence.i                       
i0000000094:	srli                a2, a0, 12
i0000000095:	add                 a5, zero, a2
i0000000096:	sraw                tp, a4, a2
i0000000097:	fence                         
i0000000098:	ld                  a4, 1784(sp)        
i0000000099:	remw                a2, a4, a2
i000000009a:	ld                  s7, 1672(sp)        
				la                  sp, begin_signature
				li                  t1, 3056  
				add                 sp, sp, t1
i000000009b:	ld                  a0, -504(sp)        
i000000009c:	mulw                a4, a4, a4
i000000009d:	ld                  a4, 32(sp)          
i000000009e:	remuw               a0, zero, a1
i000000009f:	sd                  a5, 8(sp)           
i00000000a0:	sraiw               t6, s1, 15
				srai                s1, s1, 15
				sw                  s1, 68(sp)          
				lw                  a4, 56(sp)          
				lwu                 s11, -1668(sp)      
				ori                 s8, s1, 1536
				remuw               a4, s1, a4
				lui                 s1, 67061 
	
b00000000a1:
				jal                 x0, i00000000ad     
	
				xor                 s1, s1, s1
				sw                  a5, 0(sp)           
				divuw               s5, a5, a5
				lw                  a5, 48(sp)          
				sw                  a5, 112(sp)         
				lhu                 a4, 1580(sp)        
				fence                         
i00000000a1:	mulw                a2, s5, s4
i00000000a2:	sw                  a4, 64(sp)          
i00000000a3:	lwu                 t1, -1832(sp)       
i00000000a4:	fence.i                       
i00000000a5:	addw                a0, a0, a0
i00000000a6:	sd                  a2, 80(sp)          
i00000000a7:	divu                a1, a2, a0
i00000000a8:	srai                a0, a4, 2 
i00000000a9:	addi                a5, sp, 148
i00000000aa:	fence.i                       
i00000000ab:	sllw                a0, a0, a0
i00000000ac:	sd                  a5, 72(sp)          
i00000000ad:	fence.i                       
i00000000ae:	ld                  s0, -1952(sp)       
i00000000af:	fence                         
i00000000b0:	divw                a2, s2, a6
i00000000b1:	addw                a5, a5, a3
i00000000b2:	addiw               a2, a2, 4 
i00000000b3:	divw                a0, a4, a2
i00000000b4:	lwu                 a0, 1692(sp)        
i00000000b5:	srai                s0, s0, 5 
				la                  sp, begin_signature
				li                  t1, 8024  
				add                 sp, sp, t1
i00000000b6:	sd                  s4, 1848(sp)        
i00000000b7:	srli                a0, a0, 8 
i00000000b8:	mulhsu              a2, a3, s8
i00000000b9:	sub                 a4, a4, s1
i00000000ba:	sraw                s4, a4, a4
i00000000bb:	andi                t6, a2, -1299
i00000000bc:	mulh                a0, s0, t0
i00000000bd:	or                  t6, s8, t2
i00000000be:	lbu                 t1, 856(sp)         
i00000000bf:	addw                a0, tp, tp
i00000000c0:	srli                a1, a1, 5 
i00000000c1:	add                 a7, a7, a0
i00000000c2:	mulw                a4, a4, a2
i00000000c3:	ld                  a0, 848(sp)         
i00000000c4:	srli                a3, a3, 7 
i00000000c5:	addi                s0, sp, 152
i00000000c6:	sb                  a2, 1841(sp)        
i00000000c7:	addw                a0, a0, s1
i00000000c8:	sd                  a2, 64(sp)          
				li                  x31, 9    
				li                  x29, 10   
				lw                  t3, 172(sp)         
				addiw               s0, s0, 15
				fence                         
				srai                s0, s0, 4 
				srli                a5, a5, 5 
				srli                a5, s0, 6 
				addi                s0, sp, 400
	
b00000000c9:
				pre_branch_macro                        
				blt                 x29, x31, i00000000de
				post_branch_macro                       
	
				mul                 s0, a4, s0
				addi                s0, s4, 1191
				slti                s0, a4, 362
				ld                  s8, 480(sp)         
				srli                a5, a5, 7 
				sltiu               a7, s0, -1179
				addi                s1, sp, 120
				li                  x29, 10   
i00000000c9:	rem                 a4, tp, a5
i00000000ca:	lw                  a2, 48(sp)          
i00000000cb:	srai                a2, a2, 28
i00000000cc:	div                 s7, a1, a5
i00000000cd:	auipc               s8, 56580 
i00000000ce:	add                 a4, zero, a0
i00000000cf:	fence                         
i00000000d0:	addw                s8, s11, s7
i00000000d1:	divw                a0, a2, a2
i00000000d2:	srai                s0, s0, 2 
i00000000d3:	srli                a0, a0, 11
i00000000d4:	and                 a5, a5, a2
i00000000d5:	sd                  s1, 80(sp)          
i00000000d6:	srli                a1, a1, 5 
i00000000d7:	addw                a2, a2, a1
				la                  sp, begin_signature
				li                  t1, 12704 
				add                 sp, sp, t1
i00000000d8:	ld                  s1, 728(sp)         
i00000000d9:	remw                a4, a4, a4
i00000000da:	remuw               a2, s5, t6
i00000000db:	srli                a2, a2, 7 
i00000000dc:	srli                a2, a2, 4 
i00000000dd:	addiw               a2, a2, -29
i00000000de:	divuw               a5, a0, a0
i00000000df:	lwu                 a2, 1444(sp)        
i00000000e0:	sltu                a7, a2, a2
i00000000e1:	lw                  s1, 16(sp)          
i00000000e2:	lw                  a1, 64(sp)          
i00000000e3:	sd                  s2, 1160(sp)        
i00000000e4:	lw                  a4, -1288(sp)       
i00000000e5:	addiw               a4, a4, -9
i00000000e6:	sh                  t0, 10(sp)          
i00000000e7:	sraw                a7, a0, a0
i00000000e8:	srlw                a2, s8, t5
i00000000e9:	addw                a2, a2, a3
i00000000ea:	srli                s5, t3, 31
i00000000eb:	srli                a2, a2, 25
i00000000ec:	sd                  a2, -1856(sp)       
i00000000ed:	srai                a4, a4, 14
i00000000ee:	slli                a0, a0, 2 
i00000000ef:	ld                  a5, 120(sp)         
				la                  sp, begin_signature
				li                  t1, 11336 
				add                 sp, sp, t1
i00000000f0:	sw                  t2, 100(sp)         
				li                  x31, 10   
				lw                  a5, 52(sp)          
				sd                  a7, -176(sp)        
				lui                 s1, 453800
				sllw                s8, s9, gp
				remw                t3, s3, s5
				lwu                 a4, -1216(sp)       
				sd                  s0, 24(sp)          
