
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401260 <.init>:
  401260:	stp	x29, x30, [sp, #-16]!
  401264:	mov	x29, sp
  401268:	bl	401640 <ferror@plt+0x60>
  40126c:	ldp	x29, x30, [sp], #16
  401270:	ret

Disassembly of section .plt:

0000000000401280 <mbrtowc@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <mbrtowc@plt>:
  4012a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <error@plt>:
  4012f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <__cxa_atexit@plt>:
  401300:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <lseek@plt>:
  401310:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <__fpending@plt>:
  401320:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <fclose@plt>:
  401340:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <nl_langinfo@plt>:
  401350:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <__strtol_internal@plt>:
  401370:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <bindtextdomain@plt>:
  401390:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <__libc_start_main@plt>:
  4013a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <__printf_chk@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <memset@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <__vfprintf_chk@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <__strtoul_internal@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <calloc@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <realloc@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <strrchr@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <mbsinit@plt>:
  401440:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <__overflow@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <memcmp@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <__fprintf_chk@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <iconv@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <uselocale@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fseeko@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strtold@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <mempcpy@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <fwrite@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <fflush@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <iconv_open@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <fputs_unlocked@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <__freading@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <iswprint@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <getenv@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <newlocale@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015e4:	ldr	x17, [x16, #416]
  4015e8:	add	x16, x16, #0x1a0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	mov	x29, #0x0                   	// #0
  4015f4:	mov	x30, #0x0                   	// #0
  4015f8:	mov	x5, x0
  4015fc:	ldr	x1, [sp]
  401600:	add	x2, sp, #0x8
  401604:	mov	x6, sp
  401608:	movz	x0, #0x0, lsl #48
  40160c:	movk	x0, #0x0, lsl #32
  401610:	movk	x0, #0x40, lsl #16
  401614:	movk	x0, #0x2258
  401618:	movz	x3, #0x0, lsl #48
  40161c:	movk	x3, #0x0, lsl #32
  401620:	movk	x3, #0x40, lsl #16
  401624:	movk	x3, #0x5e78
  401628:	movz	x4, #0x0, lsl #48
  40162c:	movk	x4, #0x0, lsl #32
  401630:	movk	x4, #0x40, lsl #16
  401634:	movk	x4, #0x5ef8
  401638:	bl	4013a0 <__libc_start_main@plt>
  40163c:	bl	401430 <abort@plt>
  401640:	adrp	x0, 418000 <ferror@plt+0x16a20>
  401644:	ldr	x0, [x0, #4064]
  401648:	cbz	x0, 401650 <ferror@plt+0x70>
  40164c:	b	401420 <__gmon_start__@plt>
  401650:	ret
  401654:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401658:	add	x0, x0, #0x220
  40165c:	adrp	x1, 419000 <ferror@plt+0x17a20>
  401660:	add	x1, x1, #0x220
  401664:	cmp	x0, x1
  401668:	b.eq	40169c <ferror@plt+0xbc>  // b.none
  40166c:	stp	x29, x30, [sp, #-32]!
  401670:	mov	x29, sp
  401674:	adrp	x0, 405000 <ferror@plt+0x3a20>
  401678:	ldr	x0, [x0, #3880]
  40167c:	str	x0, [sp, #24]
  401680:	mov	x1, x0
  401684:	cbz	x1, 401694 <ferror@plt+0xb4>
  401688:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40168c:	add	x0, x0, #0x220
  401690:	blr	x1
  401694:	ldp	x29, x30, [sp], #32
  401698:	ret
  40169c:	ret
  4016a0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4016a4:	add	x0, x0, #0x220
  4016a8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  4016ac:	add	x1, x1, #0x220
  4016b0:	sub	x0, x0, x1
  4016b4:	lsr	x1, x0, #63
  4016b8:	add	x0, x1, x0, asr #3
  4016bc:	cmp	xzr, x0, asr #1
  4016c0:	b.eq	4016f8 <ferror@plt+0x118>  // b.none
  4016c4:	stp	x29, x30, [sp, #-32]!
  4016c8:	mov	x29, sp
  4016cc:	asr	x1, x0, #1
  4016d0:	adrp	x0, 405000 <ferror@plt+0x3a20>
  4016d4:	ldr	x0, [x0, #3888]
  4016d8:	str	x0, [sp, #24]
  4016dc:	mov	x2, x0
  4016e0:	cbz	x2, 4016f0 <ferror@plt+0x110>
  4016e4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4016e8:	add	x0, x0, #0x220
  4016ec:	blr	x2
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	ret
  4016fc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401700:	ldrb	w0, [x0, #576]
  401704:	cbnz	w0, 401728 <ferror@plt+0x148>
  401708:	stp	x29, x30, [sp, #-16]!
  40170c:	mov	x29, sp
  401710:	bl	401654 <ferror@plt+0x74>
  401714:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401718:	mov	w1, #0x1                   	// #1
  40171c:	strb	w1, [x0, #576]
  401720:	ldp	x29, x30, [sp], #16
  401724:	ret
  401728:	ret
  40172c:	stp	x29, x30, [sp, #-16]!
  401730:	mov	x29, sp
  401734:	bl	4016a0 <ferror@plt+0xc0>
  401738:	ldp	x29, x30, [sp], #16
  40173c:	ret
  401740:	stp	x29, x30, [sp, #-48]!
  401744:	mov	x29, sp
  401748:	stp	x19, x20, [sp, #16]
  40174c:	str	x21, [sp, #32]
  401750:	mov	x21, x0
  401754:	mov	x19, x1
  401758:	bl	4015a0 <__errno_location@plt>
  40175c:	ldr	w20, [x0]
  401760:	cbnz	w20, 4017c4 <ferror@plt+0x1e4>
  401764:	ldrb	w0, [x19]
  401768:	cbz	w0, 4017b4 <ferror@plt+0x1d4>
  40176c:	cmp	x19, x21
  401770:	b.eq	4017f4 <ferror@plt+0x214>  // b.none
  401774:	mov	w2, #0x5                   	// #5
  401778:	adrp	x1, 405000 <ferror@plt+0x3a20>
  40177c:	add	x1, x1, #0xff0
  401780:	mov	x0, #0x0                   	// #0
  401784:	bl	401560 <dcgettext@plt>
  401788:	mov	x19, x0
  40178c:	mov	x0, x21
  401790:	bl	404b84 <ferror@plt+0x35a4>
  401794:	mov	x3, x0
  401798:	mov	x2, x19
  40179c:	mov	w1, #0x0                   	// #0
  4017a0:	mov	w0, #0x0                   	// #0
  4017a4:	bl	4012f0 <error@plt>
  4017a8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4017ac:	mov	w1, #0x1                   	// #1
  4017b0:	str	w1, [x0, #580]
  4017b4:	ldp	x19, x20, [sp, #16]
  4017b8:	ldr	x21, [sp, #32]
  4017bc:	ldp	x29, x30, [sp], #48
  4017c0:	ret
  4017c4:	mov	x0, x21
  4017c8:	bl	404b84 <ferror@plt+0x35a4>
  4017cc:	mov	x3, x0
  4017d0:	adrp	x2, 405000 <ferror@plt+0x3a20>
  4017d4:	add	x2, x2, #0xfc8
  4017d8:	mov	w1, w20
  4017dc:	mov	w0, #0x0                   	// #0
  4017e0:	bl	4012f0 <error@plt>
  4017e4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4017e8:	mov	w1, #0x1                   	// #1
  4017ec:	str	w1, [x0, #580]
  4017f0:	b	4017b4 <ferror@plt+0x1d4>
  4017f4:	mov	w2, #0x5                   	// #5
  4017f8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017fc:	add	x1, x1, #0xfd0
  401800:	mov	x0, #0x0                   	// #0
  401804:	bl	401560 <dcgettext@plt>
  401808:	mov	x19, x0
  40180c:	mov	x0, x21
  401810:	bl	404b84 <ferror@plt+0x35a4>
  401814:	mov	x3, x0
  401818:	mov	x2, x19
  40181c:	mov	w1, #0x0                   	// #0
  401820:	mov	w0, #0x0                   	// #0
  401824:	bl	4012f0 <error@plt>
  401828:	b	4017a8 <ferror@plt+0x1c8>
  40182c:	stp	x29, x30, [sp, #-48]!
  401830:	mov	x29, sp
  401834:	stp	x19, x20, [sp, #16]
  401838:	mov	x19, x0
  40183c:	ldrb	w0, [x0]
  401840:	cmp	w0, #0x22
  401844:	mov	w1, #0x27                  	// #39
  401848:	ccmp	w0, w1, #0x4, ne  // ne = any
  40184c:	b.ne	40189c <ferror@plt+0x2bc>  // b.any
  401850:	ldrb	w20, [x19, #1]
  401854:	cbz	w20, 40189c <ferror@plt+0x2bc>
  401858:	and	x20, x20, #0xff
  40185c:	ldrb	w0, [x19, #2]
  401860:	cbz	w0, 4018c8 <ferror@plt+0x2e8>
  401864:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401868:	ldrb	w0, [x0, #584]
  40186c:	cbnz	w0, 4018c8 <ferror@plt+0x2e8>
  401870:	mov	w2, #0x5                   	// #5
  401874:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401878:	add	x1, x1, #0x18
  40187c:	mov	x0, #0x0                   	// #0
  401880:	bl	401560 <dcgettext@plt>
  401884:	add	x3, x19, #0x2
  401888:	mov	x2, x0
  40188c:	mov	w1, #0x0                   	// #0
  401890:	mov	w0, #0x0                   	// #0
  401894:	bl	4012f0 <error@plt>
  401898:	b	4018c8 <ferror@plt+0x2e8>
  40189c:	bl	4015a0 <__errno_location@plt>
  4018a0:	str	wzr, [x0]
  4018a4:	mov	w3, #0x0                   	// #0
  4018a8:	mov	w2, #0x0                   	// #0
  4018ac:	add	x1, sp, #0x28
  4018b0:	mov	x0, x19
  4018b4:	bl	401370 <__strtol_internal@plt>
  4018b8:	mov	x20, x0
  4018bc:	ldr	x1, [sp, #40]
  4018c0:	mov	x0, x19
  4018c4:	bl	401740 <ferror@plt+0x160>
  4018c8:	mov	x0, x20
  4018cc:	ldp	x19, x20, [sp, #16]
  4018d0:	ldp	x29, x30, [sp], #48
  4018d4:	ret
  4018d8:	stp	x29, x30, [sp, #-64]!
  4018dc:	mov	x29, sp
  4018e0:	stp	x19, x20, [sp, #16]
  4018e4:	stp	x21, x22, [sp, #32]
  4018e8:	stp	x23, x24, [sp, #48]
  4018ec:	mov	x22, x0
  4018f0:	ldrb	w23, [x0, #1]
  4018f4:	cmp	w23, #0x78
  4018f8:	b.eq	401978 <ferror@plt+0x398>  // b.none
  4018fc:	and	w1, w1, #0xff
  401900:	add	x19, x0, #0x1
  401904:	sub	w0, w23, #0x30
  401908:	and	w0, w0, #0xff
  40190c:	cmp	w0, #0x7
  401910:	b.hi	401a70 <ferror@plt+0x490>  // b.pmore
  401914:	cmp	w23, #0x30
  401918:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40191c:	cinc	x2, x19, ne  // ne = any
  401920:	add	x19, x2, #0x3
  401924:	mov	w1, #0x0                   	// #0
  401928:	ldrb	w0, [x2]
  40192c:	sub	w3, w0, #0x30
  401930:	and	w3, w3, #0xff
  401934:	cmp	w3, #0x7
  401938:	b.hi	401a5c <ferror@plt+0x47c>  // b.pmore
  40193c:	sub	w0, w0, #0x30
  401940:	add	w1, w0, w1, lsl #3
  401944:	add	x2, x2, #0x1
  401948:	cmp	x2, x19
  40194c:	b.ne	401928 <ferror@plt+0x348>  // b.any
  401950:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401954:	ldr	x0, [x0, #560]
  401958:	ldr	x2, [x0, #40]
  40195c:	ldr	x3, [x0, #48]
  401960:	cmp	x2, x3
  401964:	b.cs	401a64 <ferror@plt+0x484>  // b.hs, b.nlast
  401968:	add	x3, x2, #0x1
  40196c:	str	x3, [x0, #40]
  401970:	strb	w1, [x2]
  401974:	b	401a10 <ferror@plt+0x430>
  401978:	add	x19, x0, #0x2
  40197c:	bl	4014b0 <__ctype_b_loc@plt>
  401980:	ldr	x4, [x0]
  401984:	mov	w3, #0x0                   	// #0
  401988:	mov	w1, #0x0                   	// #0
  40198c:	b	4019bc <ferror@plt+0x3dc>
  401990:	sub	w2, w0, #0x41
  401994:	and	w2, w2, #0xff
  401998:	sub	w5, w0, #0x37
  40199c:	sub	w0, w0, #0x30
  4019a0:	cmp	w2, #0x5
  4019a4:	csel	w0, w0, w5, hi  // hi = pmore
  4019a8:	add	w1, w1, w0
  4019ac:	add	w3, w3, #0x1
  4019b0:	add	x19, x19, #0x1
  4019b4:	cmp	w3, #0x2
  4019b8:	b.eq	4019ec <ferror@plt+0x40c>  // b.none
  4019bc:	ldrb	w0, [x19]
  4019c0:	and	x2, x0, #0xff
  4019c4:	ldrh	w2, [x4, x2, lsl #1]
  4019c8:	tbz	w2, #12, 4019e8 <ferror@plt+0x408>
  4019cc:	lsl	w1, w1, #4
  4019d0:	sub	w2, w0, #0x61
  4019d4:	and	w2, w2, #0xff
  4019d8:	cmp	w2, #0x5
  4019dc:	b.hi	401990 <ferror@plt+0x3b0>  // b.pmore
  4019e0:	sub	w0, w0, #0x57
  4019e4:	b	4019a8 <ferror@plt+0x3c8>
  4019e8:	cbz	w3, 401a2c <ferror@plt+0x44c>
  4019ec:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4019f0:	ldr	x0, [x0, #560]
  4019f4:	ldr	x2, [x0, #40]
  4019f8:	ldr	x3, [x0, #48]
  4019fc:	cmp	x2, x3
  401a00:	b.cs	401a50 <ferror@plt+0x470>  // b.hs, b.nlast
  401a04:	add	x3, x2, #0x1
  401a08:	str	x3, [x0, #40]
  401a0c:	strb	w1, [x2]
  401a10:	sub	x0, x19, x22
  401a14:	sub	w0, w0, #0x1
  401a18:	ldp	x19, x20, [sp, #16]
  401a1c:	ldp	x21, x22, [sp, #32]
  401a20:	ldp	x23, x24, [sp, #48]
  401a24:	ldp	x29, x30, [sp], #64
  401a28:	ret
  401a2c:	mov	w2, #0x5                   	// #5
  401a30:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a34:	add	x1, x1, #0x68
  401a38:	mov	x0, #0x0                   	// #0
  401a3c:	bl	401560 <dcgettext@plt>
  401a40:	mov	x2, x0
  401a44:	mov	w1, #0x0                   	// #0
  401a48:	mov	w0, #0x1                   	// #1
  401a4c:	bl	4012f0 <error@plt>
  401a50:	and	w1, w1, #0xff
  401a54:	bl	401450 <__overflow@plt>
  401a58:	b	401a10 <ferror@plt+0x430>
  401a5c:	mov	x19, x2
  401a60:	b	401950 <ferror@plt+0x370>
  401a64:	and	w1, w1, #0xff
  401a68:	bl	401450 <__overflow@plt>
  401a6c:	b	401a10 <ferror@plt+0x430>
  401a70:	cbz	w23, 401e08 <ferror@plt+0x828>
  401a74:	mov	w1, w23
  401a78:	adrp	x0, 406000 <ferror@plt+0x4a20>
  401a7c:	add	x0, x0, #0x90
  401a80:	bl	401520 <strchr@plt>
  401a84:	cbz	x0, 401cdc <ferror@plt+0x6fc>
  401a88:	add	x19, x22, #0x2
  401a8c:	cmp	w23, #0x66
  401a90:	b.eq	401be8 <ferror@plt+0x608>  // b.none
  401a94:	b.hi	401b14 <ferror@plt+0x534>  // b.pmore
  401a98:	cmp	w23, #0x63
  401a9c:	b.eq	401bd4 <ferror@plt+0x5f4>  // b.none
  401aa0:	b.ls	401ad8 <ferror@plt+0x4f8>  // b.plast
  401aa4:	cmp	w23, #0x65
  401aa8:	b.ne	401ca8 <ferror@plt+0x6c8>  // b.any
  401aac:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401ab0:	ldr	x0, [x0, #560]
  401ab4:	ldr	x1, [x0, #40]
  401ab8:	ldr	x2, [x0, #48]
  401abc:	cmp	x1, x2
  401ac0:	b.cs	401bdc <ferror@plt+0x5fc>  // b.hs, b.nlast
  401ac4:	add	x2, x1, #0x1
  401ac8:	str	x2, [x0, #40]
  401acc:	mov	w0, #0x1b                  	// #27
  401ad0:	strb	w0, [x1]
  401ad4:	b	401a10 <ferror@plt+0x430>
  401ad8:	cmp	w23, #0x61
  401adc:	b.eq	401b90 <ferror@plt+0x5b0>  // b.none
  401ae0:	cmp	w23, #0x62
  401ae4:	b.ne	401ca8 <ferror@plt+0x6c8>  // b.any
  401ae8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401aec:	ldr	x0, [x0, #560]
  401af0:	ldr	x1, [x0, #40]
  401af4:	ldr	x2, [x0, #48]
  401af8:	cmp	x1, x2
  401afc:	b.cs	401bc8 <ferror@plt+0x5e8>  // b.hs, b.nlast
  401b00:	add	x2, x1, #0x1
  401b04:	str	x2, [x0, #40]
  401b08:	mov	w0, #0x8                   	// #8
  401b0c:	strb	w0, [x1]
  401b10:	b	401a10 <ferror@plt+0x430>
  401b14:	cmp	w23, #0x74
  401b18:	b.eq	401c64 <ferror@plt+0x684>  // b.none
  401b1c:	b.ls	401b54 <ferror@plt+0x574>  // b.plast
  401b20:	cmp	w23, #0x76
  401b24:	b.ne	401ca8 <ferror@plt+0x6c8>  // b.any
  401b28:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401b2c:	ldr	x0, [x0, #560]
  401b30:	ldr	x1, [x0, #40]
  401b34:	ldr	x2, [x0, #48]
  401b38:	cmp	x1, x2
  401b3c:	b.cs	401c9c <ferror@plt+0x6bc>  // b.hs, b.nlast
  401b40:	add	x2, x1, #0x1
  401b44:	str	x2, [x0, #40]
  401b48:	mov	w0, #0xb                   	// #11
  401b4c:	strb	w0, [x1]
  401b50:	b	401a10 <ferror@plt+0x430>
  401b54:	cmp	w23, #0x6e
  401b58:	b.eq	401c20 <ferror@plt+0x640>  // b.none
  401b5c:	cmp	w23, #0x72
  401b60:	b.ne	401ca8 <ferror@plt+0x6c8>  // b.any
  401b64:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401b68:	ldr	x0, [x0, #560]
  401b6c:	ldr	x1, [x0, #40]
  401b70:	ldr	x2, [x0, #48]
  401b74:	cmp	x1, x2
  401b78:	b.cs	401c58 <ferror@plt+0x678>  // b.hs, b.nlast
  401b7c:	add	x2, x1, #0x1
  401b80:	str	x2, [x0, #40]
  401b84:	mov	w0, #0xd                   	// #13
  401b88:	strb	w0, [x1]
  401b8c:	b	401a10 <ferror@plt+0x430>
  401b90:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401b94:	ldr	x0, [x0, #560]
  401b98:	ldr	x1, [x0, #40]
  401b9c:	ldr	x2, [x0, #48]
  401ba0:	cmp	x1, x2
  401ba4:	b.cs	401bbc <ferror@plt+0x5dc>  // b.hs, b.nlast
  401ba8:	add	x2, x1, #0x1
  401bac:	str	x2, [x0, #40]
  401bb0:	mov	w0, #0x7                   	// #7
  401bb4:	strb	w0, [x1]
  401bb8:	b	401a10 <ferror@plt+0x430>
  401bbc:	mov	w1, #0x7                   	// #7
  401bc0:	bl	401450 <__overflow@plt>
  401bc4:	b	401a10 <ferror@plt+0x430>
  401bc8:	mov	w1, #0x8                   	// #8
  401bcc:	bl	401450 <__overflow@plt>
  401bd0:	b	401a10 <ferror@plt+0x430>
  401bd4:	mov	w0, #0x0                   	// #0
  401bd8:	bl	4012e0 <exit@plt>
  401bdc:	mov	w1, #0x1b                  	// #27
  401be0:	bl	401450 <__overflow@plt>
  401be4:	b	401a10 <ferror@plt+0x430>
  401be8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401bec:	ldr	x0, [x0, #560]
  401bf0:	ldr	x1, [x0, #40]
  401bf4:	ldr	x2, [x0, #48]
  401bf8:	cmp	x1, x2
  401bfc:	b.cs	401c14 <ferror@plt+0x634>  // b.hs, b.nlast
  401c00:	add	x2, x1, #0x1
  401c04:	str	x2, [x0, #40]
  401c08:	mov	w0, #0xc                   	// #12
  401c0c:	strb	w0, [x1]
  401c10:	b	401a10 <ferror@plt+0x430>
  401c14:	mov	w1, #0xc                   	// #12
  401c18:	bl	401450 <__overflow@plt>
  401c1c:	b	401a10 <ferror@plt+0x430>
  401c20:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401c24:	ldr	x0, [x0, #560]
  401c28:	ldr	x1, [x0, #40]
  401c2c:	ldr	x2, [x0, #48]
  401c30:	cmp	x1, x2
  401c34:	b.cs	401c4c <ferror@plt+0x66c>  // b.hs, b.nlast
  401c38:	add	x2, x1, #0x1
  401c3c:	str	x2, [x0, #40]
  401c40:	mov	w0, #0xa                   	// #10
  401c44:	strb	w0, [x1]
  401c48:	b	401a10 <ferror@plt+0x430>
  401c4c:	mov	w1, #0xa                   	// #10
  401c50:	bl	401450 <__overflow@plt>
  401c54:	b	401a10 <ferror@plt+0x430>
  401c58:	mov	w1, #0xd                   	// #13
  401c5c:	bl	401450 <__overflow@plt>
  401c60:	b	401a10 <ferror@plt+0x430>
  401c64:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401c68:	ldr	x0, [x0, #560]
  401c6c:	ldr	x1, [x0, #40]
  401c70:	ldr	x2, [x0, #48]
  401c74:	cmp	x1, x2
  401c78:	b.cs	401c90 <ferror@plt+0x6b0>  // b.hs, b.nlast
  401c7c:	add	x2, x1, #0x1
  401c80:	str	x2, [x0, #40]
  401c84:	mov	w0, #0x9                   	// #9
  401c88:	strb	w0, [x1]
  401c8c:	b	401a10 <ferror@plt+0x430>
  401c90:	mov	w1, #0x9                   	// #9
  401c94:	bl	401450 <__overflow@plt>
  401c98:	b	401a10 <ferror@plt+0x430>
  401c9c:	mov	w1, #0xb                   	// #11
  401ca0:	bl	401450 <__overflow@plt>
  401ca4:	b	401a10 <ferror@plt+0x430>
  401ca8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401cac:	ldr	x0, [x0, #560]
  401cb0:	ldr	x1, [x0, #40]
  401cb4:	ldr	x2, [x0, #48]
  401cb8:	cmp	x1, x2
  401cbc:	b.cs	401cd0 <ferror@plt+0x6f0>  // b.hs, b.nlast
  401cc0:	add	x2, x1, #0x1
  401cc4:	str	x2, [x0, #40]
  401cc8:	strb	w23, [x1]
  401ccc:	b	401a10 <ferror@plt+0x430>
  401cd0:	mov	w1, w23
  401cd4:	bl	401450 <__overflow@plt>
  401cd8:	b	401a10 <ferror@plt+0x430>
  401cdc:	and	w0, w23, #0xffffffdf
  401ce0:	and	w0, w0, #0xff
  401ce4:	cmp	w0, #0x55
  401ce8:	b.ne	401e08 <ferror@plt+0x828>  // b.any
  401cec:	cmp	w23, #0x75
  401cf0:	mov	w24, #0x4                   	// #4
  401cf4:	mov	w0, #0x8                   	// #8
  401cf8:	csel	w24, w24, w0, eq  // eq = none
  401cfc:	add	x21, x22, #0x2
  401d00:	bl	4014b0 <__ctype_b_loc@plt>
  401d04:	ldr	x3, [x0]
  401d08:	sub	w19, w24, #0x1
  401d0c:	add	x19, x19, #0x3
  401d10:	add	x19, x22, x19
  401d14:	mov	w20, #0x0                   	// #0
  401d18:	b	401d68 <ferror@plt+0x788>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401d24:	add	x1, x1, #0x68
  401d28:	mov	x0, #0x0                   	// #0
  401d2c:	bl	401560 <dcgettext@plt>
  401d30:	mov	x2, x0
  401d34:	mov	w1, #0x0                   	// #0
  401d38:	mov	w0, #0x1                   	// #1
  401d3c:	bl	4012f0 <error@plt>
  401d40:	sub	w0, w2, #0x41
  401d44:	and	w0, w0, #0xff
  401d48:	sub	w1, w2, #0x37
  401d4c:	sub	w2, w2, #0x30
  401d50:	cmp	w0, #0x5
  401d54:	csel	w2, w2, w1, hi  // hi = pmore
  401d58:	add	w20, w20, w2
  401d5c:	add	x21, x21, #0x1
  401d60:	cmp	x21, x19
  401d64:	b.eq	401d94 <ferror@plt+0x7b4>  // b.none
  401d68:	ldrb	w2, [x21]
  401d6c:	and	x0, x2, #0xff
  401d70:	ldrh	w0, [x3, x0, lsl #1]
  401d74:	tbz	w0, #12, 401d1c <ferror@plt+0x73c>
  401d78:	lsl	w20, w20, #4
  401d7c:	sub	w1, w2, #0x61
  401d80:	and	w1, w1, #0xff
  401d84:	cmp	w1, #0x5
  401d88:	b.hi	401d40 <ferror@plt+0x760>  // b.pmore
  401d8c:	sub	w2, w2, #0x57
  401d90:	b	401d58 <ferror@plt+0x778>
  401d94:	cmp	w20, #0x9f
  401d98:	mov	w0, #0x24                  	// #36
  401d9c:	ccmp	w20, w0, #0x4, ls  // ls = plast
  401da0:	b.eq	401db0 <ferror@plt+0x7d0>  // b.none
  401da4:	and	w0, w20, #0xffffffdf
  401da8:	cmp	w0, #0x40
  401dac:	b.ne	401dd8 <ferror@plt+0x7f8>  // b.any
  401db0:	sub	w0, w20, #0xd, lsl #12
  401db4:	sub	w0, w0, #0x800
  401db8:	cmp	w0, #0x7ff
  401dbc:	b.ls	401dd8 <ferror@plt+0x7f8>  // b.plast
  401dc0:	mov	w2, #0x0                   	// #0
  401dc4:	mov	w1, w20
  401dc8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401dcc:	ldr	x0, [x0, #560]
  401dd0:	bl	404ea4 <ferror@plt+0x38c4>
  401dd4:	b	401a10 <ferror@plt+0x430>
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401de0:	add	x1, x1, #0xa0
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	bl	401560 <dcgettext@plt>
  401dec:	mov	w5, w20
  401df0:	mov	w4, w24
  401df4:	mov	w3, w23
  401df8:	mov	x2, x0
  401dfc:	mov	w1, #0x0                   	// #0
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	bl	4012f0 <error@plt>
  401e08:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401e0c:	ldr	x0, [x0, #560]
  401e10:	ldr	x1, [x0, #40]
  401e14:	ldr	x2, [x0, #48]
  401e18:	cmp	x1, x2
  401e1c:	b.cs	401e64 <ferror@plt+0x884>  // b.hs, b.nlast
  401e20:	add	x2, x1, #0x1
  401e24:	str	x2, [x0, #40]
  401e28:	mov	w0, #0x5c                  	// #92
  401e2c:	strb	w0, [x1]
  401e30:	ldrb	w1, [x22, #1]
  401e34:	cbz	w1, 401a10 <ferror@plt+0x430>
  401e38:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401e3c:	ldr	x0, [x0, #560]
  401e40:	ldr	x2, [x0, #40]
  401e44:	ldr	x3, [x0, #48]
  401e48:	cmp	x2, x3
  401e4c:	b.cs	401e70 <ferror@plt+0x890>  // b.hs, b.nlast
  401e50:	add	x3, x2, #0x1
  401e54:	str	x3, [x0, #40]
  401e58:	strb	w1, [x2]
  401e5c:	add	x19, x22, #0x2
  401e60:	b	401a10 <ferror@plt+0x430>
  401e64:	mov	w1, #0x5c                  	// #92
  401e68:	bl	401450 <__overflow@plt>
  401e6c:	b	401e30 <ferror@plt+0x850>
  401e70:	bl	401450 <__overflow@plt>
  401e74:	b	401e5c <ferror@plt+0x87c>
  401e78:	stp	x29, x30, [sp, #-160]!
  401e7c:	mov	x29, sp
  401e80:	stp	x19, x20, [sp, #16]
  401e84:	str	x21, [sp, #32]
  401e88:	mov	w19, w0
  401e8c:	cbz	w0, 401ecc <ferror@plt+0x8ec>
  401e90:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401e94:	ldr	x20, [x0, #552]
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401ea0:	add	x1, x1, #0xe8
  401ea4:	mov	x0, #0x0                   	// #0
  401ea8:	bl	401560 <dcgettext@plt>
  401eac:	adrp	x1, 419000 <ferror@plt+0x17a20>
  401eb0:	ldr	x3, [x1, #608]
  401eb4:	mov	x2, x0
  401eb8:	mov	w1, #0x1                   	// #1
  401ebc:	mov	x0, x20
  401ec0:	bl	401480 <__fprintf_chk@plt>
  401ec4:	mov	w0, w19
  401ec8:	bl	4012e0 <exit@plt>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401ed4:	add	x1, x1, #0x110
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	bl	401560 <dcgettext@plt>
  401ee0:	adrp	x1, 419000 <ferror@plt+0x17a20>
  401ee4:	ldr	x2, [x1, #608]
  401ee8:	mov	x3, x2
  401eec:	mov	x1, x0
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	bl	4013b0 <__printf_chk@plt>
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f00:	add	x1, x1, #0x148
  401f04:	mov	x0, #0x0                   	// #0
  401f08:	bl	401560 <dcgettext@plt>
  401f0c:	adrp	x20, 419000 <ferror@plt+0x17a20>
  401f10:	ldr	x1, [x20, #560]
  401f14:	bl	401570 <fputs_unlocked@plt>
  401f18:	mov	w2, #0x5                   	// #5
  401f1c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f20:	add	x1, x1, #0x198
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	bl	401560 <dcgettext@plt>
  401f2c:	ldr	x1, [x20, #560]
  401f30:	bl	401570 <fputs_unlocked@plt>
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f3c:	add	x1, x1, #0x1c8
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	bl	401560 <dcgettext@plt>
  401f48:	ldr	x1, [x20, #560]
  401f4c:	bl	401570 <fputs_unlocked@plt>
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f58:	add	x1, x1, #0x200
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	bl	401560 <dcgettext@plt>
  401f64:	ldr	x1, [x20, #560]
  401f68:	bl	401570 <fputs_unlocked@plt>
  401f6c:	mov	w2, #0x5                   	// #5
  401f70:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f74:	add	x1, x1, #0x268
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	bl	401560 <dcgettext@plt>
  401f80:	ldr	x1, [x20, #560]
  401f84:	bl	401570 <fputs_unlocked@plt>
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401f90:	add	x1, x1, #0x350
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	bl	401560 <dcgettext@plt>
  401f9c:	ldr	x1, [x20, #560]
  401fa0:	bl	401570 <fputs_unlocked@plt>
  401fa4:	mov	w2, #0x5                   	// #5
  401fa8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401fac:	add	x1, x1, #0x450
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	bl	401560 <dcgettext@plt>
  401fb8:	ldr	x1, [x20, #560]
  401fbc:	bl	401570 <fputs_unlocked@plt>
  401fc0:	mov	w2, #0x5                   	// #5
  401fc4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401fc8:	add	x1, x1, #0x610
  401fcc:	mov	x0, #0x0                   	// #0
  401fd0:	bl	401560 <dcgettext@plt>
  401fd4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401fd8:	add	x2, x2, #0xd0
  401fdc:	mov	x1, x0
  401fe0:	mov	w0, #0x1                   	// #1
  401fe4:	bl	4013b0 <__printf_chk@plt>
  401fe8:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401fec:	add	x2, x2, #0x8d0
  401ff0:	ldr	x1, [x2]
  401ff4:	ldr	x0, [x2, #8]
  401ff8:	str	x1, [sp, #48]
  401ffc:	str	x0, [sp, #56]
  402000:	ldp	x4, x5, [x2, #16]
  402004:	stp	x4, x5, [sp, #64]
  402008:	ldp	x4, x5, [x2, #32]
  40200c:	stp	x4, x5, [sp, #80]
  402010:	ldp	x4, x5, [x2, #48]
  402014:	stp	x4, x5, [sp, #96]
  402018:	ldp	x4, x5, [x2, #64]
  40201c:	stp	x4, x5, [sp, #112]
  402020:	ldp	x4, x5, [x2, #80]
  402024:	stp	x4, x5, [sp, #128]
  402028:	ldp	x2, x3, [x2, #96]
  40202c:	stp	x2, x3, [sp, #144]
  402030:	add	x20, sp, #0x30
  402034:	cbz	x1, 402058 <ferror@plt+0xa78>
  402038:	add	x20, sp, #0x30
  40203c:	adrp	x21, 406000 <ferror@plt+0x4a20>
  402040:	add	x21, x21, #0xd0
  402044:	mov	x0, x21
  402048:	bl	401490 <strcmp@plt>
  40204c:	cbz	w0, 402058 <ferror@plt+0xa78>
  402050:	ldr	x1, [x20, #16]!
  402054:	cbnz	x1, 402044 <ferror@plt+0xa64>
  402058:	ldr	x20, [x20, #8]
  40205c:	cbz	x20, 4021ac <ferror@plt+0xbcc>
  402060:	mov	w2, #0x5                   	// #5
  402064:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402068:	add	x1, x1, #0x6d0
  40206c:	mov	x0, #0x0                   	// #0
  402070:	bl	401560 <dcgettext@plt>
  402074:	adrp	x3, 406000 <ferror@plt+0x4a20>
  402078:	add	x3, x3, #0x6e8
  40207c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402080:	add	x2, x2, #0x710
  402084:	mov	x1, x0
  402088:	mov	w0, #0x1                   	// #1
  40208c:	bl	4013b0 <__printf_chk@plt>
  402090:	mov	x1, #0x0                   	// #0
  402094:	mov	w0, #0x5                   	// #5
  402098:	bl	4015d0 <setlocale@plt>
  40209c:	cbz	x0, 4020b4 <ferror@plt+0xad4>
  4020a0:	mov	x2, #0x3                   	// #3
  4020a4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4020a8:	add	x1, x1, #0x720
  4020ac:	bl	401380 <strncmp@plt>
  4020b0:	cbnz	w0, 402130 <ferror@plt+0xb50>
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4020bc:	add	x1, x1, #0x770
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	bl	401560 <dcgettext@plt>
  4020c8:	adrp	x21, 406000 <ferror@plt+0x4a20>
  4020cc:	add	x21, x21, #0xd0
  4020d0:	mov	x3, x21
  4020d4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4020d8:	add	x2, x2, #0x6e8
  4020dc:	mov	x1, x0
  4020e0:	mov	w0, #0x1                   	// #1
  4020e4:	bl	4013b0 <__printf_chk@plt>
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4020f0:	add	x1, x1, #0x790
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	bl	401560 <dcgettext@plt>
  4020fc:	mov	x1, x0
  402100:	adrp	x3, 406000 <ferror@plt+0x4a20>
  402104:	add	x0, x3, #0x190
  402108:	adrp	x3, 406000 <ferror@plt+0x4a20>
  40210c:	add	x3, x3, #0xd8
  402110:	cmp	x20, x21
  402114:	csel	x3, x3, x0, eq  // eq = none
  402118:	mov	x2, x20
  40211c:	mov	w0, #0x1                   	// #1
  402120:	bl	4013b0 <__printf_chk@plt>
  402124:	b	401ec4 <ferror@plt+0x8e4>
  402128:	adrp	x20, 406000 <ferror@plt+0x4a20>
  40212c:	add	x20, x20, #0xd0
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402138:	add	x1, x1, #0x728
  40213c:	mov	x0, #0x0                   	// #0
  402140:	bl	401560 <dcgettext@plt>
  402144:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402148:	ldr	x1, [x1, #560]
  40214c:	bl	401570 <fputs_unlocked@plt>
  402150:	b	4020b4 <ferror@plt+0xad4>
  402154:	mov	w2, #0x5                   	// #5
  402158:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40215c:	add	x1, x1, #0x770
  402160:	mov	x0, #0x0                   	// #0
  402164:	bl	401560 <dcgettext@plt>
  402168:	adrp	x20, 406000 <ferror@plt+0x4a20>
  40216c:	add	x20, x20, #0xd0
  402170:	mov	x3, x20
  402174:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402178:	add	x2, x2, #0x6e8
  40217c:	mov	x1, x0
  402180:	mov	w0, #0x1                   	// #1
  402184:	bl	4013b0 <__printf_chk@plt>
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402190:	add	x1, x1, #0x790
  402194:	mov	x0, #0x0                   	// #0
  402198:	bl	401560 <dcgettext@plt>
  40219c:	mov	x1, x0
  4021a0:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4021a4:	add	x3, x2, #0xd8
  4021a8:	b	402118 <ferror@plt+0xb38>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4021b4:	add	x1, x1, #0x6d0
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	bl	401560 <dcgettext@plt>
  4021c0:	adrp	x3, 406000 <ferror@plt+0x4a20>
  4021c4:	add	x3, x3, #0x6e8
  4021c8:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4021cc:	add	x2, x2, #0x710
  4021d0:	mov	x1, x0
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	bl	4013b0 <__printf_chk@plt>
  4021dc:	mov	x1, #0x0                   	// #0
  4021e0:	mov	w0, #0x5                   	// #5
  4021e4:	bl	4015d0 <setlocale@plt>
  4021e8:	cbz	x0, 402154 <ferror@plt+0xb74>
  4021ec:	mov	x2, #0x3                   	// #3
  4021f0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4021f4:	add	x1, x1, #0x720
  4021f8:	bl	401380 <strncmp@plt>
  4021fc:	cbnz	w0, 402128 <ferror@plt+0xb48>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402208:	add	x1, x1, #0x770
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	401560 <dcgettext@plt>
  402214:	adrp	x20, 406000 <ferror@plt+0x4a20>
  402218:	add	x20, x20, #0xd0
  40221c:	mov	x3, x20
  402220:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402224:	add	x2, x2, #0x6e8
  402228:	mov	x1, x0
  40222c:	mov	w0, #0x1                   	// #1
  402230:	bl	4013b0 <__printf_chk@plt>
  402234:	mov	w2, #0x5                   	// #5
  402238:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40223c:	add	x1, x1, #0x790
  402240:	mov	x0, #0x0                   	// #0
  402244:	bl	401560 <dcgettext@plt>
  402248:	mov	x1, x0
  40224c:	adrp	x3, 406000 <ferror@plt+0x4a20>
  402250:	add	x3, x3, #0xd8
  402254:	b	402118 <ferror@plt+0xb38>
  402258:	stp	x29, x30, [sp, #-432]!
  40225c:	mov	x29, sp
  402260:	stp	x19, x20, [sp, #16]
  402264:	stp	x21, x22, [sp, #32]
  402268:	mov	w20, w0
  40226c:	mov	x19, x1
  402270:	ldr	x0, [x1]
  402274:	bl	4030cc <ferror@plt+0x1aec>
  402278:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40227c:	add	x1, x1, #0x190
  402280:	mov	w0, #0x6                   	// #6
  402284:	bl	4015d0 <setlocale@plt>
  402288:	adrp	x21, 405000 <ferror@plt+0x3a20>
  40228c:	add	x21, x21, #0xf50
  402290:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402294:	add	x1, x1, #0x7d8
  402298:	mov	x0, x21
  40229c:	bl	401390 <bindtextdomain@plt>
  4022a0:	mov	x0, x21
  4022a4:	bl	401470 <textdomain@plt>
  4022a8:	adrp	x0, 402000 <ferror@plt+0xa20>
  4022ac:	add	x0, x0, #0xfe8
  4022b0:	bl	405f00 <ferror@plt+0x4920>
  4022b4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4022b8:	add	x21, x0, #0x244
  4022bc:	str	wzr, [x0, #580]
  4022c0:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4022c4:	add	x0, x0, #0x7f0
  4022c8:	bl	4015b0 <getenv@plt>
  4022cc:	cmp	x0, #0x0
  4022d0:	cset	w0, ne  // ne = any
  4022d4:	strb	w0, [x21, #4]
  4022d8:	cmp	w20, #0x2
  4022dc:	b.eq	402320 <ferror@plt+0xd40>  // b.none
  4022e0:	stp	x23, x24, [sp, #48]
  4022e4:	stp	x25, x26, [sp, #64]
  4022e8:	stp	x27, x28, [sp, #80]
  4022ec:	cmp	w20, #0x1
  4022f0:	b.gt	4023b8 <ferror@plt+0xdd8>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4022fc:	add	x1, x1, #0x830
  402300:	mov	x0, #0x0                   	// #0
  402304:	bl	401560 <dcgettext@plt>
  402308:	mov	x2, x0
  40230c:	mov	w1, #0x0                   	// #0
  402310:	mov	w0, #0x0                   	// #0
  402314:	bl	4012f0 <error@plt>
  402318:	mov	w0, #0x1                   	// #1
  40231c:	bl	401e78 <ferror@plt+0x898>
  402320:	ldr	x21, [x19, #8]
  402324:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402328:	add	x1, x1, #0x800
  40232c:	mov	x0, x21
  402330:	bl	401490 <strcmp@plt>
  402334:	cbz	w0, 402374 <ferror@plt+0xd94>
  402338:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40233c:	add	x1, x1, #0x808
  402340:	mov	x0, x21
  402344:	bl	401490 <strcmp@plt>
  402348:	mov	w21, w0
  40234c:	cbz	w0, 402384 <ferror@plt+0xda4>
  402350:	stp	x23, x24, [sp, #48]
  402354:	stp	x25, x26, [sp, #64]
  402358:	stp	x27, x28, [sp, #80]
  40235c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402360:	add	x1, x1, #0x828
  402364:	ldr	x0, [x19, #8]
  402368:	bl	401490 <strcmp@plt>
  40236c:	cbnz	w0, 4023dc <ferror@plt+0xdfc>
  402370:	b	4022f4 <ferror@plt+0xd14>
  402374:	stp	x23, x24, [sp, #48]
  402378:	stp	x25, x26, [sp, #64]
  40237c:	stp	x27, x28, [sp, #80]
  402380:	bl	401e78 <ferror@plt+0x898>
  402384:	mov	x5, #0x0                   	// #0
  402388:	adrp	x4, 406000 <ferror@plt+0x4a20>
  40238c:	add	x4, x4, #0x818
  402390:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402394:	ldr	x3, [x0, #440]
  402398:	adrp	x2, 406000 <ferror@plt+0x4a20>
  40239c:	add	x2, x2, #0x710
  4023a0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4023a4:	add	x1, x1, #0xd0
  4023a8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4023ac:	ldr	x0, [x0, #560]
  4023b0:	bl	40541c <ferror@plt+0x3e3c>
  4023b4:	b	402468 <ferror@plt+0xe88>
  4023b8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4023bc:	add	x1, x1, #0x828
  4023c0:	ldr	x0, [x19, #8]
  4023c4:	bl	401490 <strcmp@plt>
  4023c8:	cbnz	w0, 4023dc <ferror@plt+0xdfc>
  4023cc:	sub	w20, w20, #0x1
  4023d0:	add	x19, x19, #0x8
  4023d4:	cmp	w20, #0x1
  4023d8:	b.le	4022f4 <ferror@plt+0xd14>
  4023dc:	ldr	x0, [x19, #8]
  4023e0:	str	x0, [sp, #136]
  4023e4:	sub	w0, w20, #0x2
  4023e8:	str	w0, [sp, #108]
  4023ec:	add	x0, x19, #0x10
  4023f0:	str	x0, [sp, #96]
  4023f4:	mov	w23, #0x1                   	// #1
  4023f8:	mov	w26, w23
  4023fc:	b	402ed0 <ferror@plt+0x18f0>
  402400:	add	x25, x24, #0x1
  402404:	ldrb	w0, [x24, #1]
  402408:	cmp	w0, #0x25
  40240c:	b.eq	40247c <ferror@plt+0xe9c>  // b.none
  402410:	cmp	w0, #0x62
  402414:	b.eq	4024b4 <ferror@plt+0xed4>  // b.none
  402418:	cmp	w0, #0x71
  40241c:	b.ne	402558 <ferror@plt+0xf78>  // b.any
  402420:	cmp	w27, #0x0
  402424:	b.gt	402538 <ferror@plt+0xf58>
  402428:	add	x0, x24, #0x2
  40242c:	ldrb	w1, [x24, #2]
  402430:	cbnz	w1, 402e58 <ferror@plt+0x1878>
  402434:	ldr	w0, [sp, #108]
  402438:	sub	w0, w0, w27
  40243c:	ldr	x1, [sp, #96]
  402440:	add	x0, x1, w0, sxtw #3
  402444:	str	x0, [sp, #96]
  402448:	cmp	w27, #0x0
  40244c:	cset	w1, gt
  402450:	cbnz	w1, 402ef4 <ferror@plt+0x1914>
  402454:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402458:	ldr	w21, [x0, #580]
  40245c:	ldp	x23, x24, [sp, #48]
  402460:	ldp	x25, x26, [sp, #64]
  402464:	ldp	x27, x28, [sp, #80]
  402468:	mov	w0, w21
  40246c:	ldp	x19, x20, [sp, #16]
  402470:	ldp	x21, x22, [sp, #32]
  402474:	ldp	x29, x30, [sp], #432
  402478:	ret
  40247c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402480:	ldr	x0, [x0, #560]
  402484:	ldr	x1, [x0, #40]
  402488:	ldr	x2, [x0, #48]
  40248c:	cmp	x1, x2
  402490:	b.cs	4024a8 <ferror@plt+0xec8>  // b.hs, b.nlast
  402494:	add	x2, x1, #0x1
  402498:	str	x2, [x0, #40]
  40249c:	mov	w0, #0x25                  	// #37
  4024a0:	strb	w0, [x1]
  4024a4:	b	402e4c <ferror@plt+0x186c>
  4024a8:	mov	w1, #0x25                  	// #37
  4024ac:	bl	401450 <__overflow@plt>
  4024b0:	b	402e4c <ferror@plt+0x186c>
  4024b4:	cmp	w27, #0x0
  4024b8:	b.le	402428 <ferror@plt+0xe48>
  4024bc:	ldr	x19, [x28]
  4024c0:	ldrb	w1, [x19]
  4024c4:	cbz	w1, 40252c <ferror@plt+0xf4c>
  4024c8:	adrp	x21, 419000 <ferror@plt+0x17a20>
  4024cc:	mov	w20, #0x1                   	// #1
  4024d0:	b	402504 <ferror@plt+0xf24>
  4024d4:	mov	w1, w20
  4024d8:	mov	x0, x19
  4024dc:	bl	4018d8 <ferror@plt+0x2f8>
  4024e0:	add	x0, x19, w0, sxtw
  4024e4:	b	4024f8 <ferror@plt+0xf18>
  4024e8:	add	x3, x2, #0x1
  4024ec:	str	x3, [x0, #40]
  4024f0:	strb	w1, [x2]
  4024f4:	mov	x0, x19
  4024f8:	add	x19, x0, #0x1
  4024fc:	ldrb	w1, [x0, #1]
  402500:	cbz	w1, 40252c <ferror@plt+0xf4c>
  402504:	cmp	w1, #0x5c
  402508:	b.eq	4024d4 <ferror@plt+0xef4>  // b.none
  40250c:	ldr	x0, [x21, #560]
  402510:	ldr	x2, [x0, #40]
  402514:	ldr	x3, [x0, #48]
  402518:	cmp	x2, x3
  40251c:	b.cc	4024e8 <ferror@plt+0xf08>  // b.lo, b.ul, b.last
  402520:	bl	401450 <__overflow@plt>
  402524:	mov	x0, x19
  402528:	b	4024f8 <ferror@plt+0xf18>
  40252c:	add	x28, x28, #0x8
  402530:	sub	w27, w27, #0x1
  402534:	b	402e4c <ferror@plt+0x186c>
  402538:	ldr	x1, [x28], #8
  40253c:	mov	w0, #0x3                   	// #3
  402540:	bl	4048e4 <ferror@plt+0x3304>
  402544:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402548:	ldr	x1, [x1, #560]
  40254c:	bl	401570 <fputs_unlocked@plt>
  402550:	sub	w27, w27, #0x1
  402554:	b	402e4c <ferror@plt+0x186c>
  402558:	mov	x2, #0x100                 	// #256
  40255c:	mov	w1, #0x0                   	// #0
  402560:	add	x0, sp, #0xb0
  402564:	bl	4013c0 <memset@plt>
  402568:	mov	w0, #0x1                   	// #1
  40256c:	strb	w0, [sp, #264]
  402570:	strb	w0, [sp, #296]
  402574:	strb	w0, [sp, #293]
  402578:	strb	w0, [sp, #291]
  40257c:	strb	w0, [sp, #287]
  402580:	strb	w0, [sp, #281]
  402584:	strb	w0, [sp, #247]
  402588:	strb	w0, [sp, #279]
  40258c:	strb	w0, [sp, #246]
  402590:	strb	w0, [sp, #278]
  402594:	strb	w0, [sp, #245]
  402598:	strb	w0, [sp, #277]
  40259c:	strb	w0, [sp, #276]
  4025a0:	strb	w0, [sp, #275]
  4025a4:	strb	w0, [sp, #241]
  4025a8:	strb	w0, [sp, #273]
  4025ac:	str	wzr, [sp, #124]
  4025b0:	mov	w0, #0x1                   	// #1
  4025b4:	str	w0, [sp, #128]
  4025b8:	mov	w21, #0x0                   	// #0
  4025bc:	str	w26, [sp, #112]
  4025c0:	mov	w20, #0x0                   	// #0
  4025c4:	mov	w30, w26
  4025c8:	mov	w17, #0x0                   	// #0
  4025cc:	mov	w19, w26
  4025d0:	mov	w16, #0x0                   	// #0
  4025d4:	mov	w18, w26
  4025d8:	mov	w4, #0x0                   	// #0
  4025dc:	mov	w5, w26
  4025e0:	mov	w13, #0x0                   	// #0
  4025e4:	mov	w15, w26
  4025e8:	mov	w11, #0x0                   	// #0
  4025ec:	mov	w14, w26
  4025f0:	mov	w10, #0x0                   	// #0
  4025f4:	mov	w12, w26
  4025f8:	mov	w2, #0x0                   	// #0
  4025fc:	mov	w3, w26
  402600:	mov	w7, #0x0                   	// #0
  402604:	mov	w9, w26
  402608:	mov	w6, #0x0                   	// #0
  40260c:	mov	w8, w26
  402610:	mov	x22, #0x1                   	// #1
  402614:	mov	x23, x24
  402618:	mov	w0, #0x0                   	// #0
  40261c:	b	40267c <ferror@plt+0x109c>
  402620:	cmp	w1, #0x23
  402624:	b.eq	402850 <ferror@plt+0x1270>  // b.none
  402628:	cmp	w1, #0x27
  40262c:	b.ne	4026ec <ferror@plt+0x110c>  // b.any
  402630:	mov	w17, w26
  402634:	mov	w19, w0
  402638:	mov	w16, w26
  40263c:	mov	w18, w0
  402640:	mov	w4, w26
  402644:	mov	w5, w0
  402648:	mov	w13, w26
  40264c:	mov	w15, w0
  402650:	mov	w11, w26
  402654:	mov	w14, w0
  402658:	mov	w10, w26
  40265c:	mov	w12, w0
  402660:	mov	w2, w26
  402664:	mov	w3, w0
  402668:	mov	w7, w26
  40266c:	mov	w9, w0
  402670:	mov	w6, w26
  402674:	mov	w8, w0
  402678:	add	x22, x22, #0x1
  40267c:	add	x25, x22, x24
  402680:	ldrb	w1, [x24, x22]
  402684:	cmp	w1, #0x2b
  402688:	b.eq	402678 <ferror@plt+0x1098>  // b.none
  40268c:	b.ls	402620 <ferror@plt+0x1040>  // b.plast
  402690:	cmp	w1, #0x30
  402694:	b.eq	40287c <ferror@plt+0x129c>  // b.none
  402698:	cmp	w1, #0x49
  40269c:	b.ne	4027b8 <ferror@plt+0x11d8>  // b.any
  4026a0:	mov	w17, w26
  4026a4:	mov	w19, w0
  4026a8:	mov	w16, w26
  4026ac:	mov	w18, w0
  4026b0:	mov	w4, w26
  4026b4:	mov	w5, w0
  4026b8:	mov	w13, w26
  4026bc:	mov	w15, w0
  4026c0:	mov	w11, w26
  4026c4:	mov	w14, w0
  4026c8:	mov	w10, w26
  4026cc:	mov	w12, w0
  4026d0:	mov	w2, w26
  4026d4:	mov	w3, w0
  4026d8:	mov	w7, w26
  4026dc:	mov	w9, w0
  4026e0:	mov	w6, w26
  4026e4:	mov	w8, w0
  4026e8:	b	402678 <ferror@plt+0x1098>
  4026ec:	cmp	w1, #0x20
  4026f0:	b.eq	402678 <ferror@plt+0x1098>  // b.none
  4026f4:	cbz	w6, 4026fc <ferror@plt+0x111c>
  4026f8:	strb	w8, [sp, #264]
  4026fc:	cbz	w7, 402704 <ferror@plt+0x1124>
  402700:	strb	w9, [sp, #296]
  402704:	cbz	w2, 40270c <ferror@plt+0x112c>
  402708:	strb	w3, [sp, #291]
  40270c:	cbz	w10, 402714 <ferror@plt+0x1134>
  402710:	strb	w12, [sp, #287]
  402714:	cbz	w11, 40271c <ferror@plt+0x113c>
  402718:	strb	w14, [sp, #245]
  40271c:	cbz	w13, 402724 <ferror@plt+0x1144>
  402720:	strb	w15, [sp, #277]
  402724:	cbz	w4, 40272c <ferror@plt+0x114c>
  402728:	strb	w5, [sp, #275]
  40272c:	cbz	w16, 402734 <ferror@plt+0x1154>
  402730:	strb	w18, [sp, #241]
  402734:	cbz	w17, 40273c <ferror@plt+0x115c>
  402738:	strb	w19, [sp, #273]
  40273c:	cbz	w20, 402744 <ferror@plt+0x1164>
  402740:	strb	w30, [sp, #293]
  402744:	cbz	w21, 402750 <ferror@plt+0x1170>
  402748:	ldrb	w0, [sp, #112]
  40274c:	strb	w0, [sp, #281]
  402750:	ldr	w0, [sp, #124]
  402754:	cbz	w0, 402760 <ferror@plt+0x1180>
  402758:	ldrb	w0, [sp, #128]
  40275c:	strb	w0, [sp, #276]
  402760:	cmp	w1, #0x2a
  402764:	b.ne	4027c4 <ferror@plt+0x11e4>  // b.any
  402768:	add	x25, x25, #0x1
  40276c:	add	x22, x22, #0x1
  402770:	str	wzr, [sp, #120]
  402774:	mov	w0, #0x1                   	// #1
  402778:	str	w0, [sp, #124]
  40277c:	cmp	w27, #0x0
  402780:	b.le	4027ec <ferror@plt+0x120c>
  402784:	ldr	x0, [x28]
  402788:	bl	40182c <ferror@plt+0x24c>
  40278c:	mov	x1, #0x80000000            	// #2147483648
  402790:	add	x1, x0, x1
  402794:	mov	x2, #0xffffffff            	// #4294967295
  402798:	cmp	x1, x2
  40279c:	b.hi	402890 <ferror@plt+0x12b0>  // b.pmore
  4027a0:	str	w0, [sp, #120]
  4027a4:	add	x28, x28, #0x8
  4027a8:	sub	w27, w27, #0x1
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	str	w0, [sp, #124]
  4027b4:	b	4027ec <ferror@plt+0x120c>
  4027b8:	cmp	w1, #0x2d
  4027bc:	b.eq	402678 <ferror@plt+0x1098>  // b.none
  4027c0:	b	4026f4 <ferror@plt+0x1114>
  4027c4:	sub	w1, w1, #0x30
  4027c8:	cmp	w1, #0x9
  4027cc:	b.hi	402848 <ferror@plt+0x1268>  // b.pmore
  4027d0:	add	x25, x25, #0x1
  4027d4:	sub	x22, x25, x23
  4027d8:	ldrb	w0, [x25]
  4027dc:	sub	w0, w0, #0x30
  4027e0:	cmp	w0, #0x9
  4027e4:	b.ls	4027d0 <ferror@plt+0x11f0>  // b.plast
  4027e8:	str	wzr, [sp, #124]
  4027ec:	ldrb	w0, [x25]
  4027f0:	cmp	w0, #0x2e
  4027f4:	b.ne	402954 <ferror@plt+0x1374>  // b.any
  4027f8:	strb	wzr, [sp, #275]
  4027fc:	ldrb	w1, [x25, #1]
  402800:	cmp	w1, #0x2a
  402804:	b.ne	4028c4 <ferror@plt+0x12e4>  // b.any
  402808:	add	x25, x25, #0x2
  40280c:	add	x22, x22, #0x2
  402810:	cmp	w27, #0x0
  402814:	b.le	402a3c <ferror@plt+0x145c>
  402818:	ldr	x0, [x28]
  40281c:	bl	40182c <ferror@plt+0x24c>
  402820:	tbnz	x0, #63, 402948 <ferror@plt+0x1368>
  402824:	mov	x1, #0x7fffffff            	// #2147483647
  402828:	cmp	x0, x1
  40282c:	b.gt	402914 <ferror@plt+0x1334>
  402830:	str	w0, [sp, #132]
  402834:	add	x28, x28, #0x8
  402838:	sub	w27, w27, #0x1
  40283c:	mov	w0, #0x1                   	// #1
  402840:	str	w0, [sp, #128]
  402844:	b	402958 <ferror@plt+0x1378>
  402848:	str	wzr, [sp, #124]
  40284c:	b	4027ec <ferror@plt+0x120c>
  402850:	str	w26, [sp, #124]
  402854:	str	w0, [sp, #128]
  402858:	mov	w21, w26
  40285c:	str	w0, [sp, #112]
  402860:	mov	w20, w26
  402864:	mov	w30, w0
  402868:	mov	w4, w26
  40286c:	mov	w5, w0
  402870:	mov	w2, w26
  402874:	mov	w3, w0
  402878:	b	402678 <ferror@plt+0x1098>
  40287c:	mov	w4, w26
  402880:	mov	w5, w0
  402884:	mov	w2, w26
  402888:	mov	w3, w0
  40288c:	b	402678 <ferror@plt+0x1098>
  402890:	mov	w2, #0x5                   	// #5
  402894:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402898:	add	x1, x1, #0x840
  40289c:	mov	x0, #0x0                   	// #0
  4028a0:	bl	401560 <dcgettext@plt>
  4028a4:	mov	x19, x0
  4028a8:	ldr	x0, [x28]
  4028ac:	bl	404b84 <ferror@plt+0x35a4>
  4028b0:	mov	x3, x0
  4028b4:	mov	x2, x19
  4028b8:	mov	w1, #0x0                   	// #0
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	bl	4012f0 <error@plt>
  4028c4:	add	x0, x25, #0x1
  4028c8:	add	x2, x22, #0x1
  4028cc:	sub	w1, w1, #0x30
  4028d0:	cmp	w1, #0x9
  4028d4:	b.hi	402904 <ferror@plt+0x1324>  // b.pmore
  4028d8:	add	x0, x0, #0x1
  4028dc:	add	x2, x0, x22
  4028e0:	sub	x2, x2, x25
  4028e4:	ldrb	w1, [x0]
  4028e8:	sub	w1, w1, #0x30
  4028ec:	cmp	w1, #0x9
  4028f0:	b.ls	4028d8 <ferror@plt+0x12f8>  // b.plast
  4028f4:	mov	x22, x2
  4028f8:	mov	x25, x0
  4028fc:	str	wzr, [sp, #128]
  402900:	b	402958 <ferror@plt+0x1378>
  402904:	mov	x22, x2
  402908:	mov	x25, x0
  40290c:	str	wzr, [sp, #128]
  402910:	b	402958 <ferror@plt+0x1378>
  402914:	mov	w2, #0x5                   	// #5
  402918:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40291c:	add	x1, x1, #0x858
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	401560 <dcgettext@plt>
  402928:	mov	x19, x0
  40292c:	ldr	x0, [x28]
  402930:	bl	404b84 <ferror@plt+0x35a4>
  402934:	mov	x3, x0
  402938:	mov	x2, x19
  40293c:	mov	w1, #0x0                   	// #0
  402940:	mov	w0, #0x1                   	// #1
  402944:	bl	4012f0 <error@plt>
  402948:	mov	w0, #0xffffffff            	// #-1
  40294c:	str	w0, [sp, #132]
  402950:	b	402834 <ferror@plt+0x1254>
  402954:	str	wzr, [sp, #128]
  402958:	ldrb	w19, [x25]
  40295c:	and	w1, w19, #0xfffffffd
  402960:	and	w1, w1, #0xff
  402964:	and	w0, w19, #0xffffffdf
  402968:	and	w0, w0, #0xff
  40296c:	cmp	w1, #0x68
  402970:	mov	w1, #0x4c                  	// #76
  402974:	ccmp	w0, w1, #0x4, ne  // ne = any
  402978:	cset	w0, eq  // eq = none
  40297c:	cmp	w19, #0x74
  402980:	mov	w1, #0x7a                  	// #122
  402984:	ccmp	w19, w1, #0x4, ne  // ne = any
  402988:	csinc	w0, w0, wzr, ne  // ne = any
  40298c:	cbz	w0, 4029c8 <ferror@plt+0x13e8>
  402990:	mov	w3, #0x68                  	// #104
  402994:	mov	w2, w1
  402998:	ldrb	w19, [x25, #1]!
  40299c:	and	w1, w19, #0xffffffdf
  4029a0:	and	w1, w1, #0xff
  4029a4:	and	w0, w19, #0xfffffffd
  4029a8:	and	w0, w0, #0xff
  4029ac:	cmp	w1, #0x4c
  4029b0:	ccmp	w0, w3, #0x4, ne  // ne = any
  4029b4:	cset	w0, eq  // eq = none
  4029b8:	cmp	w19, #0x74
  4029bc:	ccmp	w19, w2, #0x4, ne  // ne = any
  4029c0:	csinc	w0, w0, wzr, ne  // ne = any
  4029c4:	cbnz	w0, 402998 <ferror@plt+0x13b8>
  4029c8:	add	x0, sp, #0xb0
  4029cc:	ldrb	w0, [x0, w19, sxtw]
  4029d0:	cbz	w0, 402a4c <ferror@plt+0x146c>
  4029d4:	cmp	w27, #0x0
  4029d8:	b.le	402a7c <ferror@plt+0x149c>
  4029dc:	sub	w27, w27, #0x1
  4029e0:	mov	x0, x28
  4029e4:	ldr	x23, [x0], #8
  4029e8:	mov	x28, x0
  4029ec:	sub	w20, w19, #0x41
  4029f0:	and	w0, w20, #0xff
  4029f4:	cmp	w0, #0x37
  4029f8:	b.hi	402a88 <ferror@plt+0x14a8>  // b.pmore
  4029fc:	mov	x20, #0x1                   	// #1
  402a00:	lsl	x20, x20, x0
  402a04:	mov	x0, #0x71                  	// #113
  402a08:	movk	x0, #0x71, lsl #32
  402a0c:	tst	x20, x0
  402a10:	b.ne	402b04 <ferror@plt+0x1524>  // b.any
  402a14:	mov	x21, x24
  402a18:	mov	x0, #0x800000              	// #8388608
  402a1c:	movk	x0, #0x4108, lsl #32
  402a20:	movk	x0, #0x90, lsl #48
  402a24:	ands	x20, x20, x0
  402a28:	b.eq	402a90 <ferror@plt+0x14b0>  // b.none
  402a2c:	mov	x20, #0x1                   	// #1
  402a30:	adrp	x21, 406000 <ferror@plt+0x4a20>
  402a34:	add	x21, x21, #0x7d0
  402a38:	b	402a90 <ferror@plt+0x14b0>
  402a3c:	str	wzr, [sp, #132]
  402a40:	mov	w0, #0x1                   	// #1
  402a44:	str	w0, [sp, #128]
  402a48:	b	402958 <ferror@plt+0x1378>
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402a54:	add	x1, x1, #0x870
  402a58:	mov	x0, #0x0                   	// #0
  402a5c:	bl	401560 <dcgettext@plt>
  402a60:	add	x3, x25, #0x1
  402a64:	mov	x4, x24
  402a68:	sub	w3, w3, w24
  402a6c:	mov	x2, x0
  402a70:	mov	w1, #0x0                   	// #0
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	bl	4012f0 <error@plt>
  402a7c:	adrp	x23, 406000 <ferror@plt+0x4a20>
  402a80:	add	x23, x23, #0x190
  402a84:	b	4029ec <ferror@plt+0x140c>
  402a88:	mov	x21, x24
  402a8c:	mov	x20, #0x0                   	// #0
  402a90:	add	x0, x22, #0x2
  402a94:	add	x0, x0, x20
  402a98:	bl	405520 <ferror@plt+0x3f40>
  402a9c:	str	x0, [sp, #112]
  402aa0:	mov	x2, x22
  402aa4:	mov	x1, x24
  402aa8:	bl	401510 <mempcpy@plt>
  402aac:	mov	x2, x20
  402ab0:	mov	x1, x21
  402ab4:	bl	401510 <mempcpy@plt>
  402ab8:	strb	w19, [x0]
  402abc:	strb	wzr, [x0, #1]
  402ac0:	cmp	w19, #0x67
  402ac4:	b.hi	402bb0 <ferror@plt+0x15d0>  // b.pmore
  402ac8:	cmp	w19, #0x64
  402acc:	b.hi	402b28 <ferror@plt+0x1548>  // b.pmore
  402ad0:	cmp	w19, #0x63
  402ad4:	b.eq	402da8 <ferror@plt+0x17c8>  // b.none
  402ad8:	b.ls	402b14 <ferror@plt+0x1534>  // b.plast
  402adc:	mov	x0, x23
  402ae0:	bl	40182c <ferror@plt+0x24c>
  402ae4:	ldr	w1, [sp, #124]
  402ae8:	cbnz	w1, 402c54 <ferror@plt+0x1674>
  402aec:	ldr	w1, [sp, #128]
  402af0:	cbnz	w1, 402c40 <ferror@plt+0x1660>
  402af4:	mov	x1, x0
  402af8:	ldr	x0, [sp, #112]
  402afc:	bl	405894 <ferror@plt+0x42b4>
  402b00:	b	402ba4 <ferror@plt+0x15c4>
  402b04:	mov	x20, #0x1                   	// #1
  402b08:	adrp	x21, 406000 <ferror@plt+0x4a20>
  402b0c:	add	x21, x21, #0x7c8
  402b10:	b	402a90 <ferror@plt+0x14b0>
  402b14:	cmp	w19, #0x58
  402b18:	b.eq	402be0 <ferror@plt+0x1600>  // b.none
  402b1c:	b.ls	402b8c <ferror@plt+0x15ac>  // b.plast
  402b20:	cmp	w19, #0x61
  402b24:	b.ne	402ba4 <ferror@plt+0x15c4>  // b.any
  402b28:	ldrb	w0, [x23]
  402b2c:	cmp	w0, #0x22
  402b30:	mov	w1, #0x27                  	// #39
  402b34:	ccmp	w0, w1, #0x4, ne  // ne = any
  402b38:	b.ne	402d1c <ferror@plt+0x173c>  // b.any
  402b3c:	ldrb	w0, [x23, #1]
  402b40:	cbz	w0, 402d1c <ferror@plt+0x173c>
  402b44:	bl	405e24 <ferror@plt+0x4844>
  402b48:	str	q0, [sp, #144]
  402b4c:	ldrb	w0, [x23, #2]
  402b50:	cbz	w0, 402d40 <ferror@plt+0x1760>
  402b54:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402b58:	ldrb	w0, [x0, #584]
  402b5c:	cbnz	w0, 402d40 <ferror@plt+0x1760>
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b68:	add	x1, x1, #0x18
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401560 <dcgettext@plt>
  402b74:	add	x3, x23, #0x2
  402b78:	mov	x2, x0
  402b7c:	mov	w1, #0x0                   	// #0
  402b80:	mov	w0, #0x0                   	// #0
  402b84:	bl	4012f0 <error@plt>
  402b88:	b	402d40 <ferror@plt+0x1760>
  402b8c:	cmp	w19, #0x41
  402b90:	b.eq	402b28 <ferror@plt+0x1548>  // b.none
  402b94:	sub	w19, w19, #0x45
  402b98:	and	w19, w19, #0xff
  402b9c:	cmp	w19, #0x2
  402ba0:	b.ls	402b28 <ferror@plt+0x1548>  // b.plast
  402ba4:	ldr	x0, [sp, #112]
  402ba8:	bl	4014f0 <free@plt>
  402bac:	b	402e4c <ferror@plt+0x186c>
  402bb0:	cmp	w19, #0x73
  402bb4:	b.eq	402dd4 <ferror@plt+0x17f4>  // b.none
  402bb8:	b.ls	402bd0 <ferror@plt+0x15f0>  // b.plast
  402bbc:	cmp	w19, #0x75
  402bc0:	b.eq	402be0 <ferror@plt+0x1600>  // b.none
  402bc4:	cmp	w19, #0x78
  402bc8:	b.eq	402be0 <ferror@plt+0x1600>  // b.none
  402bcc:	b	402ba4 <ferror@plt+0x15c4>
  402bd0:	cmp	w19, #0x69
  402bd4:	b.eq	402adc <ferror@plt+0x14fc>  // b.none
  402bd8:	cmp	w19, #0x6f
  402bdc:	b.ne	402ba4 <ferror@plt+0x15c4>  // b.any
  402be0:	ldrb	w0, [x23]
  402be4:	cmp	w0, #0x22
  402be8:	mov	w1, #0x27                  	// #39
  402bec:	ccmp	w0, w1, #0x4, ne  // ne = any
  402bf0:	b.ne	402c88 <ferror@plt+0x16a8>  // b.any
  402bf4:	ldrb	w19, [x23, #1]
  402bf8:	cbz	w19, 402c88 <ferror@plt+0x16a8>
  402bfc:	and	x19, x19, #0xff
  402c00:	ldrb	w0, [x23, #2]
  402c04:	cbz	w0, 402cb4 <ferror@plt+0x16d4>
  402c08:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402c0c:	ldrb	w0, [x0, #584]
  402c10:	cbnz	w0, 402cb4 <ferror@plt+0x16d4>
  402c14:	mov	w2, #0x5                   	// #5
  402c18:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402c1c:	add	x1, x1, #0x18
  402c20:	mov	x0, #0x0                   	// #0
  402c24:	bl	401560 <dcgettext@plt>
  402c28:	add	x3, x23, #0x2
  402c2c:	mov	x2, x0
  402c30:	mov	w1, #0x0                   	// #0
  402c34:	mov	w0, #0x0                   	// #0
  402c38:	bl	4012f0 <error@plt>
  402c3c:	b	402cb4 <ferror@plt+0x16d4>
  402c40:	mov	x2, x0
  402c44:	ldr	w1, [sp, #132]
  402c48:	ldr	x0, [sp, #112]
  402c4c:	bl	405894 <ferror@plt+0x42b4>
  402c50:	b	402ba4 <ferror@plt+0x15c4>
  402c54:	ldr	w1, [sp, #128]
  402c58:	cbnz	w1, 402c70 <ferror@plt+0x1690>
  402c5c:	mov	x2, x0
  402c60:	ldr	w1, [sp, #120]
  402c64:	ldr	x0, [sp, #112]
  402c68:	bl	405894 <ferror@plt+0x42b4>
  402c6c:	b	402ba4 <ferror@plt+0x15c4>
  402c70:	mov	x3, x0
  402c74:	ldr	w2, [sp, #132]
  402c78:	ldr	w1, [sp, #120]
  402c7c:	ldr	x0, [sp, #112]
  402c80:	bl	405894 <ferror@plt+0x42b4>
  402c84:	b	402ba4 <ferror@plt+0x15c4>
  402c88:	bl	4015a0 <__errno_location@plt>
  402c8c:	str	wzr, [x0]
  402c90:	mov	w3, #0x0                   	// #0
  402c94:	mov	w2, #0x0                   	// #0
  402c98:	add	x1, sp, #0xa8
  402c9c:	mov	x0, x23
  402ca0:	bl	4013e0 <__strtoul_internal@plt>
  402ca4:	mov	x19, x0
  402ca8:	ldr	x1, [sp, #168]
  402cac:	mov	x0, x23
  402cb0:	bl	401740 <ferror@plt+0x160>
  402cb4:	ldr	w0, [sp, #124]
  402cb8:	cbnz	w0, 402ce8 <ferror@plt+0x1708>
  402cbc:	ldr	w0, [sp, #128]
  402cc0:	cbnz	w0, 402cd4 <ferror@plt+0x16f4>
  402cc4:	mov	x1, x19
  402cc8:	ldr	x0, [sp, #112]
  402ccc:	bl	405894 <ferror@plt+0x42b4>
  402cd0:	b	402ba4 <ferror@plt+0x15c4>
  402cd4:	mov	x2, x19
  402cd8:	ldr	w1, [sp, #132]
  402cdc:	ldr	x0, [sp, #112]
  402ce0:	bl	405894 <ferror@plt+0x42b4>
  402ce4:	b	402ba4 <ferror@plt+0x15c4>
  402ce8:	ldr	w0, [sp, #128]
  402cec:	cbnz	w0, 402d04 <ferror@plt+0x1724>
  402cf0:	mov	x2, x19
  402cf4:	ldr	w1, [sp, #120]
  402cf8:	ldr	x0, [sp, #112]
  402cfc:	bl	405894 <ferror@plt+0x42b4>
  402d00:	b	402ba4 <ferror@plt+0x15c4>
  402d04:	mov	x3, x19
  402d08:	ldr	w2, [sp, #132]
  402d0c:	ldr	w1, [sp, #120]
  402d10:	ldr	x0, [sp, #112]
  402d14:	bl	405894 <ferror@plt+0x42b4>
  402d18:	b	402ba4 <ferror@plt+0x15c4>
  402d1c:	bl	4015a0 <__errno_location@plt>
  402d20:	str	wzr, [x0]
  402d24:	add	x1, sp, #0xa8
  402d28:	mov	x0, x23
  402d2c:	bl	402f40 <ferror@plt+0x1960>
  402d30:	str	q0, [sp, #144]
  402d34:	ldr	x1, [sp, #168]
  402d38:	mov	x0, x23
  402d3c:	bl	401740 <ferror@plt+0x160>
  402d40:	ldr	w0, [sp, #124]
  402d44:	cbnz	w0, 402d74 <ferror@plt+0x1794>
  402d48:	ldr	w0, [sp, #128]
  402d4c:	cbnz	w0, 402d60 <ferror@plt+0x1780>
  402d50:	ldr	q0, [sp, #144]
  402d54:	ldr	x0, [sp, #112]
  402d58:	bl	405894 <ferror@plt+0x42b4>
  402d5c:	b	402ba4 <ferror@plt+0x15c4>
  402d60:	ldr	q0, [sp, #144]
  402d64:	ldr	w1, [sp, #132]
  402d68:	ldr	x0, [sp, #112]
  402d6c:	bl	405894 <ferror@plt+0x42b4>
  402d70:	b	402ba4 <ferror@plt+0x15c4>
  402d74:	ldr	w0, [sp, #128]
  402d78:	cbnz	w0, 402d90 <ferror@plt+0x17b0>
  402d7c:	ldr	q0, [sp, #144]
  402d80:	ldr	w1, [sp, #120]
  402d84:	ldr	x0, [sp, #112]
  402d88:	bl	405894 <ferror@plt+0x42b4>
  402d8c:	b	402ba4 <ferror@plt+0x15c4>
  402d90:	ldr	q0, [sp, #144]
  402d94:	ldr	w2, [sp, #132]
  402d98:	ldr	w1, [sp, #120]
  402d9c:	ldr	x0, [sp, #112]
  402da0:	bl	405894 <ferror@plt+0x42b4>
  402da4:	b	402ba4 <ferror@plt+0x15c4>
  402da8:	ldr	w0, [sp, #124]
  402dac:	cbnz	w0, 402dc0 <ferror@plt+0x17e0>
  402db0:	ldrb	w1, [x23]
  402db4:	ldr	x0, [sp, #112]
  402db8:	bl	405894 <ferror@plt+0x42b4>
  402dbc:	b	402ba4 <ferror@plt+0x15c4>
  402dc0:	ldrb	w2, [x23]
  402dc4:	ldr	w1, [sp, #120]
  402dc8:	ldr	x0, [sp, #112]
  402dcc:	bl	405894 <ferror@plt+0x42b4>
  402dd0:	b	402ba4 <ferror@plt+0x15c4>
  402dd4:	ldr	w0, [sp, #124]
  402dd8:	cbnz	w0, 402e08 <ferror@plt+0x1828>
  402ddc:	ldr	w0, [sp, #128]
  402de0:	cbnz	w0, 402df4 <ferror@plt+0x1814>
  402de4:	mov	x1, x23
  402de8:	ldr	x0, [sp, #112]
  402dec:	bl	405894 <ferror@plt+0x42b4>
  402df0:	b	402ba4 <ferror@plt+0x15c4>
  402df4:	mov	x2, x23
  402df8:	ldr	w1, [sp, #132]
  402dfc:	ldr	x0, [sp, #112]
  402e00:	bl	405894 <ferror@plt+0x42b4>
  402e04:	b	402ba4 <ferror@plt+0x15c4>
  402e08:	ldr	w0, [sp, #128]
  402e0c:	cbnz	w0, 402e24 <ferror@plt+0x1844>
  402e10:	mov	x2, x23
  402e14:	ldr	w1, [sp, #120]
  402e18:	ldr	x0, [sp, #112]
  402e1c:	bl	405894 <ferror@plt+0x42b4>
  402e20:	b	402ba4 <ferror@plt+0x15c4>
  402e24:	mov	x3, x23
  402e28:	ldr	w2, [sp, #132]
  402e2c:	ldr	w1, [sp, #120]
  402e30:	ldr	x0, [sp, #112]
  402e34:	bl	405894 <ferror@plt+0x42b4>
  402e38:	b	402ba4 <ferror@plt+0x15c4>
  402e3c:	mov	w1, #0x0                   	// #0
  402e40:	mov	x0, x24
  402e44:	bl	4018d8 <ferror@plt+0x2f8>
  402e48:	add	x25, x24, w0, sxtw
  402e4c:	add	x0, x25, #0x1
  402e50:	ldrb	w1, [x25, #1]
  402e54:	cbz	w1, 402ea4 <ferror@plt+0x18c4>
  402e58:	mov	x24, x0
  402e5c:	cmp	w1, #0x25
  402e60:	b.eq	402400 <ferror@plt+0xe20>  // b.none
  402e64:	cmp	w1, #0x5c
  402e68:	b.eq	402e3c <ferror@plt+0x185c>  // b.none
  402e6c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402e70:	ldr	x0, [x0, #560]
  402e74:	ldr	x2, [x0, #40]
  402e78:	ldr	x3, [x0, #48]
  402e7c:	cmp	x2, x3
  402e80:	b.cs	402e98 <ferror@plt+0x18b8>  // b.hs, b.nlast
  402e84:	add	x3, x2, #0x1
  402e88:	str	x3, [x0, #40]
  402e8c:	strb	w1, [x2]
  402e90:	mov	x25, x24
  402e94:	b	402e4c <ferror@plt+0x186c>
  402e98:	bl	401450 <__overflow@plt>
  402e9c:	mov	x25, x24
  402ea0:	b	402e4c <ferror@plt+0x186c>
  402ea4:	ldr	w0, [sp, #108]
  402ea8:	sub	w0, w0, w27
  402eac:	ldr	x1, [sp, #96]
  402eb0:	add	x1, x1, w0, sxtw #3
  402eb4:	str	x1, [sp, #96]
  402eb8:	cmp	w27, #0x0
  402ebc:	cset	w1, gt
  402ec0:	cmp	w0, #0x0
  402ec4:	ccmp	w1, #0x0, #0x4, gt
  402ec8:	b.eq	402450 <ferror@plt+0xe70>  // b.none
  402ecc:	str	w27, [sp, #108]
  402ed0:	ldr	x23, [sp, #136]
  402ed4:	ldrb	w1, [x23]
  402ed8:	cbz	w1, 402f30 <ferror@plt+0x1950>
  402edc:	ldr	x28, [sp, #96]
  402ee0:	ldr	w27, [sp, #108]
  402ee4:	str	wzr, [sp, #132]
  402ee8:	str	wzr, [sp, #120]
  402eec:	mov	x24, x23
  402ef0:	b	402e5c <ferror@plt+0x187c>
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402efc:	add	x1, x1, #0x898
  402f00:	mov	x0, #0x0                   	// #0
  402f04:	bl	401560 <dcgettext@plt>
  402f08:	mov	x19, x0
  402f0c:	ldr	x0, [sp, #96]
  402f10:	ldr	x0, [x0]
  402f14:	bl	404b84 <ferror@plt+0x35a4>
  402f18:	mov	x3, x0
  402f1c:	mov	x2, x19
  402f20:	mov	w1, #0x0                   	// #0
  402f24:	mov	w0, #0x0                   	// #0
  402f28:	bl	4012f0 <error@plt>
  402f2c:	b	402454 <ferror@plt+0xe74>
  402f30:	ldr	w0, [sp, #108]
  402f34:	cmp	w0, #0x0
  402f38:	cset	w1, gt
  402f3c:	b	402450 <ferror@plt+0xe70>
  402f40:	stp	x29, x30, [sp, #-80]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	mov	x20, x0
  402f50:	mov	x19, x1
  402f54:	add	x1, sp, #0x48
  402f58:	bl	4014e0 <strtold@plt>
  402f5c:	str	q0, [sp, #48]
  402f60:	ldr	x0, [sp, #72]
  402f64:	ldrb	w0, [x0]
  402f68:	cbnz	w0, 402f88 <ferror@plt+0x19a8>
  402f6c:	cbz	x19, 402f78 <ferror@plt+0x1998>
  402f70:	ldr	x0, [sp, #72]
  402f74:	str	x0, [x19]
  402f78:	ldr	q0, [sp, #48]
  402f7c:	ldp	x19, x20, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #80
  402f84:	ret
  402f88:	stp	x21, x22, [sp, #32]
  402f8c:	bl	4015a0 <__errno_location@plt>
  402f90:	mov	x21, x0
  402f94:	ldr	w22, [x0]
  402f98:	add	x1, sp, #0x40
  402f9c:	mov	x0, x20
  402fa0:	bl	405ab0 <ferror@plt+0x44d0>
  402fa4:	ldr	x0, [sp, #64]
  402fa8:	ldr	x1, [sp, #72]
  402fac:	cmp	x1, x0
  402fb0:	b.cs	402fc4 <ferror@plt+0x19e4>  // b.hs, b.nlast
  402fb4:	str	x0, [sp, #72]
  402fb8:	str	q0, [sp, #48]
  402fbc:	ldp	x21, x22, [sp, #32]
  402fc0:	b	402f6c <ferror@plt+0x198c>
  402fc4:	str	w22, [x21]
  402fc8:	ldp	x21, x22, [sp, #32]
  402fcc:	b	402f6c <ferror@plt+0x198c>
  402fd0:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402fd4:	str	x0, [x1, #592]
  402fd8:	ret
  402fdc:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402fe0:	strb	w0, [x1, #600]
  402fe4:	ret
  402fe8:	stp	x29, x30, [sp, #-48]!
  402fec:	mov	x29, sp
  402ff0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402ff4:	ldr	x0, [x0, #560]
  402ff8:	bl	405b70 <ferror@plt+0x4590>
  402ffc:	cbz	w0, 40301c <ferror@plt+0x1a3c>
  403000:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403004:	ldrb	w0, [x0, #600]
  403008:	cbz	w0, 403034 <ferror@plt+0x1a54>
  40300c:	bl	4015a0 <__errno_location@plt>
  403010:	ldr	w0, [x0]
  403014:	cmp	w0, #0x20
  403018:	b.ne	403034 <ferror@plt+0x1a54>  // b.any
  40301c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403020:	ldr	x0, [x0, #552]
  403024:	bl	405b70 <ferror@plt+0x4590>
  403028:	cbnz	w0, 4030b8 <ferror@plt+0x1ad8>
  40302c:	ldp	x29, x30, [sp], #48
  403030:	ret
  403034:	stp	x19, x20, [sp, #16]
  403038:	str	x21, [sp, #32]
  40303c:	mov	w2, #0x5                   	// #5
  403040:	adrp	x1, 406000 <ferror@plt+0x4a20>
  403044:	add	x1, x1, #0x948
  403048:	mov	x0, #0x0                   	// #0
  40304c:	bl	401560 <dcgettext@plt>
  403050:	mov	x19, x0
  403054:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403058:	ldr	x20, [x0, #592]
  40305c:	cbz	x20, 403098 <ferror@plt+0x1ab8>
  403060:	bl	4015a0 <__errno_location@plt>
  403064:	ldr	w21, [x0]
  403068:	mov	x0, x20
  40306c:	bl	4049b4 <ferror@plt+0x33d4>
  403070:	mov	x4, x19
  403074:	mov	x3, x0
  403078:	adrp	x2, 406000 <ferror@plt+0x4a20>
  40307c:	add	x2, x2, #0x958
  403080:	mov	w1, w21
  403084:	mov	w0, #0x0                   	// #0
  403088:	bl	4012f0 <error@plt>
  40308c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403090:	ldr	w0, [x0, #448]
  403094:	bl	4012c0 <_exit@plt>
  403098:	bl	4015a0 <__errno_location@plt>
  40309c:	mov	x3, x19
  4030a0:	adrp	x2, 405000 <ferror@plt+0x3a20>
  4030a4:	add	x2, x2, #0xfc8
  4030a8:	ldr	w1, [x0]
  4030ac:	mov	w0, #0x0                   	// #0
  4030b0:	bl	4012f0 <error@plt>
  4030b4:	b	40308c <ferror@plt+0x1aac>
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	str	x21, [sp, #32]
  4030c0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4030c4:	ldr	w0, [x0, #448]
  4030c8:	bl	4012c0 <_exit@plt>
  4030cc:	stp	x29, x30, [sp, #-48]!
  4030d0:	mov	x29, sp
  4030d4:	cbz	x0, 40314c <ferror@plt+0x1b6c>
  4030d8:	stp	x19, x20, [sp, #16]
  4030dc:	mov	x19, x0
  4030e0:	mov	w1, #0x2f                  	// #47
  4030e4:	bl	401410 <strrchr@plt>
  4030e8:	mov	x20, x0
  4030ec:	cbz	x0, 403180 <ferror@plt+0x1ba0>
  4030f0:	str	x21, [sp, #32]
  4030f4:	add	x21, x0, #0x1
  4030f8:	sub	x0, x21, x19
  4030fc:	cmp	x0, #0x6
  403100:	b.le	403174 <ferror@plt+0x1b94>
  403104:	mov	x2, #0x7                   	// #7
  403108:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40310c:	add	x1, x1, #0x998
  403110:	sub	x0, x20, #0x6
  403114:	bl	401380 <strncmp@plt>
  403118:	cbnz	w0, 40317c <ferror@plt+0x1b9c>
  40311c:	mov	x2, #0x3                   	// #3
  403120:	adrp	x1, 406000 <ferror@plt+0x4a20>
  403124:	add	x1, x1, #0x9a0
  403128:	mov	x0, x21
  40312c:	bl	401380 <strncmp@plt>
  403130:	mov	x19, x21
  403134:	cbnz	w0, 40319c <ferror@plt+0x1bbc>
  403138:	add	x19, x20, #0x4
  40313c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403140:	str	x19, [x0, #568]
  403144:	ldr	x21, [sp, #32]
  403148:	b	403180 <ferror@plt+0x1ba0>
  40314c:	stp	x19, x20, [sp, #16]
  403150:	str	x21, [sp, #32]
  403154:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403158:	ldr	x3, [x0, #552]
  40315c:	mov	x2, #0x37                  	// #55
  403160:	mov	x1, #0x1                   	// #1
  403164:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403168:	add	x0, x0, #0x960
  40316c:	bl	401530 <fwrite@plt>
  403170:	bl	401430 <abort@plt>
  403174:	ldr	x21, [sp, #32]
  403178:	b	403180 <ferror@plt+0x1ba0>
  40317c:	ldr	x21, [sp, #32]
  403180:	adrp	x0, 419000 <ferror@plt+0x17a20>
  403184:	str	x19, [x0, #608]
  403188:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40318c:	str	x19, [x0, #544]
  403190:	ldp	x19, x20, [sp, #16]
  403194:	ldp	x29, x30, [sp], #48
  403198:	ret
  40319c:	ldr	x21, [sp, #32]
  4031a0:	b	403180 <ferror@plt+0x1ba0>
  4031a4:	stp	xzr, xzr, [x8]
  4031a8:	stp	xzr, xzr, [x8, #16]
  4031ac:	stp	xzr, xzr, [x8, #32]
  4031b0:	str	xzr, [x8, #48]
  4031b4:	cmp	w0, #0xa
  4031b8:	b.eq	4031c4 <ferror@plt+0x1be4>  // b.none
  4031bc:	str	w0, [x8]
  4031c0:	ret
  4031c4:	stp	x29, x30, [sp, #-16]!
  4031c8:	mov	x29, sp
  4031cc:	bl	401430 <abort@plt>
  4031d0:	stp	x29, x30, [sp, #-48]!
  4031d4:	mov	x29, sp
  4031d8:	stp	x19, x20, [sp, #16]
  4031dc:	str	x21, [sp, #32]
  4031e0:	mov	x20, x0
  4031e4:	mov	w21, w1
  4031e8:	mov	w2, #0x5                   	// #5
  4031ec:	mov	x1, x0
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	bl	401560 <dcgettext@plt>
  4031f8:	mov	x19, x0
  4031fc:	cmp	x20, x0
  403200:	b.eq	403218 <ferror@plt+0x1c38>  // b.none
  403204:	mov	x0, x19
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldr	x21, [sp, #32]
  403210:	ldp	x29, x30, [sp], #48
  403214:	ret
  403218:	bl	405c50 <ferror@plt+0x4670>
  40321c:	ldrb	w1, [x0]
  403220:	and	w1, w1, #0xffffffdf
  403224:	cmp	w1, #0x55
  403228:	b.ne	4032a8 <ferror@plt+0x1cc8>  // b.any
  40322c:	ldrb	w1, [x0, #1]
  403230:	and	w1, w1, #0xffffffdf
  403234:	cmp	w1, #0x54
  403238:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  40323c:	ldrb	w1, [x0, #2]
  403240:	and	w1, w1, #0xffffffdf
  403244:	cmp	w1, #0x46
  403248:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  40324c:	ldrb	w1, [x0, #3]
  403250:	cmp	w1, #0x2d
  403254:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  403258:	ldrb	w1, [x0, #4]
  40325c:	cmp	w1, #0x38
  403260:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  403264:	ldrb	w0, [x0, #5]
  403268:	cbz	w0, 403288 <ferror@plt+0x1ca8>
  40326c:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403270:	add	x0, x19, #0x9d0
  403274:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403278:	add	x19, x19, #0x9a8
  40327c:	cmp	w21, #0x9
  403280:	csel	x19, x19, x0, eq  // eq = none
  403284:	b	403204 <ferror@plt+0x1c24>
  403288:	ldrb	w1, [x19]
  40328c:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403290:	add	x0, x19, #0x9b0
  403294:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403298:	add	x19, x19, #0x9c8
  40329c:	cmp	w1, #0x60
  4032a0:	csel	x19, x19, x0, eq  // eq = none
  4032a4:	b	403204 <ferror@plt+0x1c24>
  4032a8:	cmp	w1, #0x47
  4032ac:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032b0:	ldrb	w1, [x0, #1]
  4032b4:	and	w1, w1, #0xffffffdf
  4032b8:	cmp	w1, #0x42
  4032bc:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032c0:	ldrb	w1, [x0, #2]
  4032c4:	cmp	w1, #0x31
  4032c8:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032cc:	ldrb	w1, [x0, #3]
  4032d0:	cmp	w1, #0x38
  4032d4:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032d8:	ldrb	w1, [x0, #4]
  4032dc:	cmp	w1, #0x30
  4032e0:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032e4:	ldrb	w1, [x0, #5]
  4032e8:	cmp	w1, #0x33
  4032ec:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032f0:	ldrb	w1, [x0, #6]
  4032f4:	cmp	w1, #0x30
  4032f8:	b.ne	40326c <ferror@plt+0x1c8c>  // b.any
  4032fc:	ldrb	w0, [x0, #7]
  403300:	cbnz	w0, 40326c <ferror@plt+0x1c8c>
  403304:	ldrb	w1, [x19]
  403308:	adrp	x19, 406000 <ferror@plt+0x4a20>
  40330c:	add	x0, x19, #0x9b8
  403310:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403314:	add	x19, x19, #0x9c0
  403318:	cmp	w1, #0x60
  40331c:	csel	x19, x19, x0, eq  // eq = none
  403320:	b	403204 <ferror@plt+0x1c24>
  403324:	sub	sp, sp, #0xf0
  403328:	stp	x29, x30, [sp, #16]
  40332c:	add	x29, sp, #0x10
  403330:	stp	x19, x20, [sp, #32]
  403334:	stp	x21, x22, [sp, #48]
  403338:	stp	x23, x24, [sp, #64]
  40333c:	stp	x25, x26, [sp, #80]
  403340:	stp	x27, x28, [sp, #96]
  403344:	mov	x28, x0
  403348:	mov	x26, x1
  40334c:	str	x2, [sp, #136]
  403350:	mov	x24, x3
  403354:	mov	w25, w4
  403358:	mov	w19, w5
  40335c:	str	w5, [sp, #184]
  403360:	str	x6, [sp, #152]
  403364:	str	x7, [sp, #200]
  403368:	bl	401500 <__ctype_get_mb_cur_max@plt>
  40336c:	str	x0, [sp, #168]
  403370:	mov	x0, x19
  403374:	ubfx	x0, x0, #1, #1
  403378:	str	x0, [sp, #112]
  40337c:	mov	w0, #0x1                   	// #1
  403380:	str	w0, [sp, #128]
  403384:	str	wzr, [sp, #180]
  403388:	str	wzr, [sp, #124]
  40338c:	str	wzr, [sp, #132]
  403390:	str	xzr, [sp, #144]
  403394:	str	xzr, [sp, #160]
  403398:	str	xzr, [sp, #192]
  40339c:	mov	w23, w25
  4033a0:	mov	x25, x24
  4033a4:	cmp	w23, #0x4
  4033a8:	b.eq	403518 <ferror@plt+0x1f38>  // b.none
  4033ac:	b.ls	4033fc <ferror@plt+0x1e1c>  // b.plast
  4033b0:	cmp	w23, #0x7
  4033b4:	b.eq	403588 <ferror@plt+0x1fa8>  // b.none
  4033b8:	b.ls	403448 <ferror@plt+0x1e68>  // b.plast
  4033bc:	sub	w0, w23, #0x8
  4033c0:	cmp	w0, #0x2
  4033c4:	b.hi	403578 <ferror@plt+0x1f98>  // b.pmore
  4033c8:	cmp	w23, #0xa
  4033cc:	b.ne	4034bc <ferror@plt+0x1edc>  // b.any
  4033d0:	mov	x27, #0x0                   	// #0
  4033d4:	ldr	w0, [sp, #112]
  4033d8:	cbz	w0, 4034e8 <ferror@plt+0x1f08>
  4033dc:	ldr	x0, [sp, #240]
  4033e0:	bl	4012d0 <strlen@plt>
  4033e4:	str	x0, [sp, #144]
  4033e8:	ldr	x0, [sp, #240]
  4033ec:	str	x0, [sp, #160]
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	str	w0, [sp, #132]
  4033f8:	b	403480 <ferror@plt+0x1ea0>
  4033fc:	cmp	w23, #0x2
  403400:	b.eq	403554 <ferror@plt+0x1f74>  // b.none
  403404:	b.ls	403414 <ferror@plt+0x1e34>  // b.plast
  403408:	mov	w0, #0x1                   	// #1
  40340c:	str	w0, [sp, #132]
  403410:	b	403420 <ferror@plt+0x1e40>
  403414:	cbz	w23, 40357c <ferror@plt+0x1f9c>
  403418:	cmp	w23, #0x1
  40341c:	b.ne	403578 <ferror@plt+0x1f98>  // b.any
  403420:	mov	w0, #0x1                   	// #1
  403424:	str	w0, [sp, #112]
  403428:	mov	x0, #0x1                   	// #1
  40342c:	str	x0, [sp, #144]
  403430:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403434:	add	x0, x0, #0x9d0
  403438:	str	x0, [sp, #160]
  40343c:	mov	x27, #0x0                   	// #0
  403440:	mov	w23, #0x2                   	// #2
  403444:	b	403480 <ferror@plt+0x1ea0>
  403448:	cmp	w23, #0x5
  40344c:	b.eq	403488 <ferror@plt+0x1ea8>  // b.none
  403450:	cmp	w23, #0x6
  403454:	b.ne	403578 <ferror@plt+0x1f98>  // b.any
  403458:	mov	w0, #0x1                   	// #1
  40345c:	str	w0, [sp, #112]
  403460:	str	w0, [sp, #132]
  403464:	mov	x0, #0x1                   	// #1
  403468:	str	x0, [sp, #144]
  40346c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403470:	add	x0, x0, #0x9a8
  403474:	str	x0, [sp, #160]
  403478:	mov	x27, #0x0                   	// #0
  40347c:	mov	w23, #0x5                   	// #5
  403480:	mov	x24, #0x0                   	// #0
  403484:	b	403f74 <ferror@plt+0x2994>
  403488:	ldr	w0, [sp, #112]
  40348c:	cbnz	w0, 40359c <ferror@plt+0x1fbc>
  403490:	cbz	x26, 4035c0 <ferror@plt+0x1fe0>
  403494:	mov	w0, #0x22                  	// #34
  403498:	strb	w0, [x28]
  40349c:	mov	w0, #0x1                   	// #1
  4034a0:	str	w0, [sp, #132]
  4034a4:	mov	x27, #0x1                   	// #1
  4034a8:	str	x27, [sp, #144]
  4034ac:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4034b0:	add	x0, x0, #0x9a8
  4034b4:	str	x0, [sp, #160]
  4034b8:	b	403480 <ferror@plt+0x1ea0>
  4034bc:	mov	w1, w23
  4034c0:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4034c4:	add	x0, x0, #0x9d8
  4034c8:	bl	4031d0 <ferror@plt+0x1bf0>
  4034cc:	str	x0, [sp, #200]
  4034d0:	mov	w1, w23
  4034d4:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4034d8:	add	x0, x0, #0x9d0
  4034dc:	bl	4031d0 <ferror@plt+0x1bf0>
  4034e0:	str	x0, [sp, #240]
  4034e4:	b	4033d0 <ferror@plt+0x1df0>
  4034e8:	ldr	x1, [sp, #200]
  4034ec:	ldrb	w0, [x1]
  4034f0:	cbnz	w0, 403508 <ferror@plt+0x1f28>
  4034f4:	mov	x27, #0x0                   	// #0
  4034f8:	b	4033dc <ferror@plt+0x1dfc>
  4034fc:	add	x27, x27, #0x1
  403500:	ldrb	w0, [x1, x27]
  403504:	cbz	w0, 4033dc <ferror@plt+0x1dfc>
  403508:	cmp	x26, x27
  40350c:	b.ls	4034fc <ferror@plt+0x1f1c>  // b.plast
  403510:	strb	w0, [x28, x27]
  403514:	b	4034fc <ferror@plt+0x1f1c>
  403518:	ldr	w0, [sp, #112]
  40351c:	cbnz	w0, 403420 <ferror@plt+0x1e40>
  403520:	mov	w0, #0x1                   	// #1
  403524:	str	w0, [sp, #132]
  403528:	cbz	x26, 4035e0 <ferror@plt+0x2000>
  40352c:	mov	w0, #0x27                  	// #39
  403530:	strb	w0, [x28]
  403534:	str	wzr, [sp, #112]
  403538:	mov	x27, #0x1                   	// #1
  40353c:	str	x27, [sp, #144]
  403540:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403544:	add	x0, x0, #0x9d0
  403548:	str	x0, [sp, #160]
  40354c:	mov	w23, #0x2                   	// #2
  403550:	b	403480 <ferror@plt+0x1ea0>
  403554:	ldr	w0, [sp, #112]
  403558:	cbz	w0, 403528 <ferror@plt+0x1f48>
  40355c:	mov	x0, #0x1                   	// #1
  403560:	str	x0, [sp, #144]
  403564:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403568:	add	x0, x0, #0x9d0
  40356c:	str	x0, [sp, #160]
  403570:	mov	x27, #0x0                   	// #0
  403574:	b	403480 <ferror@plt+0x1ea0>
  403578:	bl	401430 <abort@plt>
  40357c:	str	wzr, [sp, #112]
  403580:	mov	x27, #0x0                   	// #0
  403584:	b	403480 <ferror@plt+0x1ea0>
  403588:	str	wzr, [sp, #112]
  40358c:	mov	w0, #0x1                   	// #1
  403590:	str	w0, [sp, #132]
  403594:	mov	x27, #0x0                   	// #0
  403598:	b	403480 <ferror@plt+0x1ea0>
  40359c:	ldr	w0, [sp, #112]
  4035a0:	str	w0, [sp, #132]
  4035a4:	mov	x0, #0x1                   	// #1
  4035a8:	str	x0, [sp, #144]
  4035ac:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4035b0:	add	x0, x0, #0x9a8
  4035b4:	str	x0, [sp, #160]
  4035b8:	mov	x27, #0x0                   	// #0
  4035bc:	b	403480 <ferror@plt+0x1ea0>
  4035c0:	mov	w0, #0x1                   	// #1
  4035c4:	str	w0, [sp, #132]
  4035c8:	mov	x27, #0x1                   	// #1
  4035cc:	str	x27, [sp, #144]
  4035d0:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4035d4:	add	x0, x0, #0x9a8
  4035d8:	str	x0, [sp, #160]
  4035dc:	b	403480 <ferror@plt+0x1ea0>
  4035e0:	str	wzr, [sp, #112]
  4035e4:	mov	x27, #0x1                   	// #1
  4035e8:	str	x27, [sp, #144]
  4035ec:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4035f0:	add	x0, x0, #0x9d0
  4035f4:	str	x0, [sp, #160]
  4035f8:	mov	w23, #0x2                   	// #2
  4035fc:	b	403480 <ferror@plt+0x1ea0>
  403600:	ldr	x0, [sp, #144]
  403604:	add	x20, x24, x0
  403608:	cmp	x0, #0x1
  40360c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403610:	b.ne	403620 <ferror@plt+0x2040>  // b.any
  403614:	ldr	x0, [sp, #136]
  403618:	bl	4012d0 <strlen@plt>
  40361c:	mov	x25, x0
  403620:	cmp	x20, x25
  403624:	b.hi	404250 <ferror@plt+0x2c70>  // b.pmore
  403628:	ldr	x0, [sp, #136]
  40362c:	add	x20, x0, x24
  403630:	ldr	x2, [sp, #144]
  403634:	ldr	x1, [sp, #160]
  403638:	mov	x0, x20
  40363c:	bl	401460 <memcmp@plt>
  403640:	cbnz	w0, 404250 <ferror@plt+0x2c70>
  403644:	ldr	w0, [sp, #112]
  403648:	cbnz	w0, 403670 <ferror@plt+0x2090>
  40364c:	ldrb	w20, [x20]
  403650:	cmp	w20, #0x7e
  403654:	b.hi	403b3c <ferror@plt+0x255c>  // b.pmore
  403658:	adrp	x0, 406000 <ferror@plt+0x4a20>
  40365c:	add	x0, x0, #0xa50
  403660:	ldrh	w0, [x0, w20, uxtw #1]
  403664:	adr	x1, 403670 <ferror@plt+0x2090>
  403668:	add	x0, x1, w0, sxth #2
  40366c:	br	x0
  403670:	mov	x24, x25
  403674:	mov	w25, w23
  403678:	b	4041d8 <ferror@plt+0x2bf8>
  40367c:	ldr	w0, [sp, #132]
  403680:	cbnz	w0, 40369c <ferror@plt+0x20bc>
  403684:	ldr	x0, [sp, #184]
  403688:	tbnz	w0, #0, 403f70 <ferror@plt+0x2990>
  40368c:	ldr	w0, [sp, #132]
  403690:	mov	w22, w0
  403694:	mov	w19, w0
  403698:	b	403eb0 <ferror@plt+0x28d0>
  40369c:	ldr	w0, [sp, #112]
  4036a0:	cbnz	w0, 40418c <ferror@plt+0x2bac>
  4036a4:	mov	w22, w0
  4036a8:	cmp	w23, #0x2
  4036ac:	cset	w1, eq  // eq = none
  4036b0:	ldr	w0, [sp, #124]
  4036b4:	eor	w0, w0, #0x1
  4036b8:	ands	w0, w1, w0
  4036bc:	b.eq	403720 <ferror@plt+0x2140>  // b.none
  4036c0:	cmp	x26, x27
  4036c4:	b.ls	4036d0 <ferror@plt+0x20f0>  // b.plast
  4036c8:	mov	w1, #0x27                  	// #39
  4036cc:	strb	w1, [x28, x27]
  4036d0:	add	x1, x27, #0x1
  4036d4:	cmp	x26, x1
  4036d8:	b.ls	4036e4 <ferror@plt+0x2104>  // b.plast
  4036dc:	mov	w2, #0x24                  	// #36
  4036e0:	strb	w2, [x28, x1]
  4036e4:	add	x1, x27, #0x2
  4036e8:	cmp	x26, x1
  4036ec:	b.ls	4036f8 <ferror@plt+0x2118>  // b.plast
  4036f0:	mov	w2, #0x27                  	// #39
  4036f4:	strb	w2, [x28, x1]
  4036f8:	add	x1, x27, #0x3
  4036fc:	cmp	x26, x1
  403700:	b.ls	40423c <ferror@plt+0x2c5c>  // b.plast
  403704:	mov	w2, #0x5c                  	// #92
  403708:	strb	w2, [x28, x1]
  40370c:	add	x27, x27, #0x4
  403710:	str	w0, [sp, #124]
  403714:	mov	w19, #0x0                   	// #0
  403718:	mov	w20, #0x30                  	// #48
  40371c:	b	403ed8 <ferror@plt+0x28f8>
  403720:	cmp	x26, x27
  403724:	b.hi	403744 <ferror@plt+0x2164>  // b.pmore
  403728:	add	x2, x27, #0x1
  40372c:	cbnz	w21, 403754 <ferror@plt+0x2174>
  403730:	mov	w0, w19
  403734:	mov	w19, w21
  403738:	mov	x27, x2
  40373c:	mov	w20, #0x30                  	// #48
  403740:	b	403eb0 <ferror@plt+0x28d0>
  403744:	mov	w1, #0x5c                  	// #92
  403748:	strb	w1, [x28, x27]
  40374c:	add	x2, x27, #0x1
  403750:	cbz	w21, 403790 <ferror@plt+0x21b0>
  403754:	add	x1, x24, #0x1
  403758:	cmp	x1, x25
  40375c:	b.cs	403778 <ferror@plt+0x2198>  // b.hs, b.nlast
  403760:	ldr	x3, [sp, #136]
  403764:	ldrb	w1, [x3, x1]
  403768:	sub	w1, w1, #0x30
  40376c:	and	w1, w1, #0xff
  403770:	cmp	w1, #0x9
  403774:	b.ls	4037a4 <ferror@plt+0x21c4>  // b.plast
  403778:	mov	w1, w0
  40377c:	mov	w0, w19
  403780:	mov	w19, w1
  403784:	mov	x27, x2
  403788:	mov	w20, #0x30                  	// #48
  40378c:	b	403ec0 <ferror@plt+0x28e0>
  403790:	mov	w0, w19
  403794:	mov	w19, w21
  403798:	mov	x27, x2
  40379c:	mov	w20, #0x30                  	// #48
  4037a0:	b	403ed8 <ferror@plt+0x28f8>
  4037a4:	cmp	x26, x2
  4037a8:	b.ls	4037b4 <ferror@plt+0x21d4>  // b.plast
  4037ac:	mov	w1, #0x30                  	// #48
  4037b0:	strb	w1, [x28, x2]
  4037b4:	add	x1, x27, #0x2
  4037b8:	cmp	x26, x1
  4037bc:	b.ls	4037c8 <ferror@plt+0x21e8>  // b.plast
  4037c0:	mov	w2, #0x30                  	// #48
  4037c4:	strb	w2, [x28, x1]
  4037c8:	add	x2, x27, #0x3
  4037cc:	b	403778 <ferror@plt+0x2198>
  4037d0:	mov	w22, #0x0                   	// #0
  4037d4:	cmp	w23, #0x2
  4037d8:	b.eq	4037f4 <ferror@plt+0x2214>  // b.none
  4037dc:	cmp	w23, #0x5
  4037e0:	b.eq	403808 <ferror@plt+0x2228>  // b.none
  4037e4:	mov	w19, #0x0                   	// #0
  4037e8:	mov	w0, #0x0                   	// #0
  4037ec:	mov	w20, #0x3f                  	// #63
  4037f0:	b	403eb0 <ferror@plt+0x28d0>
  4037f4:	ldr	w0, [sp, #112]
  4037f8:	cbnz	w0, 404198 <ferror@plt+0x2bb8>
  4037fc:	mov	w19, w0
  403800:	mov	w20, #0x3f                  	// #63
  403804:	b	403b24 <ferror@plt+0x2544>
  403808:	ldr	x0, [sp, #184]
  40380c:	tbz	w0, #2, 403fd8 <ferror@plt+0x29f8>
  403810:	add	x4, x24, #0x2
  403814:	cmp	x4, x25
  403818:	b.cs	403fe8 <ferror@plt+0x2a08>  // b.hs, b.nlast
  40381c:	ldr	x0, [sp, #136]
  403820:	add	x0, x0, x24
  403824:	ldrb	w20, [x0, #1]
  403828:	cmp	w20, #0x3f
  40382c:	b.eq	403840 <ferror@plt+0x2260>  // b.none
  403830:	mov	w19, #0x0                   	// #0
  403834:	mov	w0, #0x0                   	// #0
  403838:	mov	w20, #0x3f                  	// #63
  40383c:	b	403eb0 <ferror@plt+0x28d0>
  403840:	ldr	x0, [sp, #136]
  403844:	ldrb	w3, [x0, x4]
  403848:	cmp	w3, #0x3e
  40384c:	b.hi	403ff8 <ferror@plt+0x2a18>  // b.pmore
  403850:	mov	x1, #0x1                   	// #1
  403854:	lsl	x1, x1, x3
  403858:	mov	w19, #0x0                   	// #0
  40385c:	mov	w0, #0x0                   	// #0
  403860:	mov	x2, #0xa38200000000        	// #179778741075968
  403864:	movk	x2, #0x7000, lsl #48
  403868:	tst	x1, x2
  40386c:	b.eq	403eb0 <ferror@plt+0x28d0>  // b.none
  403870:	ldr	w0, [sp, #112]
  403874:	cbnz	w0, 404230 <ferror@plt+0x2c50>
  403878:	cmp	x26, x27
  40387c:	b.ls	403888 <ferror@plt+0x22a8>  // b.plast
  403880:	mov	w0, #0x3f                  	// #63
  403884:	strb	w0, [x28, x27]
  403888:	add	x0, x27, #0x1
  40388c:	cmp	x26, x0
  403890:	b.ls	40389c <ferror@plt+0x22bc>  // b.plast
  403894:	mov	w1, #0x22                  	// #34
  403898:	strb	w1, [x28, x0]
  40389c:	add	x0, x27, #0x2
  4038a0:	cmp	x26, x0
  4038a4:	b.ls	4038b0 <ferror@plt+0x22d0>  // b.plast
  4038a8:	mov	w1, #0x22                  	// #34
  4038ac:	strb	w1, [x28, x0]
  4038b0:	add	x0, x27, #0x3
  4038b4:	cmp	x26, x0
  4038b8:	b.ls	4038c4 <ferror@plt+0x22e4>  // b.plast
  4038bc:	mov	w1, #0x3f                  	// #63
  4038c0:	strb	w1, [x28, x0]
  4038c4:	add	x27, x27, #0x4
  4038c8:	ldr	w0, [sp, #112]
  4038cc:	mov	w19, w0
  4038d0:	mov	w20, w3
  4038d4:	mov	x24, x4
  4038d8:	b	403eb0 <ferror@plt+0x28d0>
  4038dc:	mov	w22, #0x0                   	// #0
  4038e0:	mov	w20, #0x8                   	// #8
  4038e4:	mov	w0, #0x62                  	// #98
  4038e8:	b	403918 <ferror@plt+0x2338>
  4038ec:	mov	w22, #0x0                   	// #0
  4038f0:	mov	w20, #0xc                   	// #12
  4038f4:	mov	w0, #0x66                  	// #102
  4038f8:	b	403918 <ferror@plt+0x2338>
  4038fc:	mov	w22, #0x0                   	// #0
  403900:	mov	w20, #0xd                   	// #13
  403904:	mov	w0, #0x72                  	// #114
  403908:	ldr	w1, [sp, #112]
  40390c:	cmp	w1, #0x0
  403910:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403914:	b.eq	4039f0 <ferror@plt+0x2410>  // b.none
  403918:	ldr	w1, [sp, #132]
  40391c:	cbnz	w1, 40402c <ferror@plt+0x2a4c>
  403920:	mov	w19, w1
  403924:	mov	w0, w1
  403928:	b	403eb0 <ferror@plt+0x28d0>
  40392c:	mov	w22, #0x0                   	// #0
  403930:	mov	w20, #0x9                   	// #9
  403934:	mov	w0, #0x74                  	// #116
  403938:	b	403908 <ferror@plt+0x2328>
  40393c:	mov	w22, #0x0                   	// #0
  403940:	mov	w20, #0xb                   	// #11
  403944:	mov	w0, #0x76                  	// #118
  403948:	b	403918 <ferror@plt+0x2338>
  40394c:	mov	w22, #0x0                   	// #0
  403950:	cmp	w23, #0x2
  403954:	b.eq	403980 <ferror@plt+0x23a0>  // b.none
  403958:	ldr	w0, [sp, #132]
  40395c:	cmp	w0, #0x0
  403960:	ldr	w0, [sp, #112]
  403964:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403968:	ldr	w0, [sp, #176]
  40396c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403970:	b.ne	404044 <ferror@plt+0x2a64>  // b.any
  403974:	mov	w20, #0x5c                  	// #92
  403978:	mov	w0, w20
  40397c:	b	403918 <ferror@plt+0x2338>
  403980:	ldr	w0, [sp, #112]
  403984:	cbnz	w0, 4041a4 <ferror@plt+0x2bc4>
  403988:	mov	w19, w0
  40398c:	mov	w20, #0x5c                  	// #92
  403990:	eor	w0, w0, #0x1
  403994:	ldr	w1, [sp, #124]
  403998:	and	w0, w1, w0
  40399c:	tst	w0, #0xff
  4039a0:	b.eq	403f50 <ferror@plt+0x2970>  // b.none
  4039a4:	cmp	x26, x27
  4039a8:	b.ls	4039b4 <ferror@plt+0x23d4>  // b.plast
  4039ac:	mov	w0, #0x27                  	// #39
  4039b0:	strb	w0, [x28, x27]
  4039b4:	add	x0, x27, #0x1
  4039b8:	cmp	x26, x0
  4039bc:	b.ls	4039c8 <ferror@plt+0x23e8>  // b.plast
  4039c0:	mov	w1, #0x27                  	// #39
  4039c4:	strb	w1, [x28, x0]
  4039c8:	add	x27, x27, #0x2
  4039cc:	str	wzr, [sp, #124]
  4039d0:	b	403f50 <ferror@plt+0x2970>
  4039d4:	mov	w0, #0x6e                  	// #110
  4039d8:	b	403908 <ferror@plt+0x2328>
  4039dc:	mov	w0, #0x6e                  	// #110
  4039e0:	b	403908 <ferror@plt+0x2328>
  4039e4:	mov	w22, #0x0                   	// #0
  4039e8:	mov	w0, #0x6e                  	// #110
  4039ec:	b	403908 <ferror@plt+0x2328>
  4039f0:	mov	x24, x25
  4039f4:	mov	w25, #0x2                   	// #2
  4039f8:	b	4041c4 <ferror@plt+0x2be4>
  4039fc:	mov	w0, #0x61                  	// #97
  403a00:	b	403918 <ferror@plt+0x2338>
  403a04:	mov	w0, #0x61                  	// #97
  403a08:	b	403918 <ferror@plt+0x2338>
  403a0c:	mov	w22, #0x0                   	// #0
  403a10:	cmp	x25, #0x1
  403a14:	cset	w0, ne  // ne = any
  403a18:	cmn	x25, #0x1
  403a1c:	b.eq	403a34 <ferror@plt+0x2454>  // b.none
  403a20:	cbnz	w0, 404004 <ferror@plt+0x2a24>
  403a24:	cbz	x24, 403a5c <ferror@plt+0x247c>
  403a28:	mov	w19, #0x0                   	// #0
  403a2c:	mov	w0, #0x0                   	// #0
  403a30:	b	403eb0 <ferror@plt+0x28d0>
  403a34:	ldr	x0, [sp, #136]
  403a38:	ldrb	w0, [x0, #1]
  403a3c:	cmp	w0, #0x0
  403a40:	cset	w0, ne  // ne = any
  403a44:	b	403a20 <ferror@plt+0x2440>
  403a48:	mov	w22, #0x0                   	// #0
  403a4c:	b	403a24 <ferror@plt+0x2444>
  403a50:	mov	w22, #0x0                   	// #0
  403a54:	b	403a5c <ferror@plt+0x247c>
  403a58:	mov	w19, w22
  403a5c:	cmp	w23, #0x2
  403a60:	cset	w0, eq  // eq = none
  403a64:	ldr	w1, [sp, #112]
  403a68:	ands	w0, w1, w0
  403a6c:	b.eq	403eb0 <ferror@plt+0x28d0>  // b.none
  403a70:	mov	x24, x25
  403a74:	mov	w25, #0x2                   	// #2
  403a78:	b	4041c4 <ferror@plt+0x2be4>
  403a7c:	ldr	w19, [sp, #112]
  403a80:	b	403a5c <ferror@plt+0x247c>
  403a84:	mov	w22, #0x0                   	// #0
  403a88:	mov	w19, #0x0                   	// #0
  403a8c:	b	403a5c <ferror@plt+0x247c>
  403a90:	mov	w22, #0x0                   	// #0
  403a94:	cmp	w23, #0x2
  403a98:	b.eq	403aac <ferror@plt+0x24cc>  // b.none
  403a9c:	str	w19, [sp, #180]
  403aa0:	mov	w0, #0x0                   	// #0
  403aa4:	mov	w20, #0x27                  	// #39
  403aa8:	b	403eb0 <ferror@plt+0x28d0>
  403aac:	ldr	w0, [sp, #112]
  403ab0:	cbnz	w0, 4041b0 <ferror@plt+0x2bd0>
  403ab4:	cmp	x26, #0x0
  403ab8:	mov	x0, #0x0                   	// #0
  403abc:	ldr	x1, [sp, #192]
  403ac0:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403ac4:	b.eq	403af4 <ferror@plt+0x2514>  // b.none
  403ac8:	cmp	x26, x27
  403acc:	b.ls	403ad8 <ferror@plt+0x24f8>  // b.plast
  403ad0:	mov	w0, #0x27                  	// #39
  403ad4:	strb	w0, [x28, x27]
  403ad8:	add	x0, x27, #0x1
  403adc:	cmp	x26, x0
  403ae0:	b.ls	403b2c <ferror@plt+0x254c>  // b.plast
  403ae4:	mov	w1, #0x5c                  	// #92
  403ae8:	strb	w1, [x28, x0]
  403aec:	mov	x0, x26
  403af0:	ldr	x26, [sp, #192]
  403af4:	add	x1, x27, #0x2
  403af8:	cmp	x1, x0
  403afc:	b.cs	403b08 <ferror@plt+0x2528>  // b.hs, b.nlast
  403b00:	mov	w2, #0x27                  	// #39
  403b04:	strb	w2, [x28, x1]
  403b08:	add	x27, x27, #0x3
  403b0c:	str	w19, [sp, #180]
  403b10:	ldr	w1, [sp, #112]
  403b14:	str	w1, [sp, #124]
  403b18:	str	x26, [sp, #192]
  403b1c:	mov	x26, x0
  403b20:	mov	w20, #0x27                  	// #39
  403b24:	mov	w0, #0x0                   	// #0
  403b28:	b	403ed8 <ferror@plt+0x28f8>
  403b2c:	mov	x0, x26
  403b30:	ldr	x26, [sp, #192]
  403b34:	b	403af4 <ferror@plt+0x2514>
  403b38:	mov	w22, #0x0                   	// #0
  403b3c:	ldr	x0, [sp, #168]
  403b40:	cmp	x0, #0x1
  403b44:	b.ne	403b80 <ferror@plt+0x25a0>  // b.any
  403b48:	bl	4014b0 <__ctype_b_loc@plt>
  403b4c:	and	x1, x20, #0xff
  403b50:	ldr	x0, [x0]
  403b54:	ldrh	w19, [x0, x1, lsl #1]
  403b58:	ubfx	x19, x19, #14, #1
  403b5c:	ldr	x0, [sp, #168]
  403b60:	mov	x2, x0
  403b64:	eor	w0, w19, #0x1
  403b68:	ldr	w1, [sp, #132]
  403b6c:	and	w0, w1, w0
  403b70:	ands	w0, w0, #0xff
  403b74:	b.eq	403eb0 <ferror@plt+0x28d0>  // b.none
  403b78:	mov	w19, #0x0                   	// #0
  403b7c:	b	403d2c <ferror@plt+0x274c>
  403b80:	str	xzr, [sp, #232]
  403b84:	cmn	x25, #0x1
  403b88:	b.eq	403bac <ferror@plt+0x25cc>  // b.none
  403b8c:	mov	x0, #0x0                   	// #0
  403b90:	str	w21, [sp, #176]
  403b94:	str	w20, [sp, #208]
  403b98:	str	w22, [sp, #212]
  403b9c:	mov	x22, x0
  403ba0:	str	x27, [sp, #216]
  403ba4:	ldr	w27, [sp, #112]
  403ba8:	b	403c7c <ferror@plt+0x269c>
  403bac:	ldr	x0, [sp, #136]
  403bb0:	bl	4012d0 <strlen@plt>
  403bb4:	mov	x25, x0
  403bb8:	b	403b8c <ferror@plt+0x25ac>
  403bbc:	ldr	w20, [sp, #208]
  403bc0:	mov	x2, x22
  403bc4:	mov	x0, x21
  403bc8:	ldr	w21, [sp, #176]
  403bcc:	ldr	w22, [sp, #212]
  403bd0:	ldr	x27, [sp, #216]
  403bd4:	mov	w19, #0x0                   	// #0
  403bd8:	cmp	x0, x25
  403bdc:	b.cs	403d24 <ferror@plt+0x2744>  // b.hs, b.nlast
  403be0:	mov	x1, x2
  403be4:	ldr	x2, [sp, #136]
  403be8:	ldrb	w0, [x2, x0]
  403bec:	cbz	w0, 403c0c <ferror@plt+0x262c>
  403bf0:	add	x1, x1, #0x1
  403bf4:	add	x0, x24, x1
  403bf8:	cmp	x25, x0
  403bfc:	b.hi	403be8 <ferror@plt+0x2608>  // b.pmore
  403c00:	mov	x2, x1
  403c04:	mov	w19, #0x0                   	// #0
  403c08:	b	403d24 <ferror@plt+0x2744>
  403c0c:	mov	x2, x1
  403c10:	mov	w19, #0x0                   	// #0
  403c14:	b	403d24 <ferror@plt+0x2744>
  403c18:	add	x1, x1, #0x1
  403c1c:	cmp	x1, x21
  403c20:	b.eq	403c5c <ferror@plt+0x267c>  // b.none
  403c24:	ldrb	w0, [x1]
  403c28:	sub	w0, w0, #0x5b
  403c2c:	and	w0, w0, #0xff
  403c30:	cmp	w0, #0x21
  403c34:	b.hi	403c18 <ferror@plt+0x2638>  // b.pmore
  403c38:	mov	x2, #0x1                   	// #1
  403c3c:	lsl	x0, x2, x0
  403c40:	mov	x2, #0x2b                  	// #43
  403c44:	movk	x2, #0x2, lsl #32
  403c48:	tst	x0, x2
  403c4c:	b.eq	403c18 <ferror@plt+0x2638>  // b.none
  403c50:	mov	x24, x25
  403c54:	mov	w25, #0x2                   	// #2
  403c58:	b	4041c4 <ferror@plt+0x2be4>
  403c5c:	ldr	w0, [sp, #228]
  403c60:	bl	401590 <iswprint@plt>
  403c64:	cmp	w0, #0x0
  403c68:	csel	w19, w19, wzr, ne  // ne = any
  403c6c:	add	x22, x22, x20
  403c70:	add	x0, sp, #0xe8
  403c74:	bl	401440 <mbsinit@plt>
  403c78:	cbnz	w0, 403cdc <ferror@plt+0x26fc>
  403c7c:	add	x21, x24, x22
  403c80:	add	x3, sp, #0xe8
  403c84:	sub	x2, x25, x21
  403c88:	ldr	x0, [sp, #136]
  403c8c:	add	x1, x0, x21
  403c90:	add	x0, sp, #0xe4
  403c94:	bl	405a3c <ferror@plt+0x445c>
  403c98:	mov	x20, x0
  403c9c:	cbz	x0, 403d10 <ferror@plt+0x2730>
  403ca0:	cmn	x0, #0x1
  403ca4:	b.eq	403cf4 <ferror@plt+0x2714>  // b.none
  403ca8:	cmn	x0, #0x2
  403cac:	b.eq	403bbc <ferror@plt+0x25dc>  // b.none
  403cb0:	cmp	w27, #0x0
  403cb4:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403cb8:	b.ne	403c5c <ferror@plt+0x267c>  // b.any
  403cbc:	cmp	x0, #0x1
  403cc0:	b.ls	403c5c <ferror@plt+0x267c>  // b.plast
  403cc4:	add	x1, x21, #0x1
  403cc8:	ldr	x0, [sp, #136]
  403ccc:	add	x1, x0, x1
  403cd0:	add	x0, x0, x20
  403cd4:	add	x21, x0, x21
  403cd8:	b	403c24 <ferror@plt+0x2644>
  403cdc:	ldr	w21, [sp, #176]
  403ce0:	ldr	w20, [sp, #208]
  403ce4:	mov	x2, x22
  403ce8:	ldr	w22, [sp, #212]
  403cec:	ldr	x27, [sp, #216]
  403cf0:	b	403d24 <ferror@plt+0x2744>
  403cf4:	ldr	w21, [sp, #176]
  403cf8:	ldr	w20, [sp, #208]
  403cfc:	mov	x2, x22
  403d00:	ldr	w22, [sp, #212]
  403d04:	ldr	x27, [sp, #216]
  403d08:	mov	w19, #0x0                   	// #0
  403d0c:	b	403d24 <ferror@plt+0x2744>
  403d10:	ldr	w21, [sp, #176]
  403d14:	ldr	w20, [sp, #208]
  403d18:	mov	x2, x22
  403d1c:	ldr	w22, [sp, #212]
  403d20:	ldr	x27, [sp, #216]
  403d24:	cmp	x2, #0x1
  403d28:	b.ls	403b64 <ferror@plt+0x2584>  // b.plast
  403d2c:	add	x5, x24, x2
  403d30:	mov	w0, #0x0                   	// #0
  403d34:	eor	w1, w19, #0x1
  403d38:	ldr	w2, [sp, #132]
  403d3c:	and	w1, w2, w1
  403d40:	and	w1, w1, #0xff
  403d44:	mov	w3, w1
  403d48:	mov	w6, #0x5c                  	// #92
  403d4c:	mov	w7, #0x24                  	// #36
  403d50:	ldr	w9, [sp, #112]
  403d54:	ldr	w4, [sp, #124]
  403d58:	ldr	x8, [sp, #136]
  403d5c:	b	403dd8 <ferror@plt+0x27f8>
  403d60:	cbz	w22, 403d74 <ferror@plt+0x2794>
  403d64:	cmp	x26, x27
  403d68:	b.ls	403d70 <ferror@plt+0x2790>  // b.plast
  403d6c:	strb	w6, [x28, x27]
  403d70:	add	x27, x27, #0x1
  403d74:	add	x2, x24, #0x1
  403d78:	cmp	x2, x5
  403d7c:	b.cs	403e90 <ferror@plt+0x28b0>  // b.hs, b.nlast
  403d80:	eor	w22, w0, #0x1
  403d84:	and	w22, w4, w22
  403d88:	ands	w22, w22, #0xff
  403d8c:	b.eq	403ea4 <ferror@plt+0x28c4>  // b.none
  403d90:	cmp	x26, x27
  403d94:	b.ls	403da0 <ferror@plt+0x27c0>  // b.plast
  403d98:	mov	w4, #0x27                  	// #39
  403d9c:	strb	w4, [x28, x27]
  403da0:	add	x4, x27, #0x1
  403da4:	cmp	x26, x4
  403da8:	b.ls	403db4 <ferror@plt+0x27d4>  // b.plast
  403dac:	mov	w10, #0x27                  	// #39
  403db0:	strb	w10, [x28, x4]
  403db4:	add	x27, x27, #0x2
  403db8:	mov	w22, w3
  403dbc:	mov	x24, x2
  403dc0:	mov	w4, w3
  403dc4:	cmp	x26, x27
  403dc8:	b.ls	403dd0 <ferror@plt+0x27f0>  // b.plast
  403dcc:	strb	w20, [x28, x27]
  403dd0:	add	x27, x27, #0x1
  403dd4:	ldrb	w20, [x8, x24]
  403dd8:	cbz	w1, 403d60 <ferror@plt+0x2780>
  403ddc:	cbnz	w9, 40416c <ferror@plt+0x2b8c>
  403de0:	cmp	w23, #0x2
  403de4:	cset	w0, eq  // eq = none
  403de8:	eor	w2, w4, #0x1
  403dec:	ands	w0, w0, w2
  403df0:	b.eq	403e30 <ferror@plt+0x2850>  // b.none
  403df4:	cmp	x26, x27
  403df8:	b.ls	403e04 <ferror@plt+0x2824>  // b.plast
  403dfc:	mov	w2, #0x27                  	// #39
  403e00:	strb	w2, [x28, x27]
  403e04:	add	x2, x27, #0x1
  403e08:	cmp	x26, x2
  403e0c:	b.ls	403e14 <ferror@plt+0x2834>  // b.plast
  403e10:	strb	w7, [x28, x2]
  403e14:	add	x2, x27, #0x2
  403e18:	cmp	x26, x2
  403e1c:	b.ls	403e28 <ferror@plt+0x2848>  // b.plast
  403e20:	mov	w4, #0x27                  	// #39
  403e24:	strb	w4, [x28, x2]
  403e28:	add	x27, x27, #0x3
  403e2c:	mov	w4, w0
  403e30:	cmp	x26, x27
  403e34:	b.ls	403e3c <ferror@plt+0x285c>  // b.plast
  403e38:	strb	w6, [x28, x27]
  403e3c:	add	x0, x27, #0x1
  403e40:	cmp	x26, x0
  403e44:	b.ls	403e54 <ferror@plt+0x2874>  // b.plast
  403e48:	lsr	w2, w20, #6
  403e4c:	add	w2, w2, #0x30
  403e50:	strb	w2, [x28, x0]
  403e54:	add	x0, x27, #0x2
  403e58:	cmp	x26, x0
  403e5c:	b.ls	403e6c <ferror@plt+0x288c>  // b.plast
  403e60:	ubfx	x2, x20, #3, #3
  403e64:	add	w2, w2, #0x30
  403e68:	strb	w2, [x28, x0]
  403e6c:	add	x27, x27, #0x3
  403e70:	and	w20, w20, #0x7
  403e74:	add	w20, w20, #0x30
  403e78:	add	x2, x24, #0x1
  403e7c:	cmp	x5, x2
  403e80:	b.ls	403e98 <ferror@plt+0x28b8>  // b.plast
  403e84:	mov	w0, w3
  403e88:	mov	x24, x2
  403e8c:	b	403dc4 <ferror@plt+0x27e4>
  403e90:	str	w4, [sp, #124]
  403e94:	b	403990 <ferror@plt+0x23b0>
  403e98:	str	w4, [sp, #124]
  403e9c:	mov	w0, w1
  403ea0:	b	403990 <ferror@plt+0x23b0>
  403ea4:	mov	x24, x2
  403ea8:	b	403dc4 <ferror@plt+0x27e4>
  403eac:	mov	w0, w22
  403eb0:	cmp	w21, #0x0
  403eb4:	ldr	w1, [sp, #112]
  403eb8:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  403ebc:	b.eq	403ed8 <ferror@plt+0x28f8>  // b.none
  403ec0:	ldr	x2, [sp, #152]
  403ec4:	cbz	x2, 403ed8 <ferror@plt+0x28f8>
  403ec8:	ubfx	x1, x20, #5, #8
  403ecc:	ldr	w1, [x2, x1, lsl #2]
  403ed0:	lsr	w1, w1, w20
  403ed4:	tbnz	w1, #0, 403edc <ferror@plt+0x28fc>
  403ed8:	cbz	w22, 403990 <ferror@plt+0x23b0>
  403edc:	ldr	w0, [sp, #112]
  403ee0:	cbnz	w0, 4041bc <ferror@plt+0x2bdc>
  403ee4:	cmp	w23, #0x2
  403ee8:	cset	w0, eq  // eq = none
  403eec:	ldr	w1, [sp, #124]
  403ef0:	eor	w1, w1, #0x1
  403ef4:	ands	w0, w0, w1
  403ef8:	b.eq	403f3c <ferror@plt+0x295c>  // b.none
  403efc:	cmp	x26, x27
  403f00:	b.ls	403f0c <ferror@plt+0x292c>  // b.plast
  403f04:	mov	w1, #0x27                  	// #39
  403f08:	strb	w1, [x28, x27]
  403f0c:	add	x1, x27, #0x1
  403f10:	cmp	x26, x1
  403f14:	b.ls	403f20 <ferror@plt+0x2940>  // b.plast
  403f18:	mov	w2, #0x24                  	// #36
  403f1c:	strb	w2, [x28, x1]
  403f20:	add	x1, x27, #0x2
  403f24:	cmp	x26, x1
  403f28:	b.ls	403f34 <ferror@plt+0x2954>  // b.plast
  403f2c:	mov	w2, #0x27                  	// #39
  403f30:	strb	w2, [x28, x1]
  403f34:	add	x27, x27, #0x3
  403f38:	str	w0, [sp, #124]
  403f3c:	cmp	x26, x27
  403f40:	b.ls	403f4c <ferror@plt+0x296c>  // b.plast
  403f44:	mov	w0, #0x5c                  	// #92
  403f48:	strb	w0, [x28, x27]
  403f4c:	add	x27, x27, #0x1
  403f50:	cmp	x27, x26
  403f54:	b.cs	403f5c <ferror@plt+0x297c>  // b.hs, b.nlast
  403f58:	strb	w20, [x28, x27]
  403f5c:	add	x27, x27, #0x1
  403f60:	cmp	w19, #0x0
  403f64:	ldr	w0, [sp, #128]
  403f68:	csel	w0, w0, w19, ne  // ne = any
  403f6c:	str	w0, [sp, #128]
  403f70:	add	x24, x24, #0x1
  403f74:	cmp	x25, x24
  403f78:	cset	w19, ne  // ne = any
  403f7c:	cmn	x25, #0x1
  403f80:	b.eq	404054 <ferror@plt+0x2a74>  // b.none
  403f84:	cbz	w19, 404068 <ferror@plt+0x2a88>
  403f88:	cmp	w23, #0x2
  403f8c:	cset	w21, ne  // ne = any
  403f90:	ldr	w0, [sp, #132]
  403f94:	and	w21, w0, w21
  403f98:	ldr	x0, [sp, #144]
  403f9c:	cmp	x0, #0x0
  403fa0:	cset	w0, ne  // ne = any
  403fa4:	str	w0, [sp, #176]
  403fa8:	csel	w22, w21, wzr, ne  // ne = any
  403fac:	cbnz	w22, 403600 <ferror@plt+0x2020>
  403fb0:	ldr	x0, [sp, #136]
  403fb4:	ldrb	w20, [x0, x24]
  403fb8:	cmp	w20, #0x7e
  403fbc:	b.hi	403b3c <ferror@plt+0x255c>  // b.pmore
  403fc0:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403fc4:	add	x0, x0, #0xb50
  403fc8:	ldrh	w0, [x0, w20, uxtw #1]
  403fcc:	adr	x1, 403fd8 <ferror@plt+0x29f8>
  403fd0:	add	x0, x1, w0, sxth #2
  403fd4:	br	x0
  403fd8:	mov	w19, #0x0                   	// #0
  403fdc:	mov	w0, #0x0                   	// #0
  403fe0:	mov	w20, #0x3f                  	// #63
  403fe4:	b	403eb0 <ferror@plt+0x28d0>
  403fe8:	mov	w19, #0x0                   	// #0
  403fec:	mov	w0, #0x0                   	// #0
  403ff0:	mov	w20, #0x3f                  	// #63
  403ff4:	b	403eb0 <ferror@plt+0x28d0>
  403ff8:	mov	w19, #0x0                   	// #0
  403ffc:	mov	w0, #0x0                   	// #0
  404000:	b	403eb0 <ferror@plt+0x28d0>
  404004:	mov	w19, #0x0                   	// #0
  404008:	mov	w0, #0x0                   	// #0
  40400c:	b	403eb0 <ferror@plt+0x28d0>
  404010:	mov	w19, w22
  404014:	ldr	w0, [sp, #112]
  404018:	b	403eb0 <ferror@plt+0x28d0>
  40401c:	mov	w19, w22
  404020:	mov	w22, #0x0                   	// #0
  404024:	mov	w0, #0x0                   	// #0
  404028:	b	403eb0 <ferror@plt+0x28d0>
  40402c:	mov	w20, w0
  404030:	mov	w19, #0x0                   	// #0
  404034:	b	403edc <ferror@plt+0x28fc>
  404038:	mov	w19, #0x0                   	// #0
  40403c:	mov	w20, #0x61                  	// #97
  404040:	b	403edc <ferror@plt+0x28fc>
  404044:	mov	w19, #0x0                   	// #0
  404048:	mov	w0, #0x0                   	// #0
  40404c:	mov	w20, #0x5c                  	// #92
  404050:	b	403990 <ferror@plt+0x23b0>
  404054:	ldr	x0, [sp, #136]
  404058:	ldrb	w0, [x0, x24]
  40405c:	cmp	w0, #0x0
  404060:	cset	w19, ne  // ne = any
  404064:	b	403f84 <ferror@plt+0x29a4>
  404068:	cmp	w23, #0x2
  40406c:	cset	w1, eq  // eq = none
  404070:	cmp	w1, #0x0
  404074:	ldr	w0, [sp, #112]
  404078:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40407c:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404080:	b.eq	404180 <ferror@plt+0x2ba0>  // b.none
  404084:	eor	w0, w0, #0x1
  404088:	and	w0, w0, #0xff
  40408c:	cmp	w1, #0x0
  404090:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404094:	cset	w1, ne  // ne = any
  404098:	ldr	w2, [sp, #180]
  40409c:	ands	w1, w2, w1
  4040a0:	b.eq	404114 <ferror@plt+0x2b34>  // b.none
  4040a4:	ldr	w0, [sp, #128]
  4040a8:	cbnz	w0, 4040dc <ferror@plt+0x2afc>
  4040ac:	cmp	x26, #0x0
  4040b0:	cset	w0, eq  // eq = none
  4040b4:	ldr	x2, [sp, #192]
  4040b8:	cmp	x2, #0x0
  4040bc:	csel	w0, w0, wzr, ne  // ne = any
  4040c0:	str	w0, [sp, #180]
  4040c4:	mov	w23, #0x2                   	// #2
  4040c8:	cbz	w0, 404110 <ferror@plt+0x2b30>
  4040cc:	ldr	w0, [sp, #128]
  4040d0:	str	w0, [sp, #112]
  4040d4:	ldr	x26, [sp, #192]
  4040d8:	b	4033a4 <ferror@plt+0x1dc4>
  4040dc:	ldr	x0, [sp, #240]
  4040e0:	str	x0, [sp]
  4040e4:	ldr	x7, [sp, #200]
  4040e8:	ldr	x6, [sp, #152]
  4040ec:	ldr	w5, [sp, #184]
  4040f0:	mov	w4, #0x5                   	// #5
  4040f4:	mov	x3, x25
  4040f8:	ldr	x2, [sp, #136]
  4040fc:	ldr	x1, [sp, #192]
  404100:	mov	x0, x28
  404104:	bl	403324 <ferror@plt+0x1d44>
  404108:	mov	x27, x0
  40410c:	b	40420c <ferror@plt+0x2c2c>
  404110:	mov	w0, w1
  404114:	ldr	x1, [sp, #160]
  404118:	cmp	x1, #0x0
  40411c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404120:	b.eq	40415c <ferror@plt+0x2b7c>  // b.none
  404124:	mov	x0, x1
  404128:	ldrb	w2, [x1]
  40412c:	cbz	w2, 40415c <ferror@plt+0x2b7c>
  404130:	mov	x1, x27
  404134:	sub	x0, x0, x27
  404138:	b	404148 <ferror@plt+0x2b68>
  40413c:	add	x1, x1, #0x1
  404140:	ldrb	w2, [x0, x1]
  404144:	cbz	w2, 404158 <ferror@plt+0x2b78>
  404148:	cmp	x26, x1
  40414c:	b.ls	40413c <ferror@plt+0x2b5c>  // b.plast
  404150:	strb	w2, [x28, x1]
  404154:	b	40413c <ferror@plt+0x2b5c>
  404158:	mov	x27, x1
  40415c:	cmp	x26, x27
  404160:	b.ls	40420c <ferror@plt+0x2c2c>  // b.plast
  404164:	strb	wzr, [x28, x27]
  404168:	b	40420c <ferror@plt+0x2c2c>
  40416c:	mov	x24, x25
  404170:	mov	w25, w23
  404174:	ldr	w0, [sp, #112]
  404178:	str	w0, [sp, #132]
  40417c:	b	4041c4 <ferror@plt+0x2be4>
  404180:	mov	x24, x25
  404184:	mov	w25, #0x2                   	// #2
  404188:	b	4041c4 <ferror@plt+0x2be4>
  40418c:	mov	x24, x25
  404190:	mov	w25, w23
  404194:	b	4041c4 <ferror@plt+0x2be4>
  404198:	mov	x24, x25
  40419c:	mov	w25, w23
  4041a0:	b	4041c4 <ferror@plt+0x2be4>
  4041a4:	mov	x24, x25
  4041a8:	mov	w25, w23
  4041ac:	b	4041c4 <ferror@plt+0x2be4>
  4041b0:	mov	x24, x25
  4041b4:	mov	w25, w23
  4041b8:	b	4041c4 <ferror@plt+0x2be4>
  4041bc:	mov	x24, x25
  4041c0:	mov	w25, w23
  4041c4:	ldr	w0, [sp, #132]
  4041c8:	cmp	w0, #0x0
  4041cc:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4041d0:	mov	w0, #0x4                   	// #4
  4041d4:	csel	w25, w25, w0, ne  // ne = any
  4041d8:	ldr	x0, [sp, #240]
  4041dc:	str	x0, [sp]
  4041e0:	ldr	x7, [sp, #200]
  4041e4:	mov	x6, #0x0                   	// #0
  4041e8:	ldr	w0, [sp, #184]
  4041ec:	and	w5, w0, #0xfffffffd
  4041f0:	mov	w4, w25
  4041f4:	mov	x3, x24
  4041f8:	ldr	x2, [sp, #136]
  4041fc:	mov	x1, x26
  404200:	mov	x0, x28
  404204:	bl	403324 <ferror@plt+0x1d44>
  404208:	mov	x27, x0
  40420c:	mov	x0, x27
  404210:	ldp	x19, x20, [sp, #32]
  404214:	ldp	x21, x22, [sp, #48]
  404218:	ldp	x23, x24, [sp, #64]
  40421c:	ldp	x25, x26, [sp, #80]
  404220:	ldp	x27, x28, [sp, #96]
  404224:	ldp	x29, x30, [sp, #16]
  404228:	add	sp, sp, #0xf0
  40422c:	ret
  404230:	mov	x24, x25
  404234:	mov	w25, w23
  404238:	b	4041d8 <ferror@plt+0x2bf8>
  40423c:	add	x27, x27, #0x4
  404240:	str	w0, [sp, #124]
  404244:	mov	w19, #0x0                   	// #0
  404248:	mov	w20, #0x30                  	// #48
  40424c:	b	403eb0 <ferror@plt+0x28d0>
  404250:	ldr	x0, [sp, #136]
  404254:	ldrb	w20, [x0, x24]
  404258:	cmp	w20, #0x7e
  40425c:	b.hi	403b38 <ferror@plt+0x2558>  // b.pmore
  404260:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404264:	add	x0, x0, #0xc50
  404268:	ldrh	w0, [x0, w20, uxtw #1]
  40426c:	adr	x1, 404278 <ferror@plt+0x2c98>
  404270:	add	x0, x1, w0, sxth #2
  404274:	br	x0
  404278:	sub	sp, sp, #0x80
  40427c:	stp	x29, x30, [sp, #16]
  404280:	add	x29, sp, #0x10
  404284:	stp	x19, x20, [sp, #32]
  404288:	stp	x21, x22, [sp, #48]
  40428c:	stp	x23, x24, [sp, #64]
  404290:	stp	x25, x26, [sp, #80]
  404294:	stp	x27, x28, [sp, #96]
  404298:	mov	w19, w0
  40429c:	str	x1, [sp, #112]
  4042a0:	str	x2, [sp, #120]
  4042a4:	mov	x20, x3
  4042a8:	bl	4015a0 <__errno_location@plt>
  4042ac:	mov	x23, x0
  4042b0:	ldr	w28, [x0]
  4042b4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4042b8:	ldr	x21, [x0, #456]
  4042bc:	tbnz	w19, #31, 404400 <ferror@plt+0x2e20>
  4042c0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4042c4:	ldr	w0, [x0, #464]
  4042c8:	cmp	w0, w19
  4042cc:	b.gt	404330 <ferror@plt+0x2d50>
  4042d0:	mov	w0, #0x7fffffff            	// #2147483647
  4042d4:	cmp	w19, w0
  4042d8:	b.eq	404404 <ferror@plt+0x2e24>  // b.none
  4042dc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4042e0:	add	x0, x0, #0x1c8
  4042e4:	add	x0, x0, #0x10
  4042e8:	cmp	x21, x0
  4042ec:	b.eq	404408 <ferror@plt+0x2e28>  // b.none
  4042f0:	add	w24, w19, #0x1
  4042f4:	sbfiz	x1, x24, #4, #32
  4042f8:	mov	x0, x21
  4042fc:	bl	40559c <ferror@plt+0x3fbc>
  404300:	mov	x21, x0
  404304:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404308:	str	x21, [x0, #456]
  40430c:	adrp	x22, 419000 <ferror@plt+0x17a20>
  404310:	add	x22, x22, #0x1c8
  404314:	ldr	w0, [x22, #8]
  404318:	sub	w2, w24, w0
  40431c:	sbfiz	x2, x2, #4, #32
  404320:	mov	w1, #0x0                   	// #0
  404324:	add	x0, x21, w0, sxtw #4
  404328:	bl	4013c0 <memset@plt>
  40432c:	str	w24, [x22, #8]
  404330:	sbfiz	x19, x19, #4, #32
  404334:	add	x27, x21, x19
  404338:	ldr	x25, [x21, x19]
  40433c:	ldr	x22, [x27, #8]
  404340:	ldr	w24, [x20, #4]
  404344:	orr	w24, w24, #0x1
  404348:	add	x26, x20, #0x8
  40434c:	ldr	x0, [x20, #48]
  404350:	str	x0, [sp]
  404354:	ldr	x7, [x20, #40]
  404358:	mov	x6, x26
  40435c:	mov	w5, w24
  404360:	ldr	w4, [x20]
  404364:	ldr	x3, [sp, #120]
  404368:	ldr	x2, [sp, #112]
  40436c:	mov	x1, x25
  404370:	mov	x0, x22
  404374:	bl	403324 <ferror@plt+0x1d44>
  404378:	cmp	x25, x0
  40437c:	b.hi	4043d8 <ferror@plt+0x2df8>  // b.pmore
  404380:	add	x25, x0, #0x1
  404384:	str	x25, [x21, x19]
  404388:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40438c:	add	x0, x0, #0x268
  404390:	cmp	x22, x0
  404394:	b.eq	4043a0 <ferror@plt+0x2dc0>  // b.none
  404398:	mov	x0, x22
  40439c:	bl	4014f0 <free@plt>
  4043a0:	mov	x0, x25
  4043a4:	bl	405520 <ferror@plt+0x3f40>
  4043a8:	mov	x22, x0
  4043ac:	str	x0, [x27, #8]
  4043b0:	ldr	x1, [x20, #48]
  4043b4:	str	x1, [sp]
  4043b8:	ldr	x7, [x20, #40]
  4043bc:	mov	x6, x26
  4043c0:	mov	w5, w24
  4043c4:	ldr	w4, [x20]
  4043c8:	ldr	x3, [sp, #120]
  4043cc:	ldr	x2, [sp, #112]
  4043d0:	mov	x1, x25
  4043d4:	bl	403324 <ferror@plt+0x1d44>
  4043d8:	str	w28, [x23]
  4043dc:	mov	x0, x22
  4043e0:	ldp	x19, x20, [sp, #32]
  4043e4:	ldp	x21, x22, [sp, #48]
  4043e8:	ldp	x23, x24, [sp, #64]
  4043ec:	ldp	x25, x26, [sp, #80]
  4043f0:	ldp	x27, x28, [sp, #96]
  4043f4:	ldp	x29, x30, [sp, #16]
  4043f8:	add	sp, sp, #0x80
  4043fc:	ret
  404400:	bl	401430 <abort@plt>
  404404:	bl	4057ac <ferror@plt+0x41cc>
  404408:	add	w24, w19, #0x1
  40440c:	sbfiz	x1, x24, #4, #32
  404410:	mov	x0, #0x0                   	// #0
  404414:	bl	40559c <ferror@plt+0x3fbc>
  404418:	mov	x21, x0
  40441c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404420:	add	x1, x0, #0x1c8
  404424:	str	x21, [x0, #456]
  404428:	ldp	x0, x1, [x1, #16]
  40442c:	stp	x0, x1, [x21]
  404430:	b	40430c <ferror@plt+0x2d2c>
  404434:	stp	x29, x30, [sp, #-48]!
  404438:	mov	x29, sp
  40443c:	stp	x19, x20, [sp, #16]
  404440:	str	x21, [sp, #32]
  404444:	mov	x20, x0
  404448:	bl	4015a0 <__errno_location@plt>
  40444c:	mov	x19, x0
  404450:	ldr	w21, [x0]
  404454:	adrp	x2, 419000 <ferror@plt+0x17a20>
  404458:	add	x2, x2, #0x268
  40445c:	add	x2, x2, #0x100
  404460:	cmp	x20, #0x0
  404464:	mov	x1, #0x38                  	// #56
  404468:	csel	x0, x2, x20, eq  // eq = none
  40446c:	bl	40574c <ferror@plt+0x416c>
  404470:	str	w21, [x19]
  404474:	ldp	x19, x20, [sp, #16]
  404478:	ldr	x21, [sp, #32]
  40447c:	ldp	x29, x30, [sp], #48
  404480:	ret
  404484:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404488:	add	x1, x1, #0x268
  40448c:	add	x1, x1, #0x100
  404490:	cmp	x0, #0x0
  404494:	csel	x0, x1, x0, eq  // eq = none
  404498:	ldr	w0, [x0]
  40449c:	ret
  4044a0:	adrp	x2, 419000 <ferror@plt+0x17a20>
  4044a4:	add	x2, x2, #0x268
  4044a8:	add	x2, x2, #0x100
  4044ac:	cmp	x0, #0x0
  4044b0:	csel	x0, x2, x0, eq  // eq = none
  4044b4:	str	w1, [x0]
  4044b8:	ret
  4044bc:	adrp	x3, 419000 <ferror@plt+0x17a20>
  4044c0:	add	x3, x3, #0x268
  4044c4:	add	x3, x3, #0x100
  4044c8:	cmp	x0, #0x0
  4044cc:	csel	x0, x3, x0, eq  // eq = none
  4044d0:	add	x0, x0, #0x8
  4044d4:	ubfx	x4, x1, #5, #3
  4044d8:	and	w1, w1, #0x1f
  4044dc:	ldr	w5, [x0, x4, lsl #2]
  4044e0:	lsr	w3, w5, w1
  4044e4:	eor	w2, w3, w2
  4044e8:	and	w2, w2, #0x1
  4044ec:	lsl	w2, w2, w1
  4044f0:	eor	w2, w2, w5
  4044f4:	str	w2, [x0, x4, lsl #2]
  4044f8:	and	w0, w3, #0x1
  4044fc:	ret
  404500:	mov	x2, x0
  404504:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404508:	add	x0, x0, #0x268
  40450c:	add	x0, x0, #0x100
  404510:	cmp	x2, #0x0
  404514:	csel	x2, x0, x2, eq  // eq = none
  404518:	ldr	w0, [x2, #4]
  40451c:	str	w1, [x2, #4]
  404520:	ret
  404524:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404528:	add	x3, x3, #0x268
  40452c:	add	x3, x3, #0x100
  404530:	cmp	x0, #0x0
  404534:	csel	x0, x3, x0, eq  // eq = none
  404538:	mov	w3, #0xa                   	// #10
  40453c:	str	w3, [x0]
  404540:	cmp	x1, #0x0
  404544:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404548:	b.eq	404558 <ferror@plt+0x2f78>  // b.none
  40454c:	str	x1, [x0, #40]
  404550:	str	x2, [x0, #48]
  404554:	ret
  404558:	stp	x29, x30, [sp, #-16]!
  40455c:	mov	x29, sp
  404560:	bl	401430 <abort@plt>
  404564:	sub	sp, sp, #0x60
  404568:	stp	x29, x30, [sp, #16]
  40456c:	add	x29, sp, #0x10
  404570:	stp	x19, x20, [sp, #32]
  404574:	stp	x21, x22, [sp, #48]
  404578:	stp	x23, x24, [sp, #64]
  40457c:	str	x25, [sp, #80]
  404580:	mov	x21, x0
  404584:	mov	x22, x1
  404588:	mov	x23, x2
  40458c:	mov	x24, x3
  404590:	mov	x19, x4
  404594:	adrp	x4, 419000 <ferror@plt+0x17a20>
  404598:	add	x4, x4, #0x268
  40459c:	add	x4, x4, #0x100
  4045a0:	cmp	x19, #0x0
  4045a4:	csel	x19, x4, x19, eq  // eq = none
  4045a8:	bl	4015a0 <__errno_location@plt>
  4045ac:	mov	x20, x0
  4045b0:	ldr	w25, [x0]
  4045b4:	ldr	x7, [x19, #40]
  4045b8:	ldr	w5, [x19, #4]
  4045bc:	ldr	w4, [x19]
  4045c0:	ldr	x0, [x19, #48]
  4045c4:	str	x0, [sp]
  4045c8:	add	x6, x19, #0x8
  4045cc:	mov	x3, x24
  4045d0:	mov	x2, x23
  4045d4:	mov	x1, x22
  4045d8:	mov	x0, x21
  4045dc:	bl	403324 <ferror@plt+0x1d44>
  4045e0:	str	w25, [x20]
  4045e4:	ldp	x19, x20, [sp, #32]
  4045e8:	ldp	x21, x22, [sp, #48]
  4045ec:	ldp	x23, x24, [sp, #64]
  4045f0:	ldr	x25, [sp, #80]
  4045f4:	ldp	x29, x30, [sp, #16]
  4045f8:	add	sp, sp, #0x60
  4045fc:	ret
  404600:	sub	sp, sp, #0x80
  404604:	stp	x29, x30, [sp, #16]
  404608:	add	x29, sp, #0x10
  40460c:	stp	x19, x20, [sp, #32]
  404610:	stp	x21, x22, [sp, #48]
  404614:	stp	x23, x24, [sp, #64]
  404618:	stp	x25, x26, [sp, #80]
  40461c:	stp	x27, x28, [sp, #96]
  404620:	mov	x22, x0
  404624:	mov	x23, x1
  404628:	mov	x20, x2
  40462c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404630:	add	x0, x0, #0x268
  404634:	add	x0, x0, #0x100
  404638:	cmp	x3, #0x0
  40463c:	csel	x19, x0, x3, eq  // eq = none
  404640:	bl	4015a0 <__errno_location@plt>
  404644:	mov	x21, x0
  404648:	ldr	w28, [x0]
  40464c:	cmp	x20, #0x0
  404650:	cset	w24, eq  // eq = none
  404654:	ldr	w0, [x19, #4]
  404658:	orr	w24, w24, w0
  40465c:	add	x27, x19, #0x8
  404660:	ldr	x7, [x19, #40]
  404664:	ldr	w4, [x19]
  404668:	ldr	x0, [x19, #48]
  40466c:	str	x0, [sp]
  404670:	mov	x6, x27
  404674:	mov	w5, w24
  404678:	mov	x3, x23
  40467c:	mov	x2, x22
  404680:	mov	x1, #0x0                   	// #0
  404684:	mov	x0, #0x0                   	// #0
  404688:	bl	403324 <ferror@plt+0x1d44>
  40468c:	mov	x25, x0
  404690:	add	x26, x0, #0x1
  404694:	mov	x0, x26
  404698:	bl	405520 <ferror@plt+0x3f40>
  40469c:	str	x0, [sp, #120]
  4046a0:	ldr	x7, [x19, #40]
  4046a4:	ldr	w4, [x19]
  4046a8:	ldr	x1, [x19, #48]
  4046ac:	str	x1, [sp]
  4046b0:	mov	x6, x27
  4046b4:	mov	w5, w24
  4046b8:	mov	x3, x23
  4046bc:	mov	x2, x22
  4046c0:	mov	x1, x26
  4046c4:	bl	403324 <ferror@plt+0x1d44>
  4046c8:	str	w28, [x21]
  4046cc:	cbz	x20, 4046d4 <ferror@plt+0x30f4>
  4046d0:	str	x25, [x20]
  4046d4:	ldr	x0, [sp, #120]
  4046d8:	ldp	x19, x20, [sp, #32]
  4046dc:	ldp	x21, x22, [sp, #48]
  4046e0:	ldp	x23, x24, [sp, #64]
  4046e4:	ldp	x25, x26, [sp, #80]
  4046e8:	ldp	x27, x28, [sp, #96]
  4046ec:	ldp	x29, x30, [sp, #16]
  4046f0:	add	sp, sp, #0x80
  4046f4:	ret
  4046f8:	stp	x29, x30, [sp, #-16]!
  4046fc:	mov	x29, sp
  404700:	mov	x3, x2
  404704:	mov	x2, #0x0                   	// #0
  404708:	bl	404600 <ferror@plt+0x3020>
  40470c:	ldp	x29, x30, [sp], #16
  404710:	ret
  404714:	stp	x29, x30, [sp, #-48]!
  404718:	mov	x29, sp
  40471c:	stp	x19, x20, [sp, #16]
  404720:	str	x21, [sp, #32]
  404724:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404728:	add	x1, x0, #0x1c8
  40472c:	ldr	x21, [x0, #456]
  404730:	ldr	w20, [x1, #8]
  404734:	cmp	w20, #0x1
  404738:	b.le	40475c <ferror@plt+0x317c>
  40473c:	add	x19, x21, #0x18
  404740:	sub	w20, w20, #0x2
  404744:	add	x0, x21, #0x28
  404748:	add	x20, x0, x20, lsl #4
  40474c:	ldr	x0, [x19], #16
  404750:	bl	4014f0 <free@plt>
  404754:	cmp	x19, x20
  404758:	b.ne	40474c <ferror@plt+0x316c>  // b.any
  40475c:	ldr	x0, [x21, #8]
  404760:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404764:	add	x1, x1, #0x268
  404768:	cmp	x0, x1
  40476c:	b.eq	404790 <ferror@plt+0x31b0>  // b.none
  404770:	bl	4014f0 <free@plt>
  404774:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404778:	add	x0, x0, #0x1c8
  40477c:	mov	x1, #0x100                 	// #256
  404780:	str	x1, [x0, #16]
  404784:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404788:	add	x1, x1, #0x268
  40478c:	str	x1, [x0, #24]
  404790:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404794:	add	x0, x0, #0x1c8
  404798:	add	x0, x0, #0x10
  40479c:	cmp	x21, x0
  4047a0:	b.eq	4047bc <ferror@plt+0x31dc>  // b.none
  4047a4:	mov	x0, x21
  4047a8:	bl	4014f0 <free@plt>
  4047ac:	adrp	x1, 419000 <ferror@plt+0x17a20>
  4047b0:	add	x0, x1, #0x1c8
  4047b4:	add	x0, x0, #0x10
  4047b8:	str	x0, [x1, #456]
  4047bc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4047c0:	mov	w1, #0x1                   	// #1
  4047c4:	str	w1, [x0, #464]
  4047c8:	ldp	x19, x20, [sp, #16]
  4047cc:	ldr	x21, [sp, #32]
  4047d0:	ldp	x29, x30, [sp], #48
  4047d4:	ret
  4047d8:	stp	x29, x30, [sp, #-16]!
  4047dc:	mov	x29, sp
  4047e0:	adrp	x3, 419000 <ferror@plt+0x17a20>
  4047e4:	add	x3, x3, #0x268
  4047e8:	add	x3, x3, #0x100
  4047ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4047f0:	bl	404278 <ferror@plt+0x2c98>
  4047f4:	ldp	x29, x30, [sp], #16
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-16]!
  404800:	mov	x29, sp
  404804:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404808:	add	x3, x3, #0x268
  40480c:	add	x3, x3, #0x100
  404810:	bl	404278 <ferror@plt+0x2c98>
  404814:	ldp	x29, x30, [sp], #16
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-16]!
  404820:	mov	x29, sp
  404824:	mov	x1, x0
  404828:	mov	w0, #0x0                   	// #0
  40482c:	bl	4047d8 <ferror@plt+0x31f8>
  404830:	ldp	x29, x30, [sp], #16
  404834:	ret
  404838:	stp	x29, x30, [sp, #-16]!
  40483c:	mov	x29, sp
  404840:	mov	x2, x1
  404844:	mov	x1, x0
  404848:	mov	w0, #0x0                   	// #0
  40484c:	bl	4047fc <ferror@plt+0x321c>
  404850:	ldp	x29, x30, [sp], #16
  404854:	ret
  404858:	stp	x29, x30, [sp, #-96]!
  40485c:	mov	x29, sp
  404860:	stp	x19, x20, [sp, #16]
  404864:	mov	w19, w0
  404868:	mov	w0, w1
  40486c:	mov	x20, x2
  404870:	add	x8, sp, #0x28
  404874:	bl	4031a4 <ferror@plt+0x1bc4>
  404878:	add	x3, sp, #0x28
  40487c:	mov	x2, #0xffffffffffffffff    	// #-1
  404880:	mov	x1, x20
  404884:	mov	w0, w19
  404888:	bl	404278 <ferror@plt+0x2c98>
  40488c:	ldp	x19, x20, [sp, #16]
  404890:	ldp	x29, x30, [sp], #96
  404894:	ret
  404898:	stp	x29, x30, [sp, #-112]!
  40489c:	mov	x29, sp
  4048a0:	stp	x19, x20, [sp, #16]
  4048a4:	str	x21, [sp, #32]
  4048a8:	mov	w19, w0
  4048ac:	mov	w0, w1
  4048b0:	mov	x20, x2
  4048b4:	mov	x21, x3
  4048b8:	add	x8, sp, #0x38
  4048bc:	bl	4031a4 <ferror@plt+0x1bc4>
  4048c0:	add	x3, sp, #0x38
  4048c4:	mov	x2, x21
  4048c8:	mov	x1, x20
  4048cc:	mov	w0, w19
  4048d0:	bl	404278 <ferror@plt+0x2c98>
  4048d4:	ldp	x19, x20, [sp, #16]
  4048d8:	ldr	x21, [sp, #32]
  4048dc:	ldp	x29, x30, [sp], #112
  4048e0:	ret
  4048e4:	stp	x29, x30, [sp, #-16]!
  4048e8:	mov	x29, sp
  4048ec:	mov	x2, x1
  4048f0:	mov	w1, w0
  4048f4:	mov	w0, #0x0                   	// #0
  4048f8:	bl	404858 <ferror@plt+0x3278>
  4048fc:	ldp	x29, x30, [sp], #16
  404900:	ret
  404904:	stp	x29, x30, [sp, #-16]!
  404908:	mov	x29, sp
  40490c:	mov	x3, x2
  404910:	mov	x2, x1
  404914:	mov	w1, w0
  404918:	mov	w0, #0x0                   	// #0
  40491c:	bl	404898 <ferror@plt+0x32b8>
  404920:	ldp	x29, x30, [sp], #16
  404924:	ret
  404928:	stp	x29, x30, [sp, #-96]!
  40492c:	mov	x29, sp
  404930:	stp	x19, x20, [sp, #16]
  404934:	mov	x19, x0
  404938:	mov	x20, x1
  40493c:	and	w1, w2, #0xff
  404940:	adrp	x2, 419000 <ferror@plt+0x17a20>
  404944:	add	x2, x2, #0x268
  404948:	add	x0, x2, #0x100
  40494c:	ldp	x2, x3, [x2, #256]
  404950:	stp	x2, x3, [sp, #40]
  404954:	ldp	x2, x3, [x0, #16]
  404958:	stp	x2, x3, [sp, #56]
  40495c:	ldp	x2, x3, [x0, #32]
  404960:	stp	x2, x3, [sp, #72]
  404964:	ldr	x0, [x0, #48]
  404968:	str	x0, [sp, #88]
  40496c:	mov	w2, #0x1                   	// #1
  404970:	add	x0, sp, #0x28
  404974:	bl	4044bc <ferror@plt+0x2edc>
  404978:	add	x3, sp, #0x28
  40497c:	mov	x2, x20
  404980:	mov	x1, x19
  404984:	mov	w0, #0x0                   	// #0
  404988:	bl	404278 <ferror@plt+0x2c98>
  40498c:	ldp	x19, x20, [sp, #16]
  404990:	ldp	x29, x30, [sp], #96
  404994:	ret
  404998:	stp	x29, x30, [sp, #-16]!
  40499c:	mov	x29, sp
  4049a0:	mov	w2, w1
  4049a4:	mov	x1, #0xffffffffffffffff    	// #-1
  4049a8:	bl	404928 <ferror@plt+0x3348>
  4049ac:	ldp	x29, x30, [sp], #16
  4049b0:	ret
  4049b4:	stp	x29, x30, [sp, #-16]!
  4049b8:	mov	x29, sp
  4049bc:	mov	w1, #0x3a                  	// #58
  4049c0:	bl	404998 <ferror@plt+0x33b8>
  4049c4:	ldp	x29, x30, [sp], #16
  4049c8:	ret
  4049cc:	stp	x29, x30, [sp, #-16]!
  4049d0:	mov	x29, sp
  4049d4:	mov	w2, #0x3a                  	// #58
  4049d8:	bl	404928 <ferror@plt+0x3348>
  4049dc:	ldp	x29, x30, [sp], #16
  4049e0:	ret
  4049e4:	stp	x29, x30, [sp, #-160]!
  4049e8:	mov	x29, sp
  4049ec:	stp	x19, x20, [sp, #16]
  4049f0:	mov	w19, w0
  4049f4:	mov	w0, w1
  4049f8:	mov	x20, x2
  4049fc:	add	x8, sp, #0x20
  404a00:	bl	4031a4 <ferror@plt+0x1bc4>
  404a04:	ldp	x0, x1, [sp, #32]
  404a08:	stp	x0, x1, [sp, #104]
  404a0c:	ldp	x0, x1, [sp, #48]
  404a10:	stp	x0, x1, [sp, #120]
  404a14:	ldp	x0, x1, [sp, #64]
  404a18:	stp	x0, x1, [sp, #136]
  404a1c:	ldr	x0, [sp, #80]
  404a20:	str	x0, [sp, #152]
  404a24:	mov	w2, #0x1                   	// #1
  404a28:	mov	w1, #0x3a                  	// #58
  404a2c:	add	x0, sp, #0x68
  404a30:	bl	4044bc <ferror@plt+0x2edc>
  404a34:	add	x3, sp, #0x68
  404a38:	mov	x2, #0xffffffffffffffff    	// #-1
  404a3c:	mov	x1, x20
  404a40:	mov	w0, w19
  404a44:	bl	404278 <ferror@plt+0x2c98>
  404a48:	ldp	x19, x20, [sp, #16]
  404a4c:	ldp	x29, x30, [sp], #160
  404a50:	ret
  404a54:	stp	x29, x30, [sp, #-112]!
  404a58:	mov	x29, sp
  404a5c:	stp	x19, x20, [sp, #16]
  404a60:	str	x21, [sp, #32]
  404a64:	mov	w19, w0
  404a68:	mov	x20, x3
  404a6c:	mov	x21, x4
  404a70:	adrp	x5, 419000 <ferror@plt+0x17a20>
  404a74:	add	x5, x5, #0x268
  404a78:	add	x0, x5, #0x100
  404a7c:	ldp	x4, x5, [x5, #256]
  404a80:	stp	x4, x5, [sp, #56]
  404a84:	ldp	x4, x5, [x0, #16]
  404a88:	stp	x4, x5, [sp, #72]
  404a8c:	ldp	x4, x5, [x0, #32]
  404a90:	stp	x4, x5, [sp, #88]
  404a94:	ldr	x0, [x0, #48]
  404a98:	str	x0, [sp, #104]
  404a9c:	add	x0, sp, #0x38
  404aa0:	bl	404524 <ferror@plt+0x2f44>
  404aa4:	add	x3, sp, #0x38
  404aa8:	mov	x2, x21
  404aac:	mov	x1, x20
  404ab0:	mov	w0, w19
  404ab4:	bl	404278 <ferror@plt+0x2c98>
  404ab8:	ldp	x19, x20, [sp, #16]
  404abc:	ldr	x21, [sp, #32]
  404ac0:	ldp	x29, x30, [sp], #112
  404ac4:	ret
  404ac8:	stp	x29, x30, [sp, #-16]!
  404acc:	mov	x29, sp
  404ad0:	mov	x4, #0xffffffffffffffff    	// #-1
  404ad4:	bl	404a54 <ferror@plt+0x3474>
  404ad8:	ldp	x29, x30, [sp], #16
  404adc:	ret
  404ae0:	stp	x29, x30, [sp, #-16]!
  404ae4:	mov	x29, sp
  404ae8:	mov	x3, x2
  404aec:	mov	x2, x1
  404af0:	mov	x1, x0
  404af4:	mov	w0, #0x0                   	// #0
  404af8:	bl	404ac8 <ferror@plt+0x34e8>
  404afc:	ldp	x29, x30, [sp], #16
  404b00:	ret
  404b04:	stp	x29, x30, [sp, #-16]!
  404b08:	mov	x29, sp
  404b0c:	mov	x4, x3
  404b10:	mov	x3, x2
  404b14:	mov	x2, x1
  404b18:	mov	x1, x0
  404b1c:	mov	w0, #0x0                   	// #0
  404b20:	bl	404a54 <ferror@plt+0x3474>
  404b24:	ldp	x29, x30, [sp], #16
  404b28:	ret
  404b2c:	stp	x29, x30, [sp, #-16]!
  404b30:	mov	x29, sp
  404b34:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404b38:	add	x3, x3, #0x1c8
  404b3c:	add	x3, x3, #0x20
  404b40:	bl	404278 <ferror@plt+0x2c98>
  404b44:	ldp	x29, x30, [sp], #16
  404b48:	ret
  404b4c:	stp	x29, x30, [sp, #-16]!
  404b50:	mov	x29, sp
  404b54:	mov	x2, x1
  404b58:	mov	x1, x0
  404b5c:	mov	w0, #0x0                   	// #0
  404b60:	bl	404b2c <ferror@plt+0x354c>
  404b64:	ldp	x29, x30, [sp], #16
  404b68:	ret
  404b6c:	stp	x29, x30, [sp, #-16]!
  404b70:	mov	x29, sp
  404b74:	mov	x2, #0xffffffffffffffff    	// #-1
  404b78:	bl	404b2c <ferror@plt+0x354c>
  404b7c:	ldp	x29, x30, [sp], #16
  404b80:	ret
  404b84:	stp	x29, x30, [sp, #-16]!
  404b88:	mov	x29, sp
  404b8c:	mov	x1, x0
  404b90:	mov	w0, #0x0                   	// #0
  404b94:	bl	404b6c <ferror@plt+0x358c>
  404b98:	ldp	x29, x30, [sp], #16
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-16]!
  404ba4:	mov	x29, sp
  404ba8:	mov	x3, x2
  404bac:	mov	x2, x1
  404bb0:	mov	x1, #0x1                   	// #1
  404bb4:	bl	401530 <fwrite@plt>
  404bb8:	mov	x0, #0x0                   	// #0
  404bbc:	ldp	x29, x30, [sp], #16
  404bc0:	ret
  404bc4:	stp	x29, x30, [sp, #-16]!
  404bc8:	mov	x29, sp
  404bcc:	mov	w3, w0
  404bd0:	mov	x0, x2
  404bd4:	mov	w1, #0xffff                	// #65535
  404bd8:	cmp	w3, w1
  404bdc:	b.hi	404bfc <ferror@plt+0x361c>  // b.pmore
  404be0:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404be4:	add	x2, x2, #0xdd0
  404be8:	mov	w1, #0x1                   	// #1
  404bec:	bl	401480 <__fprintf_chk@plt>
  404bf0:	mov	x0, #0xffffffffffffffff    	// #-1
  404bf4:	ldp	x29, x30, [sp], #16
  404bf8:	ret
  404bfc:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404c00:	add	x2, x2, #0xdd8
  404c04:	mov	w1, #0x1                   	// #1
  404c08:	bl	401480 <__fprintf_chk@plt>
  404c0c:	b	404bf0 <ferror@plt+0x3610>
  404c10:	stp	x29, x30, [sp, #-48]!
  404c14:	mov	x29, sp
  404c18:	stp	x19, x20, [sp, #16]
  404c1c:	mov	w20, w0
  404c20:	cbz	x1, 404c80 <ferror@plt+0x36a0>
  404c24:	str	x21, [sp, #32]
  404c28:	mov	x19, x1
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404c34:	add	x1, x1, #0xe10
  404c38:	mov	x0, #0x0                   	// #0
  404c3c:	bl	401560 <dcgettext@plt>
  404c40:	mov	x21, x0
  404c44:	mov	w2, #0x5                   	// #5
  404c48:	mov	x1, x19
  404c4c:	mov	x0, #0x0                   	// #0
  404c50:	bl	401560 <dcgettext@plt>
  404c54:	mov	x4, x0
  404c58:	mov	w3, w20
  404c5c:	mov	x2, x21
  404c60:	mov	w1, #0x0                   	// #0
  404c64:	mov	w0, #0x1                   	// #1
  404c68:	bl	4012f0 <error@plt>
  404c6c:	ldr	x21, [sp, #32]
  404c70:	mov	x0, #0xffffffffffffffff    	// #-1
  404c74:	ldp	x19, x20, [sp, #16]
  404c78:	ldp	x29, x30, [sp], #48
  404c7c:	ret
  404c80:	mov	w2, #0x5                   	// #5
  404c84:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404c88:	add	x1, x1, #0xde0
  404c8c:	mov	x0, #0x0                   	// #0
  404c90:	bl	401560 <dcgettext@plt>
  404c94:	mov	w3, w20
  404c98:	mov	x2, x0
  404c9c:	mov	w1, #0x0                   	// #0
  404ca0:	mov	w0, #0x1                   	// #1
  404ca4:	bl	4012f0 <error@plt>
  404ca8:	b	404c70 <ferror@plt+0x3690>
  404cac:	stp	x29, x30, [sp, #-144]!
  404cb0:	mov	x29, sp
  404cb4:	stp	x19, x20, [sp, #16]
  404cb8:	stp	x21, x22, [sp, #32]
  404cbc:	mov	w19, w0
  404cc0:	mov	x21, x1
  404cc4:	mov	x22, x2
  404cc8:	mov	x20, x3
  404ccc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404cd0:	ldr	w0, [x0, #928]
  404cd4:	cbz	w0, 404d30 <ferror@plt+0x3750>
  404cd8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404cdc:	ldr	w0, [x0, #932]
  404ce0:	cbnz	w0, 404cf4 <ferror@plt+0x3714>
  404ce4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404ce8:	ldr	x0, [x0, #936]
  404cec:	cmn	x0, #0x1
  404cf0:	b.eq	404db0 <ferror@plt+0x37d0>  // b.none
  404cf4:	cmp	w19, #0x7f
  404cf8:	b.hi	404dc8 <ferror@plt+0x37e8>  // b.pmore
  404cfc:	strb	w19, [sp, #136]
  404d00:	mov	w0, #0x1                   	// #1
  404d04:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404d08:	ldr	w1, [x1, #932]
  404d0c:	cbz	w1, 404df4 <ferror@plt+0x3814>
  404d10:	mov	x2, x20
  404d14:	sxtw	x1, w0
  404d18:	add	x0, sp, #0x88
  404d1c:	blr	x21
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x21, x22, [sp, #32]
  404d28:	ldp	x29, x30, [sp], #144
  404d2c:	ret
  404d30:	str	x23, [sp, #48]
  404d34:	bl	405c50 <ferror@plt+0x4670>
  404d38:	mov	x23, x0
  404d3c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404d40:	add	x1, x1, #0xe48
  404d44:	bl	401490 <strcmp@plt>
  404d48:	cmp	w0, #0x0
  404d4c:	cset	w2, eq  // eq = none
  404d50:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404d54:	str	w2, [x1, #932]
  404d58:	cbnz	w0, 404d70 <ferror@plt+0x3790>
  404d5c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404d60:	mov	w1, #0x1                   	// #1
  404d64:	str	w1, [x0, #928]
  404d68:	ldr	x23, [sp, #48]
  404d6c:	b	404cd8 <ferror@plt+0x36f8>
  404d70:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404d74:	add	x1, x1, #0xe48
  404d78:	mov	x0, x23
  404d7c:	bl	401550 <iconv_open@plt>
  404d80:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404d84:	str	x0, [x1, #936]
  404d88:	cmn	x0, #0x1
  404d8c:	b.ne	404d5c <ferror@plt+0x377c>  // b.any
  404d90:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404d94:	add	x1, x1, #0xe48
  404d98:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404d9c:	add	x0, x0, #0xe50
  404da0:	bl	401550 <iconv_open@plt>
  404da4:	adrp	x1, 419000 <ferror@plt+0x17a20>
  404da8:	str	x0, [x1, #936]
  404dac:	b	404d5c <ferror@plt+0x377c>
  404db0:	mov	x2, x20
  404db4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404db8:	add	x1, x1, #0xe58
  404dbc:	mov	w0, w19
  404dc0:	blr	x22
  404dc4:	b	404d20 <ferror@plt+0x3740>
  404dc8:	mov	w2, #0x6                   	// #6
  404dcc:	mov	w1, w19
  404dd0:	add	x0, sp, #0x88
  404dd4:	bl	404ee0 <ferror@plt+0x3900>
  404dd8:	tbz	w0, #31, 404d04 <ferror@plt+0x3724>
  404ddc:	mov	x2, x20
  404de0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404de4:	add	x1, x1, #0xe78
  404de8:	mov	w0, w19
  404dec:	blr	x22
  404df0:	b	404d20 <ferror@plt+0x3740>
  404df4:	add	x1, sp, #0x88
  404df8:	str	x1, [sp, #72]
  404dfc:	sxtw	x0, w0
  404e00:	str	x0, [sp, #80]
  404e04:	add	x0, sp, #0x68
  404e08:	str	x0, [sp, #88]
  404e0c:	mov	x0, #0x19                  	// #25
  404e10:	str	x0, [sp, #96]
  404e14:	add	x4, sp, #0x60
  404e18:	add	x3, sp, #0x58
  404e1c:	add	x2, sp, #0x50
  404e20:	add	x1, sp, #0x48
  404e24:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404e28:	ldr	x0, [x0, #936]
  404e2c:	bl	4014a0 <iconv@plt>
  404e30:	ldr	x1, [sp, #80]
  404e34:	cmp	x1, #0x0
  404e38:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  404e3c:	b.ne	404e54 <ferror@plt+0x3874>  // b.any
  404e40:	mov	x2, x20
  404e44:	mov	x1, #0x0                   	// #0
  404e48:	mov	w0, w19
  404e4c:	blr	x22
  404e50:	b	404d20 <ferror@plt+0x3740>
  404e54:	add	x4, sp, #0x60
  404e58:	add	x3, sp, #0x58
  404e5c:	mov	x2, #0x0                   	// #0
  404e60:	mov	x1, #0x0                   	// #0
  404e64:	adrp	x0, 419000 <ferror@plt+0x17a20>
  404e68:	ldr	x0, [x0, #936]
  404e6c:	bl	4014a0 <iconv@plt>
  404e70:	cmn	x0, #0x1
  404e74:	b.eq	404e90 <ferror@plt+0x38b0>  // b.none
  404e78:	add	x0, sp, #0x68
  404e7c:	mov	x2, x20
  404e80:	ldr	x1, [sp, #88]
  404e84:	sub	x1, x1, x0
  404e88:	blr	x21
  404e8c:	b	404d20 <ferror@plt+0x3740>
  404e90:	mov	x2, x20
  404e94:	mov	x1, #0x0                   	// #0
  404e98:	mov	w0, w19
  404e9c:	blr	x22
  404ea0:	b	404d20 <ferror@plt+0x3740>
  404ea4:	stp	x29, x30, [sp, #-16]!
  404ea8:	mov	x29, sp
  404eac:	mov	x3, x0
  404eb0:	mov	w0, w1
  404eb4:	adrp	x1, 404000 <ferror@plt+0x2a20>
  404eb8:	add	x1, x1, #0xbc4
  404ebc:	adrp	x4, 404000 <ferror@plt+0x2a20>
  404ec0:	add	x4, x4, #0xc10
  404ec4:	cmp	w2, #0x0
  404ec8:	csel	x2, x4, x1, ne  // ne = any
  404ecc:	adrp	x1, 404000 <ferror@plt+0x2a20>
  404ed0:	add	x1, x1, #0xba0
  404ed4:	bl	404cac <ferror@plt+0x36cc>
  404ed8:	ldp	x29, x30, [sp], #16
  404edc:	ret
  404ee0:	mov	x3, x0
  404ee4:	cmp	w1, #0x7f
  404ee8:	b.ls	404f8c <ferror@plt+0x39ac>  // b.plast
  404eec:	cmp	w1, #0x7ff
  404ef0:	b.ls	404fa4 <ferror@plt+0x39c4>  // b.plast
  404ef4:	mov	w0, #0xffff                	// #65535
  404ef8:	cmp	w1, w0
  404efc:	b.hi	404f28 <ferror@plt+0x3948>  // b.pmore
  404f00:	sub	w0, w1, #0xd, lsl #12
  404f04:	sub	w0, w0, #0x800
  404f08:	cmp	w0, #0x7ff
  404f0c:	b.ls	404f20 <ferror@plt+0x3940>  // b.plast
  404f10:	cmp	w2, #0x2
  404f14:	b.le	404f9c <ferror@plt+0x39bc>
  404f18:	mov	w0, #0x3                   	// #3
  404f1c:	b	404f54 <ferror@plt+0x3974>
  404f20:	mov	w0, #0xffffffff            	// #-1
  404f24:	b	404f80 <ferror@plt+0x39a0>
  404f28:	mov	w0, #0x10ffff              	// #1114111
  404f2c:	cmp	w1, w0
  404f30:	b.hi	404f84 <ferror@plt+0x39a4>  // b.pmore
  404f34:	cmp	w2, #0x3
  404f38:	b.le	404f94 <ferror@plt+0x39b4>
  404f3c:	and	w0, w1, #0x3f
  404f40:	orr	w0, w0, #0xffffff80
  404f44:	strb	w0, [x3, #3]
  404f48:	lsr	w1, w1, #6
  404f4c:	orr	w1, w1, #0x10000
  404f50:	mov	w0, #0x4                   	// #4
  404f54:	and	w2, w1, #0x3f
  404f58:	orr	w2, w2, #0xffffff80
  404f5c:	strb	w2, [x3, #2]
  404f60:	lsr	w1, w1, #6
  404f64:	orr	w1, w1, #0x800
  404f68:	and	w2, w1, #0x3f
  404f6c:	orr	w2, w2, #0xffffff80
  404f70:	strb	w2, [x3, #1]
  404f74:	lsr	w1, w1, #6
  404f78:	orr	w1, w1, #0xc0
  404f7c:	strb	w1, [x3]
  404f80:	ret
  404f84:	mov	w0, #0xffffffff            	// #-1
  404f88:	b	404f80 <ferror@plt+0x39a0>
  404f8c:	mov	w0, #0xfffffffe            	// #-2
  404f90:	b	404f80 <ferror@plt+0x39a0>
  404f94:	mov	w0, #0xfffffffe            	// #-2
  404f98:	b	404f80 <ferror@plt+0x39a0>
  404f9c:	mov	w0, #0xfffffffe            	// #-2
  404fa0:	b	404f80 <ferror@plt+0x39a0>
  404fa4:	mov	w0, #0xfffffffe            	// #-2
  404fa8:	cmp	w2, #0x1
  404fac:	b.le	404f80 <ferror@plt+0x39a0>
  404fb0:	mov	w0, #0x2                   	// #2
  404fb4:	b	404f68 <ferror@plt+0x3988>
  404fb8:	sub	sp, sp, #0x50
  404fbc:	stp	x29, x30, [sp, #32]
  404fc0:	add	x29, sp, #0x20
  404fc4:	stp	x19, x20, [sp, #48]
  404fc8:	str	x21, [sp, #64]
  404fcc:	mov	x21, x0
  404fd0:	mov	x20, x4
  404fd4:	mov	x19, x5
  404fd8:	cbz	x1, 40509c <ferror@plt+0x3abc>
  404fdc:	mov	x5, x3
  404fe0:	mov	x4, x2
  404fe4:	mov	x3, x1
  404fe8:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404fec:	add	x2, x2, #0xe90
  404ff0:	mov	w1, #0x1                   	// #1
  404ff4:	bl	401480 <__fprintf_chk@plt>
  404ff8:	mov	w2, #0x5                   	// #5
  404ffc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405000:	add	x1, x1, #0xea8
  405004:	mov	x0, #0x0                   	// #0
  405008:	bl	401560 <dcgettext@plt>
  40500c:	mov	w4, #0x7e3                 	// #2019
  405010:	mov	x3, x0
  405014:	adrp	x2, 407000 <ferror@plt+0x5a20>
  405018:	add	x2, x2, #0x1a0
  40501c:	mov	w1, #0x1                   	// #1
  405020:	mov	x0, x21
  405024:	bl	401480 <__fprintf_chk@plt>
  405028:	mov	w2, #0x5                   	// #5
  40502c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405030:	add	x1, x1, #0xeb0
  405034:	mov	x0, #0x0                   	// #0
  405038:	bl	401560 <dcgettext@plt>
  40503c:	mov	x1, x21
  405040:	bl	401570 <fputs_unlocked@plt>
  405044:	cmp	x19, #0x5
  405048:	b.eq	405230 <ferror@plt+0x3c50>  // b.none
  40504c:	b.hi	405100 <ferror@plt+0x3b20>  // b.pmore
  405050:	cmp	x19, #0x2
  405054:	b.eq	4051cc <ferror@plt+0x3bec>  // b.none
  405058:	b.ls	4050b8 <ferror@plt+0x3ad8>  // b.plast
  40505c:	cmp	x19, #0x3
  405060:	b.eq	4051fc <ferror@plt+0x3c1c>  // b.none
  405064:	mov	w2, #0x5                   	// #5
  405068:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40506c:	add	x1, x1, #0xfc8
  405070:	mov	x0, #0x0                   	// #0
  405074:	bl	401560 <dcgettext@plt>
  405078:	ldr	x6, [x20, #24]
  40507c:	ldr	x5, [x20, #16]
  405080:	ldr	x4, [x20, #8]
  405084:	ldr	x3, [x20]
  405088:	mov	x2, x0
  40508c:	mov	w1, #0x1                   	// #1
  405090:	mov	x0, x21
  405094:	bl	401480 <__fprintf_chk@plt>
  405098:	b	4050ec <ferror@plt+0x3b0c>
  40509c:	mov	x4, x3
  4050a0:	mov	x3, x2
  4050a4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4050a8:	add	x2, x2, #0xea0
  4050ac:	mov	w1, #0x1                   	// #1
  4050b0:	bl	401480 <__fprintf_chk@plt>
  4050b4:	b	404ff8 <ferror@plt+0x3a18>
  4050b8:	cbz	x19, 4050ec <ferror@plt+0x3b0c>
  4050bc:	cmp	x19, #0x1
  4050c0:	b.ne	405304 <ferror@plt+0x3d24>  // b.any
  4050c4:	mov	w2, #0x5                   	// #5
  4050c8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4050cc:	add	x1, x1, #0xf80
  4050d0:	mov	x0, #0x0                   	// #0
  4050d4:	bl	401560 <dcgettext@plt>
  4050d8:	ldr	x3, [x20]
  4050dc:	mov	x2, x0
  4050e0:	mov	w1, #0x1                   	// #1
  4050e4:	mov	x0, x21
  4050e8:	bl	401480 <__fprintf_chk@plt>
  4050ec:	ldp	x19, x20, [sp, #48]
  4050f0:	ldr	x21, [sp, #64]
  4050f4:	ldp	x29, x30, [sp, #32]
  4050f8:	add	sp, sp, #0x50
  4050fc:	ret
  405100:	cmp	x19, #0x8
  405104:	b.eq	4052b0 <ferror@plt+0x3cd0>  // b.none
  405108:	b.ls	405170 <ferror@plt+0x3b90>  // b.plast
  40510c:	cmp	x19, #0x9
  405110:	b.ne	405304 <ferror@plt+0x3d24>  // b.any
  405114:	mov	w2, #0x5                   	// #5
  405118:	adrp	x1, 407000 <ferror@plt+0x5a20>
  40511c:	add	x1, x1, #0x98
  405120:	mov	x0, #0x0                   	// #0
  405124:	bl	401560 <dcgettext@plt>
  405128:	ldr	x1, [x20, #64]
  40512c:	str	x1, [sp, #24]
  405130:	ldr	x1, [x20, #56]
  405134:	str	x1, [sp, #16]
  405138:	ldr	x1, [x20, #48]
  40513c:	str	x1, [sp, #8]
  405140:	ldr	x1, [x20, #40]
  405144:	str	x1, [sp]
  405148:	ldr	x7, [x20, #32]
  40514c:	ldr	x6, [x20, #24]
  405150:	ldr	x5, [x20, #16]
  405154:	ldr	x4, [x20, #8]
  405158:	ldr	x3, [x20]
  40515c:	mov	x2, x0
  405160:	mov	w1, #0x1                   	// #1
  405164:	mov	x0, x21
  405168:	bl	401480 <__fprintf_chk@plt>
  40516c:	b	4050ec <ferror@plt+0x3b0c>
  405170:	cmp	x19, #0x6
  405174:	b.eq	40526c <ferror@plt+0x3c8c>  // b.none
  405178:	cmp	x19, #0x7
  40517c:	b.ne	405304 <ferror@plt+0x3d24>  // b.any
  405180:	mov	w2, #0x5                   	// #5
  405184:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405188:	add	x1, x1, #0x38
  40518c:	mov	x0, #0x0                   	// #0
  405190:	bl	401560 <dcgettext@plt>
  405194:	ldr	x1, [x20, #48]
  405198:	str	x1, [sp, #8]
  40519c:	ldr	x1, [x20, #40]
  4051a0:	str	x1, [sp]
  4051a4:	ldr	x7, [x20, #32]
  4051a8:	ldr	x6, [x20, #24]
  4051ac:	ldr	x5, [x20, #16]
  4051b0:	ldr	x4, [x20, #8]
  4051b4:	ldr	x3, [x20]
  4051b8:	mov	x2, x0
  4051bc:	mov	w1, #0x1                   	// #1
  4051c0:	mov	x0, x21
  4051c4:	bl	401480 <__fprintf_chk@plt>
  4051c8:	b	4050ec <ferror@plt+0x3b0c>
  4051cc:	mov	w2, #0x5                   	// #5
  4051d0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4051d4:	add	x1, x1, #0xf90
  4051d8:	mov	x0, #0x0                   	// #0
  4051dc:	bl	401560 <dcgettext@plt>
  4051e0:	ldr	x4, [x20, #8]
  4051e4:	ldr	x3, [x20]
  4051e8:	mov	x2, x0
  4051ec:	mov	w1, #0x1                   	// #1
  4051f0:	mov	x0, x21
  4051f4:	bl	401480 <__fprintf_chk@plt>
  4051f8:	b	4050ec <ferror@plt+0x3b0c>
  4051fc:	mov	w2, #0x5                   	// #5
  405200:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405204:	add	x1, x1, #0xfa8
  405208:	mov	x0, #0x0                   	// #0
  40520c:	bl	401560 <dcgettext@plt>
  405210:	ldr	x5, [x20, #16]
  405214:	ldr	x4, [x20, #8]
  405218:	ldr	x3, [x20]
  40521c:	mov	x2, x0
  405220:	mov	w1, #0x1                   	// #1
  405224:	mov	x0, x21
  405228:	bl	401480 <__fprintf_chk@plt>
  40522c:	b	4050ec <ferror@plt+0x3b0c>
  405230:	mov	w2, #0x5                   	// #5
  405234:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405238:	add	x1, x1, #0xfe8
  40523c:	mov	x0, #0x0                   	// #0
  405240:	bl	401560 <dcgettext@plt>
  405244:	ldr	x7, [x20, #32]
  405248:	ldr	x6, [x20, #24]
  40524c:	ldr	x5, [x20, #16]
  405250:	ldr	x4, [x20, #8]
  405254:	ldr	x3, [x20]
  405258:	mov	x2, x0
  40525c:	mov	w1, #0x1                   	// #1
  405260:	mov	x0, x21
  405264:	bl	401480 <__fprintf_chk@plt>
  405268:	b	4050ec <ferror@plt+0x3b0c>
  40526c:	mov	w2, #0x5                   	// #5
  405270:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405274:	add	x1, x1, #0x10
  405278:	mov	x0, #0x0                   	// #0
  40527c:	bl	401560 <dcgettext@plt>
  405280:	ldr	x1, [x20, #40]
  405284:	str	x1, [sp]
  405288:	ldr	x7, [x20, #32]
  40528c:	ldr	x6, [x20, #24]
  405290:	ldr	x5, [x20, #16]
  405294:	ldr	x4, [x20, #8]
  405298:	ldr	x3, [x20]
  40529c:	mov	x2, x0
  4052a0:	mov	w1, #0x1                   	// #1
  4052a4:	mov	x0, x21
  4052a8:	bl	401480 <__fprintf_chk@plt>
  4052ac:	b	4050ec <ferror@plt+0x3b0c>
  4052b0:	mov	w2, #0x5                   	// #5
  4052b4:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4052b8:	add	x1, x1, #0x68
  4052bc:	mov	x0, #0x0                   	// #0
  4052c0:	bl	401560 <dcgettext@plt>
  4052c4:	ldr	x1, [x20, #56]
  4052c8:	str	x1, [sp, #16]
  4052cc:	ldr	x1, [x20, #48]
  4052d0:	str	x1, [sp, #8]
  4052d4:	ldr	x1, [x20, #40]
  4052d8:	str	x1, [sp]
  4052dc:	ldr	x7, [x20, #32]
  4052e0:	ldr	x6, [x20, #24]
  4052e4:	ldr	x5, [x20, #16]
  4052e8:	ldr	x4, [x20, #8]
  4052ec:	ldr	x3, [x20]
  4052f0:	mov	x2, x0
  4052f4:	mov	w1, #0x1                   	// #1
  4052f8:	mov	x0, x21
  4052fc:	bl	401480 <__fprintf_chk@plt>
  405300:	b	4050ec <ferror@plt+0x3b0c>
  405304:	mov	w2, #0x5                   	// #5
  405308:	adrp	x1, 407000 <ferror@plt+0x5a20>
  40530c:	add	x1, x1, #0xd0
  405310:	mov	x0, #0x0                   	// #0
  405314:	bl	401560 <dcgettext@plt>
  405318:	ldr	x1, [x20, #64]
  40531c:	str	x1, [sp, #24]
  405320:	ldr	x1, [x20, #56]
  405324:	str	x1, [sp, #16]
  405328:	ldr	x1, [x20, #48]
  40532c:	str	x1, [sp, #8]
  405330:	ldr	x1, [x20, #40]
  405334:	str	x1, [sp]
  405338:	ldr	x7, [x20, #32]
  40533c:	ldr	x6, [x20, #24]
  405340:	ldr	x5, [x20, #16]
  405344:	ldr	x4, [x20, #8]
  405348:	ldr	x3, [x20]
  40534c:	mov	x2, x0
  405350:	mov	w1, #0x1                   	// #1
  405354:	mov	x0, x21
  405358:	bl	401480 <__fprintf_chk@plt>
  40535c:	b	4050ec <ferror@plt+0x3b0c>
  405360:	stp	x29, x30, [sp, #-16]!
  405364:	mov	x29, sp
  405368:	ldr	x5, [x4]
  40536c:	cbz	x5, 40538c <ferror@plt+0x3dac>
  405370:	mov	x5, #0x0                   	// #0
  405374:	add	x5, x5, #0x1
  405378:	ldr	x6, [x4, x5, lsl #3]
  40537c:	cbnz	x6, 405374 <ferror@plt+0x3d94>
  405380:	bl	404fb8 <ferror@plt+0x39d8>
  405384:	ldp	x29, x30, [sp], #16
  405388:	ret
  40538c:	mov	x5, #0x0                   	// #0
  405390:	b	405380 <ferror@plt+0x3da0>
  405394:	stp	x29, x30, [sp, #-96]!
  405398:	mov	x29, sp
  40539c:	ldr	x7, [x4]
  4053a0:	ldr	w8, [x4, #24]
  4053a4:	ldr	x11, [x4, #8]
  4053a8:	add	x4, sp, #0x10
  4053ac:	mov	x5, #0x0                   	// #0
  4053b0:	b	4053ec <ferror@plt+0x3e0c>
  4053b4:	add	w9, w8, #0x8
  4053b8:	cmp	w9, #0x0
  4053bc:	b.le	405400 <ferror@plt+0x3e20>
  4053c0:	add	x10, x7, #0xf
  4053c4:	mov	w8, w9
  4053c8:	mov	x6, x7
  4053cc:	and	x7, x10, #0xfffffffffffffff8
  4053d0:	ldr	x6, [x6]
  4053d4:	str	x6, [x4]
  4053d8:	cbz	x6, 40540c <ferror@plt+0x3e2c>
  4053dc:	add	x5, x5, #0x1
  4053e0:	add	x4, x4, #0x8
  4053e4:	cmp	x5, #0xa
  4053e8:	b.eq	40540c <ferror@plt+0x3e2c>  // b.none
  4053ec:	tbnz	w8, #31, 4053b4 <ferror@plt+0x3dd4>
  4053f0:	add	x9, x7, #0xf
  4053f4:	mov	x6, x7
  4053f8:	and	x7, x9, #0xfffffffffffffff8
  4053fc:	b	4053d0 <ferror@plt+0x3df0>
  405400:	add	x6, x11, w8, sxtw
  405404:	mov	w8, w9
  405408:	b	4053d0 <ferror@plt+0x3df0>
  40540c:	add	x4, sp, #0x10
  405410:	bl	404fb8 <ferror@plt+0x39d8>
  405414:	ldp	x29, x30, [sp], #96
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-240]!
  405420:	mov	x29, sp
  405424:	str	x4, [sp, #208]
  405428:	str	x5, [sp, #216]
  40542c:	str	x6, [sp, #224]
  405430:	str	x7, [sp, #232]
  405434:	str	q0, [sp, #80]
  405438:	str	q1, [sp, #96]
  40543c:	str	q2, [sp, #112]
  405440:	str	q3, [sp, #128]
  405444:	str	q4, [sp, #144]
  405448:	str	q5, [sp, #160]
  40544c:	str	q6, [sp, #176]
  405450:	str	q7, [sp, #192]
  405454:	add	x4, sp, #0xf0
  405458:	str	x4, [sp, #48]
  40545c:	str	x4, [sp, #56]
  405460:	add	x4, sp, #0xd0
  405464:	str	x4, [sp, #64]
  405468:	mov	w4, #0xffffffe0            	// #-32
  40546c:	str	w4, [sp, #72]
  405470:	mov	w4, #0xffffff80            	// #-128
  405474:	str	w4, [sp, #76]
  405478:	ldp	x4, x5, [sp, #48]
  40547c:	stp	x4, x5, [sp, #16]
  405480:	ldp	x4, x5, [sp, #64]
  405484:	stp	x4, x5, [sp, #32]
  405488:	add	x4, sp, #0x10
  40548c:	bl	405394 <ferror@plt+0x3db4>
  405490:	ldp	x29, x30, [sp], #240
  405494:	ret
  405498:	stp	x29, x30, [sp, #-16]!
  40549c:	mov	x29, sp
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4054a8:	add	x1, x1, #0x110
  4054ac:	mov	x0, #0x0                   	// #0
  4054b0:	bl	401560 <dcgettext@plt>
  4054b4:	adrp	x2, 407000 <ferror@plt+0x5a20>
  4054b8:	add	x2, x2, #0x128
  4054bc:	mov	x1, x0
  4054c0:	mov	w0, #0x1                   	// #1
  4054c4:	bl	4013b0 <__printf_chk@plt>
  4054c8:	mov	w2, #0x5                   	// #5
  4054cc:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4054d0:	add	x1, x1, #0x140
  4054d4:	mov	x0, #0x0                   	// #0
  4054d8:	bl	401560 <dcgettext@plt>
  4054dc:	adrp	x3, 406000 <ferror@plt+0x4a20>
  4054e0:	add	x3, x3, #0x6e8
  4054e4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4054e8:	add	x2, x2, #0x710
  4054ec:	mov	x1, x0
  4054f0:	mov	w0, #0x1                   	// #1
  4054f4:	bl	4013b0 <__printf_chk@plt>
  4054f8:	mov	w2, #0x5                   	// #5
  4054fc:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405500:	add	x1, x1, #0x158
  405504:	mov	x0, #0x0                   	// #0
  405508:	bl	401560 <dcgettext@plt>
  40550c:	adrp	x1, 419000 <ferror@plt+0x17a20>
  405510:	ldr	x1, [x1, #560]
  405514:	bl	401570 <fputs_unlocked@plt>
  405518:	ldp	x29, x30, [sp], #16
  40551c:	ret
  405520:	stp	x29, x30, [sp, #-32]!
  405524:	mov	x29, sp
  405528:	str	x19, [sp, #16]
  40552c:	mov	x19, x0
  405530:	bl	401360 <malloc@plt>
  405534:	cmp	x0, #0x0
  405538:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40553c:	b.ne	40554c <ferror@plt+0x3f6c>  // b.any
  405540:	ldr	x19, [sp, #16]
  405544:	ldp	x29, x30, [sp], #32
  405548:	ret
  40554c:	bl	4057ac <ferror@plt+0x41cc>
  405550:	stp	x29, x30, [sp, #-16]!
  405554:	mov	x29, sp
  405558:	mul	x3, x0, x1
  40555c:	umulh	x2, x0, x1
  405560:	cmp	x2, #0x0
  405564:	cset	x2, ne  // ne = any
  405568:	cmp	x3, #0x0
  40556c:	csinc	x2, x2, xzr, ge  // ge = tcont
  405570:	cbnz	w2, 405584 <ferror@plt+0x3fa4>
  405574:	mul	x0, x0, x1
  405578:	bl	405520 <ferror@plt+0x3f40>
  40557c:	ldp	x29, x30, [sp], #16
  405580:	ret
  405584:	bl	4057ac <ferror@plt+0x41cc>
  405588:	stp	x29, x30, [sp, #-16]!
  40558c:	mov	x29, sp
  405590:	bl	405520 <ferror@plt+0x3f40>
  405594:	ldp	x29, x30, [sp], #16
  405598:	ret
  40559c:	stp	x29, x30, [sp, #-32]!
  4055a0:	mov	x29, sp
  4055a4:	cmp	x1, #0x0
  4055a8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4055ac:	b.ne	4055d4 <ferror@plt+0x3ff4>  // b.any
  4055b0:	str	x19, [sp, #16]
  4055b4:	mov	x19, x1
  4055b8:	bl	401400 <realloc@plt>
  4055bc:	cmp	x0, #0x0
  4055c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4055c4:	b.ne	4055e0 <ferror@plt+0x4000>  // b.any
  4055c8:	ldr	x19, [sp, #16]
  4055cc:	ldp	x29, x30, [sp], #32
  4055d0:	ret
  4055d4:	bl	4014f0 <free@plt>
  4055d8:	mov	x0, #0x0                   	// #0
  4055dc:	b	4055cc <ferror@plt+0x3fec>
  4055e0:	bl	4057ac <ferror@plt+0x41cc>
  4055e4:	stp	x29, x30, [sp, #-16]!
  4055e8:	mov	x29, sp
  4055ec:	mul	x4, x1, x2
  4055f0:	umulh	x3, x1, x2
  4055f4:	cmp	x3, #0x0
  4055f8:	cset	x3, ne  // ne = any
  4055fc:	cmp	x4, #0x0
  405600:	csinc	x3, x3, xzr, ge  // ge = tcont
  405604:	cbnz	w3, 405618 <ferror@plt+0x4038>
  405608:	mul	x1, x1, x2
  40560c:	bl	40559c <ferror@plt+0x3fbc>
  405610:	ldp	x29, x30, [sp], #16
  405614:	ret
  405618:	bl	4057ac <ferror@plt+0x41cc>
  40561c:	stp	x29, x30, [sp, #-16]!
  405620:	mov	x29, sp
  405624:	ldr	x3, [x1]
  405628:	cbz	x0, 40565c <ferror@plt+0x407c>
  40562c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  405630:	movk	x4, #0x5554
  405634:	udiv	x4, x4, x2
  405638:	cmp	x4, x3
  40563c:	b.ls	405690 <ferror@plt+0x40b0>  // b.plast
  405640:	add	x4, x3, #0x1
  405644:	add	x3, x4, x3, lsr #1
  405648:	str	x3, [x1]
  40564c:	mul	x1, x3, x2
  405650:	bl	40559c <ferror@plt+0x3fbc>
  405654:	ldp	x29, x30, [sp], #16
  405658:	ret
  40565c:	cbnz	x3, 405670 <ferror@plt+0x4090>
  405660:	mov	x3, #0x80                  	// #128
  405664:	udiv	x3, x3, x2
  405668:	cmp	x2, #0x80
  40566c:	cinc	x3, x3, hi  // hi = pmore
  405670:	mul	x5, x3, x2
  405674:	umulh	x4, x3, x2
  405678:	cmp	x4, #0x0
  40567c:	cset	x4, ne  // ne = any
  405680:	cmp	x5, #0x0
  405684:	csinc	x4, x4, xzr, ge  // ge = tcont
  405688:	cbz	w4, 405648 <ferror@plt+0x4068>
  40568c:	bl	4057ac <ferror@plt+0x41cc>
  405690:	bl	4057ac <ferror@plt+0x41cc>
  405694:	stp	x29, x30, [sp, #-16]!
  405698:	mov	x29, sp
  40569c:	mov	x2, x1
  4056a0:	ldr	x1, [x1]
  4056a4:	cbz	x0, 4056d0 <ferror@plt+0x40f0>
  4056a8:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4056ac:	movk	x3, #0x5553
  4056b0:	cmp	x1, x3
  4056b4:	b.hi	4056dc <ferror@plt+0x40fc>  // b.pmore
  4056b8:	add	x3, x1, #0x1
  4056bc:	add	x1, x3, x1, lsr #1
  4056c0:	str	x1, [x2]
  4056c4:	bl	40559c <ferror@plt+0x3fbc>
  4056c8:	ldp	x29, x30, [sp], #16
  4056cc:	ret
  4056d0:	cbz	x1, 4056e0 <ferror@plt+0x4100>
  4056d4:	tbz	x1, #63, 4056c0 <ferror@plt+0x40e0>
  4056d8:	bl	4057ac <ferror@plt+0x41cc>
  4056dc:	bl	4057ac <ferror@plt+0x41cc>
  4056e0:	mov	x1, #0x80                  	// #128
  4056e4:	b	4056c0 <ferror@plt+0x40e0>
  4056e8:	stp	x29, x30, [sp, #-32]!
  4056ec:	mov	x29, sp
  4056f0:	str	x19, [sp, #16]
  4056f4:	mov	x19, x0
  4056f8:	bl	405520 <ferror@plt+0x3f40>
  4056fc:	mov	x2, x19
  405700:	mov	w1, #0x0                   	// #0
  405704:	bl	4013c0 <memset@plt>
  405708:	ldr	x19, [sp, #16]
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	stp	x29, x30, [sp, #-16]!
  405718:	mov	x29, sp
  40571c:	mul	x3, x0, x1
  405720:	umulh	x2, x0, x1
  405724:	cmp	x2, #0x0
  405728:	cset	x2, ne  // ne = any
  40572c:	cmp	x3, #0x0
  405730:	csinc	x2, x2, xzr, ge  // ge = tcont
  405734:	cbnz	w2, 405748 <ferror@plt+0x4168>
  405738:	bl	4013f0 <calloc@plt>
  40573c:	cbz	x0, 405748 <ferror@plt+0x4168>
  405740:	ldp	x29, x30, [sp], #16
  405744:	ret
  405748:	bl	4057ac <ferror@plt+0x41cc>
  40574c:	stp	x29, x30, [sp, #-32]!
  405750:	mov	x29, sp
  405754:	stp	x19, x20, [sp, #16]
  405758:	mov	x20, x0
  40575c:	mov	x19, x1
  405760:	mov	x0, x1
  405764:	bl	405520 <ferror@plt+0x3f40>
  405768:	mov	x2, x19
  40576c:	mov	x1, x20
  405770:	bl	4012b0 <memcpy@plt>
  405774:	ldp	x19, x20, [sp, #16]
  405778:	ldp	x29, x30, [sp], #32
  40577c:	ret
  405780:	stp	x29, x30, [sp, #-32]!
  405784:	mov	x29, sp
  405788:	str	x19, [sp, #16]
  40578c:	mov	x19, x0
  405790:	bl	4012d0 <strlen@plt>
  405794:	add	x1, x0, #0x1
  405798:	mov	x0, x19
  40579c:	bl	40574c <ferror@plt+0x416c>
  4057a0:	ldr	x19, [sp, #16]
  4057a4:	ldp	x29, x30, [sp], #32
  4057a8:	ret
  4057ac:	stp	x29, x30, [sp, #-32]!
  4057b0:	mov	x29, sp
  4057b4:	str	x19, [sp, #16]
  4057b8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4057bc:	ldr	w19, [x0, #448]
  4057c0:	mov	w2, #0x5                   	// #5
  4057c4:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4057c8:	add	x1, x1, #0x1d0
  4057cc:	mov	x0, #0x0                   	// #0
  4057d0:	bl	401560 <dcgettext@plt>
  4057d4:	mov	x3, x0
  4057d8:	adrp	x2, 405000 <ferror@plt+0x3a20>
  4057dc:	add	x2, x2, #0xfc8
  4057e0:	mov	w1, #0x0                   	// #0
  4057e4:	mov	w0, w19
  4057e8:	bl	4012f0 <error@plt>
  4057ec:	bl	401430 <abort@plt>
  4057f0:	stp	x29, x30, [sp, #-112]!
  4057f4:	mov	x29, sp
  4057f8:	stp	x19, x20, [sp, #16]
  4057fc:	ldp	x6, x7, [x1]
  405800:	stp	x6, x7, [sp, #80]
  405804:	ldp	x4, x5, [x1, #16]
  405808:	stp	x4, x5, [sp, #96]
  40580c:	stp	x6, x7, [sp, #48]
  405810:	stp	x4, x5, [sp, #64]
  405814:	add	x3, sp, #0x30
  405818:	mov	x2, x0
  40581c:	mov	w1, #0x1                   	// #1
  405820:	adrp	x0, 419000 <ferror@plt+0x17a20>
  405824:	ldr	x0, [x0, #560]
  405828:	bl	4013d0 <__vfprintf_chk@plt>
  40582c:	mov	w19, w0
  405830:	tbnz	w0, #31, 405844 <ferror@plt+0x4264>
  405834:	mov	w0, w19
  405838:	ldp	x19, x20, [sp, #16]
  40583c:	ldp	x29, x30, [sp], #112
  405840:	ret
  405844:	adrp	x0, 419000 <ferror@plt+0x17a20>
  405848:	ldr	x0, [x0, #560]
  40584c:	bl	4015e0 <ferror@plt>
  405850:	cbnz	w0, 405834 <ferror@plt+0x4254>
  405854:	str	x21, [sp, #32]
  405858:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40585c:	ldr	w20, [x0, #448]
  405860:	bl	4015a0 <__errno_location@plt>
  405864:	ldr	w21, [x0]
  405868:	mov	w2, #0x5                   	// #5
  40586c:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405870:	add	x1, x1, #0x1e8
  405874:	mov	x0, #0x0                   	// #0
  405878:	bl	401560 <dcgettext@plt>
  40587c:	mov	x2, x0
  405880:	mov	w1, w21
  405884:	mov	w0, w20
  405888:	bl	4012f0 <error@plt>
  40588c:	ldr	x21, [sp, #32]
  405890:	b	405834 <ferror@plt+0x4254>
  405894:	stp	x29, x30, [sp, #-272]!
  405898:	mov	x29, sp
  40589c:	str	x1, [sp, #216]
  4058a0:	str	x2, [sp, #224]
  4058a4:	str	x3, [sp, #232]
  4058a8:	str	x4, [sp, #240]
  4058ac:	str	x5, [sp, #248]
  4058b0:	str	x6, [sp, #256]
  4058b4:	str	x7, [sp, #264]
  4058b8:	str	q0, [sp, #80]
  4058bc:	str	q1, [sp, #96]
  4058c0:	str	q2, [sp, #112]
  4058c4:	str	q3, [sp, #128]
  4058c8:	str	q4, [sp, #144]
  4058cc:	str	q5, [sp, #160]
  4058d0:	str	q6, [sp, #176]
  4058d4:	str	q7, [sp, #192]
  4058d8:	add	x1, sp, #0x110
  4058dc:	str	x1, [sp, #48]
  4058e0:	str	x1, [sp, #56]
  4058e4:	add	x1, sp, #0xd0
  4058e8:	str	x1, [sp, #64]
  4058ec:	mov	w1, #0xffffffc8            	// #-56
  4058f0:	str	w1, [sp, #72]
  4058f4:	mov	w1, #0xffffff80            	// #-128
  4058f8:	str	w1, [sp, #76]
  4058fc:	ldp	x2, x3, [sp, #48]
  405900:	stp	x2, x3, [sp, #16]
  405904:	ldp	x2, x3, [sp, #64]
  405908:	stp	x2, x3, [sp, #32]
  40590c:	add	x1, sp, #0x10
  405910:	bl	4057f0 <ferror@plt+0x4210>
  405914:	ldp	x29, x30, [sp], #272
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-112]!
  405920:	mov	x29, sp
  405924:	stp	x19, x20, [sp, #16]
  405928:	mov	x20, x0
  40592c:	ldp	x4, x5, [x2]
  405930:	stp	x4, x5, [sp, #80]
  405934:	ldp	x2, x3, [x2, #16]
  405938:	stp	x2, x3, [sp, #96]
  40593c:	stp	x4, x5, [sp, #48]
  405940:	stp	x2, x3, [sp, #64]
  405944:	add	x3, sp, #0x30
  405948:	mov	x2, x1
  40594c:	mov	w1, #0x1                   	// #1
  405950:	bl	4013d0 <__vfprintf_chk@plt>
  405954:	mov	w19, w0
  405958:	tbnz	w0, #31, 40596c <ferror@plt+0x438c>
  40595c:	mov	w0, w19
  405960:	ldp	x19, x20, [sp, #16]
  405964:	ldp	x29, x30, [sp], #112
  405968:	ret
  40596c:	mov	x0, x20
  405970:	bl	4015e0 <ferror@plt>
  405974:	cbnz	w0, 40595c <ferror@plt+0x437c>
  405978:	str	x21, [sp, #32]
  40597c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  405980:	ldr	w20, [x0, #448]
  405984:	bl	4015a0 <__errno_location@plt>
  405988:	ldr	w21, [x0]
  40598c:	mov	w2, #0x5                   	// #5
  405990:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405994:	add	x1, x1, #0x1e8
  405998:	mov	x0, #0x0                   	// #0
  40599c:	bl	401560 <dcgettext@plt>
  4059a0:	mov	x2, x0
  4059a4:	mov	w1, w21
  4059a8:	mov	w0, w20
  4059ac:	bl	4012f0 <error@plt>
  4059b0:	ldr	x21, [sp, #32]
  4059b4:	b	40595c <ferror@plt+0x437c>
  4059b8:	stp	x29, x30, [sp, #-256]!
  4059bc:	mov	x29, sp
  4059c0:	str	x2, [sp, #208]
  4059c4:	str	x3, [sp, #216]
  4059c8:	str	x4, [sp, #224]
  4059cc:	str	x5, [sp, #232]
  4059d0:	str	x6, [sp, #240]
  4059d4:	str	x7, [sp, #248]
  4059d8:	str	q0, [sp, #80]
  4059dc:	str	q1, [sp, #96]
  4059e0:	str	q2, [sp, #112]
  4059e4:	str	q3, [sp, #128]
  4059e8:	str	q4, [sp, #144]
  4059ec:	str	q5, [sp, #160]
  4059f0:	str	q6, [sp, #176]
  4059f4:	str	q7, [sp, #192]
  4059f8:	add	x2, sp, #0x100
  4059fc:	str	x2, [sp, #48]
  405a00:	str	x2, [sp, #56]
  405a04:	add	x2, sp, #0xd0
  405a08:	str	x2, [sp, #64]
  405a0c:	mov	w2, #0xffffffd0            	// #-48
  405a10:	str	w2, [sp, #72]
  405a14:	mov	w2, #0xffffff80            	// #-128
  405a18:	str	w2, [sp, #76]
  405a1c:	ldp	x2, x3, [sp, #48]
  405a20:	stp	x2, x3, [sp, #16]
  405a24:	ldp	x2, x3, [sp, #64]
  405a28:	stp	x2, x3, [sp, #32]
  405a2c:	add	x2, sp, #0x10
  405a30:	bl	40591c <ferror@plt+0x433c>
  405a34:	ldp	x29, x30, [sp], #256
  405a38:	ret
  405a3c:	stp	x29, x30, [sp, #-64]!
  405a40:	mov	x29, sp
  405a44:	stp	x19, x20, [sp, #16]
  405a48:	stp	x21, x22, [sp, #32]
  405a4c:	mov	x19, x0
  405a50:	mov	x22, x1
  405a54:	mov	x21, x2
  405a58:	cmp	x0, #0x0
  405a5c:	add	x0, sp, #0x3c
  405a60:	csel	x19, x0, x19, eq  // eq = none
  405a64:	mov	x0, x19
  405a68:	bl	4012a0 <mbrtowc@plt>
  405a6c:	mov	x20, x0
  405a70:	cmp	x21, #0x0
  405a74:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  405a78:	b.hi	405a90 <ferror@plt+0x44b0>  // b.pmore
  405a7c:	mov	x0, x20
  405a80:	ldp	x19, x20, [sp, #16]
  405a84:	ldp	x21, x22, [sp, #32]
  405a88:	ldp	x29, x30, [sp], #64
  405a8c:	ret
  405a90:	mov	w0, #0x0                   	// #0
  405a94:	bl	405bec <ferror@plt+0x460c>
  405a98:	and	w0, w0, #0xff
  405a9c:	cbnz	w0, 405a7c <ferror@plt+0x449c>
  405aa0:	ldrb	w0, [x22]
  405aa4:	str	w0, [x19]
  405aa8:	mov	x20, #0x1                   	// #1
  405aac:	b	405a7c <ferror@plt+0x449c>
  405ab0:	stp	x29, x30, [sp, #-64]!
  405ab4:	mov	x29, sp
  405ab8:	stp	x19, x20, [sp, #16]
  405abc:	str	x21, [sp, #32]
  405ac0:	mov	x21, x0
  405ac4:	mov	x19, x1
  405ac8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  405acc:	ldr	x1, [x1, #944]
  405ad0:	cbz	x1, 405b2c <ferror@plt+0x454c>
  405ad4:	adrp	x1, 419000 <ferror@plt+0x17a20>
  405ad8:	ldr	x0, [x1, #944]
  405adc:	cbz	x0, 405b4c <ferror@plt+0x456c>
  405ae0:	bl	4014c0 <uselocale@plt>
  405ae4:	mov	x20, x0
  405ae8:	cbz	x0, 405b5c <ferror@plt+0x457c>
  405aec:	mov	x1, x19
  405af0:	mov	x0, x21
  405af4:	bl	4014e0 <strtold@plt>
  405af8:	str	q0, [sp, #48]
  405afc:	bl	4015a0 <__errno_location@plt>
  405b00:	mov	x19, x0
  405b04:	ldr	w21, [x0]
  405b08:	mov	x0, x20
  405b0c:	bl	4014c0 <uselocale@plt>
  405b10:	cbz	x0, 405b6c <ferror@plt+0x458c>
  405b14:	str	w21, [x19]
  405b18:	ldr	q0, [sp, #48]
  405b1c:	ldp	x19, x20, [sp, #16]
  405b20:	ldr	x21, [sp, #32]
  405b24:	ldp	x29, x30, [sp], #64
  405b28:	ret
  405b2c:	mov	x2, #0x0                   	// #0
  405b30:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405b34:	add	x1, x1, #0x208
  405b38:	mov	w0, #0x1fbf                	// #8127
  405b3c:	bl	4015c0 <newlocale@plt>
  405b40:	adrp	x1, 419000 <ferror@plt+0x17a20>
  405b44:	str	x0, [x1, #944]
  405b48:	b	405ad4 <ferror@plt+0x44f4>
  405b4c:	stp	xzr, xzr, [sp, #48]
  405b50:	cbz	x19, 405b18 <ferror@plt+0x4538>
  405b54:	str	x21, [x19]
  405b58:	b	405b18 <ferror@plt+0x4538>
  405b5c:	stp	xzr, xzr, [sp, #48]
  405b60:	cbz	x19, 405b18 <ferror@plt+0x4538>
  405b64:	str	x21, [x19]
  405b68:	b	405b18 <ferror@plt+0x4538>
  405b6c:	bl	401430 <abort@plt>
  405b70:	stp	x29, x30, [sp, #-48]!
  405b74:	mov	x29, sp
  405b78:	stp	x19, x20, [sp, #16]
  405b7c:	str	x21, [sp, #32]
  405b80:	mov	x19, x0
  405b84:	bl	401320 <__fpending@plt>
  405b88:	mov	x21, x0
  405b8c:	ldr	w20, [x19]
  405b90:	and	w20, w20, #0x20
  405b94:	mov	x0, x19
  405b98:	bl	405c8c <ferror@plt+0x46ac>
  405b9c:	cbnz	w20, 405bc8 <ferror@plt+0x45e8>
  405ba0:	cbz	w0, 405bb8 <ferror@plt+0x45d8>
  405ba4:	cbnz	x21, 405bdc <ferror@plt+0x45fc>
  405ba8:	bl	4015a0 <__errno_location@plt>
  405bac:	ldr	w0, [x0]
  405bb0:	cmp	w0, #0x9
  405bb4:	csetm	w0, ne  // ne = any
  405bb8:	ldp	x19, x20, [sp, #16]
  405bbc:	ldr	x21, [sp, #32]
  405bc0:	ldp	x29, x30, [sp], #48
  405bc4:	ret
  405bc8:	cbnz	w0, 405be4 <ferror@plt+0x4604>
  405bcc:	bl	4015a0 <__errno_location@plt>
  405bd0:	str	wzr, [x0]
  405bd4:	mov	w0, #0xffffffff            	// #-1
  405bd8:	b	405bb8 <ferror@plt+0x45d8>
  405bdc:	mov	w0, #0xffffffff            	// #-1
  405be0:	b	405bb8 <ferror@plt+0x45d8>
  405be4:	mov	w0, #0xffffffff            	// #-1
  405be8:	b	405bb8 <ferror@plt+0x45d8>
  405bec:	stp	x29, x30, [sp, #-32]!
  405bf0:	mov	x29, sp
  405bf4:	mov	x1, #0x0                   	// #0
  405bf8:	bl	4015d0 <setlocale@plt>
  405bfc:	mov	w1, #0x1                   	// #1
  405c00:	cbz	x0, 405c3c <ferror@plt+0x465c>
  405c04:	str	x19, [sp, #16]
  405c08:	mov	x19, x0
  405c0c:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405c10:	add	x1, x1, #0x208
  405c14:	bl	401490 <strcmp@plt>
  405c18:	mov	w1, #0x0                   	// #0
  405c1c:	cbz	w0, 405c48 <ferror@plt+0x4668>
  405c20:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405c24:	add	x1, x1, #0x210
  405c28:	mov	x0, x19
  405c2c:	bl	401490 <strcmp@plt>
  405c30:	cmp	w0, #0x0
  405c34:	cset	w1, ne  // ne = any
  405c38:	ldr	x19, [sp, #16]
  405c3c:	mov	w0, w1
  405c40:	ldp	x29, x30, [sp], #32
  405c44:	ret
  405c48:	ldr	x19, [sp, #16]
  405c4c:	b	405c3c <ferror@plt+0x465c>
  405c50:	stp	x29, x30, [sp, #-16]!
  405c54:	mov	x29, sp
  405c58:	mov	w0, #0xe                   	// #14
  405c5c:	bl	401350 <nl_langinfo@plt>
  405c60:	cbz	x0, 405c80 <ferror@plt+0x46a0>
  405c64:	ldrb	w2, [x0]
  405c68:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405c6c:	add	x1, x1, #0xe50
  405c70:	cmp	w2, #0x0
  405c74:	csel	x0, x1, x0, eq  // eq = none
  405c78:	ldp	x29, x30, [sp], #16
  405c7c:	ret
  405c80:	adrp	x0, 406000 <ferror@plt+0x4a20>
  405c84:	add	x0, x0, #0xe50
  405c88:	b	405c78 <ferror@plt+0x4698>
  405c8c:	stp	x29, x30, [sp, #-48]!
  405c90:	mov	x29, sp
  405c94:	stp	x19, x20, [sp, #16]
  405c98:	mov	x19, x0
  405c9c:	bl	401330 <fileno@plt>
  405ca0:	tbnz	w0, #31, 405cfc <ferror@plt+0x471c>
  405ca4:	mov	x0, x19
  405ca8:	bl	401580 <__freading@plt>
  405cac:	cbz	w0, 405ccc <ferror@plt+0x46ec>
  405cb0:	mov	x0, x19
  405cb4:	bl	401330 <fileno@plt>
  405cb8:	mov	w2, #0x1                   	// #1
  405cbc:	mov	x1, #0x0                   	// #0
  405cc0:	bl	401310 <lseek@plt>
  405cc4:	cmn	x0, #0x1
  405cc8:	b.eq	405d18 <ferror@plt+0x4738>  // b.none
  405ccc:	mov	x0, x19
  405cd0:	bl	405d2c <ferror@plt+0x474c>
  405cd4:	cbz	w0, 405d18 <ferror@plt+0x4738>
  405cd8:	str	x21, [sp, #32]
  405cdc:	bl	4015a0 <__errno_location@plt>
  405ce0:	mov	x20, x0
  405ce4:	ldr	w21, [x0]
  405ce8:	mov	x0, x19
  405cec:	bl	401340 <fclose@plt>
  405cf0:	cbnz	w21, 405d08 <ferror@plt+0x4728>
  405cf4:	ldr	x21, [sp, #32]
  405cf8:	b	405d20 <ferror@plt+0x4740>
  405cfc:	mov	x0, x19
  405d00:	bl	401340 <fclose@plt>
  405d04:	b	405d20 <ferror@plt+0x4740>
  405d08:	str	w21, [x20]
  405d0c:	mov	w0, #0xffffffff            	// #-1
  405d10:	ldr	x21, [sp, #32]
  405d14:	b	405d20 <ferror@plt+0x4740>
  405d18:	mov	x0, x19
  405d1c:	bl	401340 <fclose@plt>
  405d20:	ldp	x19, x20, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #48
  405d28:	ret
  405d2c:	stp	x29, x30, [sp, #-32]!
  405d30:	mov	x29, sp
  405d34:	str	x19, [sp, #16]
  405d38:	mov	x19, x0
  405d3c:	cbz	x0, 405d48 <ferror@plt+0x4768>
  405d40:	bl	401580 <__freading@plt>
  405d44:	cbnz	w0, 405d5c <ferror@plt+0x477c>
  405d48:	mov	x0, x19
  405d4c:	bl	401540 <fflush@plt>
  405d50:	ldr	x19, [sp, #16]
  405d54:	ldp	x29, x30, [sp], #32
  405d58:	ret
  405d5c:	ldr	w0, [x19]
  405d60:	tbnz	w0, #8, 405d70 <ferror@plt+0x4790>
  405d64:	mov	x0, x19
  405d68:	bl	401540 <fflush@plt>
  405d6c:	b	405d50 <ferror@plt+0x4770>
  405d70:	mov	w2, #0x1                   	// #1
  405d74:	mov	x1, #0x0                   	// #0
  405d78:	mov	x0, x19
  405d7c:	bl	405d84 <ferror@plt+0x47a4>
  405d80:	b	405d64 <ferror@plt+0x4784>
  405d84:	stp	x29, x30, [sp, #-48]!
  405d88:	mov	x29, sp
  405d8c:	stp	x19, x20, [sp, #16]
  405d90:	str	x21, [sp, #32]
  405d94:	mov	x19, x0
  405d98:	mov	x20, x1
  405d9c:	mov	w21, w2
  405da0:	ldr	x1, [x0, #16]
  405da4:	ldr	x0, [x0, #8]
  405da8:	cmp	x1, x0
  405dac:	b.eq	405dd0 <ferror@plt+0x47f0>  // b.none
  405db0:	mov	w2, w21
  405db4:	mov	x1, x20
  405db8:	mov	x0, x19
  405dbc:	bl	4014d0 <fseeko@plt>
  405dc0:	ldp	x19, x20, [sp, #16]
  405dc4:	ldr	x21, [sp, #32]
  405dc8:	ldp	x29, x30, [sp], #48
  405dcc:	ret
  405dd0:	ldr	x1, [x19, #40]
  405dd4:	ldr	x0, [x19, #32]
  405dd8:	cmp	x1, x0
  405ddc:	b.ne	405db0 <ferror@plt+0x47d0>  // b.any
  405de0:	ldr	x0, [x19, #72]
  405de4:	cbnz	x0, 405db0 <ferror@plt+0x47d0>
  405de8:	mov	x0, x19
  405dec:	bl	401330 <fileno@plt>
  405df0:	mov	w2, w21
  405df4:	mov	x1, x20
  405df8:	bl	401310 <lseek@plt>
  405dfc:	cmn	x0, #0x1
  405e00:	b.eq	405e1c <ferror@plt+0x483c>  // b.none
  405e04:	ldr	w1, [x19]
  405e08:	and	w1, w1, #0xffffffef
  405e0c:	str	w1, [x19]
  405e10:	str	x0, [x19, #144]
  405e14:	mov	w0, #0x0                   	// #0
  405e18:	b	405dc0 <ferror@plt+0x47e0>
  405e1c:	mov	w0, #0xffffffff            	// #-1
  405e20:	b	405dc0 <ferror@plt+0x47e0>
  405e24:	cbz	w0, 405e68 <ferror@plt+0x4888>
  405e28:	mov	w0, w0
  405e2c:	clz	x2, x0
  405e30:	mov	w1, #0x403e                	// #16446
  405e34:	sub	w1, w1, w2
  405e38:	sxtw	x3, w1
  405e3c:	mov	w2, #0x402f                	// #16431
  405e40:	sub	w2, w2, w1
  405e44:	lsl	x2, x0, x2
  405e48:	mov	x0, #0x0                   	// #0
  405e4c:	mov	x1, #0x0                   	// #0
  405e50:	bfxil	x1, x2, #0, #48
  405e54:	bfi	x1, x3, #48, #15
  405e58:	and	x1, x1, #0x7fffffffffffffff
  405e5c:	fmov	d0, x0
  405e60:	fmov	v0.d[1], x1
  405e64:	ret
  405e68:	mov	x2, #0x0                   	// #0
  405e6c:	mov	x3, #0x0                   	// #0
  405e70:	b	405e48 <ferror@plt+0x4868>
  405e74:	nop
  405e78:	stp	x29, x30, [sp, #-64]!
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	adrp	x20, 418000 <ferror@plt+0x16a20>
  405e88:	add	x20, x20, #0xdf0
  405e8c:	stp	x21, x22, [sp, #32]
  405e90:	adrp	x21, 418000 <ferror@plt+0x16a20>
  405e94:	add	x21, x21, #0xde8
  405e98:	sub	x20, x20, x21
  405e9c:	mov	w22, w0
  405ea0:	stp	x23, x24, [sp, #48]
  405ea4:	mov	x23, x1
  405ea8:	mov	x24, x2
  405eac:	bl	401260 <mbrtowc@plt-0x40>
  405eb0:	cmp	xzr, x20, asr #3
  405eb4:	b.eq	405ee0 <ferror@plt+0x4900>  // b.none
  405eb8:	asr	x20, x20, #3
  405ebc:	mov	x19, #0x0                   	// #0
  405ec0:	ldr	x3, [x21, x19, lsl #3]
  405ec4:	mov	x2, x24
  405ec8:	add	x19, x19, #0x1
  405ecc:	mov	x1, x23
  405ed0:	mov	w0, w22
  405ed4:	blr	x3
  405ed8:	cmp	x20, x19
  405edc:	b.ne	405ec0 <ferror@plt+0x48e0>  // b.any
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldp	x23, x24, [sp, #48]
  405eec:	ldp	x29, x30, [sp], #64
  405ef0:	ret
  405ef4:	nop
  405ef8:	ret
  405efc:	nop
  405f00:	adrp	x2, 419000 <ferror@plt+0x17a20>
  405f04:	mov	x1, #0x0                   	// #0
  405f08:	ldr	x2, [x2, #432]
  405f0c:	b	401300 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405f10 <.fini>:
  405f10:	stp	x29, x30, [sp, #-16]!
  405f14:	mov	x29, sp
  405f18:	ldp	x29, x30, [sp], #16
  405f1c:	ret
